{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Project 使用FAST算法提取图片特征点\n",
    "# 01: CV & Python\n",
    "> 该项目改编自AMD AECG的[FAST](https://github.com/Maxwellhyh/AMD_AECG_Summer_School_Projects/tree/main/fast)，使用Xilinx Vitis HLS生成的FAST Algo IP来进行图片特征点提取操作\n",
    "\n",
    "## 检查输入图片（按行展开为128*128一维数组）\n",
    "\n",
    "`src.txt`是一个文本文件，包含128*128图片每个像素的灰度信息\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "rows = 128\n",
    "cols = 128\n",
    "threshold = 20"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Tips: 图片转码\n",
    "将图片`in.jpg`转换为128x128的灰阶图片，按行展开转化为大小为128x128的一维数组（uint8）并存入in.txt文件"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "from PIL import Image\n",
    "\n",
    "# Load the image\n",
    "img = Image.open('in.jpg')\n",
    "\n",
    "# Convert to grayscale\n",
    "img_gray = img.convert('L')\n",
    "\n",
    "# Resize to 128x128\n",
    "img_resized = img_gray.resize((rows, cols))\n",
    "\n",
    "# Convert to numpy array and flatten\n",
    "image_flattened = np.array(img_resized).flatten()\n",
    "image_flattened_qual = image_flattened.astype(np.uint8)\n",
    "\n",
    "# Save to txt\n",
    "np.savetxt('in.txt', image_flattened_qual, fmt='%i')\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAVQAAAFUCAYAAAB7ksS1AAAABHNCSVQICAgIfAhkiAAAAAlwSFlzAAALEgAACxIB0t1+/AAAADh0RVh0U29mdHdhcmUAbWF0cGxvdGxpYiB2ZXJzaW9uMy4xLjIsIGh0dHA6Ly9tYXRwbG90bGliLm9yZy8li6FKAAAgAElEQVR4nO2debxtVXWlR6qSVCVVqZRNVUwqiVEjKXtFVIiAgIANIoLY0AZRQREFFIQQO0AUgSiCAjYRFWxAEA0UgkBEQVCwA7FBo8Y+iYnpKkn1Vf/Ut/a33133nHPf3e/x3mWOf+7+rXvO3muvvc45c84x55g/83//7/9NoVAoFFaPf3FnT6BQKBTWCuoLtVAoFCZCfaEWCoXCRKgv1EKhUJgI9YVaKBQKE6G+UAuFQmEi/Oyc/y/JqXKa1c/8zM8secN/+2//LUnyL/7F8F398z//80mS//W//lcb+x//43+041/4hV9Y9nyFux7OOeecdvz6178+SbLXXnu1sX/8x39sx+94xztWdG7vX/bgv/pX/6r7/9qPhRnobo6yUAuFQmEizLNQl2Derza/9r3X/ezP/mz3uFBIkn/+539OkvzGb/xGG/vzP//zJMk111zTxr7//e+34//6X/9rkuRXfuVX2thOO+2UJNl5553b2C/+4i8mGe9L9moVtxSmQlmohUKhMBF+Zs6v8wb76a5Y1drGvOf7zW9+M0ny9re/vY1deeWVSZJvfetbbYyY/C//8i+3sZ/7uZ9rxz/5yU+WncODHvSgdvzwhz88SbL77ru3sWc+85lL5vd//s//acfmATYU6nOw2aJiqIVCobAhUV+ohUKhMBE2qsu/3LXK1Vnb+OlPf5pkSIFKkvPOOy9J8td//dcrPt+//tf/uh3/z//5P5OMXfVFSaYdd9wxSfK6172ujd3//vdvx3e/+92TbNj9WS7/Zoty+QuFQmFD4k4jpQprG05zOuqoo5Ikt99++0Lv/ff//t+34y222CLJ2HL81Kc+1Y5JoTrkkEPa2H3ve98kyd/93d+1sb/6q79Kknz7299uY7fddluS5H//7//dxs4666x2vO+++y4039XA1/6Hf/iHJOP7L2yyKAu1UCgUNiTqC7VQKBQmQpUrrUEQxtlYJIfd1te+9rVJklNOOaWNkUtq3O1ud0uSbLvttm1shx12SJLc5z73aWMQQ+g9JMnee+/djk866aQkyXe/+902hvtvvYjeXHGxb7311jZ2/vnnt+Nf//VfT5Jsv/32S84zFTzHU089NUny6le/uo1ZZ6Cw6aMs1EKhUJgIRUoV1gvU3SfJYYcd1o7f/e53L3ntv/k3/yZJctBBB7WxZz3rWUnGmg5Yj06BskUJ/B6s3/e///1t7JGPfGSS5GEPe1gbs9IZoBLKlVf/9E//1I6/9KUvJRlIriR52tOeNnrvauF13HLLLZOMiTHrERQ2KRQpVSgUChsS9YVaKBQKE6Fc/jUIXObPfe5zbezRj370is/TI7dwwZ/3vOe1sZ6bTxVSMpAtv/Zrv9bGEEDpueIrQc/1RnjFMoCLSvX5XhFGv/zyy9vYX/7lXyZJ3vSmN7WxX/qlX1py7kUJwb/5m79px1tvvXWS5FGPelQbu+CCCxY6T2Gjo1z+QqFQ2JAoC3UN4s/+7M+SJC9/+cvb2Ac/+MF2vCih0rNQ3/CGNyRJjjvuuDZmkugVr3hFkuTYY49tYz/+8Y+TjKuUOOdUqV0+D8cmtFZzHacunX766UmGlKsk+fCHP5xksFRXgh/96EfteM8991wyRlWYU8kKmwTKQi0UCoUNifpCLRQKhYkws1KqpMU2T3zxi18c/U3G5Mc97nGPhc7DM7/hhhva2Gte85ok49zNs88+ux1DVlkIhb5Q//Jf/suFrrs+8F6dulIMicAkedGLXpQkOfzww9vYgQcemCS56KKL2pjXZxb+/u//vh1D0Hnel1xySZLk6KOPXum0CxPDIaTl9nJZqIVCoTAR6gu1UCgUJsJMl7/c/M0TN954Y5Kxq/rVr361HW+33XYLnQcmGzc3GUo9zzzzzDbmnNSvf/3rSQY3P9mwrv7GgEthYfxPOOGENvb85z8/yTiz4Y1vfONC5/7e977XjmmJ7Xzdj370o0mSI444oo0tGk4oTAvvg3L5C4VCYQOj5PvWIKhCcl6kFfQXtVDJOUXZPkle/OIXj/4myQ9+8IN2/MMf/jDJ5m+VLgesfldhQRi96lWvamMIney///4zz2fPAQvIiv2Qe3fccUcbe/CDH7xecy8sjl5+vvOtl0NZqIVCoTAR6gu1UCgUJkK5/GsEEBpJ8rd/+7dJknve855t7OMf/3g7fslLXpKkn49qQZXTTjstSfLYxz62jaHE7+sRYkjuOkSmuxAgBPOEJzyhjbHG22yzTRu73/3ut+Q8DqfQHtulwZBgDtmUy7/poizUQqFQmAhloa4ROIhOutMv//IvtzFblO9617uSJMccc0wbowrk+OOPb2NYR+eee24b+8Vf/MUk4yosp2etVTJqFlj7gw8+uI0hamLyzjKA9JL6whe+0Mb+7b/9t0vOTfWU17uw4WFPa57ko1EWaqFQKEyE+kItFAqFiVAu/xqBc07JgcTtTJJ73/ve7fh973tfknHTvFtuuSVJcvXVV7cxqqFMgqDV+dOf/rSN3RXdfAO3nLbTSbLHHnskGevQXnHFFe34d37nd5KMK6V4bhbhQDxlt912m3rahQWB+++wWS88k5SFWigUCpOhFPs3I8x6Vg6if+1rX0sybkF8r3vdqx3/1V/9VZJkhx12aGPU4NPyORmsVafxQKL89V//dRtzBcmstCmfx3XRGwq+xtQdAnrwOnz3u99NMtZBeOhDH9qOd9111yRDalqSbLvttknGUos8K6ezmWwEJbW54cGzSJJ73vOepdhfKBQKGxL1hVooFAoToUipzRDzXLpbb701yVgN3o3fwHvf+952jKv/6U9/uo31yKYHPehBScbyfD7+p3/6pyRjFxRX/y/+4i/a2N3udrckiwlOrBRcz64z83H12NRhB5NJiKc8/vGPb2Mf+chH2jEVUl5j2l//5Cc/aWNUWrlRIHCL6b322qsdkytcmBb/7t/9u7mvKQu1UCgUJkJZqJsRsEzdwwnL5Kabbmpj++yzT5Lkt3/7t9vYLrvs0o5Jebrwwgvb2GGHHZYkedjDHtbGeiQY9ea/9Vu/1cZsZf7pn/5pknEKEcF8S9Vtv/32Sfqtnhdtcz0Pnv8///M/j64x5bl7YE122mmnNnb99de3Y9bE94oGg3HVVVclGROMpFD5me+3334Lz72wMvCsf/7nf37ua8tCLRQKhYlQX6iFQqEwEcrl3wzxJ3/yJ+34vPPOSzK4tEny1re+Ncm4EspEBWEC9y562ctetuQ6uMfzWjSb/CFw73ADQiD3ve992xihBb/37/7u75KMyTRgAmmeu83//R6qXPxe/u8xk0SM9wg2u38QRv/9v//3Nkb11HJhlw984ANLzk1uqqUBP//5zycZk4WM8fqkck83JFaytmWhFgqFwkSoL9RCoVCYCOXyb4Z49KMf3Y4vueSSJMl/+A//oY3hdn/7299uY5/97GfbMa2JrX36K7/yK0nGbjL5pb/6q7/axnB/zM7jqidjdh985StfSZJsscUWbYxuAe4a8OMf/zjJuEkdeaN2g+1aMw/CCsmgz2pXDQad/NdkcLft5jvcgHvv3FXeb1edHN9//Md/XHJuh1qs3g/jT1PDZFD+P/LII9vYWWedlSQ58cQT2xhiNRa/4XXJWIO1sHr0wlzLoSzUQqFQmAgzLdQSXNg0YekwZPksLXbggQcm6VtjyWDBPutZz1pybp8HC9XkFTAJBgGTjK1L8J3vfCfJ2LLugU4DtloRAukJgsyDK7OwHi1Q0gPCMslgedtCpYrJ58Z67lWWed29jo95zGOSDB5GkpxxxhlLxriOJRSpavOzeulLX9qOWb999923jeF5TJXju7lhlpU573uu5PsKhULhTkB9oRYKhcJEKJd/M8IPfvCDJMmpp57axn7u534uydidxh23K05JaDIInDzwgQ9ccg27stZGXRd2f1x6SucAk0S4yf/xP/7HJefxHoNs2hDiHg5RzILvmZAHWrHJcN92nSnHdbNC0Au1JMnDH/7wJOMOCYQ8rLsJkcdz9hwcXvF7XvCCFyy53lOe8pQlc7sroZdTvVKYGC2Xv1AoFDYwZlqod9UA9qaK3//930+SPOIRj2hjWE+2RrGYLAPn49133z3J+PliXd1xxx1tbBaJZCEPW0IQM04Hwjr4hV/4hSXn6Vl1Pam69YG9KlKyDKQGbZX/5V/+ZTvGmuF1Pqfv+SEPeUiSsSXbEz/xfZGKZpLsM5/5TJLh+fl6tqywUA844IA25udB9dxzn/vcNnbZZZclmU8M3hUxr2U0/1+EGK1vzEKhUJgI9YVaKBQKE6EqpTZxUNWUJN/4xjeSjJXfn/zkJycZu84QQnbfLebxhCc8Ycl1vvWtbyUZV1Sheer8SkgnCJRkXEkF3B65l5sKTBZBvKw21MRamDijTfaXvvSlNkZVlAk0X3tWzqJJCVx5t/J2iKUH3EeHbxBAcXiCtXNuLnOgFXUy5B4nyfe///0kyTXXXNPGyDm+8sor25jfv9bRc+V74jgQrK4YZI/2QlbroizUQqFQmAhloW6igGR41ate1cZOOeWUJGOLkBSoj3/8422M9CNbpU6RIhXH9fhUM9nyhFgxUcM5TYI5ZQcLD4swGdKgeor0dA9IBovQ9fRYCrbAnb4CYWTiiP97XqSc0d45GaxEp33NS6thjtYvwBL2/fWsW1s9WLi2dO9+97snGbfoxqK2RgJr7+fn9aFXmFOlaP+99957t7GPfexjS869luA92utdBhnpPYjVbqKSZ7BI6llZqIVCoTAR6gu1UCgUJkK5/JsoXv/61ycZXPokedKTnrTkdUcffXSSvuycXV6ru/f+jyvs/ErcpB7hZZfWLiohgy9+8YttDHX+L3/5y22sJ7EH3PK6p5o/K1cwGUg0u9g9Vx0X267hPHAehxhQ0Pf1esSa500YxFVh97rXvZKMQxqEd9yqG6lFh3683o961KOSjJswsnduv/32NgZRZeITIZhFQx8bC+szH7v5hGXc+YD18b7kOt4nhNC8Tu94xzu68ygLtVAoFCZC1fJvQjCRw68hbYQNW0JU15jcoNLGaVPIxS13HgLzs1Kckv4+6KUaOWWpZ/Usup943XKv71mwvNaWJylZtuRXOodksExd9bQSAeJ1z2lpQNJynMa15ZZbJhmnruFF2Lr1/zl2P6sPfvCDSZKnPvWpbezGG29MMpb5o9dVL03L2FjfDbMsU1+XNDVb4O69dumllyYZxM7XB+985zvbcVmohUKhsIFRX6iFQqEwEcrlv5NhAuLwww9vx/QVQpE/GZ7H+9///jb2iU98Isk455Rz2u32eXD1rehPAN8CEA4JLArcVbvWuKirkU4zvBchDNzPCZlAk2mEQZwruuh8etfr5ZSu5P54rXuB4f573riyfn6sLbnDSbLTTju14564zCMf+cgkg+ufJE972tOSjCUEaTF+5plntjG7/+SsTvUsjV7ohGPyiJNhj956661t7OSTT06SXHvttW2sJ7zTQ68S0J8D9rRJ3OVQFmqhUChMhPpCLRQKhYkw0+UvN3/DATfi0EMPbWNWtH/+85+fZMxUX3DBBUmGksFkYK+dc4c6v8f+03/6T+0Y99giHH/2Z3+WJLnvfe/bxhZ168zyk79n0RPY6A3h8nMdl8ySp+lwCi6/X+fSzUXBPfg8hDR8vt65/TwIGbhDAC6/1fkp+7XLD6y/iqu+HNhH1kO96KKLkiT77bdfG6M19ROf+MQ2Rk50khx00EFJNsx3Q++chK3Qc02GsAUZLsk4M6IHXPltt922jSEsRCZFMjwDcpSTYR8hOjMLZaEWCoXCRCgLdSPCFRm0/XWvJ6yDZLBwbr755jZGXp2D6DwjyJJkICvuc5/7tDHnqfJLi2RfMlirrpRaH9IGC9VWFtbh+pBc866HpWgCjvWxhcpYr4dVL6fU6Mm7uXIJ69/z4tq21O2BsBa+NuSPn8Hf/M3fjF6/3LxMojBuCUE8EJN3CIFY0g+PyfvOXhR78JWvfGUbu//9779kbusDPgsmXbGiF80fRfgnSfbff/92jCjMAx7wgPWe3yIiMmWhFgqFwkSoL9RCoVCYCJuVOMr6lPhtDFgcBLfNeoqvfe1rkwzN05LBTXSw3a4eOXao9CeDG2k3EULI7h0BeBT310WPOMIl9rkXddFNSpHnafX6nljJauDnP0t13/dHnq6JIdYBEiuZH+bg/RbP6O1H7tn5uL7Ouq9LhrJf5wcjFOOQDvdnN99ly5Sweo6svedKafL97ne/Noau7kknndTGnJN6/vnnJxnnrhK+2meffdpYL8zD5+SGG25oYxYcoRSWMMdy4NwmmGidvcsuu7Qxf56mwCJ5+WWhFgqFwkTYrCzU9bFMe1Yt1oxTW/jV70m+2dIx+UGA332KqFz68Ic/3MawLI877rg2RotfWx4mrajKsCwbc+ylKf3ar/1aG6Oq5Dd/8zfTA/dgCTp+9W0xrY9FiRXSs1AXrVxZCSCl3HoZ+FlBkpmcY66WwZt3z5zHe2dWbyJ7Lz3yxvuSNbNADcShK4UQPfn2t7/dxs4666x2vNtuuyUZeyikTZmU4rlYRIf3nHbaaW2MiqokOfbYY5MM1mSSvPzlL0+SnHrqqW2M5+F1Yq96380D6WKWrkTMxf248EB8bhOHPRKQY4+xJj35xUW+f8pCLRQKhYlQX6iFQqEwEe40cZRFz22znfxJ56SRX8ffZNyIzbmIABe+V83Sm5ddx15zNruyuA92kwja27X84Q9/mGRccYPyu+ftfE7cEK8X5NfBBx/cxiC6rIfpiiuOfe1eOGFROEyAi2vXelEsSjr6GUH6mGzi/XZvZ7n8K7lez+Xn2OdhPnZB/Qx612Tv2OXnPM6BRLvW1TyeD6Gj3/iN32hjPFffP3vMhOY3v/nNJOOc6Ic85CHt+K1vfeuS/7/vfe9LMg59zRIScTtm5+bSSNJtzhF1cQiJeft6vb3jvcxzsDgOe8ffETwjh9AILfjzay1aoyzUQqFQmAgbxUIlINxTdk+GX4o//uM/bmO0wjVRQ13zVOk3i8LWj1Na+EXdYYcd2hgVGf414/5cFQUR4B43tgSouf7Qhz60ZB5u60y/JhNQWAeWhuu1Zra13Wuzuz4g5cXXnqWq732ARWmCCevXr7Olx/VsMfBaWx7839af5e964Dz2QExQrjsfSyjyXu9Vp3Zxj70+U7bGuDZ9opIhlc7em+8L78f3ByHmtcNStPVLXytb91/72teWnNuWNzXx/hxwD74XrGPvDX+eelZfT54R+Fmw5+2d2uPDmjW51/NegT8PfM7d383VXEZZqIVCoTAR6gu1UCgUJsJMP299CIpZ57F74zzNE088MUly2223zTwPlQ9ubIb74CoUB7pxKRwIZz7OAcUV6rkgdlvsWtnFA5BjDtrj6ps4w/155jOf2cacp4ib1SNWLCN2yimnJEm+973vLZmL16RX2eMwgGXkVgo/VwgThDd8bRMCBP39Xp5BL7zUa5TnczrE0iMTqUxz9QzvnRdCMuHTW2dcee+HHsnX6yBgMOa8SJ65r3v88ccnSZ7+9Kd3z8d7vvCFL7QxCCqTnL2qMEIs3ucmv9ij/uxA7llsB+LYz4pze67+bLEHff98Thze+OpXv5pkINCSgZx1SMN7gu8Jf8Z4XibQCBM4HMD3EuGOWSgLtVAoFCbCTAv1+uuvb8fbbbddkvGvec+C7RFQWFRHHHFEG6Otq+HKjsc97nFJkq222qqNkQbUI7RckeJfEn7ZbelhMfnXjF9AB6P5f48k8TxMEnEeC/k+/OEPTzKI8yZjaT3Qk+DrraPJq4c+9KFJxqLTzMuWhe+/l1aENe57wTrwPffgdeT9tgSxFP2rzxx6KVC9GuzlLFSObXkBW+VYzPZUWG/Py+fh/75/rNGe5dnrheTXmUTp3SPX9hx4Bq5monroFa94RRs75phj2jEEFt5CMmhDbL311m2M++6le/U8B8P3hSfkVCPq7P0MkIg0WWavDQLanhPP159v0v168/Ln18d8hh/84Acvmbf7bPGs3XadKi0Tg8uhLNRCoVCYCPWFWigUChNhpstPK+NkkJ7DxUz61QmY6BZPOOqoo5IMweRknIv2ohe9KEnyjGc8o431qpl6lU0Esm3eu/IDF9ytcA877LAkfbEKu8GEL5wfZ/IGUsNVUfTnoSeU0atWsuvkyqVe/xpcJff4Ae4vRKDfbmXvfD0X1AF67ttr23vmXjNcM98X/++5xF4T3OmeQIvfa1eWe3BYhn1iEgxXv3cvJq/8rPm/54ML6/tzqGYWfB3yPXtVWJ4jEn0mfLie953ztd/xjnckSbbffvs2BknknmEQsL0+WyaGvOdnhX96JJfJLT6D5E4n4+fKszZ5x5jXmPl6rxLas4zhJz/5yXaMkIzzvrn/3/3d321jyACaVGVvLSLuUxZqoVAoTIT6Qi0UCoWJMNPldyMu3H+XQtqNBpR2HXjggW2MHDHKMpPkda97XTsmR9ClYj3XA/Xy22+/vY3ddNNNScYsqHUSMeHRiEz6+aOLwm4brL2Z0xe/+MVJxu7mLNh1dF4d7oWFYB7/+McnGTOQwCV35OHaDbbLhNtml591Nps6qymZ522Fddz7novW02ftlf/NK3O2q0eIyffKOf2scJ09b8IAzmxwFkDv/nkudst7LD8wY+/QCPNwGKunxcl9uWSS+Vr85A/+4A/aMTnMNNRLhqyZz372s22MVtEODbEnnPfqrIqeW8/nyWs36xku9z/GvSbMp5el4zAIn3+3RndOOc37ttlmmzaGq+98bZ6B9zRhAmc9XX755d17KAu1UCgUJsJMC5VftWQgRExUvfOd70wyJoFQpXdPpZe97GVJxorezmf9zGc+k6SfX2qLmP4zDqLTD+f0009vYw7Wz8uhXATOpfO5+WU+44wz2phV1Geh1w3AFirXtDVGhYwBqeNfZvJPvcYmf1iTnnXkZzkLtqJMEnFO58AiJ+hAP/c/T729J1Di62GNmjhhf3gMa9PrgCVPjmbSV4G3tY3V635OsyxUW7KLKtX7PMzB1jZ7oifPlyRve9vbkiRPecpT2hjWKvnkyWDJOq8ZK/M//+f/3MYs6sL+cK433lGvs4VzSnlWfpbeg4zba+nl/bKmfgbkfVvAxLne7MdezzTnwkJk0XnD92IvYTmUhVooFAoTob5QC4VCYSLMdPnd4vXQQw9Nkhx99NFtjFJSkzy853nPe14bo+GXXRnnpBLodkM6XHjnT+KGoICfJHvttVeSPkFm9ILp88gPiKU999yzjdn1uvLKK5fMEbdlnrAMLrbL8Exkfe5zn0syhEuScQ4hIHgOYZcMrrXd254AiMdwoxxOmdVS2fdn94/3uAyxV87I++0SzgrP2F02YcA92r3HLTUpQe6jVd5xA//Lf/kvbczkZW/NcEetfM89zGon7ffOg9epR6Diejo84feQh3zRRRe1sT322CPJ0CbaMPlG3mgvHJQMYQaXiffKiGcJzvh1vT3We2+v5Nt7cJ5uLp9bE9/kyjtMx/298IUvbGN875ggXg5loRYKhcJEmGmhvuENbxhe+P+tDBNLVAX5Fx4xkzPPPLON8athMsHWGMFxky4EuC36QGqIg9GLomc99BTknTaE9et5X3vtte24RxzNsrJ6v55W8bfVDtl2+OGHL3u+ZCD/bOlhHc6ziDwf1mJeikzvvU7ZYp84+I+1c80117QxPBhb/JZdBD1L1nuH67nCiaohV+NhjZqoQN7OcpCu7OEZeR16a0oaky2meR7BovA6AhT7jd7+djoQnqPlIpHQtBWMZeZ97LXnWXpNeu2YeS49T205C7W33xjr9ePyevK5tcfndDg8OL8Hr8X92Eghs4XOtUscpVAoFDYi6gu1UCgUJsJMl985iS9/+cuTjBW2zznnnCRjk5n3OKcSQRWrbtvVg7SyOX7ssccmGVdUgamaB/q9BKbtEpF/aK1RuwK4F4vmuvp1uMkOdJvcuuqqq5L0XT6jlzdKYH2ey+915L58f7NcVL/OLjjhGOca4kbbVSX32MBt93V7+bG+Hi6lK5Ko8qEFsedLVV4yVMA4ZNMT4Fmu0R5wSGgW5rn8PA+/rqfz6jDRosD9d6eM3/u930uSfOADH2hj3J/FfRwSIRTnZ8C+9X4jdOQxSMJ5Tfr8Oel9tlgnPysqypyb6zbquPIODbHODifM+syUOEqhUChsRMy0UK1kDaHgSqmTTz55yesgUR772Me2MX4Jd9xxxzbm1rTU5J577rltjHp1V6n0rLWenNyiFqyrsEjFcoUPZJvTSkhnWh94XhAi7j31mte8ph27U8Es9KyjHinVk87rVVL51xoLoLeGttR8jDXq8/DLzj5Ihuoyp/5QsePqIiwUp4XZ08Hy8NqSxmXPifO4VTn14U5Hc9oY57Zl0pNd5BmsxltKhufR27++ntdiUXBOpxfyufVn+o/+6I+SjKvHrMtBLbzT4pAi9D5gHU0M4QWiv5GMvbJeChwWpz+XeMkmELF6PebUNix9PyPW1PutR7rNImfXRVmohUKhMBHqC7VQKBQmwkyX3/lpVAvZ9XjJS16y5D24DFYLJ7+U/yVj05x2rxZpwNTvufnzXCv/H3fN6t1vfOMbk4zJJqTx3vve97YxuzUA9yZZXKIPl8L5mrhbXDcZu16LwucEuKrzlOS9Trhrdtt6QfieqIlDC7hr/j85gu6QcMghhyQZh3mQU3MoArfcLqjPjSSgXXVcS5MWvP+1r31tG+PakKvJ+JmyR3sK8nYTufa8qp951Xq4vD3yyvKEvZzKeZV5vc8MLjEiR8nwGUTkKEle9apXtWPyo/35JjzH/5KByHJuMcIlXk+TjbRrdvtrQmKujmO/9Sr9vE4mv/g+cfiOz7dzk/l8+/uJc/cIy3VRFmqhUChMhJkWaq/yw2lFjLk9NITBc57znHD+aLwAACAASURBVDZG+ooFq20dgp122qkdU8Ww5ZZbtjF+ZWzJ8qvuXzATXsiWuYYXy/v3f//32xhpIhbb7RFe/sVF9stWHa/tkUD0+kkGS84W2rzeTT30LFSC9r15GT3ptF4KSe+9y9Xgc21bkViZtkywVvzMeY81Hag9tzi1nxHPw6lEkEz0QUsGC9VeFZUvfp1JPs7jdeS52NrkvnqW5bxnYHCenuaBCRaq45x62GtLvT7gs2wR8xNPPLEd87m1uDPr5zQlSFV/Vh/4wAcmGadh2QvEenzCE57QxvAY/HxJv3MaHlWG/h7wZ6NXXQa8f3sVdQ94wAOSjNPwaJO9LspCLRQKhYlQX6iFQqEwERbuKYVL4UqTBz/4wUnGogHkUrrHE+70m9/85jZmSbx3vetdSZKbb765jdH7xj1w1gfknz31qU9tYwcccECSMUmC+243AffVbgkEmo8tyIDbbkKPoL+roq6++uol5zMWzWlkvr4egfl5lTmuwoHActgBd7UXvrBr7HvgnA4JcO5ea2lfj/COwzzsMVf4mGyg8sX5wbvuumuScdiJ+Vp2jpCHn29P6MZK9LigXluOeySJ3fKeFF+PQO2RVz2X3+7tVC4/cJ+0K664oh2jZO/cc4RX7JZz7NeRA+tuALjTyRDmM7kFOeReUIQj3GcKSUMLDJncYn9Y/Ah4bQlz+buIYxPW9I5bF2WhFgqFwkSoL9RCoVCYCDNdfjelwu2xpiWMsHO/eN3b3/72Nob7bzPZLCLiKWZ3YeotsoK5biYaN8qsHGxiMrgUzj/DlbV7hztqtw33zrmJzptDcMIuA+6t9WBhRu22uuRyNcD9szu5aNeAXi6lnyWsey/8YBbfLjPuqtcM18yubK+Es+fqsp98PWda8B43WkPIx24woQHn5tKQziELh2WYm++FY2dI8DrvS0Ifnvc8HV/m1lO+t6gH5/RevPe97z3z3FOB8nGXkRMatFYwYYDrrruujfH5RZRm3WP2mT+rfJb9mSY04HsmjOBwwpOf/OR2TDmyQ4iEL6zYT7cLhzG//vWvJ0luuOGGzENZqIVCoTARZlqozpvk19dBdoQPLIDAt7l/eejj40og55rR7tZ5XliwPZGNnrybCRZbD/zq91r49iy4HgFjOKjNuS3WQZcDB+gvvfTSJOOcy9XAVhZkiy3UXq6kwbjXjPXxmmCN9cQ6bLWZqGTcpBTw9XiWvV5BzldFis8Wmu8VL8NeAlbKvEox9pEtbFswzM37m/3fq57yvmPN3ILcbbR7z6ZXAcTrXDHImMmyjQ3PH4vS4jcc23PAwnOHD1uwfI4smMIxcpbJ4EWZvCLv1Z8xi96Qx2yrlpbw9JZKhrxwX497mdc9IykLtVAoFCZDfaEWCoXCRJjp8hu4a278halvNxGxD5vj5IO5/MtCKbjE5Bwmg1CGg8yQB3b/gEv87DLhRs5T1e+5/7zHrpyJrPe///1Jxu16yXM0eUcQfSr0SLKepuM8UspuJDmNdqcJJ9i1ZB84B9D5vLjZJhN5/y233NLGeEYOA3APvj9yfO2W+9qUQO67775tjLJev4418T0zL4u7mOjBvbfLz96zGAtjvW4HdvktuIHL7GfUU4vndSYLgee1sbFonrTzfjnef//929iPf/zjdkx5uDVrydd26IB1MoHIsTWOt9tuu3ZMQ1GXx4LHPe5x7ZjvoLe85S1tjNz6Qw89tI3RwHNdlIVaKBQKE2Gmhepfc34VLDxCmpN/KfhF9q91T/bKlidwnyFku2x5QX6YBCFdygFop8FQ7dSrJDKxgDXiCiCsLEvH+Zj3H3bYYW2MFBIrjE8NW1GQP64e6qUk9YRuTOTw3DxvrAc/P6w+k3z2WrB0TV7yDGwx0urZ5AaWgi1U5mArmPcmg5W5xx57tLFehReSdyYVsW69nrYSSbXxnsBS9v1hZZtAZQ693lrJ8Aw8xx6JxpjXGM9pUfnITQ1+5v6sQk7zNxn2kyvhLrnkkiRjgSXIS+9LE0sQTz43Xo33PKltr3jFK9oY3y0WMrLko1EWaqFQKEyE+kItFAqFiTDT5bdOJFUFdpnI6XLVEzqXdsupbPF7XRWFa0XFVDKY8A5GIwRiARPnkAG7t7j6dvk57jUV6+UHmhCx4AaiL573xgDrlfSbiuG22lW3ew/cDI3777n8VBQlQ3jHrrGJOlxZt/MlbGMNSd5vN5fn4meOO+3Qj5vUUdHiEBLP1e/BPXaTOt5rt9skEq6199sWW2wxmmsyXh/AXvdz6bUw9v97ucCEEXrN5yyOsjlhJc0MaTO98847t7FddtklyTgUA0FsV9wCTexvt8y+/vrrk4ybOXJuE9uEBhYRoCkLtVAoFCbCTAvVFQ3UxbqGl2CtUzoI1ttqgWxyzawribB6HOjv1UcvCv+6YAn1UlJsWWB5+P6e8YxnJBmnPdnCubMwT4KsR27M6imUDOSO17uXkoWl5BQ4E5VYTT43v+y9PlQQVr6Oz40X5BQhW5FUsfTuz9YfpB3aB8lQH+4abae7QX5Y0wLr15V+EBm2LLGyvV9s1fa8iJ52As/D1i3XuzPTpjY2ev2z7E2RIuXUS68tfbHs0fJcTzrppDZGap87O7CXd9ttt7nzLAu1UCgUJkJ9oRYKhcJEmOnyu5oJYsnuJEIoNMJLBnEJu0m4LSZBTFpA6jgnDRfNLiGmfs+9c85sr0LIYQlIJhMZVH31qrA2Nbi6hPlavhB30q66gSvsIDtrateKsI0rpcjddCWUuyEghGOBC+Zh9XbCLW7LTZ6qQ0M77LBDksH9TsbSaohh9MIcdvm4jvOIaSltqUWLuiCx6PtDghHSNBmIWLv0hLG8542eEEyvKWKvbTWfCYfI1jrmVTq6MhM47AQhaqL95JNPTjL+riK31cTnCSeckGSxcF9ZqIVCoTARZlqottaoqbWVcfvttycZB4ex/l760pe2sWc961lJxr8YTlmCEDL49e2l+9zVYesPS97ixVg6ttpt9WChem2x4G0J8H8H8nn+pIwlQ6pJMvyyWyQYAvLyyy9vY/zau6cQJJiJMV5nEvOMM85ox6RVzZPqw3qkAi8ZrBXvX8+Ha++9995tjP198cUXtzHm65pwLHWLHNti5nl43v5MrPseE2wQg9YTuKuj9z3hNeOz8IIXvKCN4YFYlo+KLHsyxx9/fJLBo5mFslALhUJhItQXaqFQKEyEmS7/IYcc0o4hClwBRd8olK+TgciwCwqhZZenpzbeM9F7+We99sjL9Sbitf7/Sio1NkW4Ugoir1dd0xOlSYb16eU2OleUnL43velNbQz3lxzdJPnkJz/ZjqkkM5n4tre9LclYwIVwkSvmyDl9yEMe0sZoC2zXGaIqme3qWxqQVuUWzICUNEFqUCFlkgxZSe/fCy+8MMm4nThrbNKtB7v5vZzrXuXePe95zyT9fOS7EnqdJFYCnr8l/whLHXPMMW2MPYjrnyR77rln95xloRYKhcJEqC/UQqFQmAgzXX67QmgB2h3r5WUhZtBDj0E2bLbbXVsX85TofZ55+WuzsFyTu951NiacI4cKut1F3FELahjcl0tvCcu47POxj31skrHe7T777JNk7Kq6BBJXyAw0oQdrepLF4ZxashecQUA3BHIGPf/lwDN3fiHlzw4XMEfrtHq/sM8sjkLIy4JA5F47V5aGkz3hlGTYOw6x9HRsew0AWUfnAm9IzFvvHjbGZ2PeNeb9nzCXw5Mw/g7VEMYi734WykItFAqFiTDTQnWwlqqaHvmzuZM8y4H7Wm3weypgwZiMQKTDVqSrb2bBlhnP1yIyVAO5BxAWV6+9dzIQT7YOgclEPBQLz3A95yWTw+wWzJ5j73lgzXmOWIycLxnapDvP1hYqubn2CNj/9qC23377JMmVV17Zxpivc4F7vc5cmcU+67WR9r1ASrlVu/+/XIXc+mKtfr57YO2de8zaWrpzOZSFWigUChOhvlALhUJhIsz0DSzs0AtM31VcgZ4+ZTKQFSZ/NqReaq9BHm1xnc/ZE9QwcFuteE5OqgU3IBhdRsr9ex0cOgC0BE4GjVSIL9+DG809/elPH91TMoheON900X1nYoHyUtzlZAhfmGCziA5uvZXxeznQ5AU/8YlPbGNotvozZGKJ0EKvfLRXourrQqI49ON19D2CRcNz6MW69NJ6sVzHYR6IOmuROjd9c0JvfZ797GcnGXeSWA5loRYKhcJEmGmhzkpduqvitNNOa8d/+Id/mGT8q0ZaGUryyVDl40qh9QHiIbYISaGxVQNpY8vK1hrWkd+DZWYLG8v7z//8z9sYUosmb5D0S5JTTz01ydhCpXrO8ozsLQuTIMXXSxtaH/i9WON+VqynK8+c5oQVZo+ACjBbtViju+++extD5s8VY66uYr3tEfSsUdbZHgFEl/eBn1HPQuXcfub0VHrnO9/Zxqgkc8cNfw/QpYP0uWRozfzqV7+6jSGX15vLpoxZFvxRRx019/1loRYKhcJEqC/UQqFQmAgLJ6yt9ZzTWbDoxXXXXdeO3/CGNyQZXKdkaGdL2+1k0NB0Hhu6jCZ85oHcTpNNuPw9lfdeRVUyuKHOkeTYgim4d25st+WWWy65npXqIUp6FWquSGGOnldPoGU1MCHEWnzkIx9pY5AMzmt1WIb52AUnb9akDDm1XjvuwSSXQyPsCeeh9hpT9lx1nr9DI37WkEOeN668K86oHvNzgRB0+ALRmmTYO66IRGTEa4dgDkTj5gy++/x5WQ5loRYKhcJEWNhC3dwt017a17wKKMaQZ0vG9ejPfOYzkyQPf/jD2xiWh1sr33zzzUnG1gH9uhzItwXb+zXEojKRA3HktKJey2wTIj0LtWdRouXg1J5eKpatMKwmkztY4ZZ+hDBbTnZxCvieWB/L92H1uR/X/e9//3ZM9ZnvrzdXqsx68nu+P7e/hiT02vLaniRhb22sh+EuDsCWPh00fC8vfOELk4w1O3r7ztYxVq/1GyCwtt566zbGOj/60Y9uY5Bby0kabqpe8EoqJstCLRQKhYlQX6iFQqEwEaZVUdjMME8GkBxBWssmyX777deOcY9cpYQ7vuOOO7YxVN7vuOOONobk2xFHHNHG3ve+97VjcgMtCoJ4iIkcXDjnReKa2EVxviMVS3bvcA/tRuIyO3+01wHB5A/hBucfch67/DRDc/hiNTmnPdgtI8zh3Fzm02tWmAx5nr38YeeAEiZwLiikjZ+LXWfG7ZbzPPweQixeG0ILJoZ6Un6+L9xxhzR4bssJ3cyC5wNZavf+9NNPT5K8+MUvbmPsDbcBd8hralGXqbCSUFRZqIVCoTARZv4kbCqydVODe3E1DyQRMm/JkDZkK8K/wlgkrqnGGrOVgTVncW5SWxzcp+9RMvRcsoWKwK1JFObm62Fl2Ip0eg6wBdOzLJmb14TXOUXIJAOpQbToTQbizOlXkGR+79QWqgExZm8CnQBXM3mdIIxsoQPPlWfpVDnui2qsZPx54jreWxB5JqWwWm1F8qy9drfddls7hgS1Z3XttdcmGetOcL31IQO9tyBLrWUAOfvc5z63jW233XZJxu2YL7jggnZ84IEHLjn3pgC+L+zlLdfeftOaeaFQKGzGqC/UQqFQmAibZhR4A8DBdtrCHnnkkW0MURBco2Qgb+yqEwZIkptuuinJfJeJ/3sOPbfGVVMmtQDEg/NVe5JiuIcmnXouv3NFcSNdNUP7ZBNxPdLC/ZVYEwOywWEJjn3Pi7r8i4aiTALx3NzDqpf36GNCOQjCGF4HQgbux4WKv/NDTSIR/ujJEjqPmNCK9wuhJs/V7j3HDhcRlvjTP/3TNga5uVy78VnwfMhDNalE9ZS7ClB9deyxx7axl7/85e34SU96UpJxrvemBD+rcvkLhUJhA2OmhbqWiCjLkREoP+igg9oY6R0XX3xxG0OCzz2VLGWGBbc+QXTIK3dShIhKhpp5W8dYQLaSsTz9rLD+nALUs1BdSYSV5Woe6sNtEWLN2JqkO2oy6Bu4Mgsry/Xm1IebWLEFCxa1/g3WwlYkVqbJHfaEha9NEmIpmojketYv4JzeY5B71nlA5i4ZV9Kte27PkbXzvK655pokYzLU1i86EbYEEYw+9NBD2xhyiesD7zdSyCxYvs022yQZk04QcF476wRQcbapYpH5lYVaKBQKE6G+UAuFQmEirElSqkdafOpTn2pj5LshDpEMbpbdd0Qj3OrYuZS40T1hkXnAdXZeJAIWyeDqoYCfDHmRhx9+eBvbaqutRvM3HJ6wKw/stlM1RBjDc+ypynvMeZp77bVXkkHGMBmqc0zanHHGGaPzzcM819/n6bVjhnSE+EiGNum77rprG7viiiva8b777ptkXM3FfZvIIZThfdBbOxMZuPB+RpAeJqUIA/XacpssPO6449qxezuB3/zN30wyzntlP83rHTcPrLMJP+bgbgisk11+h6J6ebGbUthxkQ4mZaEWCoXCRKgv1EKhUJgIa97lx0V3viY5gr1maJdeemkbg023GAkamX7/oi5/L3fPzLddzx122CHJWPGcBoHnnXdeG6PU0831cLfsLtn17OUdco+XX355G4O9tStHSaFZfJ+P3F6zzjDabuzGM5in/dkTellUx9Zgvsccc0wbY2/4nmkulyTHH3/8kjniojrnkj3hnFpcdWcxOOuAklRnYuCO2+XH1X/Qgx7Uxk466aQkyZ577rnkPpcDz83hC56r81V7oaN5YL0dlnjc4x6XZJzXzJo4K8T7/6Mf/WiSZI899ljxHDYVlIVaKBQKE2HNWKjLBdPPPffcJMnf/u3ftjEsCVuoyLrdcsstbWzvvfdOMiYT3F9qpWSUX48Un8/9gAc8YMl7PIZ4yjOe8Yw2hhVl+TYsBlvElpvDAnIlFaIZtiioyPnud7/bxiCgbG31jp3jSzDflixW3zzSgefaU433+7223Hfv3CZEzj777CTjHE9X6ZAXayISC87ngWyzJ0Ou6LOf/ew25j3Isa1anpGtRHJKTzjhhDbmvNlFwXy9n9jLvX23ErDeFoLB8raQz4033pgkedrTntbG3vzmNy85trAOZNqdiZV0EigLtVAoFCZCfaEWCoXCRFgzeqie39VXX92OIZbIKUwGV84uMXqSVnQnx9Pusv+/Gt1G1PtdRtpThu/BuZSU+B188MFtrKeqbzcZgqbXfM4NBymbdKcB/m+ixgQNa2v3Fpe/55b34H3HvO0G2/2fRUrNa8xI6MNhF5dzco+9azvMwXusq8p7HAagS0EyPAOvCfOBkEySc845Z8k9rAbOUT3//POTrL45IuvdCyv5ejfccEOS8d7xnqfMmnBYsmm4/KWHWigUCncC1gwpZWLhy1/+cjt+/vOfn6TfWtnWwSc/+ckk41/MBz7wgUnGEmy2VhapnDBs1ZDG5VSi9bF4IZOcVkNKlu/ZViRWtlOtsLwQZUkG0grLIkl22223JGOL18dcx1ZPjyTieJ7n07NQezKIXrteb6Ke1cq5e90OfOxr8x4LgUD4XHfddW0M9Xrfn8kt5uF5Y7VaEGdqsKeT4TPT2ycrsVp7YjTsQVuo9Ezz2pkEpOOBvTansd3ZKPm+QqFQ2IioL9RCoVCYCGtGD9Xut3PfcMd6FSB2UXD57aJQ5eLqqPVZE0ILztODyLDW5mrgeeGqmyRwUz0qWtxSGFfWmo/MzaImnHO5lr+9nL2e8AzHPeKzVxVlIqrn8vv5z8obnEd49Zrh2SUmb9TataynQx+0SrYYiV1+9qXnw7VXmxc6C66K4tomEMlxXR8Vf98LLj8CQ8mwjg6hOaeWMMnLXvayNkZVFQ3+7kw4R3s5lIVaKBQKE2HNkFK2Wual1WAxuo6YmnirqmP1UDGUrB9xxHtcE4+F5zSl1cCVO1iZtohsKWAhmJRj/bx2EF1f+MIX2hjyfvQM8nuTwaq31cM5fe5Fq8x6Uny93lPzUqR6Yz2dAM+Run1XlCF5ZysLD+aoo45qY9yfZROt6A+p0fOc3Mp7apgEYp94X/L81sdC7fXjMsEEgWqPxyQo0o+uzENbY2NbqL29s8ieLQu1UCgUJkJ9oRYKhcJE2OxdflyLk08+uY1ZfKFnuuNum1jAbbU6P+6dKyTWx+XHFXILX+TU7BKtBiaJCP6bBLvf/e7XjpnHPJcYl9Byaghc2OW3K4SL23Pve26717OXm9oTellUCKWn4t8jpTzmZ03Ix1KF7AmL6JA36nbTuPK8PhnnSqOSb5efeaxPB4hFYWKFvWcX2y74SuFnRK6pyVC6QjhP3HnY5Hn6M/j5z39+veezGvT2ziIoC7VQKBQmwmZvoSJe7Ja4iNsm47QVgAXwmc98po1BBDiViH44q6mO8vstck1qjH/BVwPPC/LDpJR/cZH689pg4fZEqV1bTq8oEwtOxeE9JslWUyveS4syevJ9i6a28TpXSvXIGP+/l4aHRdVLAbNVaoIK8scWMV7SamvrZ8HrtMUWWyQZUgZXe+1ea2mPQYy6b5n/zx7s9Zm6MzFLG2JdlIVaKBQKE6G+UAuFQmEibPbyfRALVj6329YjkXDXbrrppjaGC25xFMIJ63Pvvi7EhPNZ999//xWfcxZMSuEm7bzzzm2sJ+xgwsRCKYC1dZ7pEUcckST5oz/6ozbmHFck7NbHBe+9nnX0/fVIq+X+P+vcwPdnFxPC09U8V111VZKxhKLXEfDZcRtlk1uEDlzNBtzWeRbmCdTMw2//9m8nSS6++OI2BqHpc6xPGID95nDJve997yTjz91Xv/rVdsy+/PjHP97GvLfubDg8Y6lGoyzUQqFQmAj1hVooFAoTYbN3+VGddymgtQr5v105XC/KTZOhqZxV7GFoV1Numgz5oGaGe5qXveZzi66775lSSVjcZKwW/9SnPjXJ2IXpufww687XJYzw3Oc+t40RGkkGUZCeC75S9j3pu/y93FWHGHpNAWddx+6bGWbKNJ3RQD6v3XeyKTwH/u996RLPdV+XDGGAnghH77NII8BknLvp8tJZIKPFIQ/CF243vajL3xPEcUgD991dL+zy84wJqyRDI8VNAQ5fLIeyUAuFQmEizLRQV9MzaWMBEulTn/pUG7OYBVaKx8jDtDWCkrktBvIGV0tKIe9mK8u5m6CnFr+cMvi6QHjC1zGZYgk6+vR4rFdJhOV2+eWXt7FnPetZScYSiSZRyKu1tcZxT76vB1vqeBaely0FrFHfC56HLTXOM8/6tXwhVpZzk7nX17/+9W2sJ7eHpWer1P2lQI/o6D1zz5vKJnsdJiAXBdV6fn6I2ligpSdGMw+8x7m3PA97Dr37d86xO1Hc2Sj5vkKhUNiIqC/UQqFQmAibfenpr/7qry4Zm9cgjhJQu3e4dQ6Y41quj1iF5/Cd73wnyeBirXsMHJaAyLI72mv7DEwMQSjY5XWZKa6s1wSX2aWwuDgWs0Abdeutt25jfga98sleI70eUQUp8/a3v72N4dZCpCXjLgeUTV544YVt7MADD0zSb0HcCzss93xxPX0v5EiaENp+++2XvNdlv2C//fZrx1/60peSjMNOuLzeBz3Q/tklwatp8OjQELnSDnOsBr1cZ9+fdXMRa/Fng/3mPPONjZWI1pSFWigUChNhs7RQbTFgtVH1kYwrkpAMsyUEUWALhtdZwITA+kos1J7gBp0BHGCfRzZhPWDdJrN7DTn9BEm0Xpvo3jWSgTwwQYGF6tQXrEef21J+vL9XrTbPQgVOKcMSPOWUU9qYiQzuYauttmpje+65Z5J+63CjR0r5WWM92hp99atfveReWAuTNzw3v86CMVQSuWMDa9Yjgfx8eS/9ltYXEHX+7FDZ5XXws+yRl71nyftdocfecAqjLVTWyvfvLgd3NhYhp8tCLRQKhYlQX6iFQqEwETZLl79nejsPj6B9MuSV2sUmL9QuNO7tchqiK52b8+9QL7crO0/AgvmaTGLevQA9+prJcF+udrHbhktl9/7rX/96krE4DOSBSadPf/rTSZI3velNbcxtf8mvNeHH9XqiJj3YNaZbgF1jdyLgeq6u4ZnPU/HvhSJ8bgioE088sY2xP7bZZps2BpHnSrjvfe97ScbraVeW57rLLru0MYeq1gU6tMlAbq22ehG33N0cIAFd4WX3v5dnDHr5pSZLgXO9TQKzfg4JbLvttovcyiaDslALhUJhImz2tfzAFqiD9VgurnUm0G0iAyulFyRfCXiPLV0sE1dH9c7dW2+/59prr00ythixFFy3jwW7nMo9FkAvTQsr2P/32tJzyBJrBq2Ubf1DHM3TKmBNTGRwbJV3p3Zh1ZkE5BnaOiSdq2clW2Lvsssua8ennnpqkjExQjoRJGYyeBvI/XkOfi62vJmvLXmemz2Hm2++Ocn4GcwiJ1eCnoWKZ2UytCfF2CMYbaFibfpZkhbl5+fPG+toD2xRXYINCe7PKWAl31coFAobGPWFWigUChNhsySl5gESKBlcJQfCcbdMDN12221Jxq2ecY1nVSgl/aogEwy4er3KnXnntKtHRcsNN9zQxmhI6CaFvfla2AFX3mO4xM7xRL7Q7g33Z1LmYx/7WDsmZ/XII49sY494xCOSjHNXe6QGLrPDCYRqLCFol5Ec2Lvd7W5t7KUvfWmSsfQb92CSD5GRd7/73W3sne98ZzvmtW4Pzf1bSZ576anzW2TEJCGusAkYXG+7yajpv/jFL85K4RALz9cCPNyf74X5OITi9WZfzhNMYZ18PUJQDmmYBPzIRz6SZBxOWUSQZGOh5PsKhUJhI2KmhbqpE1HLgZSVZPh1dXoGwXP/MkMi3XHHHW0MS86/qCYRGDfZwK+wyR1qk00mzUvp6QHx5jPPPLONYaGZ/OiBfj7JQDy4UgpL2FVRvdQfyKEHP/jBbczWPzKKfgaHHHJIknF7b9beluX111+fZJwihVzgPNhLwLJ27yKsZEieZOiLdeWVV3bPw5o53e2WS6Od2wAAIABJREFUW25JMiZyeI+JM9bTBJJJGyw3PwMIvz/5kz9pY1Qxea9iWfasTR/3vLJexZytaLwIn89e0kql/HpWnT9DeIbJ4AkcffTRK7rGxoKf1XIoC7VQKBQmQn2hFgqFwkRYk6SUA924RSZOIKNcXUQ+nF0+3CPnyvXyVHuVJK40Id/VBASutd385fJG1523CagPfOADScYkUA+4vEly4403JhmTTbgzzrVjHU1y4UbadbRby/1YTf74449PkjzmMY9pY3vttVeSsQwgLv/Tnva0mffSg9eRPORzzjmnjZHDa5m/nsSecyAh3lwBxX07fAOR53AJa+a1+cxnPtOOIZ78DHj/FVdc0cZ+7/d+L8mYlEP0xe53r+/TomEl5yMTWvA+WE3FoMMSzNFksHPGyfs1eM+mEH4s+b5CoVDYiKgv1EKhUJgIa9Llp8QtSQ444IAkY5YU1t1sIzmJPcwrQbX7Sy6lQwO423bLyHe1++N8v17DNtxIs+Cf/exnR3+TsWsNrMV66623Jhm7MMzN7j0hCJdU4qra3fQxLq7vBWbcc4RtN4POOr7whS9cMv/l0HMJea4f+tCH2phZ63VhPdBHPvKR7Zhn4wwRGHEz47jjzp8kD9nutNcRV9iK/e9973uTjENRPCPPv1e2uxqX2O+l1Pm6665b7/MZvawA7w2HUzYlLBpCWRdloRYKhcJEWJMW6pOf/OR2TI4hsnPJ0IfI1hjVVattGd2zhMgR7eUAOmjfI796pJWtVnI7sW6SITfVVSZuYYxF1qukMdlCjqCtdywu37PPg8XhvFcIL/oDJUOervMQqSRyRRHCJLbufD2sSPdAwrp3fjDPxV4JrcOdU9qzqHxt1tGWJ9b2rrvu2sYg2CzjaNKK69gSQkIRryrpi7pMDd9zr8X4aq7t++t5QcuJjExx7amxiFhUWaiFQqEwEeoLtVAoFCbCmtFDNeyOofjt3D5KKZ33Sd7danLufB672xBiPZd/JcQC7p/FX3Br7baeddZZSZJnP/vZbcxuFuSJRThw1a0bi0iJ3T/2hF36b3zjG+0YEsVkA27ddttt18YII1jRnVCG14nXLSdM0XMZea69kIcJKPKC5xEjDsXstttuSYY20J5DL0/Rucf+P8/Npc7kK5u0WUSQY7Wwy89edUhnNcRRL6/bnzuvD/t7Xj72xkDvs2jhoOWabJaFWigUChNhTZJSPTg9BQvVhBD/Xx+Vfv+aYc2YBIJk6Vmo63MdXw/rwek+VE998YtfbGO2YLEA3DKbYwvBQBxZFALixJ0EerJ1nmOP6GE+FkchlcwWOGu2XJUK1rPFWEhzstp7jxicZ3n1/s95LKG47777LhnDOva87TlBVtlLIB1utVZpr1cW8+hZXp4jnocFcVbjqfZ6mTlVsGcJbwoWau+e/azKQi0UCoUNjPpCLRQKhYmw5l1+THfnA1KJYr1IEy/re41kcPkt+gDJYJehp3w+T+xiFuxaPfGJT0wyKKAn424BEFSez49//OMkY4KJfFYqq5LBRXOOJzqeyZDjO89t67UM5tjBf9yt5daDNXPYgff3RE1WAvJG73Of+7Qx1sddBfbff/8kyY9+9KM2Rj6v522yif3mUM2i7nTvGfTCTl4ThGD8OWCd0I9NhjBPT893HnphGc+LkIfnbV1d74VNCTzDRboHlIVaKBQKE2FNKvYbWBm2QCGJXNU0j/yYBVs/XMcVR6TY2Drg19hVQSZRen2huI4tr56lC9HjFCgsxyR5whOekGRsRUIUYKkmyTOf+cwkY1KKNCan+/C6JPnKV76SZEwszVpT/w8yxs+K4P9ySvHM2/dCZZOfC1bdor2QkoGotN4AhJ/niPVnqw7L09czkYE6vTUmuP9edZznhUXpyjPrJCCd6PnMstBtee24445JBu8kGVvZzMf3xefI6WV4fybY3vjGNyZJvvrVr7axJz3pScvO686EnwH3X/J9hUKhsBFRX6iFQqEwEdY8KYV77Nw32jGblMHEX070YxZ6OWtuR3zGGWcseQ/XMVFh4ohgvZvvIY3nHNdepRD5tVbpd+M3ugm42gmizt0OeP9hhx225DwXXHBBGzvwwAPb8R577JEkede73rVkXj34ueCWWu0f19Ou47e+9a0l57HEHiEWhwEWDV/5mUOe9HJcn/rUp7YxXH7nOrPH7GqbBCW84/0GaeOQDq781Vdf3cYQXul1HDCcU8ye8B4j79ctqk866aQkyR//8R8vGUuGUIeJLARs5n1eEKZhbZJxh4S1gLJQC4VCYSKseQuV1BATQgTFLcvGL25PWswVLr3aZFu6iFtbJBnLxe2faTnsFCEH630MsOb8qw7xBMmRDH2aTHhANiR9QWQqY2x5YKH5egcddNCS+3vb297WjrFmsH6SwartEW22HJnDcccd18awMp1eY5Lofe97X5KxBYu1TU+oZDYp44o5W+0cn3/++UvGnO5EupSvwRy8N+xNIPjt/cQ6ue8VFmovbcwkl70WLMW3vOUtbeyoo45a8h4ISPe6ArYiXXHHHvTewotwNR5jXieq67wOy1Ucba4oC7VQKBQmQn2hFgqFwkRYk/J9BiSCK1vcUhr0SClcE1eK2P3FRXVOIv2caP9rvPvd727HZ599dpJxIP+Vr3xlO0YG0DmgEEY9UZOPfvSjbYw8VMvlkXuaDEr1dlHJh6UXUjJWtwcHH3xwkuTiiy9uY+edd147pkrrec97XhuDPCFHNRncf88BosZEHa6nc3TtJkKIuSqIfEGfp0eY4Orf4x73aGP77bdfOyZv0m47rq57dOES99pym4hyS2nc7Re96EVtzOIqgHxlu9i43a7gckgEUs4hlt/93d9NMpaxJFeajgPJEL4woemQAPvEIYGp3PZNqWW0wXzcWnu5TgNloRYKhcJEqC/UQqFQmAhrnuXHNHcZpkv2AO6GXVBK6VxShx5oMrihzvdzGea613NWwd57751k7G6Z8Ye1P/nkk9vY5z//+SRDuCAZ3FtyAZMhzOFcQh+T27rLLru0sR4r7XADgPm3a2xW/q1vfWuSsTL+kUcemSQ57bTT2hhZDj0Ve18XN9kurxlt8jOdK4r72xOb8f0Rvjn88MPbmMME5Hv6Xnjmzg9mve36su8smOKQD5kDzk7AjXYbdO671/Lce9XnIURlUZtHPepRSZJLL720jVFy6vxZ3Pu99tqrjdFJYB4WDREuJ3Szqbn662IRndqyUAuFQmEirHlxFKwZrI1ksApNAkBUYQUmY2sG2OqxkAiwJQzIL7TgBJYQba7XvR5tke95z3u2MSwYkyhI51nohWMTaL4vrLl3vOMdbQxLcYcddmhjtrzXhUmi7bffvh0jwvLBD36wjR1yyCFJkpe85CVtjEoqLNVkIIksGAPB5uooV32hcm8ChnuxJcSYc1PJqbX1x1yTwSKxeAjWo+eIEAxkXzLst9NPP72NmUxkL1hEh+Ne9ZhzZSFOez3BPEc/c/KGfS+QqSZiIW9tofYsyt53w6LfF5vr90qPpF0XZaEWCoXCRKgv1EKhUJgIa56UAiYbcGvt3h5//PFJkttuu62NQUAhJpKMFe17+X7ODQTk/u2+++5tjBJP61hasdzEy7rzMRmBO2YhENzxxz/+8W3M76EE0G4iYRDn181yzdxcz+4/837Pe97TxghVmLAjn9VdBciBde4m7qgFWlzWii6r3TFKar0mlONafxOX97WvfW0bu+iii9oxpJ21XcnPtJvMM7jsssuW3IvLZF/96le3Y+7RoSjQaw7Y00h1mMchAUIH11xzTRvjGTjEQAjCn43rrrtuybn9/7syFmkeWBZqoVAoTIS7jIU6D1gckBzrHvcAQeVKKX7NrZaOZXnKKae0sVtuuSXJuDLJ1ScITdiy/OY3v5lktpp/MhZzAU75YN4+D+/3HGaBNKtkfP9UZJ1zzjltDPEUW+BY6/vss08bIwXKJMgnPvGJJffkNB5IPVuCeAlUByXDszSR+Pa3vz3JWF7RxCGEoK01E08Aa91yejvvvPOSubpSCsvaJOcsRfiear7X3VYtpKX/z/OF7EyGVDunBbLHnFq47bbbLjuvwhhloRYKhcJEqC/UQqFQmAjl8q8CPdV9gKuaDDmLVkvH3URgJRmLL0D02N0kF7OnfWngWtuF9OsgOBwmoFpmUQV1C8Y4WI9rvu+++7YxxFO452RwUU0SPeMZz0gykGbJQNo5hGJCDBf+gAMOaGOc02tL1dC5557bxqhWcmWWRUGofPK9+pyA52GiivfaFXfeKDm+Xjuex7w8TfJUHcbphXy8L9HXpWIqSb785S8n6e8TE2x3dZd/JaItZaEWCoXCRFjz8n13FlwzTSWR02+wvCy75qohrCYr6EMe2IKD1PKzwjqa1/bWqTak8VixfhZMErnOnnt0N4CnP/3pSQZ1/WTYT+6kgNygq82o2HEHA1+PdCj3tYKMsaQh+gdOJcKyhEBKxvdPWhySjJ63wXxoWZ70q+wMCMGehdqDny8eCNoHSb+1uNeJe3HqHn3PTDCiN2GZvxNOOGHJvO9KKPm+QqFQuBNQX6iFQqEwEYqUmhi4vFY5R9LuU5/6VBuDWLAAiUkr3DqHAXDLXRVkeThgAQzQE7jouYnr09bXDQDf/OY3JxmLupD7iJp/klx11VVJxm2rIZhMDOGOfvrTn25jljncddddk4yFR6jSeu9739vGkLyzZCGuvMMXdunJyXQnhR6Yo112wg4+n58B7rpzcyEge6GaXh6q5+3wDc/VOacIpbzsZS9bMgeTcuRMf+1rX2tjbtJncZm7Gkq+r1AoFDYi1rx834ZEL50CaTlLsFG5c9ZZZ7UxLCv3WTJBxTlNxmDNOD1n3dcng8XRS6nya52SxXwXrZQynIqDdWwCjrQxpAYN17JjydvipcLJ9f0m6rBML7jggjaGBJ0t9ec85zlJxlYblpyJIUs68tzcP6oHyB8/A+a73GeIazq1yQLk68Ln4bkuR4JxXybYIOhMZEFu2svB2naPLust3BUtVD7nPcH1dVEWaqFQKEyE+kItFAqFiVCk1AQwGfH+978/ydg1gmyx+/4Hf/AHScbulFXSceEsHYg7bgICd8RExiyl/WQIGZjcwRVcRJV8XTi8ceihhyZJjj766DZGHq7nhftvN4r1ufbaa9sYZIrJG/eP+tznPrfkXiCeyFFNBtfaRBxrZtIF0ZpkCB30QiwGlVTOTcQdX87lZ9x9qJbrtbTce73uDt8QEnBVFyEIk4CIx1jIhpCIXf7LL7+8Hb/mNa9JMn4eaxG9ZzFvHyRloRYKhcJkqC/UQqFQmAjl8q8CuF5mqnETrX0Kw2qWG4EPs9cu16Q1sdtDo7bec0fMVOOOOTTQg8s+mU8vh3UePB/ukaZwSXLqqacmGZdC9lpw4zq7xI9sAefoOseVkIjv/8Ybb0wy5J4mw9rZ5f/Od76TZFjrZBByScZZF7PAfDwvn3MWVuM62wU14889OpzAdZxfiujJH/7hH7YxWmY7+8Ct0wnBrHXBlF6oZpGQTFmohUKhMBHKQp0A/gWnesW9e17/+tcnGcQokoFMsRSdCSEsCauuYz36l5JjWzpYF7ZAjZ7YAxbj+lhMvV9zpPiSQQX/4osvbmPk3zr3kvs7/PDD2xgSc7Zu/R6sMNY4GYRpLrnkkjZGrzDnYT70oQ9Nkhx77LFtDIGWlQDBEOfwunJrFmxFLoreM7eFCnyvEFTumYaVaTINQsu90Zwr/eEPf3j03sIYZaEWCoXCRKgv1EKhUJgIpYe6CrA+dmXJuSR4nwyuPOWmyaAw76ZwFrvAZfQYBE6vjbRJBAia5YLouHWo9CfJIx/5yO5rV4reNWmg50Z6wCSR8yrBkUcemWRcWukwCMSMG+BBJh1zzDFtDJLI5JVJpN78F93zvI7GiskQqlhO45Tr2OVf6WdsubLVXskxhKdbcLN2bjzIvjOBSqeIJPnYxz6WJDn55JPb2FrPSQUOkS2Xr10WaqFQKEyEslBXAYijm266qY2ddNJJSQahjyQ56qijkoyrmbBg9txzzzZma4bqKle78Ktoqw7YSuBZ+Zn5mHQqW6gm0dbFSvbBrP/3ztOzSg0IE6cI2QLDgu9VsVhdftb9GavZ5/Y2qFyapcKfjK3MeR0WQM8rsbQc+8PrjegJyv2Gq/rYy26hbmuV/9NxIkl22GGHhea9uaP3uVsXZaEWCoXCRKgv1EKhUJgIM/2tRcQA7sr44Ac/mGScf0hlk91SCCjnJuLSW5/T1TV/8Rd/kWT8DCBRrAcKek3D5rn8JnrIQ+1hqnDP+pwHt9YCHa6A2mmnndb73FPDzxJ329VqPU1T54oS/ljuPeue2+91eKNHShFO8B4kHGE9Wwg/h4Ocm0sVmkV91rrLz3ovIhxU35iFQqEwEapSaoWwTFpPqu9DH/pQkuQFL3hBG6MC6BOf+EQbI33H9fu9NtK0iU6Se9zjHkmSH/zgB20MC2ber6ctHacdAVcirYuVkFLMl5bXyUAIzet1xbkvu+yyNkYfLve6smVt6+rORo/48n6xt9HrFoDFOU+DASxHeDFuS5W5uXoOj8gpZ7325U6p4zn4Gb3uda9LMibJ1iIWIQ3LQi0UCoWJUF+ohUKhMBHK5V8hrCaPe2vXinzA5z3veW0M9w5pv2SQqnOljCtSyP0jhJAMQio90qKn0m8X0+6K1e2BQw/rwm4+90IzwiQ5//zz2zHts+3y40a6jTTtjH/rt36rjVFdhguZJI973OOSDFJ7686VuTl0AKGyPlKEq4ElBsmPtTyjwXzt8vMeV+TMcjPt8vfCCb08VI+xf10xhnyfw0oOWzzlKU9Jkpx77rltjC4HPKu1ht4eWw5loRYKhcJEKAt1hbAEH0TOdddd18YOOeSQJAOBlAwWrHtKQQT4V6/XF8mCx7P6IjlthnPaavEx1qOrlGalTd18883t+Mwzz0wytqbdrvjJT37ykvuiTTF14MkgCefeU295y1uSjNN0sMJcMWbyjnvx9UgNetjDHrbsPW0IeA0hgWxt9mALdKWkTs+6TQbS0Z4T1rrJS9bJQtoQrGeffXYbs7WKl2ELFYJqrVqovXbxy6Es1EKhUJgI9YVaKBQKE6HEURbAHXfc0Y7t3pOTZwJmjz32WPJ+XPlvfvObbYwKH1dHueIK0so5l7jodvlx+3ouv91JPz9IG7uYvTzW22+/PUly3HHHtTHIMruJvQogAxJpq622amPIzV100UVtDHk/dzGg8swuvwU+WHuHNCBbNrbLb4Eanp8rjnqfIc+b57FoO2k/X7fj7hFhhAScz+vQCeD5ugMAVXvJQG5ZMAWX32Siq7g2d6zku68s1EKhUJgI9YVaKBQKE6FY/gXgPEu7cKif2/3ptR7G1XdogHw/RFKSsZ4m+azONcS99xj5p2Z5eyy/3RZCEHat7TICshhoZpcMjK9zF+eVSvZKJLn23e9+9yXzdkiDeTmUYOacdbJgyve+970k4xJbh0Q2BlDv/8Y3vtHG5mmjLjrHnjiKS4eXy31NxqET7z3woAc9aMlcvOcJp1jH91WvelWScRaL9VTvSigLtVAoFCbCTAv1rkxEJYMld+GFF3b/j3XkX2tbigByx8QPeYo33HBDGyOHMxnEKXq9omzBQYQ4J7FnoRpYeO4l1GtnTO6iyQZ6PCFakgx9tNad2yz0yKtZsLVpdXrm/dOf/rSNYaHeeuutbYx77ckcbgjgbbibgy3U3mdrNRaqc2BZW68xe8EWqvNLAZ6Hq77sWUHQuj/aK1/5yiTJJz/5yTZWFmqhUCgUVoX6Qi0UCoWJUKTUDKBK3mu9mwwu/O/8zu/MPM9VV12VZJwDiItOnmUyzkPFtXJuI66e8xRxE52TiKvXG0sG99k6mLPgsMNZZ52VJHnhC1/YxlyauvXWWycZu+WrAffgdbJrjKvre8W1/slPftLGKLP0s9qQuZKo91tYxGviEA1YtPSUZ7lcE0LyRk0Wsm/JI03GIRFAKMItv63jSziFPNskue9975skufLKK9vYEUccsdC9rDWUhVooFAoToSzUdWBL7j3vec+S/5tYQsm8F4C3FUk6idOPqERZrq8TKS2WoOOcJjewUkxy9CqlPB+O3QNpFvxeSLczzjijjT372c9ux1TfWJZvUaKqB+4LyyhJtthii3bcs+q4b6dXsc5UaCWLt5ZeH+CNmEyz+A3pYl5b7mVRMrjnLSWDNW8LlefmdDfU+70HeZ1TAT/84Q+3Ywgqry1CPq5643W9dLy1jLJQC4VCYSLUF2qhUChMhLu0y98Tf0E1PhlyLZcTodhnn32SjPVAgZuhQRKYBKLixHmRJklwTX095mFXrqfUD3oq7obzUGeh54LaxXzjG9/YjulUYIJtNeQP87Zi/3Oe85x2jEvdc51NZJEXajEaCJoNkW9N5ZLv3dfG9XaICXd7kWZwyZiUcuiDPeF9wvo4hARh5koo8lQdVnFIgGMTtWikvu1tb2tj5F5vu+22C93LWkFZqIVCoTAR7tLyfb4nfnlPPPHENkaaiy1QWwWPecxjlj339ddf346xVn0e6vuXa/8MaWULFBJs9913b2M9ogos1zqae5iX7rUorEHw/Oc/P0nygQ98oI3tsMMOSRYnp2xZY2V6/o94xCPaMZaQ9yo6ASaysPp8Hiy4DZE+hYVurQK3ZrYFCJiHLVTWbF5llbsv9PpZ4en0ZB57FiqpUOu+h/X72te+1sbw1FwlSG8xW6grUb7fXFEWaqFQKEyE+kItFAqFiXCXJKV6rgdCEVbkx41y22Irmfca20EyXHPNNW0MAQ/nAFJ9slzQnjxUXxvigUaAyVANZKELkx/AFTuQMa6aWQ3syu67775JxvfP/33/rJPd+55gCi69c2a97rfddtuS9+Jmf+5zn2tjvdAI7vSGcPk5pyuKLOCCW+8wCPvN7vusMIld8V6zP4c3gCvveI9zc5EdNKnofF3CCN5vhBNcXXXjjTcuO++1jLJQC4VCYSKUfN//B/X2rmZBBNppIwceeGA7thQaYM1sEfYqcrAsbYEaEFkmB3pgDp4LFqqtaVuCVGytRnTZFuEPf/jDdoxl89znPreNvfnNb04ytix7NfqQI7aOsFCPOeaYNtbblyalIPpczdMj7VYqIbg+MGH32c9+th2bWAQ8o+VkF9eFU6V6VVO2PIGtcZ6/e0YBW8mW8sPKtqQfY27/femllybpV2GtZZSFWigUChOhvlALhUJhItxlSKleTq1V588888wk4+A+eZp2iQ444ICZ1+Hc7iVEoL/nghJWWBe4v85TJXf16quvbmPI5dn9g8gwoeGcxKc85Skz72ERWIquR4K51TMEhsMpVKSZOHnsYx+bJPn+97/fxsjD3WabbbrXBn6+vMfVaoQ/vE6LViStBtxTkrzlLW9px1QamWxjT9gtZ816Qjcm+ZzjzLntbgOfh6qpXmjA8B6FTPV6U8VmgvXcc89NMpZQtHzlWkVZqIVCoTAR6gu1UCgUJsKad/lnlbu5QR4K+XZveI/LB3vMvoGLhkJ8Mrh9btuL62lGu3cet3qGTbeCOiIcLlHtNXGzPumTnvSkmfewCOzmO6MBODcVl/+KK65oY4Qy3HabfF03e0Nr1ffn8EWviwFra2YfJtrruSEV+4FDFW6ESFmsy39xxxedl9l3l7KSOTGvHBlhnl47acOiPpdddlmScT7r17/+9STJzjvv3MZ4HujjJpuvy7+SktmyUAuFQmEirHkLdRb86wmcNwg5stdeey18Tt7jYDyEga1WiCGTJLYoIF5s1fALack/cgmdh8gvqgkfBEqSgSRbDZx72svnNPFFjm+vn5NzU3s9jnbbbbckYyLK1zPRBejXZGsUq81dEzYGKWXL2nmYs6zHefmavM7Sjn7+5JB6zWZJMDqntAfnQkN0em35HN3jHvdoY3h1dKtIxu3G1yrKQi0UCoWJUF+ohUKhMBHWvMvfc3V+9KMfJUk+/vGPtzHIJhNQuKA77bTTwtcjv9LXJV/wi1/8YhuzpiewK8uxQwKc06QFbmuPlIFASMZlgVPA4ZJeaa3JJu7FpbCU3HrekG2HHXZYGyNXcrm8V8IabsvMOnlehGBMpmwMOB/Z4Yn73Oc+ScauP267Xf4e6cYz77Wi9mt7eagG15n3Ouepcg9W/rd6PyC8Y5Gcgw46KMnqSp7vDLCfnEfusJtRFmqhUChMhDVvoQL/wl944YVJxhU5O+64Y5LxrxCEQq9N9HKgmsnpUFgSFgLpETkeY762VrBgbKEyZoLlkksuSZLcdNNNbey4445b+B4WAaIlydBJwHCFF2laZ599dhuDGLPMG+k5JrSwnizWYUIMYqZHyjnFjVQrn4dKKltbGxLeg7Mwz4LjHtbH2u5VlPUq3QyTX1jUvjZElYlYPjMf+9jH2hifrc3NQgWLdJwoC7VQKBQmQn2hFgqFwkS4y7j8Jokgjuy2UHHkvDlcUOeCzgNVI65iwW11Xqhdz3Vf52MTD7j6PaV2Ez7nnXdekuS0005rYyu5h1mAHHL4ote5wEDL1O49czQ5d+yxxy55b09p3xU3ECL+P++xYAjK/l5PiLUeQTgVttxyy3ZsIRRc4aOOOqqN4VL2XGKHg9gHs1qIJ31dVZ8HYqWnh2r4HrimQwfsLYfQuFdykJPlG1JuLlhk/mWhFgqFwkTYZC3UXgAfK3PW/5aDpdyoFbfFwK++f62xUCGa1n0PsLX2la98JUnyqEc9qo1RR26LuFfD35MYNCmFVWtSitc5YA6JsCEqU7773e8uGZtn/VJV89GPfrSNoZ3gX31ScmjvbNiy6qWS+f+c09J5t9xyS5KxVYc38bCHPayNLaqWvyhsbe63337t+PTTT0+SHHzwwW2Mdex5Lwb7aDlyZ1FNANbR3s2s1/maTmMjPQ0Zv2TQFnCqGM91XiXYop9ghaMJAAAB7UlEQVTveW3uV/L/RV63SGVdWaiFQqEwEeoLtVAoFCbCJuvyQ8rMc2+ByYaeqe+cTPIYt9pqqzaG22P354EPfGCS+Xl6uI7JEJhHdi4Z5NFcXdEjFOxGcf92QbjHnktoN5n3Oqd2KhDSgMRbCZzv+ehHPzrJmExC0s5iHb12037WhBMsX4fr7DVhzzg0wDpZtGZeU8TVYM8992zHJ5xwQpJxq+tddtklSd8l7lXCLec6839/dnoSdIQOvE96r/N64/L7MwgB6+o5Okl4Dqy3937PxZ73+eYZ+vPSC3/4/3xm7Laz93qEn9eb8yzSZLAs1EKhUJgIm6yFyi9K7xes11/H6L3nyiuvbMf8Qtpior7fv560jLYsWQ89CT6nEpGKNS/NxffSC4T3avn55X7Pe97TxiDgrEswFdA3sOjwauD7o77dlgXraQvVXsSXv/zlJP3a6l7LZFu/97rXvZKMZQOdajW1vJ+taEhL17pjofaIMe8N7nU5Ag0Lr+fdGayJ0/Ww1uZ9xmzVQbB6HXu6BHgM8wjkRT/f856P/99bK8ZWMp95KAu1UCgUJkJ9oRYKhcJE+JlFBRsKhUKhMBtloRYKhcJEqC/UQqFQmAj1hVooFAoTob5QC4VCYSLUF2qhUChMhPpCLRQKhYnw/wCHO8AlZbB1OQAAAABJRU5ErkJggg==\n",
      "text/plain": [
       "<Figure size 432x432 with 1 Axes>"
      ]
     },
     "metadata": {
      "needs_background": "light"
     },
     "output_type": "display_data"
    }
   ],
   "source": [
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "\n",
    "# Read the file\n",
    "with open('in.txt', 'r') as f:\n",
    "    data = f.read().splitlines()\n",
    "\n",
    "# Convert to numpy array and reshape\n",
    "image = np.array([np.uint8(x) for x in data]).reshape(rows, cols)\n",
    "\n",
    "# Plot\n",
    "plt.figure(figsize=(6, 6))\n",
    "plt.imshow(image, cmap='gray')\n",
    "plt.axis('off')\n",
    "plt.show()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 加载Overlay\n",
    "\n",
    "Overlay模块封装了ARM CPU与FPGA的PL部分进行交互的接口。\n",
    "\n",
    "- 我们可以通过简单的`Overlay()`方法将刚才生成的硬件设计加载到PL上\n",
    "- 通过`overlay.fast_accel_0`语句，我们可以通过访问的Python对象的形式来与IP交互"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%microblaze/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%pybind11/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/json": {
       "fast_accel_0/s_axi_CTRL": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xae8d6358>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "fast_accel_0/s_axi_CTRL",
        "gpio": {},
        "interrupts": {},
        "mem_id": "s_axi_CTRL",
        "memtype": "REGISTER",
        "parameters": {
         "C_M_AXI_GMEM_ADDR_WIDTH": "64",
         "C_M_AXI_GMEM_ARUSER_WIDTH": "1",
         "C_M_AXI_GMEM_AWUSER_WIDTH": "1",
         "C_M_AXI_GMEM_BUSER_WIDTH": "1",
         "C_M_AXI_GMEM_CACHE_VALUE": "\"0011\"",
         "C_M_AXI_GMEM_DATA_WIDTH": "32",
         "C_M_AXI_GMEM_ENABLE_ID_PORTS": "true",
         "C_M_AXI_GMEM_ENABLE_USER_PORTS": "false",
         "C_M_AXI_GMEM_ID_WIDTH": "1",
         "C_M_AXI_GMEM_PROT_VALUE": "\"000\"",
         "C_M_AXI_GMEM_RUSER_WIDTH": "1",
         "C_M_AXI_GMEM_USER_VALUE": "0x00000000",
         "C_M_AXI_GMEM_WUSER_WIDTH": "1",
         "C_S_AXI_CONTROL_ADDR_WIDTH": "6",
         "C_S_AXI_CONTROL_BASEADDR": "0x40000000",
         "C_S_AXI_CONTROL_DATA_WIDTH": "32",
         "C_S_AXI_CONTROL_HIGHADDR": "0x4000FFFF",
         "C_S_AXI_CTRL_ADDR_WIDTH": "6",
         "C_S_AXI_CTRL_BASEADDR": "0x40010000",
         "C_S_AXI_CTRL_DATA_WIDTH": "32",
         "C_S_AXI_CTRL_HIGHADDR": "0x4001FFFF",
         "Component_Name": "design_1_fast_accel_0_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "II": "x",
         "clk_period": "10",
         "combinational": "0",
         "latency": "undef",
         "machine": "64"
        },
        "phys_addr": 1073807360,
        "registers": {
         "CTRL": {
          "access": "read-write",
          "address_offset": 0,
          "description": "Control signals",
          "fields": {
           "AP_DONE": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Control signals"
           },
           "AP_IDLE": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "Control signals"
           },
           "AP_READY": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "Control signals"
           },
           "AP_START": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Control signals"
           },
           "AUTO_RESTART": {
            "access": "read-write",
            "bit_offset": 7,
            "bit_width": 1,
            "description": "Control signals"
           },
           "INTERRUPT": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "Control signals"
           },
           "RESERVED_1": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 3,
            "description": "Control signals"
           },
           "RESERVED_2": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "Control signals"
           },
           "RESERVED_3": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Control signals"
           }
          },
          "size": 32
         },
         "GIER": {
          "access": "read-write",
          "address_offset": 4,
          "description": "Global Interrupt Enable Register",
          "fields": {
           "Enable": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Global Interrupt Enable Register"
           },
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 31,
            "description": "Global Interrupt Enable Register"
           }
          },
          "size": 32
         },
         "IP_IER": {
          "access": "read-write",
          "address_offset": 8,
          "description": "IP Interrupt Enable Register",
          "fields": {
           "CHAN0_INT_EN": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Enable Register"
           },
           "CHAN1_INT_EN": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Enable Register"
           },
           "RESERVED_0": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 30,
            "description": "IP Interrupt Enable Register"
           }
          },
          "size": 32
         },
         "IP_ISR": {
          "access": "read-write",
          "address_offset": 12,
          "description": "IP Interrupt Status Register",
          "fields": {
           "CHAN0_INT_ST": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Status Register"
           },
           "CHAN1_INT_ST": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Status Register"
           },
           "RESERVED_0": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 30,
            "description": "IP Interrupt Status Register"
           }
          },
          "size": 32
         },
         "cols": {
          "access": "write-only",
          "address_offset": 32,
          "description": "Data signal of cols",
          "fields": {
           "cols": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Data signal of cols"
           }
          },
          "size": 32
         },
         "img_in_1": {
          "access": "write-only",
          "address_offset": 16,
          "description": "Data signal of img_in",
          "fields": {
           "img_in": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Data signal of img_in"
           }
          },
          "size": 32
         },
         "img_in_2": {
          "access": "write-only",
          "address_offset": 20,
          "description": "Data signal of img_in",
          "fields": {
           "img_in": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Data signal of img_in"
           }
          },
          "size": 32
         },
         "img_out_1": {
          "access": "write-only",
          "address_offset": 28,
          "description": "Data signal of img_out",
          "fields": {
           "img_out": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Data signal of img_out"
           }
          },
          "size": 32
         },
         "img_out_2": {
          "access": "write-only",
          "address_offset": 32,
          "description": "Data signal of img_out",
          "fields": {
           "img_out": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Data signal of img_out"
           }
          },
          "size": 32
         },
         "rows": {
          "access": "write-only",
          "address_offset": 24,
          "description": "Data signal of rows",
          "fields": {
           "rows": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Data signal of rows"
           }
          },
          "size": 32
         },
         "threshold": {
          "access": "write-only",
          "address_offset": 16,
          "description": "Data signal of threshold",
          "fields": {
           "threshold": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Data signal of threshold"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:hls:fast_accel:1.0"
       },
       "fast_accel_0/s_axi_control": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xae8d6358>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "fast_accel_0/s_axi_control",
        "gpio": {},
        "interrupts": {},
        "mem_id": "s_axi_control",
        "memtype": "REGISTER",
        "parameters": {
         "C_M_AXI_GMEM_ADDR_WIDTH": "64",
         "C_M_AXI_GMEM_ARUSER_WIDTH": "1",
         "C_M_AXI_GMEM_AWUSER_WIDTH": "1",
         "C_M_AXI_GMEM_BUSER_WIDTH": "1",
         "C_M_AXI_GMEM_CACHE_VALUE": "\"0011\"",
         "C_M_AXI_GMEM_DATA_WIDTH": "32",
         "C_M_AXI_GMEM_ENABLE_ID_PORTS": "true",
         "C_M_AXI_GMEM_ENABLE_USER_PORTS": "false",
         "C_M_AXI_GMEM_ID_WIDTH": "1",
         "C_M_AXI_GMEM_PROT_VALUE": "\"000\"",
         "C_M_AXI_GMEM_RUSER_WIDTH": "1",
         "C_M_AXI_GMEM_USER_VALUE": "0x00000000",
         "C_M_AXI_GMEM_WUSER_WIDTH": "1",
         "C_S_AXI_CONTROL_ADDR_WIDTH": "6",
         "C_S_AXI_CONTROL_BASEADDR": "0x40000000",
         "C_S_AXI_CONTROL_DATA_WIDTH": "32",
         "C_S_AXI_CONTROL_HIGHADDR": "0x4000FFFF",
         "C_S_AXI_CTRL_ADDR_WIDTH": "6",
         "C_S_AXI_CTRL_BASEADDR": "0x40010000",
         "C_S_AXI_CTRL_DATA_WIDTH": "32",
         "C_S_AXI_CTRL_HIGHADDR": "0x4001FFFF",
         "Component_Name": "design_1_fast_accel_0_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "II": "x",
         "clk_period": "10",
         "combinational": "0",
         "latency": "undef",
         "machine": "64"
        },
        "phys_addr": 1073741824,
        "registers": {
         "CTRL": {
          "access": "read-write",
          "address_offset": 0,
          "description": "Control signals",
          "fields": {
           "AP_DONE": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Control signals"
           },
           "AP_IDLE": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "Control signals"
           },
           "AP_READY": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "Control signals"
           },
           "AP_START": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Control signals"
           },
           "AUTO_RESTART": {
            "access": "read-write",
            "bit_offset": 7,
            "bit_width": 1,
            "description": "Control signals"
           },
           "INTERRUPT": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "Control signals"
           },
           "RESERVED_1": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 3,
            "description": "Control signals"
           },
           "RESERVED_2": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "Control signals"
           },
           "RESERVED_3": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Control signals"
           }
          },
          "size": 32
         },
         "GIER": {
          "access": "read-write",
          "address_offset": 4,
          "description": "Global Interrupt Enable Register",
          "fields": {
           "Enable": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Global Interrupt Enable Register"
           },
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 31,
            "description": "Global Interrupt Enable Register"
           }
          },
          "size": 32
         },
         "IP_IER": {
          "access": "read-write",
          "address_offset": 8,
          "description": "IP Interrupt Enable Register",
          "fields": {
           "CHAN0_INT_EN": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Enable Register"
           },
           "CHAN1_INT_EN": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Enable Register"
           },
           "RESERVED_0": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 30,
            "description": "IP Interrupt Enable Register"
           }
          },
          "size": 32
         },
         "IP_ISR": {
          "access": "read-write",
          "address_offset": 12,
          "description": "IP Interrupt Status Register",
          "fields": {
           "CHAN0_INT_ST": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Status Register"
           },
           "CHAN1_INT_ST": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Status Register"
           },
           "RESERVED_0": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 30,
            "description": "IP Interrupt Status Register"
           }
          },
          "size": 32
         },
         "cols": {
          "access": "write-only",
          "address_offset": 32,
          "description": "Data signal of cols",
          "fields": {
           "cols": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Data signal of cols"
           }
          },
          "size": 32
         },
         "img_in_1": {
          "access": "write-only",
          "address_offset": 16,
          "description": "Data signal of img_in",
          "fields": {
           "img_in": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Data signal of img_in"
           }
          },
          "size": 32
         },
         "img_in_2": {
          "access": "write-only",
          "address_offset": 20,
          "description": "Data signal of img_in",
          "fields": {
           "img_in": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Data signal of img_in"
           }
          },
          "size": 32
         },
         "img_out_1": {
          "access": "write-only",
          "address_offset": 28,
          "description": "Data signal of img_out",
          "fields": {
           "img_out": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Data signal of img_out"
           }
          },
          "size": 32
         },
         "img_out_2": {
          "access": "write-only",
          "address_offset": 32,
          "description": "Data signal of img_out",
          "fields": {
           "img_out": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Data signal of img_out"
           }
          },
          "size": 32
         },
         "rows": {
          "access": "write-only",
          "address_offset": 24,
          "description": "Data signal of rows",
          "fields": {
           "rows": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Data signal of rows"
           }
          },
          "size": 32
         },
         "threshold": {
          "access": "write-only",
          "address_offset": 16,
          "description": "Data signal of threshold",
          "fields": {
           "threshold": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Data signal of threshold"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:hls:fast_accel:1.0"
       },
       "processing_system7_0": {
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xae8d6358>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "gpio": {},
        "interrupts": {},
        "parameters": {
         "C_BASEADDR": "0x00000000",
         "C_DM_WIDTH": "4",
         "C_DQS_WIDTH": "4",
         "C_DQ_WIDTH": "32",
         "C_EMIO_GPIO_WIDTH": "64",
         "C_EN_EMIO_ENET0": "0",
         "C_EN_EMIO_ENET1": "0",
         "C_EN_EMIO_PJTAG": "0",
         "C_EN_EMIO_TRACE": "0",
         "C_FCLK_CLK0_BUF": "TRUE",
         "C_FCLK_CLK1_BUF": "FALSE",
         "C_FCLK_CLK2_BUF": "FALSE",
         "C_FCLK_CLK3_BUF": "FALSE",
         "C_GP0_EN_MODIFIABLE_TXN": "1",
         "C_GP1_EN_MODIFIABLE_TXN": "1",
         "C_HIGHADDR": "0x1FFFFFFF",
         "C_INCLUDE_ACP_TRANS_CHECK": "0",
         "C_INCLUDE_TRACE_BUFFER": "0",
         "C_IRQ_F2P_MODE": "DIRECT",
         "C_MIO_PRIMITIVE": "54",
         "C_M_AXI_GP0_ENABLE_STATIC_REMAP": "0",
         "C_M_AXI_GP0_ID_WIDTH": "12",
         "C_M_AXI_GP0_THREAD_ID_WIDTH": "12",
         "C_M_AXI_GP1_ENABLE_STATIC_REMAP": "0",
         "C_M_AXI_GP1_ID_WIDTH": "12",
         "C_M_AXI_GP1_THREAD_ID_WIDTH": "12",
         "C_NUM_F2P_INTR_INPUTS": "1",
         "C_PACKAGE_NAME": "clg484",
         "C_PS7_SI_REV": "PRODUCTION",
         "C_S_AXI_ACP_ARUSER_VAL": "31",
         "C_S_AXI_ACP_AWUSER_VAL": "31",
         "C_S_AXI_ACP_ID_WIDTH": "3",
         "C_S_AXI_GP0_ID_WIDTH": "6",
         "C_S_AXI_GP1_ID_WIDTH": "6",
         "C_S_AXI_HP0_DATA_WIDTH": "64",
         "C_S_AXI_HP0_ID_WIDTH": "6",
         "C_S_AXI_HP1_DATA_WIDTH": "64",
         "C_S_AXI_HP1_ID_WIDTH": "6",
         "C_S_AXI_HP2_DATA_WIDTH": "64",
         "C_S_AXI_HP2_ID_WIDTH": "6",
         "C_S_AXI_HP3_DATA_WIDTH": "64",
         "C_S_AXI_HP3_ID_WIDTH": "6",
         "C_TRACE_BUFFER_CLOCK_DELAY": "12",
         "C_TRACE_BUFFER_FIFO_SIZE": "128",
         "C_TRACE_INTERNAL_WIDTH": "2",
         "C_TRACE_PIPELINE_WIDTH": "8",
         "C_USE_AXI_NONSECURE": "0",
         "C_USE_DEFAULT_ACP_USER_VAL": "0",
         "C_USE_M_AXI_GP0": "1",
         "C_USE_M_AXI_GP1": "0",
         "C_USE_S_AXI_ACP": "0",
         "C_USE_S_AXI_GP0": "0",
         "C_USE_S_AXI_GP1": "0",
         "C_USE_S_AXI_HP0": "1",
         "C_USE_S_AXI_HP1": "0",
         "C_USE_S_AXI_HP2": "0",
         "C_USE_S_AXI_HP3": "0",
         "Component_Name": "design_1_processing_system7_0_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "PCW_ACT_APU_PERIPHERAL_FREQMHZ": "666.666687",
         "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": "23.8095",
         "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": "23.8095",
         "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": "10.158730",
         "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": "50.000000",
         "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": "50",
         "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": "50",
         "PCW_ACT_UART_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": "60",
         "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": "60",
         "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_APU_CLK_RATIO_ENABLE": "6:2:1",
         "PCW_APU_PERIPHERAL_FREQMHZ": "666.666666",
         "PCW_ARMPLL_CTRL_FBDIV": "40",
         "PCW_CAN0_BASEADDR": "0xE0008000",
         "PCW_CAN0_CAN0_IO": "<Select>",
         "PCW_CAN0_GRP_CLK_ENABLE": "0",
         "PCW_CAN0_GRP_CLK_IO": "<Select>",
         "PCW_CAN0_HIGHADDR": "0xE0008FFF",
         "PCW_CAN0_PERIPHERAL_CLKSRC": "External",
         "PCW_CAN0_PERIPHERAL_ENABLE": "0",
         "PCW_CAN0_PERIPHERAL_FREQMHZ": "-1",
         "PCW_CAN1_BASEADDR": "0xE0009000",
         "PCW_CAN1_CAN1_IO": "<Select>",
         "PCW_CAN1_GRP_CLK_ENABLE": "0",
         "PCW_CAN1_GRP_CLK_IO": "<Select>",
         "PCW_CAN1_HIGHADDR": "0xE0009FFF",
         "PCW_CAN1_PERIPHERAL_CLKSRC": "External",
         "PCW_CAN1_PERIPHERAL_ENABLE": "0",
         "PCW_CAN1_PERIPHERAL_FREQMHZ": "-1",
         "PCW_CAN_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_CAN_PERIPHERAL_DIVISOR0": "1",
         "PCW_CAN_PERIPHERAL_DIVISOR1": "1",
         "PCW_CAN_PERIPHERAL_FREQMHZ": "100",
         "PCW_CAN_PERIPHERAL_VALID": "0",
         "PCW_CLK0_FREQ": "50000000",
         "PCW_CLK1_FREQ": "10000000",
         "PCW_CLK2_FREQ": "10000000",
         "PCW_CLK3_FREQ": "10000000",
         "PCW_CORE0_FIQ_INTR": "0",
         "PCW_CORE0_IRQ_INTR": "0",
         "PCW_CORE1_FIQ_INTR": "0",
         "PCW_CORE1_IRQ_INTR": "0",
         "PCW_CPU_CPU_6X4X_MAX_RANGE": "667",
         "PCW_CPU_CPU_PLL_FREQMHZ": "1333.333",
         "PCW_CPU_PERIPHERAL_CLKSRC": "ARM PLL",
         "PCW_CPU_PERIPHERAL_DIVISOR0": "2",
         "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": "33.333333",
         "PCW_DCI_PERIPHERAL_CLKSRC": "DDR PLL",
         "PCW_DCI_PERIPHERAL_DIVISOR0": "15",
         "PCW_DCI_PERIPHERAL_DIVISOR1": "7",
         "PCW_DCI_PERIPHERAL_FREQMHZ": "10.159",
         "PCW_DDRPLL_CTRL_FBDIV": "32",
         "PCW_DDR_DDR_PLL_FREQMHZ": "1066.667",
         "PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
         "PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
         "PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
         "PCW_DDR_PERIPHERAL_CLKSRC": "DDR PLL",
         "PCW_DDR_PERIPHERAL_DIVISOR0": "2",
         "PCW_DDR_PORT0_HPR_ENABLE": "0",
         "PCW_DDR_PORT1_HPR_ENABLE": "0",
         "PCW_DDR_PORT2_HPR_ENABLE": "0",
         "PCW_DDR_PORT3_HPR_ENABLE": "0",
         "PCW_DDR_PRIORITY_READPORT_0": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_1": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_2": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_3": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_0": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_1": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_2": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_3": "<Select>",
         "PCW_DDR_RAM_BASEADDR": "0x00100000",
         "PCW_DDR_RAM_HIGHADDR": "0x1FFFFFFF",
         "PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
         "PCW_DM_WIDTH": "4",
         "PCW_DQS_WIDTH": "4",
         "PCW_DQ_WIDTH": "32",
         "PCW_DUAL_PARALLEL_QSPI_DATA_MODE": "<Select>",
         "PCW_DUAL_STACK_QSPI_DATA_MODE": "<Select>",
         "PCW_ENET0_BASEADDR": "0xE000B000",
         "PCW_ENET0_ENET0_IO": "<Select>",
         "PCW_ENET0_GRP_MDIO_ENABLE": "0",
         "PCW_ENET0_GRP_MDIO_IO": "<Select>",
         "PCW_ENET0_HIGHADDR": "0xE000BFFF",
         "PCW_ENET0_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_ENET0_PERIPHERAL_DIVISOR0": "1",
         "PCW_ENET0_PERIPHERAL_DIVISOR1": "1",
         "PCW_ENET0_PERIPHERAL_ENABLE": "0",
         "PCW_ENET0_PERIPHERAL_FREQMHZ": "1000 Mbps",
         "PCW_ENET0_RESET_ENABLE": "0",
         "PCW_ENET0_RESET_IO": "<Select>",
         "PCW_ENET1_BASEADDR": "0xE000C000",
         "PCW_ENET1_ENET1_IO": "<Select>",
         "PCW_ENET1_GRP_MDIO_ENABLE": "0",
         "PCW_ENET1_GRP_MDIO_IO": "<Select>",
         "PCW_ENET1_HIGHADDR": "0xE000CFFF",
         "PCW_ENET1_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_ENET1_PERIPHERAL_DIVISOR0": "1",
         "PCW_ENET1_PERIPHERAL_DIVISOR1": "1",
         "PCW_ENET1_PERIPHERAL_ENABLE": "0",
         "PCW_ENET1_PERIPHERAL_FREQMHZ": "1000 Mbps",
         "PCW_ENET1_RESET_ENABLE": "0",
         "PCW_ENET1_RESET_IO": "<Select>",
         "PCW_ENET_RESET_ENABLE": "0",
         "PCW_ENET_RESET_POLARITY": "Active Low",
         "PCW_ENET_RESET_SELECT": "<Select>",
         "PCW_EN_4K_TIMER": "0",
         "PCW_EN_CAN0": "0",
         "PCW_EN_CAN1": "0",
         "PCW_EN_CLK0_PORT": "1",
         "PCW_EN_CLK1_PORT": "0",
         "PCW_EN_CLK2_PORT": "0",
         "PCW_EN_CLK3_PORT": "0",
         "PCW_EN_CLKTRIG0_PORT": "0",
         "PCW_EN_CLKTRIG1_PORT": "0",
         "PCW_EN_CLKTRIG2_PORT": "0",
         "PCW_EN_CLKTRIG3_PORT": "0",
         "PCW_EN_DDR": "1",
         "PCW_EN_EMIO_CAN0": "0",
         "PCW_EN_EMIO_CAN1": "0",
         "PCW_EN_EMIO_CD_SDIO0": "0",
         "PCW_EN_EMIO_CD_SDIO1": "0",
         "PCW_EN_EMIO_ENET0": "0",
         "PCW_EN_EMIO_ENET1": "0",
         "PCW_EN_EMIO_GPIO": "0",
         "PCW_EN_EMIO_I2C0": "0",
         "PCW_EN_EMIO_I2C1": "0",
         "PCW_EN_EMIO_MODEM_UART0": "0",
         "PCW_EN_EMIO_MODEM_UART1": "0",
         "PCW_EN_EMIO_PJTAG": "0",
         "PCW_EN_EMIO_SDIO0": "0",
         "PCW_EN_EMIO_SDIO1": "0",
         "PCW_EN_EMIO_SPI0": "0",
         "PCW_EN_EMIO_SPI1": "0",
         "PCW_EN_EMIO_SRAM_INT": "0",
         "PCW_EN_EMIO_TRACE": "0",
         "PCW_EN_EMIO_TTC0": "0",
         "PCW_EN_EMIO_TTC1": "0",
         "PCW_EN_EMIO_UART0": "0",
         "PCW_EN_EMIO_UART1": "0",
         "PCW_EN_EMIO_WDT": "0",
         "PCW_EN_EMIO_WP_SDIO0": "0",
         "PCW_EN_EMIO_WP_SDIO1": "0",
         "PCW_EN_ENET0": "0",
         "PCW_EN_ENET1": "0",
         "PCW_EN_GPIO": "0",
         "PCW_EN_I2C0": "0",
         "PCW_EN_I2C1": "0",
         "PCW_EN_MODEM_UART0": "0",
         "PCW_EN_MODEM_UART1": "0",
         "PCW_EN_PJTAG": "0",
         "PCW_EN_PTP_ENET0": "0",
         "PCW_EN_PTP_ENET1": "0",
         "PCW_EN_QSPI": "0",
         "PCW_EN_RST0_PORT": "1",
         "PCW_EN_RST1_PORT": "0",
         "PCW_EN_RST2_PORT": "0",
         "PCW_EN_RST3_PORT": "0",
         "PCW_EN_SDIO0": "0",
         "PCW_EN_SDIO1": "0",
         "PCW_EN_SMC": "0",
         "PCW_EN_SPI0": "0",
         "PCW_EN_SPI1": "0",
         "PCW_EN_TRACE": "0",
         "PCW_EN_TTC0": "0",
         "PCW_EN_TTC1": "0",
         "PCW_EN_UART0": "0",
         "PCW_EN_UART1": "0",
         "PCW_EN_USB0": "0",
         "PCW_EN_USB1": "0",
         "PCW_EN_WDT": "0",
         "PCW_FCLK0_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK0_PERIPHERAL_DIVISOR0": "8",
         "PCW_FCLK0_PERIPHERAL_DIVISOR1": "4",
         "PCW_FCLK1_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK1_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK2_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK2_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK3_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK3_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK3_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK_CLK0_BUF": "TRUE",
         "PCW_FCLK_CLK1_BUF": "FALSE",
         "PCW_FCLK_CLK2_BUF": "FALSE",
         "PCW_FCLK_CLK3_BUF": "FALSE",
         "PCW_FPGA0_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA1_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA2_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA3_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA_FCLK0_ENABLE": "1",
         "PCW_FPGA_FCLK1_ENABLE": "0",
         "PCW_FPGA_FCLK2_ENABLE": "0",
         "PCW_FPGA_FCLK3_ENABLE": "0",
         "PCW_FTM_CTI_IN0": "DISABLED",
         "PCW_FTM_CTI_IN1": "DISABLED",
         "PCW_FTM_CTI_IN2": "DISABLED",
         "PCW_FTM_CTI_IN3": "DISABLED",
         "PCW_FTM_CTI_OUT0": "DISABLED",
         "PCW_FTM_CTI_OUT1": "DISABLED",
         "PCW_FTM_CTI_OUT2": "DISABLED",
         "PCW_FTM_CTI_OUT3": "DISABLED",
         "PCW_GP0_EN_MODIFIABLE_TXN": "1",
         "PCW_GP0_NUM_READ_THREADS": "4",
         "PCW_GP0_NUM_WRITE_THREADS": "4",
         "PCW_GP1_EN_MODIFIABLE_TXN": "1",
         "PCW_GP1_NUM_READ_THREADS": "4",
         "PCW_GP1_NUM_WRITE_THREADS": "4",
         "PCW_GPIO_BASEADDR": "0xE000A000",
         "PCW_GPIO_EMIO_GPIO_ENABLE": "0",
         "PCW_GPIO_EMIO_GPIO_IO": "<Select>",
         "PCW_GPIO_EMIO_GPIO_WIDTH": "64",
         "PCW_GPIO_HIGHADDR": "0xE000AFFF",
         "PCW_GPIO_MIO_GPIO_ENABLE": "0",
         "PCW_GPIO_MIO_GPIO_IO": "<Select>",
         "PCW_GPIO_PERIPHERAL_ENABLE": "0",
         "PCW_I2C0_BASEADDR": "0xE0004000",
         "PCW_I2C0_GRP_INT_ENABLE": "0",
         "PCW_I2C0_GRP_INT_IO": "<Select>",
         "PCW_I2C0_HIGHADDR": "0xE0004FFF",
         "PCW_I2C0_I2C0_IO": "<Select>",
         "PCW_I2C0_PERIPHERAL_ENABLE": "0",
         "PCW_I2C0_RESET_ENABLE": "0",
         "PCW_I2C0_RESET_IO": "<Select>",
         "PCW_I2C1_BASEADDR": "0xE0005000",
         "PCW_I2C1_GRP_INT_ENABLE": "0",
         "PCW_I2C1_GRP_INT_IO": "<Select>",
         "PCW_I2C1_HIGHADDR": "0xE0005FFF",
         "PCW_I2C1_I2C1_IO": "<Select>",
         "PCW_I2C1_PERIPHERAL_ENABLE": "0",
         "PCW_I2C1_RESET_ENABLE": "0",
         "PCW_I2C1_RESET_IO": "<Select>",
         "PCW_I2C_PERIPHERAL_FREQMHZ": "25",
         "PCW_I2C_RESET_ENABLE": "0",
         "PCW_I2C_RESET_POLARITY": "Active Low",
         "PCW_I2C_RESET_SELECT": "<Select>",
         "PCW_IMPORT_BOARD_PRESET": "None",
         "PCW_INCLUDE_ACP_TRANS_CHECK": "0",
         "PCW_INCLUDE_TRACE_BUFFER": "0",
         "PCW_IOPLL_CTRL_FBDIV": "48",
         "PCW_IO_IO_PLL_FREQMHZ": "1600.000",
         "PCW_IRQ_F2P_INTR": "0",
         "PCW_IRQ_F2P_MODE": "DIRECT",
         "PCW_MIO_0_DIRECTION": "<Select>",
         "PCW_MIO_0_IOTYPE": "<Select>",
         "PCW_MIO_0_PULLUP": "<Select>",
         "PCW_MIO_0_SLEW": "<Select>",
         "PCW_MIO_10_DIRECTION": "<Select>",
         "PCW_MIO_10_IOTYPE": "<Select>",
         "PCW_MIO_10_PULLUP": "<Select>",
         "PCW_MIO_10_SLEW": "<Select>",
         "PCW_MIO_11_DIRECTION": "<Select>",
         "PCW_MIO_11_IOTYPE": "<Select>",
         "PCW_MIO_11_PULLUP": "<Select>",
         "PCW_MIO_11_SLEW": "<Select>",
         "PCW_MIO_12_DIRECTION": "<Select>",
         "PCW_MIO_12_IOTYPE": "<Select>",
         "PCW_MIO_12_PULLUP": "<Select>",
         "PCW_MIO_12_SLEW": "<Select>",
         "PCW_MIO_13_DIRECTION": "<Select>",
         "PCW_MIO_13_IOTYPE": "<Select>",
         "PCW_MIO_13_PULLUP": "<Select>",
         "PCW_MIO_13_SLEW": "<Select>",
         "PCW_MIO_14_DIRECTION": "<Select>",
         "PCW_MIO_14_IOTYPE": "<Select>",
         "PCW_MIO_14_PULLUP": "<Select>",
         "PCW_MIO_14_SLEW": "<Select>",
         "PCW_MIO_15_DIRECTION": "<Select>",
         "PCW_MIO_15_IOTYPE": "<Select>",
         "PCW_MIO_15_PULLUP": "<Select>",
         "PCW_MIO_15_SLEW": "<Select>",
         "PCW_MIO_16_DIRECTION": "<Select>",
         "PCW_MIO_16_IOTYPE": "<Select>",
         "PCW_MIO_16_PULLUP": "<Select>",
         "PCW_MIO_16_SLEW": "<Select>",
         "PCW_MIO_17_DIRECTION": "<Select>",
         "PCW_MIO_17_IOTYPE": "<Select>",
         "PCW_MIO_17_PULLUP": "<Select>",
         "PCW_MIO_17_SLEW": "<Select>",
         "PCW_MIO_18_DIRECTION": "<Select>",
         "PCW_MIO_18_IOTYPE": "<Select>",
         "PCW_MIO_18_PULLUP": "<Select>",
         "PCW_MIO_18_SLEW": "<Select>",
         "PCW_MIO_19_DIRECTION": "<Select>",
         "PCW_MIO_19_IOTYPE": "<Select>",
         "PCW_MIO_19_PULLUP": "<Select>",
         "PCW_MIO_19_SLEW": "<Select>",
         "PCW_MIO_1_DIRECTION": "<Select>",
         "PCW_MIO_1_IOTYPE": "<Select>",
         "PCW_MIO_1_PULLUP": "<Select>",
         "PCW_MIO_1_SLEW": "<Select>",
         "PCW_MIO_20_DIRECTION": "<Select>",
         "PCW_MIO_20_IOTYPE": "<Select>",
         "PCW_MIO_20_PULLUP": "<Select>",
         "PCW_MIO_20_SLEW": "<Select>",
         "PCW_MIO_21_DIRECTION": "<Select>",
         "PCW_MIO_21_IOTYPE": "<Select>",
         "PCW_MIO_21_PULLUP": "<Select>",
         "PCW_MIO_21_SLEW": "<Select>",
         "PCW_MIO_22_DIRECTION": "<Select>",
         "PCW_MIO_22_IOTYPE": "<Select>",
         "PCW_MIO_22_PULLUP": "<Select>",
         "PCW_MIO_22_SLEW": "<Select>",
         "PCW_MIO_23_DIRECTION": "<Select>",
         "PCW_MIO_23_IOTYPE": "<Select>",
         "PCW_MIO_23_PULLUP": "<Select>",
         "PCW_MIO_23_SLEW": "<Select>",
         "PCW_MIO_24_DIRECTION": "<Select>",
         "PCW_MIO_24_IOTYPE": "<Select>",
         "PCW_MIO_24_PULLUP": "<Select>",
         "PCW_MIO_24_SLEW": "<Select>",
         "PCW_MIO_25_DIRECTION": "<Select>",
         "PCW_MIO_25_IOTYPE": "<Select>",
         "PCW_MIO_25_PULLUP": "<Select>",
         "PCW_MIO_25_SLEW": "<Select>",
         "PCW_MIO_26_DIRECTION": "<Select>",
         "PCW_MIO_26_IOTYPE": "<Select>",
         "PCW_MIO_26_PULLUP": "<Select>",
         "PCW_MIO_26_SLEW": "<Select>",
         "PCW_MIO_27_DIRECTION": "<Select>",
         "PCW_MIO_27_IOTYPE": "<Select>",
         "PCW_MIO_27_PULLUP": "<Select>",
         "PCW_MIO_27_SLEW": "<Select>",
         "PCW_MIO_28_DIRECTION": "<Select>",
         "PCW_MIO_28_IOTYPE": "<Select>",
         "PCW_MIO_28_PULLUP": "<Select>",
         "PCW_MIO_28_SLEW": "<Select>",
         "PCW_MIO_29_DIRECTION": "<Select>",
         "PCW_MIO_29_IOTYPE": "<Select>",
         "PCW_MIO_29_PULLUP": "<Select>",
         "PCW_MIO_29_SLEW": "<Select>",
         "PCW_MIO_2_DIRECTION": "<Select>",
         "PCW_MIO_2_IOTYPE": "<Select>",
         "PCW_MIO_2_PULLUP": "<Select>",
         "PCW_MIO_2_SLEW": "<Select>",
         "PCW_MIO_30_DIRECTION": "<Select>",
         "PCW_MIO_30_IOTYPE": "<Select>",
         "PCW_MIO_30_PULLUP": "<Select>",
         "PCW_MIO_30_SLEW": "<Select>",
         "PCW_MIO_31_DIRECTION": "<Select>",
         "PCW_MIO_31_IOTYPE": "<Select>",
         "PCW_MIO_31_PULLUP": "<Select>",
         "PCW_MIO_31_SLEW": "<Select>",
         "PCW_MIO_32_DIRECTION": "<Select>",
         "PCW_MIO_32_IOTYPE": "<Select>",
         "PCW_MIO_32_PULLUP": "<Select>",
         "PCW_MIO_32_SLEW": "<Select>",
         "PCW_MIO_33_DIRECTION": "<Select>",
         "PCW_MIO_33_IOTYPE": "<Select>",
         "PCW_MIO_33_PULLUP": "<Select>",
         "PCW_MIO_33_SLEW": "<Select>",
         "PCW_MIO_34_DIRECTION": "<Select>",
         "PCW_MIO_34_IOTYPE": "<Select>",
         "PCW_MIO_34_PULLUP": "<Select>",
         "PCW_MIO_34_SLEW": "<Select>",
         "PCW_MIO_35_DIRECTION": "<Select>",
         "PCW_MIO_35_IOTYPE": "<Select>",
         "PCW_MIO_35_PULLUP": "<Select>",
         "PCW_MIO_35_SLEW": "<Select>",
         "PCW_MIO_36_DIRECTION": "<Select>",
         "PCW_MIO_36_IOTYPE": "<Select>",
         "PCW_MIO_36_PULLUP": "<Select>",
         "PCW_MIO_36_SLEW": "<Select>",
         "PCW_MIO_37_DIRECTION": "<Select>",
         "PCW_MIO_37_IOTYPE": "<Select>",
         "PCW_MIO_37_PULLUP": "<Select>",
         "PCW_MIO_37_SLEW": "<Select>",
         "PCW_MIO_38_DIRECTION": "<Select>",
         "PCW_MIO_38_IOTYPE": "<Select>",
         "PCW_MIO_38_PULLUP": "<Select>",
         "PCW_MIO_38_SLEW": "<Select>",
         "PCW_MIO_39_DIRECTION": "<Select>",
         "PCW_MIO_39_IOTYPE": "<Select>",
         "PCW_MIO_39_PULLUP": "<Select>",
         "PCW_MIO_39_SLEW": "<Select>",
         "PCW_MIO_3_DIRECTION": "<Select>",
         "PCW_MIO_3_IOTYPE": "<Select>",
         "PCW_MIO_3_PULLUP": "<Select>",
         "PCW_MIO_3_SLEW": "<Select>",
         "PCW_MIO_40_DIRECTION": "<Select>",
         "PCW_MIO_40_IOTYPE": "<Select>",
         "PCW_MIO_40_PULLUP": "<Select>",
         "PCW_MIO_40_SLEW": "<Select>",
         "PCW_MIO_41_DIRECTION": "<Select>",
         "PCW_MIO_41_IOTYPE": "<Select>",
         "PCW_MIO_41_PULLUP": "<Select>",
         "PCW_MIO_41_SLEW": "<Select>",
         "PCW_MIO_42_DIRECTION": "<Select>",
         "PCW_MIO_42_IOTYPE": "<Select>",
         "PCW_MIO_42_PULLUP": "<Select>",
         "PCW_MIO_42_SLEW": "<Select>",
         "PCW_MIO_43_DIRECTION": "<Select>",
         "PCW_MIO_43_IOTYPE": "<Select>",
         "PCW_MIO_43_PULLUP": "<Select>",
         "PCW_MIO_43_SLEW": "<Select>",
         "PCW_MIO_44_DIRECTION": "<Select>",
         "PCW_MIO_44_IOTYPE": "<Select>",
         "PCW_MIO_44_PULLUP": "<Select>",
         "PCW_MIO_44_SLEW": "<Select>",
         "PCW_MIO_45_DIRECTION": "<Select>",
         "PCW_MIO_45_IOTYPE": "<Select>",
         "PCW_MIO_45_PULLUP": "<Select>",
         "PCW_MIO_45_SLEW": "<Select>",
         "PCW_MIO_46_DIRECTION": "<Select>",
         "PCW_MIO_46_IOTYPE": "<Select>",
         "PCW_MIO_46_PULLUP": "<Select>",
         "PCW_MIO_46_SLEW": "<Select>",
         "PCW_MIO_47_DIRECTION": "<Select>",
         "PCW_MIO_47_IOTYPE": "<Select>",
         "PCW_MIO_47_PULLUP": "<Select>",
         "PCW_MIO_47_SLEW": "<Select>",
         "PCW_MIO_48_DIRECTION": "<Select>",
         "PCW_MIO_48_IOTYPE": "<Select>",
         "PCW_MIO_48_PULLUP": "<Select>",
         "PCW_MIO_48_SLEW": "<Select>",
         "PCW_MIO_49_DIRECTION": "<Select>",
         "PCW_MIO_49_IOTYPE": "<Select>",
         "PCW_MIO_49_PULLUP": "<Select>",
         "PCW_MIO_49_SLEW": "<Select>",
         "PCW_MIO_4_DIRECTION": "<Select>",
         "PCW_MIO_4_IOTYPE": "<Select>",
         "PCW_MIO_4_PULLUP": "<Select>",
         "PCW_MIO_4_SLEW": "<Select>",
         "PCW_MIO_50_DIRECTION": "<Select>",
         "PCW_MIO_50_IOTYPE": "<Select>",
         "PCW_MIO_50_PULLUP": "<Select>",
         "PCW_MIO_50_SLEW": "<Select>",
         "PCW_MIO_51_DIRECTION": "<Select>",
         "PCW_MIO_51_IOTYPE": "<Select>",
         "PCW_MIO_51_PULLUP": "<Select>",
         "PCW_MIO_51_SLEW": "<Select>",
         "PCW_MIO_52_DIRECTION": "<Select>",
         "PCW_MIO_52_IOTYPE": "<Select>",
         "PCW_MIO_52_PULLUP": "<Select>",
         "PCW_MIO_52_SLEW": "<Select>",
         "PCW_MIO_53_DIRECTION": "<Select>",
         "PCW_MIO_53_IOTYPE": "<Select>",
         "PCW_MIO_53_PULLUP": "<Select>",
         "PCW_MIO_53_SLEW": "<Select>",
         "PCW_MIO_5_DIRECTION": "<Select>",
         "PCW_MIO_5_IOTYPE": "<Select>",
         "PCW_MIO_5_PULLUP": "<Select>",
         "PCW_MIO_5_SLEW": "<Select>",
         "PCW_MIO_6_DIRECTION": "<Select>",
         "PCW_MIO_6_IOTYPE": "<Select>",
         "PCW_MIO_6_PULLUP": "<Select>",
         "PCW_MIO_6_SLEW": "<Select>",
         "PCW_MIO_7_DIRECTION": "<Select>",
         "PCW_MIO_7_IOTYPE": "<Select>",
         "PCW_MIO_7_PULLUP": "<Select>",
         "PCW_MIO_7_SLEW": "<Select>",
         "PCW_MIO_8_DIRECTION": "<Select>",
         "PCW_MIO_8_IOTYPE": "<Select>",
         "PCW_MIO_8_PULLUP": "<Select>",
         "PCW_MIO_8_SLEW": "<Select>",
         "PCW_MIO_9_DIRECTION": "<Select>",
         "PCW_MIO_9_IOTYPE": "<Select>",
         "PCW_MIO_9_PULLUP": "<Select>",
         "PCW_MIO_9_SLEW": "<Select>",
         "PCW_MIO_PRIMITIVE": "54",
         "PCW_MIO_TREE_PERIPHERALS": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned",
         "PCW_MIO_TREE_SIGNALS": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned",
         "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": "0",
         "PCW_M_AXI_GP0_FREQMHZ": "50",
         "PCW_M_AXI_GP0_ID_WIDTH": "12",
         "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": "0",
         "PCW_M_AXI_GP0_THREAD_ID_WIDTH": "12",
         "PCW_M_AXI_GP1_ENABLE_STATIC_REMAP": "0",
         "PCW_M_AXI_GP1_FREQMHZ": "10",
         "PCW_M_AXI_GP1_ID_WIDTH": "12",
         "PCW_M_AXI_GP1_SUPPORT_NARROW_BURST": "0",
         "PCW_M_AXI_GP1_THREAD_ID_WIDTH": "12",
         "PCW_NAND_CYCLES_T_AR": "1",
         "PCW_NAND_CYCLES_T_CLR": "1",
         "PCW_NAND_CYCLES_T_RC": "11",
         "PCW_NAND_CYCLES_T_REA": "1",
         "PCW_NAND_CYCLES_T_RR": "1",
         "PCW_NAND_CYCLES_T_WC": "11",
         "PCW_NAND_CYCLES_T_WP": "1",
         "PCW_NAND_GRP_D8_ENABLE": "0",
         "PCW_NAND_GRP_D8_IO": "<Select>",
         "PCW_NAND_NAND_IO": "<Select>",
         "PCW_NAND_PERIPHERAL_ENABLE": "0",
         "PCW_NOR_CS0_T_CEOE": "1",
         "PCW_NOR_CS0_T_PC": "1",
         "PCW_NOR_CS0_T_RC": "11",
         "PCW_NOR_CS0_T_TR": "1",
         "PCW_NOR_CS0_T_WC": "11",
         "PCW_NOR_CS0_T_WP": "1",
         "PCW_NOR_CS0_WE_TIME": "0",
         "PCW_NOR_CS1_T_CEOE": "1",
         "PCW_NOR_CS1_T_PC": "1",
         "PCW_NOR_CS1_T_RC": "11",
         "PCW_NOR_CS1_T_TR": "1",
         "PCW_NOR_CS1_T_WC": "11",
         "PCW_NOR_CS1_T_WP": "1",
         "PCW_NOR_CS1_WE_TIME": "0",
         "PCW_NOR_GRP_A25_ENABLE": "0",
         "PCW_NOR_GRP_A25_IO": "<Select>",
         "PCW_NOR_GRP_CS0_ENABLE": "0",
         "PCW_NOR_GRP_CS0_IO": "<Select>",
         "PCW_NOR_GRP_CS1_ENABLE": "0",
         "PCW_NOR_GRP_CS1_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_CS0_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_CS0_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_CS1_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_CS1_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_INT_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_INT_IO": "<Select>",
         "PCW_NOR_NOR_IO": "<Select>",
         "PCW_NOR_PERIPHERAL_ENABLE": "0",
         "PCW_NOR_SRAM_CS0_T_CEOE": "1",
         "PCW_NOR_SRAM_CS0_T_PC": "1",
         "PCW_NOR_SRAM_CS0_T_RC": "11",
         "PCW_NOR_SRAM_CS0_T_TR": "1",
         "PCW_NOR_SRAM_CS0_T_WC": "11",
         "PCW_NOR_SRAM_CS0_T_WP": "1",
         "PCW_NOR_SRAM_CS0_WE_TIME": "0",
         "PCW_NOR_SRAM_CS1_T_CEOE": "1",
         "PCW_NOR_SRAM_CS1_T_PC": "1",
         "PCW_NOR_SRAM_CS1_T_RC": "11",
         "PCW_NOR_SRAM_CS1_T_TR": "1",
         "PCW_NOR_SRAM_CS1_T_WC": "11",
         "PCW_NOR_SRAM_CS1_T_WP": "1",
         "PCW_NOR_SRAM_CS1_WE_TIME": "0",
         "PCW_NUM_F2P_INTR_INPUTS": "1",
         "PCW_OVERRIDE_BASIC_CLOCK": "0",
         "PCW_P2F_CAN0_INTR": "0",
         "PCW_P2F_CAN1_INTR": "0",
         "PCW_P2F_CTI_INTR": "0",
         "PCW_P2F_DMAC0_INTR": "0",
         "PCW_P2F_DMAC1_INTR": "0",
         "PCW_P2F_DMAC2_INTR": "0",
         "PCW_P2F_DMAC3_INTR": "0",
         "PCW_P2F_DMAC4_INTR": "0",
         "PCW_P2F_DMAC5_INTR": "0",
         "PCW_P2F_DMAC6_INTR": "0",
         "PCW_P2F_DMAC7_INTR": "0",
         "PCW_P2F_DMAC_ABORT_INTR": "0",
         "PCW_P2F_ENET0_INTR": "0",
         "PCW_P2F_ENET1_INTR": "0",
         "PCW_P2F_GPIO_INTR": "0",
         "PCW_P2F_I2C0_INTR": "0",
         "PCW_P2F_I2C1_INTR": "0",
         "PCW_P2F_QSPI_INTR": "0",
         "PCW_P2F_SDIO0_INTR": "0",
         "PCW_P2F_SDIO1_INTR": "0",
         "PCW_P2F_SMC_INTR": "0",
         "PCW_P2F_SPI0_INTR": "0",
         "PCW_P2F_SPI1_INTR": "0",
         "PCW_P2F_UART0_INTR": "0",
         "PCW_P2F_UART1_INTR": "0",
         "PCW_P2F_USB0_INTR": "0",
         "PCW_P2F_USB1_INTR": "0",
         "PCW_PACKAGE_DDR_BOARD_DELAY0": "0.063",
         "PCW_PACKAGE_DDR_BOARD_DELAY1": "0.062",
         "PCW_PACKAGE_DDR_BOARD_DELAY2": "0.065",
         "PCW_PACKAGE_DDR_BOARD_DELAY3": "0.083",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": "-0.007",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": "-0.010",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": "-0.006",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": "-0.048",
         "PCW_PACKAGE_NAME": "clg484",
         "PCW_PCAP_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_PCAP_PERIPHERAL_DIVISOR0": "8",
         "PCW_PCAP_PERIPHERAL_FREQMHZ": "200",
         "PCW_PERIPHERAL_BOARD_PRESET": "None",
         "PCW_PJTAG_PERIPHERAL_ENABLE": "0",
         "PCW_PJTAG_PJTAG_IO": "<Select>",
         "PCW_PLL_BYPASSMODE_ENABLE": "0",
         "PCW_PRESET_BANK0_VOLTAGE": "LVCMOS 3.3V",
         "PCW_PRESET_BANK1_VOLTAGE": "LVCMOS 3.3V",
         "PCW_PS7_SI_REV": "PRODUCTION",
         "PCW_QSPI_GRP_FBCLK_ENABLE": "0",
         "PCW_QSPI_GRP_FBCLK_IO": "<Select>",
         "PCW_QSPI_GRP_IO1_ENABLE": "0",
         "PCW_QSPI_GRP_IO1_IO": "<Select>",
         "PCW_QSPI_GRP_SINGLE_SS_ENABLE": "0",
         "PCW_QSPI_GRP_SINGLE_SS_IO": "<Select>",
         "PCW_QSPI_GRP_SS1_ENABLE": "0",
         "PCW_QSPI_GRP_SS1_IO": "<Select>",
         "PCW_QSPI_INTERNAL_HIGHADDRESS": "0xFCFFFFFF",
         "PCW_QSPI_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_QSPI_PERIPHERAL_DIVISOR0": "1",
         "PCW_QSPI_PERIPHERAL_ENABLE": "0",
         "PCW_QSPI_PERIPHERAL_FREQMHZ": "200",
         "PCW_QSPI_QSPI_IO": "<Select>",
         "PCW_SD0_GRP_CD_ENABLE": "0",
         "PCW_SD0_GRP_CD_IO": "<Select>",
         "PCW_SD0_GRP_POW_ENABLE": "0",
         "PCW_SD0_GRP_POW_IO": "<Select>",
         "PCW_SD0_GRP_WP_ENABLE": "0",
         "PCW_SD0_GRP_WP_IO": "<Select>",
         "PCW_SD0_PERIPHERAL_ENABLE": "0",
         "PCW_SD0_SD0_IO": "<Select>",
         "PCW_SD1_GRP_CD_ENABLE": "0",
         "PCW_SD1_GRP_CD_IO": "<Select>",
         "PCW_SD1_GRP_POW_ENABLE": "0",
         "PCW_SD1_GRP_POW_IO": "<Select>",
         "PCW_SD1_GRP_WP_ENABLE": "0",
         "PCW_SD1_GRP_WP_IO": "<Select>",
         "PCW_SD1_PERIPHERAL_ENABLE": "0",
         "PCW_SD1_SD1_IO": "<Select>",
         "PCW_SDIO0_BASEADDR": "0xE0100000",
         "PCW_SDIO0_HIGHADDR": "0xE0100FFF",
         "PCW_SDIO1_BASEADDR": "0xE0101000",
         "PCW_SDIO1_HIGHADDR": "0xE0101FFF",
         "PCW_SDIO_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SDIO_PERIPHERAL_DIVISOR0": "1",
         "PCW_SDIO_PERIPHERAL_FREQMHZ": "100",
         "PCW_SDIO_PERIPHERAL_VALID": "0",
         "PCW_SINGLE_QSPI_DATA_MODE": "<Select>",
         "PCW_SMC_CYCLE_T0": "NA",
         "PCW_SMC_CYCLE_T1": "NA",
         "PCW_SMC_CYCLE_T2": "NA",
         "PCW_SMC_CYCLE_T3": "NA",
         "PCW_SMC_CYCLE_T4": "NA",
         "PCW_SMC_CYCLE_T5": "NA",
         "PCW_SMC_CYCLE_T6": "NA",
         "PCW_SMC_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SMC_PERIPHERAL_DIVISOR0": "1",
         "PCW_SMC_PERIPHERAL_FREQMHZ": "100",
         "PCW_SMC_PERIPHERAL_VALID": "0",
         "PCW_SPI0_BASEADDR": "0xE0006000",
         "PCW_SPI0_GRP_SS0_ENABLE": "0",
         "PCW_SPI0_GRP_SS0_IO": "<Select>",
         "PCW_SPI0_GRP_SS1_ENABLE": "0",
         "PCW_SPI0_GRP_SS1_IO": "<Select>",
         "PCW_SPI0_GRP_SS2_ENABLE": "0",
         "PCW_SPI0_GRP_SS2_IO": "<Select>",
         "PCW_SPI0_HIGHADDR": "0xE0006FFF",
         "PCW_SPI0_PERIPHERAL_ENABLE": "0",
         "PCW_SPI0_SPI0_IO": "<Select>",
         "PCW_SPI1_BASEADDR": "0xE0007000",
         "PCW_SPI1_GRP_SS0_ENABLE": "0",
         "PCW_SPI1_GRP_SS0_IO": "<Select>",
         "PCW_SPI1_GRP_SS1_ENABLE": "0",
         "PCW_SPI1_GRP_SS1_IO": "<Select>",
         "PCW_SPI1_GRP_SS2_ENABLE": "0",
         "PCW_SPI1_GRP_SS2_IO": "<Select>",
         "PCW_SPI1_HIGHADDR": "0xE0007FFF",
         "PCW_SPI1_PERIPHERAL_ENABLE": "0",
         "PCW_SPI1_SPI1_IO": "<Select>",
         "PCW_SPI_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SPI_PERIPHERAL_DIVISOR0": "1",
         "PCW_SPI_PERIPHERAL_FREQMHZ": "166.666666",
         "PCW_SPI_PERIPHERAL_VALID": "0",
         "PCW_S_AXI_ACP_ARUSER_VAL": "31",
         "PCW_S_AXI_ACP_AWUSER_VAL": "31",
         "PCW_S_AXI_ACP_FREQMHZ": "10",
         "PCW_S_AXI_ACP_ID_WIDTH": "3",
         "PCW_S_AXI_GP0_FREQMHZ": "10",
         "PCW_S_AXI_GP0_ID_WIDTH": "6",
         "PCW_S_AXI_GP1_FREQMHZ": "10",
         "PCW_S_AXI_GP1_ID_WIDTH": "6",
         "PCW_S_AXI_HP0_DATA_WIDTH": "64",
         "PCW_S_AXI_HP0_FREQMHZ": "50",
         "PCW_S_AXI_HP0_ID_WIDTH": "6",
         "PCW_S_AXI_HP1_DATA_WIDTH": "64",
         "PCW_S_AXI_HP1_FREQMHZ": "10",
         "PCW_S_AXI_HP1_ID_WIDTH": "6",
         "PCW_S_AXI_HP2_DATA_WIDTH": "64",
         "PCW_S_AXI_HP2_FREQMHZ": "10",
         "PCW_S_AXI_HP2_ID_WIDTH": "6",
         "PCW_S_AXI_HP3_DATA_WIDTH": "64",
         "PCW_S_AXI_HP3_FREQMHZ": "10",
         "PCW_S_AXI_HP3_ID_WIDTH": "6",
         "PCW_TPIU_PERIPHERAL_CLKSRC": "External",
         "PCW_TPIU_PERIPHERAL_DIVISOR0": "1",
         "PCW_TPIU_PERIPHERAL_FREQMHZ": "200",
         "PCW_TRACE_BUFFER_CLOCK_DELAY": "12",
         "PCW_TRACE_BUFFER_FIFO_SIZE": "128",
         "PCW_TRACE_GRP_16BIT_ENABLE": "0",
         "PCW_TRACE_GRP_16BIT_IO": "<Select>",
         "PCW_TRACE_GRP_2BIT_ENABLE": "0",
         "PCW_TRACE_GRP_2BIT_IO": "<Select>",
         "PCW_TRACE_GRP_32BIT_ENABLE": "0",
         "PCW_TRACE_GRP_32BIT_IO": "<Select>",
         "PCW_TRACE_GRP_4BIT_ENABLE": "0",
         "PCW_TRACE_GRP_4BIT_IO": "<Select>",
         "PCW_TRACE_GRP_8BIT_ENABLE": "0",
         "PCW_TRACE_GRP_8BIT_IO": "<Select>",
         "PCW_TRACE_INTERNAL_WIDTH": "2",
         "PCW_TRACE_PERIPHERAL_ENABLE": "0",
         "PCW_TRACE_PIPELINE_WIDTH": "8",
         "PCW_TRACE_TRACE_IO": "<Select>",
         "PCW_TTC0_BASEADDR": "0xE0104000",
         "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_HIGHADDR": "0xE0104fff",
         "PCW_TTC0_PERIPHERAL_ENABLE": "0",
         "PCW_TTC0_TTC0_IO": "<Select>",
         "PCW_TTC1_BASEADDR": "0xE0105000",
         "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_HIGHADDR": "0xE0105fff",
         "PCW_TTC1_PERIPHERAL_ENABLE": "0",
         "PCW_TTC1_TTC1_IO": "<Select>",
         "PCW_TTC_PERIPHERAL_FREQMHZ": "50",
         "PCW_UART0_BASEADDR": "0xE0000000",
         "PCW_UART0_BAUD_RATE": "115200",
         "PCW_UART0_GRP_FULL_ENABLE": "0",
         "PCW_UART0_GRP_FULL_IO": "<Select>",
         "PCW_UART0_HIGHADDR": "0xE0000FFF",
         "PCW_UART0_PERIPHERAL_ENABLE": "0",
         "PCW_UART0_UART0_IO": "<Select>",
         "PCW_UART1_BASEADDR": "0xE0001000",
         "PCW_UART1_BAUD_RATE": "115200",
         "PCW_UART1_GRP_FULL_ENABLE": "0",
         "PCW_UART1_GRP_FULL_IO": "<Select>",
         "PCW_UART1_HIGHADDR": "0xE0001FFF",
         "PCW_UART1_PERIPHERAL_ENABLE": "0",
         "PCW_UART1_UART1_IO": "<Select>",
         "PCW_UART_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_UART_PERIPHERAL_DIVISOR0": "1",
         "PCW_UART_PERIPHERAL_FREQMHZ": "100",
         "PCW_UART_PERIPHERAL_VALID": "0",
         "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": "533.333374",
         "PCW_UIPARAM_DDR_ADV_ENABLE": "0",
         "PCW_UIPARAM_DDR_AL": "0",
         "PCW_UIPARAM_DDR_BANK_ADDR_COUNT": "3",
         "PCW_UIPARAM_DDR_BL": "8",
         "PCW_UIPARAM_DDR_BOARD_DELAY0": "0.25",
         "PCW_UIPARAM_DDR_BOARD_DELAY1": "0.25",
         "PCW_UIPARAM_DDR_BOARD_DELAY2": "0.25",
         "PCW_UIPARAM_DDR_BOARD_DELAY3": "0.25",
         "PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
         "PCW_UIPARAM_DDR_CL": "7",
         "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": "61.0905",
         "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": "61.0905",
         "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": "61.0905",
         "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": "61.0905",
         "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_STOP_EN": "0",
         "PCW_UIPARAM_DDR_COL_ADDR_COUNT": "10",
         "PCW_UIPARAM_DDR_CWL": "6",
         "PCW_UIPARAM_DDR_DEVICE_CAPACITY": "1024 MBits",
         "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": "68.4725",
         "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": "71.086",
         "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": "66.794",
         "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": "108.7385",
         "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": "0.0",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": "0.0",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": "0.0",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": "0.0",
         "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": "64.1705",
         "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": "63.686",
         "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": "68.46",
         "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": "105.4895",
         "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DRAM_WIDTH": "8 Bits",
         "PCW_UIPARAM_DDR_ECC": "Disabled",
         "PCW_UIPARAM_DDR_ENABLE": "1",
         "PCW_UIPARAM_DDR_FREQ_MHZ": "533.333333",
         "PCW_UIPARAM_DDR_HIGH_TEMP": "Normal (0-85)",
         "PCW_UIPARAM_DDR_MEMORY_TYPE": "DDR 3",
         "PCW_UIPARAM_DDR_PARTNO": "MT41J128M8 JP-125",
         "PCW_UIPARAM_DDR_ROW_ADDR_COUNT": "14",
         "PCW_UIPARAM_DDR_SPEED_BIN": "DDR3_1066F",
         "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": "1",
         "PCW_UIPARAM_DDR_TRAIN_READ_GATE": "1",
         "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": "1",
         "PCW_UIPARAM_DDR_T_FAW": "30.0",
         "PCW_UIPARAM_DDR_T_RAS_MIN": "35.0",
         "PCW_UIPARAM_DDR_T_RC": "48.75",
         "PCW_UIPARAM_DDR_T_RCD": "7",
         "PCW_UIPARAM_DDR_T_RP": "7",
         "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": "0",
         "PCW_UIPARAM_GENERATE_SUMMARY": "NA",
         "PCW_USB0_BASEADDR": "0xE0102000",
         "PCW_USB0_HIGHADDR": "0xE0102fff",
         "PCW_USB0_PERIPHERAL_ENABLE": "0",
         "PCW_USB0_PERIPHERAL_FREQMHZ": "60",
         "PCW_USB0_RESET_ENABLE": "0",
         "PCW_USB0_RESET_IO": "<Select>",
         "PCW_USB0_USB0_IO": "<Select>",
         "PCW_USB1_BASEADDR": "0xE0103000",
         "PCW_USB1_HIGHADDR": "0xE0103fff",
         "PCW_USB1_PERIPHERAL_ENABLE": "0",
         "PCW_USB1_PERIPHERAL_FREQMHZ": "60",
         "PCW_USB1_RESET_ENABLE": "0",
         "PCW_USB1_RESET_IO": "<Select>",
         "PCW_USB1_USB1_IO": "<Select>",
         "PCW_USB_RESET_ENABLE": "0",
         "PCW_USB_RESET_POLARITY": "Active Low",
         "PCW_USB_RESET_SELECT": "<Select>",
         "PCW_USE_AXI_FABRIC_IDLE": "0",
         "PCW_USE_AXI_NONSECURE": "0",
         "PCW_USE_CORESIGHT": "0",
         "PCW_USE_CROSS_TRIGGER": "0",
         "PCW_USE_CR_FABRIC": "1",
         "PCW_USE_DDR_BYPASS": "0",
         "PCW_USE_DEBUG": "0",
         "PCW_USE_DEFAULT_ACP_USER_VAL": "0",
         "PCW_USE_DMA0": "0",
         "PCW_USE_DMA1": "0",
         "PCW_USE_DMA2": "0",
         "PCW_USE_DMA3": "0",
         "PCW_USE_EXPANDED_IOP": "0",
         "PCW_USE_EXPANDED_PS_SLCR_REGISTERS": "0",
         "PCW_USE_FABRIC_INTERRUPT": "0",
         "PCW_USE_HIGH_OCM": "0",
         "PCW_USE_M_AXI_GP0": "1",
         "PCW_USE_M_AXI_GP1": "0",
         "PCW_USE_PROC_EVENT_BUS": "0",
         "PCW_USE_PS_SLCR_REGISTERS": "0",
         "PCW_USE_S_AXI_ACP": "0",
         "PCW_USE_S_AXI_GP0": "0",
         "PCW_USE_S_AXI_GP1": "0",
         "PCW_USE_S_AXI_HP0": "1",
         "PCW_USE_S_AXI_HP1": "0",
         "PCW_USE_S_AXI_HP2": "0",
         "PCW_USE_S_AXI_HP3": "0",
         "PCW_USE_TRACE": "0",
         "PCW_USE_TRACE_DATA_EDGE_DETECTOR": "0",
         "PCW_VALUE_SILVERSION": "3",
         "PCW_WDT_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_WDT_PERIPHERAL_DIVISOR0": "1",
         "PCW_WDT_PERIPHERAL_ENABLE": "0",
         "PCW_WDT_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_WDT_WDT_IO": "<Select>",
         "USE_TRACE_DATA_EDGE_DETECTOR": "0",
         "preset": "None"
        },
        "type": "xilinx.com:ip:processing_system7:5.5"
       }
      },
      "text/plain": [
       "{'fast_accel_0/s_axi_control': {'fullpath': 'fast_accel_0/s_axi_control',\n",
       "  'type': 'xilinx.com:hls:fast_accel:1.0',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 1073741824,\n",
       "  'mem_id': 's_axi_control',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_S_AXI_CTRL_ADDR_WIDTH': '6',\n",
       "   'C_S_AXI_CTRL_DATA_WIDTH': '32',\n",
       "   'C_S_AXI_CONTROL_ADDR_WIDTH': '6',\n",
       "   'C_S_AXI_CONTROL_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_GMEM_ID_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_ADDR_WIDTH': '64',\n",
       "   'C_M_AXI_GMEM_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_GMEM_AWUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_ARUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_WUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_RUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_BUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_USER_VALUE': '0x00000000',\n",
       "   'C_M_AXI_GMEM_PROT_VALUE': '\"000\"',\n",
       "   'C_M_AXI_GMEM_CACHE_VALUE': '\"0011\"',\n",
       "   'C_M_AXI_GMEM_ENABLE_ID_PORTS': 'true',\n",
       "   'C_M_AXI_GMEM_ENABLE_USER_PORTS': 'false',\n",
       "   'Component_Name': 'design_1_fast_accel_0_0',\n",
       "   'clk_period': '10',\n",
       "   'machine': '64',\n",
       "   'combinational': '0',\n",
       "   'latency': 'undef',\n",
       "   'II': 'x',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_S_AXI_CONTROL_BASEADDR': '0x40000000',\n",
       "   'C_S_AXI_CONTROL_HIGHADDR': '0x4000FFFF',\n",
       "   'C_S_AXI_CTRL_BASEADDR': '0x40010000',\n",
       "   'C_S_AXI_CTRL_HIGHADDR': '0x4001FFFF'},\n",
       "  'registers': {'img_in_1': {'address_offset': 16,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of img_in',\n",
       "    'fields': {'img_in': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of img_in',\n",
       "      'access': 'write-only'}}},\n",
       "   'img_in_2': {'address_offset': 20,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of img_in',\n",
       "    'fields': {'img_in': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of img_in',\n",
       "      'access': 'write-only'}}},\n",
       "   'img_out_1': {'address_offset': 28,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of img_out',\n",
       "    'fields': {'img_out': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of img_out',\n",
       "      'access': 'write-only'}}},\n",
       "   'img_out_2': {'address_offset': 32,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of img_out',\n",
       "    'fields': {'img_out': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of img_out',\n",
       "      'access': 'write-only'}}},\n",
       "   'CTRL': {'address_offset': 0,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Control signals',\n",
       "    'fields': {'AP_START': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-write'},\n",
       "     'AP_DONE': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'AP_IDLE': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'AP_READY': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'RESERVED_1': {'bit_offset': 4,\n",
       "      'bit_width': 3,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'AUTO_RESTART': {'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-write'},\n",
       "     'RESERVED_2': {'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'INTERRUPT': {'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'RESERVED_3': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'}}},\n",
       "   'GIER': {'address_offset': 4,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Global Interrupt Enable Register',\n",
       "    'fields': {'Enable': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Global Interrupt Enable Register',\n",
       "      'access': 'read-write'},\n",
       "     'RESERVED': {'bit_offset': 1,\n",
       "      'bit_width': 31,\n",
       "      'description': 'Global Interrupt Enable Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'IP_IER': {'address_offset': 8,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Enable Register',\n",
       "    'fields': {'CHAN0_INT_EN': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable Register',\n",
       "      'access': 'read-write'},\n",
       "     'CHAN1_INT_EN': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable Register',\n",
       "      'access': 'read-write'},\n",
       "     'RESERVED_0': {'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'description': 'IP Interrupt Enable Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'IP_ISR': {'address_offset': 12,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Status Register',\n",
       "    'fields': {'CHAN0_INT_ST': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'CHAN1_INT_ST': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'RESERVED_0': {'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'description': 'IP Interrupt Status Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'threshold': {'address_offset': 16,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of threshold',\n",
       "    'fields': {'threshold': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of threshold',\n",
       "      'access': 'write-only'}}},\n",
       "   'rows': {'address_offset': 24,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of rows',\n",
       "    'fields': {'rows': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of rows',\n",
       "      'access': 'write-only'}}},\n",
       "   'cols': {'address_offset': 32,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of cols',\n",
       "    'fields': {'cols': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of cols',\n",
       "      'access': 'write-only'}}}},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xae8d6358>,\n",
       "  'driver': pynq.overlay.DefaultIP},\n",
       " 'fast_accel_0/s_axi_CTRL': {'fullpath': 'fast_accel_0/s_axi_CTRL',\n",
       "  'type': 'xilinx.com:hls:fast_accel:1.0',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 1073807360,\n",
       "  'mem_id': 's_axi_CTRL',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_S_AXI_CTRL_ADDR_WIDTH': '6',\n",
       "   'C_S_AXI_CTRL_DATA_WIDTH': '32',\n",
       "   'C_S_AXI_CONTROL_ADDR_WIDTH': '6',\n",
       "   'C_S_AXI_CONTROL_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_GMEM_ID_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_ADDR_WIDTH': '64',\n",
       "   'C_M_AXI_GMEM_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_GMEM_AWUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_ARUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_WUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_RUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_BUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_USER_VALUE': '0x00000000',\n",
       "   'C_M_AXI_GMEM_PROT_VALUE': '\"000\"',\n",
       "   'C_M_AXI_GMEM_CACHE_VALUE': '\"0011\"',\n",
       "   'C_M_AXI_GMEM_ENABLE_ID_PORTS': 'true',\n",
       "   'C_M_AXI_GMEM_ENABLE_USER_PORTS': 'false',\n",
       "   'Component_Name': 'design_1_fast_accel_0_0',\n",
       "   'clk_period': '10',\n",
       "   'machine': '64',\n",
       "   'combinational': '0',\n",
       "   'latency': 'undef',\n",
       "   'II': 'x',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_S_AXI_CONTROL_BASEADDR': '0x40000000',\n",
       "   'C_S_AXI_CONTROL_HIGHADDR': '0x4000FFFF',\n",
       "   'C_S_AXI_CTRL_BASEADDR': '0x40010000',\n",
       "   'C_S_AXI_CTRL_HIGHADDR': '0x4001FFFF'},\n",
       "  'registers': {'img_in_1': {'address_offset': 16,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of img_in',\n",
       "    'fields': {'img_in': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of img_in',\n",
       "      'access': 'write-only'}}},\n",
       "   'img_in_2': {'address_offset': 20,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of img_in',\n",
       "    'fields': {'img_in': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of img_in',\n",
       "      'access': 'write-only'}}},\n",
       "   'img_out_1': {'address_offset': 28,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of img_out',\n",
       "    'fields': {'img_out': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of img_out',\n",
       "      'access': 'write-only'}}},\n",
       "   'img_out_2': {'address_offset': 32,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of img_out',\n",
       "    'fields': {'img_out': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of img_out',\n",
       "      'access': 'write-only'}}},\n",
       "   'CTRL': {'address_offset': 0,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Control signals',\n",
       "    'fields': {'AP_START': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-write'},\n",
       "     'AP_DONE': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'AP_IDLE': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'AP_READY': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'RESERVED_1': {'bit_offset': 4,\n",
       "      'bit_width': 3,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'AUTO_RESTART': {'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-write'},\n",
       "     'RESERVED_2': {'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'INTERRUPT': {'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'RESERVED_3': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'}}},\n",
       "   'GIER': {'address_offset': 4,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Global Interrupt Enable Register',\n",
       "    'fields': {'Enable': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Global Interrupt Enable Register',\n",
       "      'access': 'read-write'},\n",
       "     'RESERVED': {'bit_offset': 1,\n",
       "      'bit_width': 31,\n",
       "      'description': 'Global Interrupt Enable Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'IP_IER': {'address_offset': 8,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Enable Register',\n",
       "    'fields': {'CHAN0_INT_EN': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable Register',\n",
       "      'access': 'read-write'},\n",
       "     'CHAN1_INT_EN': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable Register',\n",
       "      'access': 'read-write'},\n",
       "     'RESERVED_0': {'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'description': 'IP Interrupt Enable Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'IP_ISR': {'address_offset': 12,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Status Register',\n",
       "    'fields': {'CHAN0_INT_ST': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'CHAN1_INT_ST': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'RESERVED_0': {'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'description': 'IP Interrupt Status Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'threshold': {'address_offset': 16,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of threshold',\n",
       "    'fields': {'threshold': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of threshold',\n",
       "      'access': 'write-only'}}},\n",
       "   'rows': {'address_offset': 24,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of rows',\n",
       "    'fields': {'rows': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of rows',\n",
       "      'access': 'write-only'}}},\n",
       "   'cols': {'address_offset': 32,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of cols',\n",
       "    'fields': {'cols': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of cols',\n",
       "      'access': 'write-only'}}}},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xae8d6358>,\n",
       "  'driver': pynq.overlay.DefaultIP},\n",
       " 'processing_system7_0': {'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_EN_EMIO_PJTAG': '0',\n",
       "   'C_EN_EMIO_ENET0': '0',\n",
       "   'C_EN_EMIO_ENET1': '0',\n",
       "   'C_EN_EMIO_TRACE': '0',\n",
       "   'C_INCLUDE_TRACE_BUFFER': '0',\n",
       "   'C_TRACE_BUFFER_FIFO_SIZE': '128',\n",
       "   'USE_TRACE_DATA_EDGE_DETECTOR': '0',\n",
       "   'C_TRACE_PIPELINE_WIDTH': '8',\n",
       "   'C_TRACE_BUFFER_CLOCK_DELAY': '12',\n",
       "   'C_EMIO_GPIO_WIDTH': '64',\n",
       "   'C_INCLUDE_ACP_TRANS_CHECK': '0',\n",
       "   'C_USE_DEFAULT_ACP_USER_VAL': '0',\n",
       "   'C_S_AXI_ACP_ARUSER_VAL': '31',\n",
       "   'C_S_AXI_ACP_AWUSER_VAL': '31',\n",
       "   'C_M_AXI_GP0_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP0_ENABLE_STATIC_REMAP': '0',\n",
       "   'C_M_AXI_GP1_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP1_ENABLE_STATIC_REMAP': '0',\n",
       "   'C_S_AXI_GP0_ID_WIDTH': '6',\n",
       "   'C_S_AXI_GP1_ID_WIDTH': '6',\n",
       "   'C_S_AXI_ACP_ID_WIDTH': '3',\n",
       "   'C_S_AXI_HP0_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP0_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP1_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP1_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP2_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP2_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP3_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP3_DATA_WIDTH': '64',\n",
       "   'C_M_AXI_GP0_THREAD_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP1_THREAD_ID_WIDTH': '12',\n",
       "   'C_NUM_F2P_INTR_INPUTS': '1',\n",
       "   'C_IRQ_F2P_MODE': 'DIRECT',\n",
       "   'C_DQ_WIDTH': '32',\n",
       "   'C_DQS_WIDTH': '4',\n",
       "   'C_DM_WIDTH': '4',\n",
       "   'C_MIO_PRIMITIVE': '54',\n",
       "   'C_TRACE_INTERNAL_WIDTH': '2',\n",
       "   'C_USE_AXI_NONSECURE': '0',\n",
       "   'C_USE_M_AXI_GP0': '1',\n",
       "   'C_USE_M_AXI_GP1': '0',\n",
       "   'C_USE_S_AXI_GP0': '0',\n",
       "   'C_USE_S_AXI_GP1': '0',\n",
       "   'C_USE_S_AXI_HP0': '1',\n",
       "   'C_USE_S_AXI_HP1': '0',\n",
       "   'C_USE_S_AXI_HP2': '0',\n",
       "   'C_USE_S_AXI_HP3': '0',\n",
       "   'C_USE_S_AXI_ACP': '0',\n",
       "   'C_PS7_SI_REV': 'PRODUCTION',\n",
       "   'C_FCLK_CLK0_BUF': 'TRUE',\n",
       "   'C_FCLK_CLK1_BUF': 'FALSE',\n",
       "   'C_FCLK_CLK2_BUF': 'FALSE',\n",
       "   'C_FCLK_CLK3_BUF': 'FALSE',\n",
       "   'C_PACKAGE_NAME': 'clg484',\n",
       "   'C_GP0_EN_MODIFIABLE_TXN': '1',\n",
       "   'C_GP1_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_DDR_RAM_BASEADDR': '0x00100000',\n",
       "   'PCW_DDR_RAM_HIGHADDR': '0x1FFFFFFF',\n",
       "   'PCW_UART0_BASEADDR': '0xE0000000',\n",
       "   'PCW_UART0_HIGHADDR': '0xE0000FFF',\n",
       "   'PCW_UART1_BASEADDR': '0xE0001000',\n",
       "   'PCW_UART1_HIGHADDR': '0xE0001FFF',\n",
       "   'PCW_I2C0_BASEADDR': '0xE0004000',\n",
       "   'PCW_I2C0_HIGHADDR': '0xE0004FFF',\n",
       "   'PCW_I2C1_BASEADDR': '0xE0005000',\n",
       "   'PCW_I2C1_HIGHADDR': '0xE0005FFF',\n",
       "   'PCW_SPI0_BASEADDR': '0xE0006000',\n",
       "   'PCW_SPI0_HIGHADDR': '0xE0006FFF',\n",
       "   'PCW_SPI1_BASEADDR': '0xE0007000',\n",
       "   'PCW_SPI1_HIGHADDR': '0xE0007FFF',\n",
       "   'PCW_CAN0_BASEADDR': '0xE0008000',\n",
       "   'PCW_CAN0_HIGHADDR': '0xE0008FFF',\n",
       "   'PCW_CAN1_BASEADDR': '0xE0009000',\n",
       "   'PCW_CAN1_HIGHADDR': '0xE0009FFF',\n",
       "   'PCW_GPIO_BASEADDR': '0xE000A000',\n",
       "   'PCW_GPIO_HIGHADDR': '0xE000AFFF',\n",
       "   'PCW_ENET0_BASEADDR': '0xE000B000',\n",
       "   'PCW_ENET0_HIGHADDR': '0xE000BFFF',\n",
       "   'PCW_ENET1_BASEADDR': '0xE000C000',\n",
       "   'PCW_ENET1_HIGHADDR': '0xE000CFFF',\n",
       "   'PCW_SDIO0_BASEADDR': '0xE0100000',\n",
       "   'PCW_SDIO0_HIGHADDR': '0xE0100FFF',\n",
       "   'PCW_SDIO1_BASEADDR': '0xE0101000',\n",
       "   'PCW_SDIO1_HIGHADDR': '0xE0101FFF',\n",
       "   'PCW_USB0_BASEADDR': '0xE0102000',\n",
       "   'PCW_USB0_HIGHADDR': '0xE0102fff',\n",
       "   'PCW_USB1_BASEADDR': '0xE0103000',\n",
       "   'PCW_USB1_HIGHADDR': '0xE0103fff',\n",
       "   'PCW_TTC0_BASEADDR': '0xE0104000',\n",
       "   'PCW_TTC0_HIGHADDR': '0xE0104fff',\n",
       "   'PCW_TTC1_BASEADDR': '0xE0105000',\n",
       "   'PCW_TTC1_HIGHADDR': '0xE0105fff',\n",
       "   'PCW_FCLK_CLK0_BUF': 'TRUE',\n",
       "   'PCW_FCLK_CLK1_BUF': 'FALSE',\n",
       "   'PCW_FCLK_CLK2_BUF': 'FALSE',\n",
       "   'PCW_FCLK_CLK3_BUF': 'FALSE',\n",
       "   'PCW_UIPARAM_DDR_FREQ_MHZ': '533.333333',\n",
       "   'PCW_UIPARAM_DDR_BANK_ADDR_COUNT': '3',\n",
       "   'PCW_UIPARAM_DDR_ROW_ADDR_COUNT': '14',\n",
       "   'PCW_UIPARAM_DDR_COL_ADDR_COUNT': '10',\n",
       "   'PCW_UIPARAM_DDR_CL': '7',\n",
       "   'PCW_UIPARAM_DDR_CWL': '6',\n",
       "   'PCW_UIPARAM_DDR_T_RCD': '7',\n",
       "   'PCW_UIPARAM_DDR_T_RP': '7',\n",
       "   'PCW_UIPARAM_DDR_T_RC': '48.75',\n",
       "   'PCW_UIPARAM_DDR_T_RAS_MIN': '35.0',\n",
       "   'PCW_UIPARAM_DDR_T_FAW': '30.0',\n",
       "   'PCW_UIPARAM_DDR_AL': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0': '0.0',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1': '0.0',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2': '0.0',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3': '0.0',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY0': '0.25',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY1': '0.25',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY2': '0.25',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY3': '0.25',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH': '68.4725',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH': '71.086',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH': '66.794',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH': '108.7385',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH': '64.1705',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH': '63.686',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH': '68.46',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH': '105.4895',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH': '61.0905',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH': '61.0905',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH': '61.0905',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH': '61.0905',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0': '-0.007',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1': '-0.010',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2': '-0.006',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3': '-0.048',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY0': '0.063',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY1': '0.062',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY2': '0.065',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY3': '0.083',\n",
       "   'PCW_CPU_CPU_6X4X_MAX_RANGE': '667',\n",
       "   'PCW_CRYSTAL_PERIPHERAL_FREQMHZ': '33.333333',\n",
       "   'PCW_APU_PERIPHERAL_FREQMHZ': '666.666666',\n",
       "   'PCW_DCI_PERIPHERAL_FREQMHZ': '10.159',\n",
       "   'PCW_QSPI_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_SMC_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_USB0_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_USB1_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_SDIO_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_UART_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_SPI_PERIPHERAL_FREQMHZ': '166.666666',\n",
       "   'PCW_CAN_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_CAN0_PERIPHERAL_FREQMHZ': '-1',\n",
       "   'PCW_CAN1_PERIPHERAL_FREQMHZ': '-1',\n",
       "   'PCW_I2C_PERIPHERAL_FREQMHZ': '25',\n",
       "   'PCW_WDT_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_PCAP_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_TPIU_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_FPGA0_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA1_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA2_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA3_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_APU_PERIPHERAL_FREQMHZ': '666.666687',\n",
       "   'PCW_UIPARAM_ACT_DDR_FREQ_MHZ': '533.333374',\n",
       "   'PCW_ACT_DCI_PERIPHERAL_FREQMHZ': '10.158730',\n",
       "   'PCW_ACT_QSPI_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_SMC_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_ENET0_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_ENET1_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_USB0_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_ACT_USB1_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_ACT_SDIO_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_UART_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_SPI_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_CAN_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_CAN0_PERIPHERAL_FREQMHZ': '23.8095',\n",
       "   'PCW_ACT_CAN1_PERIPHERAL_FREQMHZ': '23.8095',\n",
       "   'PCW_ACT_I2C_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_WDT_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_PCAP_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_TPIU_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ': '50.000000',\n",
       "   'PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_CLK0_FREQ': '50000000',\n",
       "   'PCW_CLK1_FREQ': '10000000',\n",
       "   'PCW_CLK2_FREQ': '10000000',\n",
       "   'PCW_CLK3_FREQ': '10000000',\n",
       "   'PCW_OVERRIDE_BASIC_CLOCK': '0',\n",
       "   'PCW_CPU_PERIPHERAL_DIVISOR0': '2',\n",
       "   'PCW_DDR_PERIPHERAL_DIVISOR0': '2',\n",
       "   'PCW_SMC_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_QSPI_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_SDIO_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_UART_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_SPI_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_CAN_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_CAN_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK0_PERIPHERAL_DIVISOR0': '8',\n",
       "   'PCW_FCLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK3_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK0_PERIPHERAL_DIVISOR1': '4',\n",
       "   'PCW_FCLK1_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK2_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK3_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_ENET0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_ENET1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_ENET0_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_ENET1_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_TPIU_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_DCI_PERIPHERAL_DIVISOR0': '15',\n",
       "   'PCW_DCI_PERIPHERAL_DIVISOR1': '7',\n",
       "   'PCW_PCAP_PERIPHERAL_DIVISOR0': '8',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_WDT_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_ARMPLL_CTRL_FBDIV': '40',\n",
       "   'PCW_IOPLL_CTRL_FBDIV': '48',\n",
       "   'PCW_DDRPLL_CTRL_FBDIV': '32',\n",
       "   'PCW_CPU_CPU_PLL_FREQMHZ': '1333.333',\n",
       "   'PCW_IO_IO_PLL_FREQMHZ': '1600.000',\n",
       "   'PCW_DDR_DDR_PLL_FREQMHZ': '1066.667',\n",
       "   'PCW_SMC_PERIPHERAL_VALID': '0',\n",
       "   'PCW_SDIO_PERIPHERAL_VALID': '0',\n",
       "   'PCW_SPI_PERIPHERAL_VALID': '0',\n",
       "   'PCW_CAN_PERIPHERAL_VALID': '0',\n",
       "   'PCW_UART_PERIPHERAL_VALID': '0',\n",
       "   'PCW_EN_EMIO_CAN0': '0',\n",
       "   'PCW_EN_EMIO_CAN1': '0',\n",
       "   'PCW_EN_EMIO_ENET0': '0',\n",
       "   'PCW_EN_EMIO_ENET1': '0',\n",
       "   'PCW_EN_PTP_ENET0': '0',\n",
       "   'PCW_EN_PTP_ENET1': '0',\n",
       "   'PCW_EN_EMIO_GPIO': '0',\n",
       "   'PCW_EN_EMIO_I2C0': '0',\n",
       "   'PCW_EN_EMIO_I2C1': '0',\n",
       "   'PCW_EN_EMIO_PJTAG': '0',\n",
       "   'PCW_EN_EMIO_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_CD_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_WP_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_CD_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_WP_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_SPI0': '0',\n",
       "   'PCW_EN_EMIO_SPI1': '0',\n",
       "   'PCW_EN_EMIO_UART0': '0',\n",
       "   'PCW_EN_EMIO_UART1': '0',\n",
       "   'PCW_EN_EMIO_MODEM_UART0': '0',\n",
       "   'PCW_EN_EMIO_MODEM_UART1': '0',\n",
       "   'PCW_EN_EMIO_TTC0': '0',\n",
       "   'PCW_EN_EMIO_TTC1': '0',\n",
       "   'PCW_EN_EMIO_WDT': '0',\n",
       "   'PCW_EN_EMIO_TRACE': '0',\n",
       "   'PCW_USE_AXI_NONSECURE': '0',\n",
       "   'PCW_USE_M_AXI_GP0': '1',\n",
       "   'PCW_USE_M_AXI_GP1': '0',\n",
       "   'PCW_USE_S_AXI_GP0': '0',\n",
       "   'PCW_USE_S_AXI_GP1': '0',\n",
       "   'PCW_USE_S_AXI_ACP': '0',\n",
       "   'PCW_USE_S_AXI_HP0': '1',\n",
       "   'PCW_USE_S_AXI_HP1': '0',\n",
       "   'PCW_USE_S_AXI_HP2': '0',\n",
       "   'PCW_USE_S_AXI_HP3': '0',\n",
       "   'PCW_M_AXI_GP0_FREQMHZ': '50',\n",
       "   'PCW_M_AXI_GP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_GP0_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_GP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_ACP_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP0_FREQMHZ': '50',\n",
       "   'PCW_S_AXI_HP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP2_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP3_FREQMHZ': '10',\n",
       "   'PCW_USE_DMA0': '0',\n",
       "   'PCW_USE_DMA1': '0',\n",
       "   'PCW_USE_DMA2': '0',\n",
       "   'PCW_USE_DMA3': '0',\n",
       "   'PCW_USE_TRACE': '0',\n",
       "   'PCW_TRACE_PIPELINE_WIDTH': '8',\n",
       "   'PCW_INCLUDE_TRACE_BUFFER': '0',\n",
       "   'PCW_TRACE_BUFFER_FIFO_SIZE': '128',\n",
       "   'PCW_USE_TRACE_DATA_EDGE_DETECTOR': '0',\n",
       "   'PCW_TRACE_BUFFER_CLOCK_DELAY': '12',\n",
       "   'PCW_USE_CROSS_TRIGGER': '0',\n",
       "   'PCW_FTM_CTI_IN0': 'DISABLED',\n",
       "   'PCW_FTM_CTI_IN1': 'DISABLED',\n",
       "   'PCW_FTM_CTI_IN2': 'DISABLED',\n",
       "   'PCW_FTM_CTI_IN3': 'DISABLED',\n",
       "   'PCW_FTM_CTI_OUT0': 'DISABLED',\n",
       "   'PCW_FTM_CTI_OUT1': 'DISABLED',\n",
       "   'PCW_FTM_CTI_OUT2': 'DISABLED',\n",
       "   'PCW_FTM_CTI_OUT3': 'DISABLED',\n",
       "   'PCW_USE_DEBUG': '0',\n",
       "   'PCW_USE_CR_FABRIC': '1',\n",
       "   'PCW_USE_AXI_FABRIC_IDLE': '0',\n",
       "   'PCW_USE_DDR_BYPASS': '0',\n",
       "   'PCW_USE_FABRIC_INTERRUPT': '0',\n",
       "   'PCW_USE_PROC_EVENT_BUS': '0',\n",
       "   'PCW_USE_EXPANDED_IOP': '0',\n",
       "   'PCW_USE_HIGH_OCM': '0',\n",
       "   'PCW_USE_PS_SLCR_REGISTERS': '0',\n",
       "   'PCW_USE_EXPANDED_PS_SLCR_REGISTERS': '0',\n",
       "   'PCW_USE_CORESIGHT': '0',\n",
       "   'PCW_EN_EMIO_SRAM_INT': '0',\n",
       "   'PCW_GPIO_EMIO_GPIO_WIDTH': '64',\n",
       "   'PCW_GP0_NUM_WRITE_THREADS': '4',\n",
       "   'PCW_GP0_NUM_READ_THREADS': '4',\n",
       "   'PCW_GP1_NUM_WRITE_THREADS': '4',\n",
       "   'PCW_GP1_NUM_READ_THREADS': '4',\n",
       "   'PCW_UART0_BAUD_RATE': '115200',\n",
       "   'PCW_UART1_BAUD_RATE': '115200',\n",
       "   'PCW_EN_4K_TIMER': '0',\n",
       "   'PCW_M_AXI_GP0_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP0_ENABLE_STATIC_REMAP': '0',\n",
       "   'PCW_M_AXI_GP0_SUPPORT_NARROW_BURST': '0',\n",
       "   'PCW_M_AXI_GP0_THREAD_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP1_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP1_ENABLE_STATIC_REMAP': '0',\n",
       "   'PCW_M_AXI_GP1_SUPPORT_NARROW_BURST': '0',\n",
       "   'PCW_M_AXI_GP1_THREAD_ID_WIDTH': '12',\n",
       "   'PCW_S_AXI_GP0_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_GP1_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_ACP_ID_WIDTH': '3',\n",
       "   'PCW_INCLUDE_ACP_TRANS_CHECK': '0',\n",
       "   'PCW_USE_DEFAULT_ACP_USER_VAL': '0',\n",
       "   'PCW_S_AXI_ACP_ARUSER_VAL': '31',\n",
       "   'PCW_S_AXI_ACP_AWUSER_VAL': '31',\n",
       "   'PCW_S_AXI_HP0_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP0_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP1_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP1_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP2_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP2_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP3_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP3_DATA_WIDTH': '64',\n",
       "   'PCW_NUM_F2P_INTR_INPUTS': '1',\n",
       "   'PCW_EN_DDR': '1',\n",
       "   'PCW_EN_SMC': '0',\n",
       "   'PCW_EN_QSPI': '0',\n",
       "   'PCW_EN_CAN0': '0',\n",
       "   'PCW_EN_CAN1': '0',\n",
       "   'PCW_EN_ENET0': '0',\n",
       "   'PCW_EN_ENET1': '0',\n",
       "   'PCW_EN_GPIO': '0',\n",
       "   'PCW_EN_I2C0': '0',\n",
       "   'PCW_EN_I2C1': '0',\n",
       "   'PCW_EN_PJTAG': '0',\n",
       "   'PCW_EN_SDIO0': '0',\n",
       "   'PCW_EN_SDIO1': '0',\n",
       "   'PCW_EN_SPI0': '0',\n",
       "   'PCW_EN_SPI1': '0',\n",
       "   'PCW_EN_UART0': '0',\n",
       "   'PCW_EN_UART1': '0',\n",
       "   'PCW_EN_MODEM_UART0': '0',\n",
       "   'PCW_EN_MODEM_UART1': '0',\n",
       "   'PCW_EN_TTC0': '0',\n",
       "   'PCW_EN_TTC1': '0',\n",
       "   'PCW_EN_WDT': '0',\n",
       "   'PCW_EN_TRACE': '0',\n",
       "   'PCW_EN_USB0': '0',\n",
       "   'PCW_EN_USB1': '0',\n",
       "   'PCW_DQ_WIDTH': '32',\n",
       "   'PCW_DQS_WIDTH': '4',\n",
       "   'PCW_DM_WIDTH': '4',\n",
       "   'PCW_MIO_PRIMITIVE': '54',\n",
       "   'PCW_EN_CLK0_PORT': '1',\n",
       "   'PCW_EN_CLK1_PORT': '0',\n",
       "   'PCW_EN_CLK2_PORT': '0',\n",
       "   'PCW_EN_CLK3_PORT': '0',\n",
       "   'PCW_EN_RST0_PORT': '1',\n",
       "   'PCW_EN_RST1_PORT': '0',\n",
       "   'PCW_EN_RST2_PORT': '0',\n",
       "   'PCW_EN_RST3_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG0_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG1_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG2_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG3_PORT': '0',\n",
       "   'PCW_P2F_DMAC_ABORT_INTR': '0',\n",
       "   'PCW_P2F_DMAC0_INTR': '0',\n",
       "   'PCW_P2F_DMAC1_INTR': '0',\n",
       "   'PCW_P2F_DMAC2_INTR': '0',\n",
       "   'PCW_P2F_DMAC3_INTR': '0',\n",
       "   'PCW_P2F_DMAC4_INTR': '0',\n",
       "   'PCW_P2F_DMAC5_INTR': '0',\n",
       "   'PCW_P2F_DMAC6_INTR': '0',\n",
       "   'PCW_P2F_DMAC7_INTR': '0',\n",
       "   'PCW_P2F_SMC_INTR': '0',\n",
       "   'PCW_P2F_QSPI_INTR': '0',\n",
       "   'PCW_P2F_CTI_INTR': '0',\n",
       "   'PCW_P2F_GPIO_INTR': '0',\n",
       "   'PCW_P2F_USB0_INTR': '0',\n",
       "   'PCW_P2F_ENET0_INTR': '0',\n",
       "   'PCW_P2F_SDIO0_INTR': '0',\n",
       "   'PCW_P2F_I2C0_INTR': '0',\n",
       "   'PCW_P2F_SPI0_INTR': '0',\n",
       "   'PCW_P2F_UART0_INTR': '0',\n",
       "   'PCW_P2F_CAN0_INTR': '0',\n",
       "   'PCW_P2F_USB1_INTR': '0',\n",
       "   'PCW_P2F_ENET1_INTR': '0',\n",
       "   'PCW_P2F_SDIO1_INTR': '0',\n",
       "   'PCW_P2F_I2C1_INTR': '0',\n",
       "   'PCW_P2F_SPI1_INTR': '0',\n",
       "   'PCW_P2F_UART1_INTR': '0',\n",
       "   'PCW_P2F_CAN1_INTR': '0',\n",
       "   'PCW_IRQ_F2P_INTR': '0',\n",
       "   'PCW_IRQ_F2P_MODE': 'DIRECT',\n",
       "   'PCW_CORE0_FIQ_INTR': '0',\n",
       "   'PCW_CORE0_IRQ_INTR': '0',\n",
       "   'PCW_CORE1_FIQ_INTR': '0',\n",
       "   'PCW_CORE1_IRQ_INTR': '0',\n",
       "   'PCW_VALUE_SILVERSION': '3',\n",
       "   'PCW_GP0_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_GP1_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_IMPORT_BOARD_PRESET': 'None',\n",
       "   'PCW_PERIPHERAL_BOARD_PRESET': 'None',\n",
       "   'PCW_PRESET_BANK0_VOLTAGE': 'LVCMOS 3.3V',\n",
       "   'PCW_PRESET_BANK1_VOLTAGE': 'LVCMOS 3.3V',\n",
       "   'PCW_UIPARAM_DDR_ENABLE': '1',\n",
       "   'PCW_UIPARAM_DDR_ADV_ENABLE': '0',\n",
       "   'PCW_UIPARAM_DDR_MEMORY_TYPE': 'DDR 3',\n",
       "   'PCW_UIPARAM_DDR_ECC': 'Disabled',\n",
       "   'PCW_UIPARAM_DDR_BUS_WIDTH': '32 Bit',\n",
       "   'PCW_UIPARAM_DDR_BL': '8',\n",
       "   'PCW_UIPARAM_DDR_HIGH_TEMP': 'Normal (0-85)',\n",
       "   'PCW_UIPARAM_DDR_PARTNO': 'MT41J128M8 JP-125',\n",
       "   'PCW_UIPARAM_DDR_DRAM_WIDTH': '8 Bits',\n",
       "   'PCW_UIPARAM_DDR_DEVICE_CAPACITY': '1024 MBits',\n",
       "   'PCW_UIPARAM_DDR_SPEED_BIN': 'DDR3_1066F',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL': '1',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_READ_GATE': '1',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_DATA_EYE': '1',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_STOP_EN': '0',\n",
       "   'PCW_UIPARAM_DDR_USE_INTERNAL_VREF': '0',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_0': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_1': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_2': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_3': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_0': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_1': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_2': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_3': '<Select>',\n",
       "   'PCW_DDR_PORT0_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT1_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT2_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT3_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_HPRLPR_QUEUE_PARTITION': 'HPR(0)/LPR(32)',\n",
       "   'PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL': '2',\n",
       "   'PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL': '15',\n",
       "   'PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL': '2',\n",
       "   'PCW_NAND_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_NAND_NAND_IO': '<Select>',\n",
       "   'PCW_NAND_GRP_D8_ENABLE': '0',\n",
       "   'PCW_NAND_GRP_D8_IO': '<Select>',\n",
       "   'PCW_NOR_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_NOR_NOR_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_A25_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_A25_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_CS0_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_CS0_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_CS0_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_CS0_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_CS1_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_CS1_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_CS1_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_CS1_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_INT_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_INT_IO': '<Select>',\n",
       "   'PCW_QSPI_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_QSPI_QSPI_IO': '<Select>',\n",
       "   'PCW_QSPI_GRP_SINGLE_SS_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_SINGLE_SS_IO': '<Select>',\n",
       "   'PCW_QSPI_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SINGLE_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_DUAL_STACK_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_DUAL_PARALLEL_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_QSPI_GRP_IO1_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_IO1_IO': '<Select>',\n",
       "   'PCW_QSPI_GRP_FBCLK_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_FBCLK_IO': '<Select>',\n",
       "   'PCW_QSPI_INTERNAL_HIGHADDRESS': '0xFCFFFFFF',\n",
       "   'PCW_ENET0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_ENET0_ENET0_IO': '<Select>',\n",
       "   'PCW_ENET0_GRP_MDIO_ENABLE': '0',\n",
       "   'PCW_ENET0_GRP_MDIO_IO': '<Select>',\n",
       "   'PCW_ENET_RESET_ENABLE': '0',\n",
       "   'PCW_ENET_RESET_SELECT': '<Select>',\n",
       "   'PCW_ENET0_RESET_ENABLE': '0',\n",
       "   'PCW_ENET0_RESET_IO': '<Select>',\n",
       "   'PCW_ENET1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_ENET1_ENET1_IO': '<Select>',\n",
       "   'PCW_ENET1_GRP_MDIO_ENABLE': '0',\n",
       "   'PCW_ENET1_GRP_MDIO_IO': '<Select>',\n",
       "   'PCW_ENET1_RESET_ENABLE': '0',\n",
       "   'PCW_ENET1_RESET_IO': '<Select>',\n",
       "   'PCW_SD0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SD0_SD0_IO': '<Select>',\n",
       "   'PCW_SD0_GRP_CD_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_CD_IO': '<Select>',\n",
       "   'PCW_SD0_GRP_WP_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_WP_IO': '<Select>',\n",
       "   'PCW_SD0_GRP_POW_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_POW_IO': '<Select>',\n",
       "   'PCW_SD1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SD1_SD1_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_CD_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_CD_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_WP_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_WP_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_POW_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_POW_IO': '<Select>',\n",
       "   'PCW_UART0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_UART0_UART0_IO': '<Select>',\n",
       "   'PCW_UART0_GRP_FULL_ENABLE': '0',\n",
       "   'PCW_UART0_GRP_FULL_IO': '<Select>',\n",
       "   'PCW_UART1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_UART1_UART1_IO': '<Select>',\n",
       "   'PCW_UART1_GRP_FULL_ENABLE': '0',\n",
       "   'PCW_UART1_GRP_FULL_IO': '<Select>',\n",
       "   'PCW_SPI0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SPI0_SPI0_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS0_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS0_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS2_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS2_IO': '<Select>',\n",
       "   'PCW_SPI1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SPI1_SPI1_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS0_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS0_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS2_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS2_IO': '<Select>',\n",
       "   'PCW_CAN0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_CAN0_CAN0_IO': '<Select>',\n",
       "   'PCW_CAN0_GRP_CLK_ENABLE': '0',\n",
       "   'PCW_CAN0_GRP_CLK_IO': '<Select>',\n",
       "   'PCW_CAN1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_CAN1_CAN1_IO': '<Select>',\n",
       "   'PCW_CAN1_GRP_CLK_ENABLE': '0',\n",
       "   'PCW_CAN1_GRP_CLK_IO': '<Select>',\n",
       "   'PCW_TRACE_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TRACE_TRACE_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_2BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_2BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_4BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_4BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_8BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_8BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_16BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_16BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_32BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_32BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_INTERNAL_WIDTH': '2',\n",
       "   'PCW_WDT_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_WDT_WDT_IO': '<Select>',\n",
       "   'PCW_TTC0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TTC0_TTC0_IO': '<Select>',\n",
       "   'PCW_TTC1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TTC1_TTC1_IO': '<Select>',\n",
       "   'PCW_PJTAG_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_PJTAG_PJTAG_IO': '<Select>',\n",
       "   'PCW_USB0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_USB0_USB0_IO': '<Select>',\n",
       "   'PCW_USB_RESET_ENABLE': '0',\n",
       "   'PCW_USB_RESET_SELECT': '<Select>',\n",
       "   'PCW_USB0_RESET_ENABLE': '0',\n",
       "   'PCW_USB0_RESET_IO': '<Select>',\n",
       "   'PCW_USB1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_USB1_USB1_IO': '<Select>',\n",
       "   'PCW_USB1_RESET_ENABLE': '0',\n",
       "   'PCW_USB1_RESET_IO': '<Select>',\n",
       "   'PCW_I2C0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_I2C0_I2C0_IO': '<Select>',\n",
       "   'PCW_I2C0_GRP_INT_ENABLE': '0',\n",
       "   'PCW_I2C0_GRP_INT_IO': '<Select>',\n",
       "   'PCW_I2C0_RESET_ENABLE': '0',\n",
       "   'PCW_I2C0_RESET_IO': '<Select>',\n",
       "   'PCW_I2C1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_I2C1_I2C1_IO': '<Select>',\n",
       "   'PCW_I2C1_GRP_INT_ENABLE': '0',\n",
       "   'PCW_I2C1_GRP_INT_IO': '<Select>',\n",
       "   'PCW_I2C_RESET_ENABLE': '0',\n",
       "   'PCW_I2C_RESET_SELECT': '<Select>',\n",
       "   'PCW_I2C1_RESET_ENABLE': '0',\n",
       "   'PCW_I2C1_RESET_IO': '<Select>',\n",
       "   'PCW_GPIO_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_GPIO_MIO_GPIO_ENABLE': '0',\n",
       "   'PCW_GPIO_MIO_GPIO_IO': '<Select>',\n",
       "   'PCW_GPIO_EMIO_GPIO_ENABLE': '0',\n",
       "   'PCW_GPIO_EMIO_GPIO_IO': '<Select>',\n",
       "   'PCW_APU_CLK_RATIO_ENABLE': '6:2:1',\n",
       "   'PCW_ENET0_PERIPHERAL_FREQMHZ': '1000 Mbps',\n",
       "   'PCW_ENET1_PERIPHERAL_FREQMHZ': '1000 Mbps',\n",
       "   'PCW_CPU_PERIPHERAL_CLKSRC': 'ARM PLL',\n",
       "   'PCW_DDR_PERIPHERAL_CLKSRC': 'DDR PLL',\n",
       "   'PCW_SMC_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_QSPI_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_SDIO_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_UART_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_SPI_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_CAN_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK0_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK1_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK2_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK3_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_ENET0_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_ENET1_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_CAN0_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_CAN1_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_TPIU_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_WDT_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_DCI_PERIPHERAL_CLKSRC': 'DDR PLL',\n",
       "   'PCW_PCAP_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_USB_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_ENET_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_I2C_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_MIO_0_PULLUP': '<Select>',\n",
       "   'PCW_MIO_0_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_0_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_0_SLEW': '<Select>',\n",
       "   'PCW_MIO_1_PULLUP': '<Select>',\n",
       "   'PCW_MIO_1_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_1_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_1_SLEW': '<Select>',\n",
       "   'PCW_MIO_2_PULLUP': '<Select>',\n",
       "   'PCW_MIO_2_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_2_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_2_SLEW': '<Select>',\n",
       "   'PCW_MIO_3_PULLUP': '<Select>',\n",
       "   'PCW_MIO_3_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_3_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_3_SLEW': '<Select>',\n",
       "   'PCW_MIO_4_PULLUP': '<Select>',\n",
       "   'PCW_MIO_4_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_4_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_4_SLEW': '<Select>',\n",
       "   'PCW_MIO_5_PULLUP': '<Select>',\n",
       "   'PCW_MIO_5_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_5_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_5_SLEW': '<Select>',\n",
       "   'PCW_MIO_6_PULLUP': '<Select>',\n",
       "   'PCW_MIO_6_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_6_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_6_SLEW': '<Select>',\n",
       "   'PCW_MIO_7_PULLUP': '<Select>',\n",
       "   'PCW_MIO_7_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_7_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_7_SLEW': '<Select>',\n",
       "   'PCW_MIO_8_PULLUP': '<Select>',\n",
       "   'PCW_MIO_8_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_8_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_8_SLEW': '<Select>',\n",
       "   'PCW_MIO_9_PULLUP': '<Select>',\n",
       "   'PCW_MIO_9_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_9_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_9_SLEW': '<Select>',\n",
       "   'PCW_MIO_10_PULLUP': '<Select>',\n",
       "   'PCW_MIO_10_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_10_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_10_SLEW': '<Select>',\n",
       "   'PCW_MIO_11_PULLUP': '<Select>',\n",
       "   'PCW_MIO_11_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_11_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_11_SLEW': '<Select>',\n",
       "   'PCW_MIO_12_PULLUP': '<Select>',\n",
       "   'PCW_MIO_12_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_12_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_12_SLEW': '<Select>',\n",
       "   'PCW_MIO_13_PULLUP': '<Select>',\n",
       "   'PCW_MIO_13_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_13_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_13_SLEW': '<Select>',\n",
       "   'PCW_MIO_14_PULLUP': '<Select>',\n",
       "   'PCW_MIO_14_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_14_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_14_SLEW': '<Select>',\n",
       "   'PCW_MIO_15_PULLUP': '<Select>',\n",
       "   'PCW_MIO_15_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_15_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_15_SLEW': '<Select>',\n",
       "   'PCW_MIO_16_PULLUP': '<Select>',\n",
       "   'PCW_MIO_16_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_16_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_16_SLEW': '<Select>',\n",
       "   'PCW_MIO_17_PULLUP': '<Select>',\n",
       "   'PCW_MIO_17_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_17_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_17_SLEW': '<Select>',\n",
       "   'PCW_MIO_18_PULLUP': '<Select>',\n",
       "   'PCW_MIO_18_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_18_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_18_SLEW': '<Select>',\n",
       "   'PCW_MIO_19_PULLUP': '<Select>',\n",
       "   'PCW_MIO_19_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_19_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_19_SLEW': '<Select>',\n",
       "   'PCW_MIO_20_PULLUP': '<Select>',\n",
       "   'PCW_MIO_20_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_20_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_20_SLEW': '<Select>',\n",
       "   'PCW_MIO_21_PULLUP': '<Select>',\n",
       "   'PCW_MIO_21_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_21_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_21_SLEW': '<Select>',\n",
       "   'PCW_MIO_22_PULLUP': '<Select>',\n",
       "   'PCW_MIO_22_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_22_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_22_SLEW': '<Select>',\n",
       "   'PCW_MIO_23_PULLUP': '<Select>',\n",
       "   'PCW_MIO_23_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_23_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_23_SLEW': '<Select>',\n",
       "   'PCW_MIO_24_PULLUP': '<Select>',\n",
       "   'PCW_MIO_24_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_24_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_24_SLEW': '<Select>',\n",
       "   'PCW_MIO_25_PULLUP': '<Select>',\n",
       "   'PCW_MIO_25_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_25_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_25_SLEW': '<Select>',\n",
       "   'PCW_MIO_26_PULLUP': '<Select>',\n",
       "   'PCW_MIO_26_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_26_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_26_SLEW': '<Select>',\n",
       "   'PCW_MIO_27_PULLUP': '<Select>',\n",
       "   'PCW_MIO_27_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_27_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_27_SLEW': '<Select>',\n",
       "   'PCW_MIO_28_PULLUP': '<Select>',\n",
       "   'PCW_MIO_28_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_28_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_28_SLEW': '<Select>',\n",
       "   'PCW_MIO_29_PULLUP': '<Select>',\n",
       "   'PCW_MIO_29_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_29_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_29_SLEW': '<Select>',\n",
       "   'PCW_MIO_30_PULLUP': '<Select>',\n",
       "   'PCW_MIO_30_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_30_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_30_SLEW': '<Select>',\n",
       "   'PCW_MIO_31_PULLUP': '<Select>',\n",
       "   'PCW_MIO_31_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_31_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_31_SLEW': '<Select>',\n",
       "   'PCW_MIO_32_PULLUP': '<Select>',\n",
       "   'PCW_MIO_32_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_32_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_32_SLEW': '<Select>',\n",
       "   'PCW_MIO_33_PULLUP': '<Select>',\n",
       "   'PCW_MIO_33_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_33_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_33_SLEW': '<Select>',\n",
       "   'PCW_MIO_34_PULLUP': '<Select>',\n",
       "   'PCW_MIO_34_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_34_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_34_SLEW': '<Select>',\n",
       "   'PCW_MIO_35_PULLUP': '<Select>',\n",
       "   'PCW_MIO_35_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_35_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_35_SLEW': '<Select>',\n",
       "   'PCW_MIO_36_PULLUP': '<Select>',\n",
       "   'PCW_MIO_36_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_36_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_36_SLEW': '<Select>',\n",
       "   'PCW_MIO_37_PULLUP': '<Select>',\n",
       "   'PCW_MIO_37_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_37_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_37_SLEW': '<Select>',\n",
       "   'PCW_MIO_38_PULLUP': '<Select>',\n",
       "   'PCW_MIO_38_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_38_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_38_SLEW': '<Select>',\n",
       "   'PCW_MIO_39_PULLUP': '<Select>',\n",
       "   'PCW_MIO_39_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_39_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_39_SLEW': '<Select>',\n",
       "   'PCW_MIO_40_PULLUP': '<Select>',\n",
       "   'PCW_MIO_40_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_40_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_40_SLEW': '<Select>',\n",
       "   'PCW_MIO_41_PULLUP': '<Select>',\n",
       "   'PCW_MIO_41_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_41_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_41_SLEW': '<Select>',\n",
       "   'PCW_MIO_42_PULLUP': '<Select>',\n",
       "   'PCW_MIO_42_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_42_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_42_SLEW': '<Select>',\n",
       "   'PCW_MIO_43_PULLUP': '<Select>',\n",
       "   'PCW_MIO_43_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_43_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_43_SLEW': '<Select>',\n",
       "   'PCW_MIO_44_PULLUP': '<Select>',\n",
       "   'PCW_MIO_44_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_44_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_44_SLEW': '<Select>',\n",
       "   'PCW_MIO_45_PULLUP': '<Select>',\n",
       "   'PCW_MIO_45_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_45_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_45_SLEW': '<Select>',\n",
       "   'PCW_MIO_46_PULLUP': '<Select>',\n",
       "   'PCW_MIO_46_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_46_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_46_SLEW': '<Select>',\n",
       "   'PCW_MIO_47_PULLUP': '<Select>',\n",
       "   'PCW_MIO_47_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_47_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_47_SLEW': '<Select>',\n",
       "   'PCW_MIO_48_PULLUP': '<Select>',\n",
       "   'PCW_MIO_48_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_48_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_48_SLEW': '<Select>',\n",
       "   'PCW_MIO_49_PULLUP': '<Select>',\n",
       "   'PCW_MIO_49_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_49_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_49_SLEW': '<Select>',\n",
       "   'PCW_MIO_50_PULLUP': '<Select>',\n",
       "   'PCW_MIO_50_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_50_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_50_SLEW': '<Select>',\n",
       "   'PCW_MIO_51_PULLUP': '<Select>',\n",
       "   'PCW_MIO_51_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_51_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_51_SLEW': '<Select>',\n",
       "   'PCW_MIO_52_PULLUP': '<Select>',\n",
       "   'PCW_MIO_52_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_52_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_52_SLEW': '<Select>',\n",
       "   'PCW_MIO_53_PULLUP': '<Select>',\n",
       "   'PCW_MIO_53_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_53_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_53_SLEW': '<Select>',\n",
       "   'preset': 'None',\n",
       "   'PCW_UIPARAM_GENERATE_SUMMARY': 'NA',\n",
       "   'PCW_MIO_TREE_PERIPHERALS': 'unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned',\n",
       "   'PCW_MIO_TREE_SIGNALS': 'unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned',\n",
       "   'PCW_PS7_SI_REV': 'PRODUCTION',\n",
       "   'PCW_FPGA_FCLK0_ENABLE': '1',\n",
       "   'PCW_FPGA_FCLK1_ENABLE': '0',\n",
       "   'PCW_FPGA_FCLK2_ENABLE': '0',\n",
       "   'PCW_FPGA_FCLK3_ENABLE': '0',\n",
       "   'PCW_NOR_SRAM_CS0_T_TR': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_PC': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_WP': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_CEOE': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_WC': '11',\n",
       "   'PCW_NOR_SRAM_CS0_T_RC': '11',\n",
       "   'PCW_NOR_SRAM_CS0_WE_TIME': '0',\n",
       "   'PCW_NOR_SRAM_CS1_T_TR': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_PC': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_WP': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_CEOE': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_WC': '11',\n",
       "   'PCW_NOR_SRAM_CS1_T_RC': '11',\n",
       "   'PCW_NOR_SRAM_CS1_WE_TIME': '0',\n",
       "   'PCW_NOR_CS0_T_TR': '1',\n",
       "   'PCW_NOR_CS0_T_PC': '1',\n",
       "   'PCW_NOR_CS0_T_WP': '1',\n",
       "   'PCW_NOR_CS0_T_CEOE': '1',\n",
       "   'PCW_NOR_CS0_T_WC': '11',\n",
       "   'PCW_NOR_CS0_T_RC': '11',\n",
       "   'PCW_NOR_CS0_WE_TIME': '0',\n",
       "   'PCW_NOR_CS1_T_TR': '1',\n",
       "   'PCW_NOR_CS1_T_PC': '1',\n",
       "   'PCW_NOR_CS1_T_WP': '1',\n",
       "   'PCW_NOR_CS1_T_CEOE': '1',\n",
       "   'PCW_NOR_CS1_T_WC': '11',\n",
       "   'PCW_NOR_CS1_T_RC': '11',\n",
       "   'PCW_NOR_CS1_WE_TIME': '0',\n",
       "   'PCW_NAND_CYCLES_T_RR': '1',\n",
       "   'PCW_NAND_CYCLES_T_AR': '1',\n",
       "   'PCW_NAND_CYCLES_T_CLR': '1',\n",
       "   'PCW_NAND_CYCLES_T_WP': '1',\n",
       "   'PCW_NAND_CYCLES_T_REA': '1',\n",
       "   'PCW_NAND_CYCLES_T_WC': '11',\n",
       "   'PCW_NAND_CYCLES_T_RC': '11',\n",
       "   'PCW_SMC_CYCLE_T0': 'NA',\n",
       "   'PCW_SMC_CYCLE_T1': 'NA',\n",
       "   'PCW_SMC_CYCLE_T2': 'NA',\n",
       "   'PCW_SMC_CYCLE_T3': 'NA',\n",
       "   'PCW_SMC_CYCLE_T4': 'NA',\n",
       "   'PCW_SMC_CYCLE_T5': 'NA',\n",
       "   'PCW_SMC_CYCLE_T6': 'NA',\n",
       "   'PCW_PACKAGE_NAME': 'clg484',\n",
       "   'PCW_PLL_BYPASSMODE_ENABLE': '0',\n",
       "   'Component_Name': 'design_1_processing_system7_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x00000000',\n",
       "   'C_HIGHADDR': '0x1FFFFFFF'},\n",
       "  'type': 'xilinx.com:ip:processing_system7:5.5',\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xae8d6358>,\n",
       "  'driver': pynq.overlay.DefaultIP}}"
      ]
     },
     "execution_count": 4,
     "metadata": {
      "application/json": {
       "expanded": false,
       "root": "ip_dict"
      }
     },
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from pynq import Overlay\n",
    "overlay = Overlay(\"./fast.bit\")\n",
    "fast = overlay.fast_accel_0\n",
    "overlay.ip_dict"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 分配内存供IP使用\n",
    "`pynq.allocate`函数用于为PL中的IP分配可以使用的内存空间。\n",
    "- 在PL中的IP访问DRAM之前，必须为其保留一些内存供IP使用，分配大小与地址\n",
    "- 我们分别为输入、输出和权重三个部分分配内存，数据类型为int32\n",
    "- `pynq.allocate`会分配物理上的连续内存，并返回一个`pynq.Buffer`表示已经分配缓冲区的对象"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "from pynq import allocate\n",
    "img_in = allocate(shape=(rows*cols,), dtype=np.uint8)\n",
    "img_out = allocate(shape=(rows*cols,), dtype=np.uint8)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "将python的本地内存中的音频数据和系数数据，复制到我们刚分配的内存中。"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "np.copyto(img_in, image.flatten())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "377798656"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "img_in.physical_address"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 配置IP\n",
    "\n",
    "我们可以直接使用IP的`write`方法，将刚分配的内存空间的地址写入到IP对应位置上"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "对于数据长度，我们可以直接在对应寄存器写入值。"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "fast.s_axi_control.write(0x10,img_in.physical_address)\n",
    "fast.s_axi_control.write(0x1c,img_out.physical_address)\n",
    "fast.s_axi_CTRL.write(0x10, threshold)\n",
    "fast.s_axi_CTRL.write(0x18, rows)\n",
    "fast.s_axi_CTRL.write(0x20, cols)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 启动IP\n",
    "\n",
    "控制信号位于0x00地址，我们可以对其进行写入与读取来控制IP启动、监听是否完成。"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "耗时：0.022472858428955078s\n"
     ]
    }
   ],
   "source": [
    "import time\n",
    "\n",
    "fast.s_axi_CTRL.write(0x00, 0x01)\n",
    "start_time = time.time()\n",
    "while True:\n",
    "    reg = fast.s_axi_CTRL.read(0x00)\n",
    "    if reg != 1:\n",
    "        break\n",
    "end_time = time.time()\n",
    "\n",
    "print(\"耗时：{}s\".format(end_time - start_time))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "结果已经被写入到了`img_out`中，我们可以进行查看"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "PynqBuffer([255,   0,   0,   0, 255,   0,   0,   0, 255], dtype=uint8)"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "img_out[10000:10009]"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 可视化结果\n",
    "\n",
    "仍然使用上述绘图组件，我们对硬件函数的结果进行可视化"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAVQAAAFUCAYAAAB7ksS1AAAABHNCSVQICAgIfAhkiAAAAAlwSFlzAAALEgAACxIB0t1+/AAAADh0RVh0U29mdHdhcmUAbWF0cGxvdGxpYiB2ZXJzaW9uMy4xLjIsIGh0dHA6Ly9tYXRwbG90bGliLm9yZy8li6FKAAAHkklEQVR4nO3dwXLbRhRFQSnl//9lZBE6lp1YIo1D4g3QvUolLJlWhKs7mHnE+7ZtbwDs99fRbwDgLAQqQESgAkQEKkBEoAJEBCpA5Ntn//H9/d2ZKoBfbNv2/n//XkMFiAhUgIhABYgIVICIQAWICFSAiEAFiAhUgIhABYgIVICIQAWICFSAiEAFiAhUgIhABYgIVICIQAWICFSAiEAFiAhUgIhABYgIVICIQAWICFSAiEAFiAhUgIhABYgIVICIQAWIfDv6DfC4bdv+/ef39/fdr/v42vp11Xs809/lGe+Rxt7vt4YKENFQuSytj5qGChARqAARS34OZdnNmWioABENdZBHjt0Avb3XnYYKEBGoABFL/hNz2wAeY1IKYAgNdZC6Ua6wyXXkezQnT01DBYgIVICIJT/AjXOoAEMIVICIJT+cwAonOq5AQwWICFTg9LZt+6nF733d7whUgIhABYjYlBrExgKsTUMFiAhUgIhABYgIVICITSm4kKtufN77d/XhKABDaKjAkh5p2/c+ncEzpQCGEKgAEUt+4D8mPDzxqz974qaahgoQ0VA51JEtY2LD4X7PaNGOTQEMIVABIpb8L7D3bBucQX0dPPJ1XnXtaagAEYEKELHkB17iyFteRk8BFqOhcqgJEzk2C1+j/n47hwpwYgIVIDJ2yb/CcmyF9wjPtsJ1cO97sykFMMTYhlr/Rrn3BvZVn7kDz1ZfT8+4Pm1KAQwhUAEiY5f8K9zoBu535DlUk1IAi0ka6pEbPvd+HU0XeDYNFSAiUAEiny75V3ica30OFeBPaagAkZduSgFUnvFMKZNSAEMIVIDIp0v+uia7HQBUTEoBnJhABYgk51BX+KxRtxuAZ9NQASJjP76v5qws8GwaKkBEoAJEll/yW77DNRk9BTix5SelPHsKrsmkFMCJCVSAyPKTUpb6wBQaKkBk+UDdtu2n5gtwlOUDFWAKgQoQGTspZbMJ+IxJKYATGzspZQIK+IxJKYATE6gAkbGTUpb6wGo0VICIQAWIjA1UI6XAasYGKsBqxk5KAXzGpBTAiQlUgMjY0VNgDUdd10ZPAU5s7KQUsAYfZPSDhgoQEagAEedQgZe4wi0BDRUgsnxDvcJvPZjsqGvQpBTAiQlUgMjyk1LOwMG53Hstm5QCOLGxk1JHtWNNlxX5uZ1BQwWICFSAyNhzqK+6ify7r1d+TXg2P7czaKgAEYEKEEmW/M/YQbcrD/c701nwe29fTMwTDRUgkkxKAefyjPZ31Nd7hEkpgCEEKkAkGT0FjnXkmLiz4D9oqACRy2xKrfxbD1iDhgoQEagAkbGbUvWNbst84CsmpQCGGLspVf/ZNqXgWCs8/82kFMAQAhUgIlABIgIVIDL2mVLANU3etPqKhgoQEagAEUt+YJQjz4yblAIYQkMFRvFMKQAEKkBl+SX/Ch+4AKzBphTAEAIVICJQASICFSCy/KYUcK5N2ZWfrqGhAkQEKkBEoALcbNv20y2HRwlUgIhNKTiBlTdyzkRDBYgIVICIQAWICFSAiE0pgBsf3wcwhEAFiAhUgBuTUgBDCFSAiEAFiAhUgIhABYgIVICIQAWIGD0FuDF6CjCEQAW4MSkFMIRABYgIVICIQAWIjA3UvTeHAV5tbKACrEagAkTGTkrtnVgAeJRJKYAhBCrAjUkpgCEEKkBk7KYUwKvZlAIYQkMFRjnyyOT3Dak/fQ8aKkBEoAJELPmBUT6eA3318t+mFMAQAhUgIlABboyeAgxhUwoYZeWP7tRQASICFSCy/JJ/5eUBcC4aKkBk+YYKUDEpBTCEQAWILB+oeycbAL4zKQUwhEAFiAhUgIhABYg4hwrsYlrxBw0VIKKhArvsffTyJCalAIYQqAARS35glzMs9b/be/tCQwWICFSAiCU/8B+PLHnPtMu/l4YKEFm+oda/Ff2WhbefPsLuq2vi3mvmCteWhgoQEagAkeWX/LVHljpwVlf92Td6CjDEZRqqG+dwPyu1P6OhAkQEKkBEoALceIw0wBACFSAiUAEiAhUgcplzqABfMSkFMIRABbhxbApgCIEKEBGoABGBChARqAARgQoQEagAEZNSADcmpQCGEKgAEYEKcGP0FGAIgQoQEagAEYEKEBGoABGBChAxKfWLj0cm9k5NAGsxKQUwhEAFiAhUYJe900WTmJQCGMKmFMCNTSmAIQQqQESgAkQEKkBEoAJEBCpARKACRAQqQESgAkQEKkBEoAJEBCpARKACRAQqQESgAkQu83moHr4HPJuGChC5TEOFP2VFw700VICIQAWIWPJzWZby1DRUgIiGytvbm7YGBQ0VICJQASIClbe3t38myT5OkwGPE6gAEYEKEFl+l//7MtUu9T6+f7A/TzRUgIhABYgIVICIQAWILL8pZTMFmEJDBYgs31CBNaxwxHHve9NQASICFSBiyc9lrbAEPZMVvs8mpQCGGNtQtQe4po8fI/nZ9X/v6z6+9tl5oqECRAQqQGTskv9ebg3M5P8Hv7rCtaqhAkSWb6hn/m0H/N4j1/69rzUpBTCEQAWIvHt0MEBDQwWICFSAiEAFiAhUgIhABYgIVIDI3zL9DH+DzdKbAAAAAElFTkSuQmCC\n",
      "text/plain": [
       "<Figure size 432x432 with 1 Axes>"
      ]
     },
     "metadata": {
      "needs_background": "light"
     },
     "output_type": "display_data"
    }
   ],
   "source": [
    "# Convert to numpy array and reshape\n",
    "image = np.array([np.uint8(x) for x in img_out]).reshape(rows, cols)\n",
    "\n",
    "# Plot\n",
    "plt.figure(figsize=(6, 6))\n",
    "plt.imshow(image, cmap='gray')\n",
    "plt.axis('off')\n",
    "plt.show()"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
