   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f10x_tim.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.global	TIM_DeInit
  20              		.thumb
  21              		.thumb_func
  23              	TIM_DeInit:
  24              	.LFB29:
  25              		.file 1 "../src/stm32f10x_tim.c"
   1:../src/stm32f10x_tim.c **** /**
   2:../src/stm32f10x_tim.c ****   ******************************************************************************
   3:../src/stm32f10x_tim.c ****   * @file    stm32f10x_tim.c
   4:../src/stm32f10x_tim.c ****   * @author  MCD Application Team
   5:../src/stm32f10x_tim.c ****   * @version V3.5.0
   6:../src/stm32f10x_tim.c ****   * @date    11-March-2011
   7:../src/stm32f10x_tim.c ****   * @brief   This file provides all the TIM firmware functions.
   8:../src/stm32f10x_tim.c ****   ******************************************************************************
   9:../src/stm32f10x_tim.c ****   * @attention
  10:../src/stm32f10x_tim.c ****   *
  11:../src/stm32f10x_tim.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:../src/stm32f10x_tim.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:../src/stm32f10x_tim.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:../src/stm32f10x_tim.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:../src/stm32f10x_tim.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:../src/stm32f10x_tim.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:../src/stm32f10x_tim.c ****   *
  18:../src/stm32f10x_tim.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:../src/stm32f10x_tim.c ****   ******************************************************************************
  20:../src/stm32f10x_tim.c ****   */
  21:../src/stm32f10x_tim.c **** 
  22:../src/stm32f10x_tim.c **** /* Includes ------------------------------------------------------------------*/
  23:../src/stm32f10x_tim.c **** #include <stm32f10x_tim.h>
  24:../src/stm32f10x_tim.c **** #include "stm32f10x_rcc.h"
  25:../src/stm32f10x_tim.c **** #include "stm32f10x_conf.h"
  26:../src/stm32f10x_tim.c **** 
  27:../src/stm32f10x_tim.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  28:../src/stm32f10x_tim.c ****   * @{
  29:../src/stm32f10x_tim.c ****   */
  30:../src/stm32f10x_tim.c **** 
  31:../src/stm32f10x_tim.c **** /** @defgroup TIM 
  32:../src/stm32f10x_tim.c ****   * @brief TIM driver modules
  33:../src/stm32f10x_tim.c ****   * @{
  34:../src/stm32f10x_tim.c ****   */
  35:../src/stm32f10x_tim.c **** 
  36:../src/stm32f10x_tim.c **** /** @defgroup TIM_Private_TypesDefinitions
  37:../src/stm32f10x_tim.c ****   * @{
  38:../src/stm32f10x_tim.c ****   */
  39:../src/stm32f10x_tim.c **** 
  40:../src/stm32f10x_tim.c **** /**
  41:../src/stm32f10x_tim.c ****   * @}
  42:../src/stm32f10x_tim.c ****   */
  43:../src/stm32f10x_tim.c **** 
  44:../src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Defines
  45:../src/stm32f10x_tim.c ****   * @{
  46:../src/stm32f10x_tim.c ****   */
  47:../src/stm32f10x_tim.c **** 
  48:../src/stm32f10x_tim.c **** /* ---------------------- TIM registers bit mask ------------------------ */
  49:../src/stm32f10x_tim.c **** #define SMCR_ETR_Mask               ((uint16_t)0x00FF) 
  50:../src/stm32f10x_tim.c **** #define CCMR_Offset                 ((uint16_t)0x0018)
  51:../src/stm32f10x_tim.c **** #define CCER_CCE_Set                ((uint16_t)0x0001)  
  52:../src/stm32f10x_tim.c **** #define	CCER_CCNE_Set               ((uint16_t)0x0004) 
  53:../src/stm32f10x_tim.c **** 
  54:../src/stm32f10x_tim.c **** /**
  55:../src/stm32f10x_tim.c ****   * @}
  56:../src/stm32f10x_tim.c ****   */
  57:../src/stm32f10x_tim.c **** 
  58:../src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Macros
  59:../src/stm32f10x_tim.c ****   * @{
  60:../src/stm32f10x_tim.c ****   */
  61:../src/stm32f10x_tim.c **** 
  62:../src/stm32f10x_tim.c **** /**
  63:../src/stm32f10x_tim.c ****   * @}
  64:../src/stm32f10x_tim.c ****   */
  65:../src/stm32f10x_tim.c **** 
  66:../src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Variables
  67:../src/stm32f10x_tim.c ****   * @{
  68:../src/stm32f10x_tim.c ****   */
  69:../src/stm32f10x_tim.c **** 
  70:../src/stm32f10x_tim.c **** /**
  71:../src/stm32f10x_tim.c ****   * @}
  72:../src/stm32f10x_tim.c ****   */
  73:../src/stm32f10x_tim.c **** 
  74:../src/stm32f10x_tim.c **** /** @defgroup TIM_Private_FunctionPrototypes
  75:../src/stm32f10x_tim.c ****   * @{
  76:../src/stm32f10x_tim.c ****   */
  77:../src/stm32f10x_tim.c **** 
  78:../src/stm32f10x_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
  79:../src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter);
  80:../src/stm32f10x_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
  81:../src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter);
  82:../src/stm32f10x_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
  83:../src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter);
  84:../src/stm32f10x_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
  85:../src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter);
  86:../src/stm32f10x_tim.c **** /**
  87:../src/stm32f10x_tim.c ****   * @}
  88:../src/stm32f10x_tim.c ****   */
  89:../src/stm32f10x_tim.c **** 
  90:../src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Macros
  91:../src/stm32f10x_tim.c ****   * @{
  92:../src/stm32f10x_tim.c ****   */
  93:../src/stm32f10x_tim.c **** 
  94:../src/stm32f10x_tim.c **** /**
  95:../src/stm32f10x_tim.c ****   * @}
  96:../src/stm32f10x_tim.c ****   */
  97:../src/stm32f10x_tim.c **** 
  98:../src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Variables
  99:../src/stm32f10x_tim.c ****   * @{
 100:../src/stm32f10x_tim.c ****   */
 101:../src/stm32f10x_tim.c **** 
 102:../src/stm32f10x_tim.c **** /**
 103:../src/stm32f10x_tim.c ****   * @}
 104:../src/stm32f10x_tim.c ****   */
 105:../src/stm32f10x_tim.c **** 
 106:../src/stm32f10x_tim.c **** /** @defgroup TIM_Private_FunctionPrototypes
 107:../src/stm32f10x_tim.c ****   * @{
 108:../src/stm32f10x_tim.c ****   */
 109:../src/stm32f10x_tim.c **** 
 110:../src/stm32f10x_tim.c **** /**
 111:../src/stm32f10x_tim.c ****   * @}
 112:../src/stm32f10x_tim.c ****   */
 113:../src/stm32f10x_tim.c **** 
 114:../src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Functions
 115:../src/stm32f10x_tim.c ****   * @{
 116:../src/stm32f10x_tim.c ****   */
 117:../src/stm32f10x_tim.c **** 
 118:../src/stm32f10x_tim.c **** /**
 119:../src/stm32f10x_tim.c ****   * @brief  Deinitializes the TIMx peripheral registers to their default reset values.
 120:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
 121:../src/stm32f10x_tim.c ****   * @retval None
 122:../src/stm32f10x_tim.c ****   */
 123:../src/stm32f10x_tim.c **** void TIM_DeInit(TIM_TypeDef* TIMx)
 124:../src/stm32f10x_tim.c **** {
  26              		.loc 1 124 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30 0000 80B5     		push	{r7, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 14, -4
  34              		.cfi_offset 7, -8
  35 0002 82B0     		sub	sp, sp, #8
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  38 0004 00AF     		add	r7, sp, #0
  39              	.LCFI2:
  40              		.cfi_def_cfa_register 7
  41 0006 7860     		str	r0, [r7, #4]
 125:../src/stm32f10x_tim.c ****   /* Check the parameters */
 126:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 127:../src/stm32f10x_tim.c ****  
 128:../src/stm32f10x_tim.c ****   if (TIMx == TIM1)
  42              		.loc 1 128 0
  43 0008 7A68     		ldr	r2, [r7, #4]
  44 000a 4FF43053 		mov	r3, #11264
  45 000e C4F20103 		movt	r3, 16385
  46 0012 9A42     		cmp	r2, r3
  47 0014 0CD1     		bne	.L2
 129:../src/stm32f10x_tim.c ****   {
 130:../src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
  48              		.loc 1 130 0
  49 0016 4FF40060 		mov	r0, #2048
  50 001a 4FF00101 		mov	r1, #1
  51 001e FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 131:../src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
  52              		.loc 1 131 0
  53 0022 4FF40060 		mov	r0, #2048
  54 0026 4FF00001 		mov	r1, #0
  55 002a FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  56 002e 3BE1     		b	.L1
  57              	.L2:
 132:../src/stm32f10x_tim.c ****   }     
 133:../src/stm32f10x_tim.c ****   else if (TIMx == TIM2)
  58              		.loc 1 133 0
  59 0030 7B68     		ldr	r3, [r7, #4]
  60 0032 B3F1804F 		cmp	r3, #1073741824
  61 0036 0CD1     		bne	.L4
 134:../src/stm32f10x_tim.c ****   {
 135:../src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
  62              		.loc 1 135 0
  63 0038 4FF00100 		mov	r0, #1
  64 003c 4FF00101 		mov	r1, #1
  65 0040 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 136:../src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
  66              		.loc 1 136 0
  67 0044 4FF00100 		mov	r0, #1
  68 0048 4FF00001 		mov	r1, #0
  69 004c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  70 0050 2AE1     		b	.L1
  71              	.L4:
 137:../src/stm32f10x_tim.c ****   }
 138:../src/stm32f10x_tim.c ****   else if (TIMx == TIM3)
  72              		.loc 1 138 0
  73 0052 7A68     		ldr	r2, [r7, #4]
  74 0054 4FF48063 		mov	r3, #1024
  75 0058 C4F20003 		movt	r3, 16384
  76 005c 9A42     		cmp	r2, r3
  77 005e 0CD1     		bne	.L5
 139:../src/stm32f10x_tim.c ****   {
 140:../src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
  78              		.loc 1 140 0
  79 0060 4FF00200 		mov	r0, #2
  80 0064 4FF00101 		mov	r1, #1
  81 0068 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 141:../src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
  82              		.loc 1 141 0
  83 006c 4FF00200 		mov	r0, #2
  84 0070 4FF00001 		mov	r1, #0
  85 0074 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  86 0078 16E1     		b	.L1
  87              	.L5:
 142:../src/stm32f10x_tim.c ****   }
 143:../src/stm32f10x_tim.c ****   else if (TIMx == TIM4)
  88              		.loc 1 143 0
  89 007a 7A68     		ldr	r2, [r7, #4]
  90 007c 4FF40063 		mov	r3, #2048
  91 0080 C4F20003 		movt	r3, 16384
  92 0084 9A42     		cmp	r2, r3
  93 0086 0CD1     		bne	.L6
 144:../src/stm32f10x_tim.c ****   {
 145:../src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
  94              		.loc 1 145 0
  95 0088 4FF00400 		mov	r0, #4
  96 008c 4FF00101 		mov	r1, #1
  97 0090 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 146:../src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
  98              		.loc 1 146 0
  99 0094 4FF00400 		mov	r0, #4
 100 0098 4FF00001 		mov	r1, #0
 101 009c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 102 00a0 02E1     		b	.L1
 103              	.L6:
 147:../src/stm32f10x_tim.c ****   } 
 148:../src/stm32f10x_tim.c ****   else if (TIMx == TIM5)
 104              		.loc 1 148 0
 105 00a2 7A68     		ldr	r2, [r7, #4]
 106 00a4 4FF44063 		mov	r3, #3072
 107 00a8 C4F20003 		movt	r3, 16384
 108 00ac 9A42     		cmp	r2, r3
 109 00ae 0CD1     		bne	.L7
 149:../src/stm32f10x_tim.c ****   {
 150:../src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 110              		.loc 1 150 0
 111 00b0 4FF00800 		mov	r0, #8
 112 00b4 4FF00101 		mov	r1, #1
 113 00b8 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 151:../src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 114              		.loc 1 151 0
 115 00bc 4FF00800 		mov	r0, #8
 116 00c0 4FF00001 		mov	r1, #0
 117 00c4 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 118 00c8 EEE0     		b	.L1
 119              	.L7:
 152:../src/stm32f10x_tim.c ****   } 
 153:../src/stm32f10x_tim.c ****   else if (TIMx == TIM6)
 120              		.loc 1 153 0
 121 00ca 7A68     		ldr	r2, [r7, #4]
 122 00cc 4FF48053 		mov	r3, #4096
 123 00d0 C4F20003 		movt	r3, 16384
 124 00d4 9A42     		cmp	r2, r3
 125 00d6 0CD1     		bne	.L8
 154:../src/stm32f10x_tim.c ****   {
 155:../src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 126              		.loc 1 155 0
 127 00d8 4FF01000 		mov	r0, #16
 128 00dc 4FF00101 		mov	r1, #1
 129 00e0 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 156:../src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 130              		.loc 1 156 0
 131 00e4 4FF01000 		mov	r0, #16
 132 00e8 4FF00001 		mov	r1, #0
 133 00ec FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 134 00f0 DAE0     		b	.L1
 135              	.L8:
 157:../src/stm32f10x_tim.c ****   } 
 158:../src/stm32f10x_tim.c ****   else if (TIMx == TIM7)
 136              		.loc 1 158 0
 137 00f2 7A68     		ldr	r2, [r7, #4]
 138 00f4 4FF4A053 		mov	r3, #5120
 139 00f8 C4F20003 		movt	r3, 16384
 140 00fc 9A42     		cmp	r2, r3
 141 00fe 0CD1     		bne	.L9
 159:../src/stm32f10x_tim.c ****   {
 160:../src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 142              		.loc 1 160 0
 143 0100 4FF02000 		mov	r0, #32
 144 0104 4FF00101 		mov	r1, #1
 145 0108 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 161:../src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 146              		.loc 1 161 0
 147 010c 4FF02000 		mov	r0, #32
 148 0110 4FF00001 		mov	r1, #0
 149 0114 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 150 0118 C6E0     		b	.L1
 151              	.L9:
 162:../src/stm32f10x_tim.c ****   } 
 163:../src/stm32f10x_tim.c ****   else if (TIMx == TIM8)
 152              		.loc 1 163 0
 153 011a 7A68     		ldr	r2, [r7, #4]
 154 011c 4FF45053 		mov	r3, #13312
 155 0120 C4F20103 		movt	r3, 16385
 156 0124 9A42     		cmp	r2, r3
 157 0126 0CD1     		bne	.L10
 164:../src/stm32f10x_tim.c ****   {
 165:../src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 158              		.loc 1 165 0
 159 0128 4FF40050 		mov	r0, #8192
 160 012c 4FF00101 		mov	r1, #1
 161 0130 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 166:../src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);
 162              		.loc 1 166 0
 163 0134 4FF40050 		mov	r0, #8192
 164 0138 4FF00001 		mov	r1, #0
 165 013c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 166 0140 B2E0     		b	.L1
 167              	.L10:
 167:../src/stm32f10x_tim.c ****   }
 168:../src/stm32f10x_tim.c ****   else if (TIMx == TIM9)
 168              		.loc 1 168 0
 169 0142 7A68     		ldr	r2, [r7, #4]
 170 0144 4FF49843 		mov	r3, #19456
 171 0148 C4F20103 		movt	r3, 16385
 172 014c 9A42     		cmp	r2, r3
 173 014e 0CD1     		bne	.L11
 169:../src/stm32f10x_tim.c ****   {      
 170:../src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 174              		.loc 1 170 0
 175 0150 4FF40020 		mov	r0, #524288
 176 0154 4FF00101 		mov	r1, #1
 177 0158 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 171:../src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 178              		.loc 1 171 0
 179 015c 4FF40020 		mov	r0, #524288
 180 0160 4FF00001 		mov	r1, #0
 181 0164 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 182 0168 9EE0     		b	.L1
 183              	.L11:
 172:../src/stm32f10x_tim.c ****    }  
 173:../src/stm32f10x_tim.c ****   else if (TIMx == TIM10)
 184              		.loc 1 173 0
 185 016a 7A68     		ldr	r2, [r7, #4]
 186 016c 4FF4A043 		mov	r3, #20480
 187 0170 C4F20103 		movt	r3, 16385
 188 0174 9A42     		cmp	r2, r3
 189 0176 0CD1     		bne	.L12
 174:../src/stm32f10x_tim.c ****   {      
 175:../src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 190              		.loc 1 175 0
 191 0178 4FF48010 		mov	r0, #1048576
 192 017c 4FF00101 		mov	r1, #1
 193 0180 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 176:../src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 194              		.loc 1 176 0
 195 0184 4FF48010 		mov	r0, #1048576
 196 0188 4FF00001 		mov	r1, #0
 197 018c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 198 0190 8AE0     		b	.L1
 199              	.L12:
 177:../src/stm32f10x_tim.c ****   }  
 178:../src/stm32f10x_tim.c ****   else if (TIMx == TIM11) 
 200              		.loc 1 178 0
 201 0192 7A68     		ldr	r2, [r7, #4]
 202 0194 4FF4A843 		mov	r3, #21504
 203 0198 C4F20103 		movt	r3, 16385
 204 019c 9A42     		cmp	r2, r3
 205 019e 0CD1     		bne	.L13
 179:../src/stm32f10x_tim.c ****   {     
 180:../src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 206              		.loc 1 180 0
 207 01a0 4FF40010 		mov	r0, #2097152
 208 01a4 4FF00101 		mov	r1, #1
 209 01a8 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 181:../src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 210              		.loc 1 181 0
 211 01ac 4FF40010 		mov	r0, #2097152
 212 01b0 4FF00001 		mov	r1, #0
 213 01b4 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 214 01b8 76E0     		b	.L1
 215              	.L13:
 182:../src/stm32f10x_tim.c ****   }  
 183:../src/stm32f10x_tim.c ****   else if (TIMx == TIM12)
 216              		.loc 1 183 0
 217 01ba 7A68     		ldr	r2, [r7, #4]
 218 01bc 4FF4C053 		mov	r3, #6144
 219 01c0 C4F20003 		movt	r3, 16384
 220 01c4 9A42     		cmp	r2, r3
 221 01c6 0CD1     		bne	.L14
 184:../src/stm32f10x_tim.c ****   {      
 185:../src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 222              		.loc 1 185 0
 223 01c8 4FF04000 		mov	r0, #64
 224 01cc 4FF00101 		mov	r1, #1
 225 01d0 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 186:../src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 226              		.loc 1 186 0
 227 01d4 4FF04000 		mov	r0, #64
 228 01d8 4FF00001 		mov	r1, #0
 229 01dc FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 230 01e0 62E0     		b	.L1
 231              	.L14:
 187:../src/stm32f10x_tim.c ****   }  
 188:../src/stm32f10x_tim.c ****   else if (TIMx == TIM13) 
 232              		.loc 1 188 0
 233 01e2 7A68     		ldr	r2, [r7, #4]
 234 01e4 4FF4E053 		mov	r3, #7168
 235 01e8 C4F20003 		movt	r3, 16384
 236 01ec 9A42     		cmp	r2, r3
 237 01ee 0CD1     		bne	.L15
 189:../src/stm32f10x_tim.c ****   {       
 190:../src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 238              		.loc 1 190 0
 239 01f0 4FF08000 		mov	r0, #128
 240 01f4 4FF00101 		mov	r1, #1
 241 01f8 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 191:../src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 242              		.loc 1 191 0
 243 01fc 4FF08000 		mov	r0, #128
 244 0200 4FF00001 		mov	r1, #0
 245 0204 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 246 0208 4EE0     		b	.L1
 247              	.L15:
 192:../src/stm32f10x_tim.c ****   }
 193:../src/stm32f10x_tim.c ****   else if (TIMx == TIM14) 
 248              		.loc 1 193 0
 249 020a 7A68     		ldr	r2, [r7, #4]
 250 020c 4FF40053 		mov	r3, #8192
 251 0210 C4F20003 		movt	r3, 16384
 252 0214 9A42     		cmp	r2, r3
 253 0216 0CD1     		bne	.L16
 194:../src/stm32f10x_tim.c ****   {       
 195:../src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 254              		.loc 1 195 0
 255 0218 4FF48070 		mov	r0, #256
 256 021c 4FF00101 		mov	r1, #1
 257 0220 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 196:../src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE);  
 258              		.loc 1 196 0
 259 0224 4FF48070 		mov	r0, #256
 260 0228 4FF00001 		mov	r1, #0
 261 022c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 262 0230 3AE0     		b	.L1
 263              	.L16:
 197:../src/stm32f10x_tim.c ****   }        
 198:../src/stm32f10x_tim.c ****   else if (TIMx == TIM15)
 264              		.loc 1 198 0
 265 0232 7A68     		ldr	r2, [r7, #4]
 266 0234 4FF48043 		mov	r3, #16384
 267 0238 C4F20103 		movt	r3, 16385
 268 023c 9A42     		cmp	r2, r3
 269 023e 0CD1     		bne	.L17
 199:../src/stm32f10x_tim.c ****   {
 200:../src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, ENABLE);
 270              		.loc 1 200 0
 271 0240 4FF48030 		mov	r0, #65536
 272 0244 4FF00101 		mov	r1, #1
 273 0248 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 201:../src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, DISABLE);
 274              		.loc 1 201 0
 275 024c 4FF48030 		mov	r0, #65536
 276 0250 4FF00001 		mov	r1, #0
 277 0254 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 278 0258 26E0     		b	.L1
 279              	.L17:
 202:../src/stm32f10x_tim.c ****   } 
 203:../src/stm32f10x_tim.c ****   else if (TIMx == TIM16)
 280              		.loc 1 203 0
 281 025a 7A68     		ldr	r2, [r7, #4]
 282 025c 4FF48843 		mov	r3, #17408
 283 0260 C4F20103 		movt	r3, 16385
 284 0264 9A42     		cmp	r2, r3
 285 0266 0CD1     		bne	.L18
 204:../src/stm32f10x_tim.c ****   {
 205:../src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, ENABLE);
 286              		.loc 1 205 0
 287 0268 4FF40030 		mov	r0, #131072
 288 026c 4FF00101 		mov	r1, #1
 289 0270 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 206:../src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, DISABLE);
 290              		.loc 1 206 0
 291 0274 4FF40030 		mov	r0, #131072
 292 0278 4FF00001 		mov	r1, #0
 293 027c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 294 0280 12E0     		b	.L1
 295              	.L18:
 207:../src/stm32f10x_tim.c ****   } 
 208:../src/stm32f10x_tim.c ****   else
 209:../src/stm32f10x_tim.c ****   {
 210:../src/stm32f10x_tim.c ****     if (TIMx == TIM17)
 296              		.loc 1 210 0
 297 0282 7A68     		ldr	r2, [r7, #4]
 298 0284 4FF49043 		mov	r3, #18432
 299 0288 C4F20103 		movt	r3, 16385
 300 028c 9A42     		cmp	r2, r3
 301 028e 0BD1     		bne	.L1
 211:../src/stm32f10x_tim.c ****     {
 212:../src/stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
 302              		.loc 1 212 0
 303 0290 4FF48020 		mov	r0, #262144
 304 0294 4FF00101 		mov	r1, #1
 305 0298 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 213:../src/stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
 306              		.loc 1 213 0
 307 029c 4FF48020 		mov	r0, #262144
 308 02a0 4FF00001 		mov	r1, #0
 309 02a4 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 310              	.L1:
 214:../src/stm32f10x_tim.c ****     }  
 215:../src/stm32f10x_tim.c ****   }
 216:../src/stm32f10x_tim.c **** }
 311              		.loc 1 216 0
 312 02a8 07F10807 		add	r7, r7, #8
 313 02ac BD46     		mov	sp, r7
 314 02ae 80BD     		pop	{r7, pc}
 315              		.cfi_endproc
 316              	.LFE29:
 318              		.align	2
 319              		.global	TIM_TimeBaseInit
 320              		.thumb
 321              		.thumb_func
 323              	TIM_TimeBaseInit:
 324              	.LFB30:
 217:../src/stm32f10x_tim.c **** 
 218:../src/stm32f10x_tim.c **** /**
 219:../src/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Time Base Unit peripheral according to 
 220:../src/stm32f10x_tim.c ****   *         the specified parameters in the TIM_TimeBaseInitStruct.
 221:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
 222:../src/stm32f10x_tim.c ****   * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef
 223:../src/stm32f10x_tim.c ****   *         structure that contains the configuration information for the 
 224:../src/stm32f10x_tim.c ****   *         specified TIM peripheral.
 225:../src/stm32f10x_tim.c ****   * @retval None
 226:../src/stm32f10x_tim.c ****   */
 227:../src/stm32f10x_tim.c **** void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 228:../src/stm32f10x_tim.c **** {
 325              		.loc 1 228 0
 326              		.cfi_startproc
 327              		@ args = 0, pretend = 0, frame = 16
 328              		@ frame_needed = 1, uses_anonymous_args = 0
 329              		@ link register save eliminated.
 330 02b0 80B4     		push	{r7}
 331              	.LCFI3:
 332              		.cfi_def_cfa_offset 4
 333              		.cfi_offset 7, -4
 334 02b2 85B0     		sub	sp, sp, #20
 335              	.LCFI4:
 336              		.cfi_def_cfa_offset 24
 337 02b4 00AF     		add	r7, sp, #0
 338              	.LCFI5:
 339              		.cfi_def_cfa_register 7
 340 02b6 7860     		str	r0, [r7, #4]
 341 02b8 3960     		str	r1, [r7, #0]
 229:../src/stm32f10x_tim.c ****   uint16_t tmpcr1 = 0;
 342              		.loc 1 229 0
 343 02ba 4FF00003 		mov	r3, #0
 344 02be FB81     		strh	r3, [r7, #14]	@ movhi
 230:../src/stm32f10x_tim.c **** 
 231:../src/stm32f10x_tim.c ****   /* Check the parameters */
 232:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 233:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
 234:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
 235:../src/stm32f10x_tim.c **** 
 236:../src/stm32f10x_tim.c ****   tmpcr1 = TIMx->CR1;  
 345              		.loc 1 236 0
 346 02c0 7B68     		ldr	r3, [r7, #4]
 347 02c2 1B88     		ldrh	r3, [r3, #0]	@ movhi
 348 02c4 FB81     		strh	r3, [r7, #14]	@ movhi
 237:../src/stm32f10x_tim.c **** 
 238:../src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 349              		.loc 1 238 0
 350 02c6 7A68     		ldr	r2, [r7, #4]
 351 02c8 4FF43053 		mov	r3, #11264
 352 02cc C4F20103 		movt	r3, 16385
 353 02d0 9A42     		cmp	r2, r3
 354 02d2 1FD0     		beq	.L20
 355              		.loc 1 238 0 is_stmt 0 discriminator 1
 356 02d4 7A68     		ldr	r2, [r7, #4]
 357 02d6 4FF45053 		mov	r3, #13312
 358 02da C4F20103 		movt	r3, 16385
 359 02de 9A42     		cmp	r2, r3
 360 02e0 18D0     		beq	.L20
 361 02e2 7B68     		ldr	r3, [r7, #4]
 362 02e4 B3F1804F 		cmp	r3, #1073741824
 363 02e8 14D0     		beq	.L20
 364 02ea 7A68     		ldr	r2, [r7, #4]
 365 02ec 4FF48063 		mov	r3, #1024
 366 02f0 C4F20003 		movt	r3, 16384
 367 02f4 9A42     		cmp	r2, r3
 368 02f6 0DD0     		beq	.L20
 369 02f8 7A68     		ldr	r2, [r7, #4]
 370 02fa 4FF40063 		mov	r3, #2048
 371 02fe C4F20003 		movt	r3, 16384
 372 0302 9A42     		cmp	r2, r3
 373 0304 06D0     		beq	.L20
 239:../src/stm32f10x_tim.c ****      (TIMx == TIM4) || (TIMx == TIM5)) 
 374              		.loc 1 239 0 is_stmt 1
 375 0306 7A68     		ldr	r2, [r7, #4]
 376 0308 4FF44063 		mov	r3, #3072
 377 030c C4F20003 		movt	r3, 16384
 378 0310 9A42     		cmp	r2, r3
 379 0312 08D1     		bne	.L21
 380              	.L20:
 240:../src/stm32f10x_tim.c ****   {
 241:../src/stm32f10x_tim.c ****     /* Select the Counter Mode */
 242:../src/stm32f10x_tim.c ****     tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 381              		.loc 1 242 0
 382 0314 FB89     		ldrh	r3, [r7, #14]	@ movhi
 383 0316 23F07003 		bic	r3, r3, #112
 384 031a FB81     		strh	r3, [r7, #14]	@ movhi
 243:../src/stm32f10x_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 385              		.loc 1 243 0
 386 031c 3B68     		ldr	r3, [r7, #0]
 387 031e 5A88     		ldrh	r2, [r3, #2]
 388 0320 FB89     		ldrh	r3, [r7, #14]	@ movhi
 389 0322 1343     		orrs	r3, r3, r2
 390 0324 FB81     		strh	r3, [r7, #14]	@ movhi
 391              	.L21:
 244:../src/stm32f10x_tim.c ****   }
 245:../src/stm32f10x_tim.c ****  
 246:../src/stm32f10x_tim.c ****   if((TIMx != TIM6) && (TIMx != TIM7))
 392              		.loc 1 246 0
 393 0326 7A68     		ldr	r2, [r7, #4]
 394 0328 4FF48053 		mov	r3, #4096
 395 032c C4F20003 		movt	r3, 16384
 396 0330 9A42     		cmp	r2, r3
 397 0332 0FD0     		beq	.L22
 398              		.loc 1 246 0 is_stmt 0 discriminator 1
 399 0334 7A68     		ldr	r2, [r7, #4]
 400 0336 4FF4A053 		mov	r3, #5120
 401 033a C4F20003 		movt	r3, 16384
 402 033e 9A42     		cmp	r2, r3
 403 0340 08D0     		beq	.L22
 247:../src/stm32f10x_tim.c ****   {
 248:../src/stm32f10x_tim.c ****     /* Set the clock division */
 249:../src/stm32f10x_tim.c ****     tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 404              		.loc 1 249 0 is_stmt 1
 405 0342 FB89     		ldrh	r3, [r7, #14]	@ movhi
 406 0344 23F44073 		bic	r3, r3, #768
 407 0348 FB81     		strh	r3, [r7, #14]	@ movhi
 250:../src/stm32f10x_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 408              		.loc 1 250 0
 409 034a 3B68     		ldr	r3, [r7, #0]
 410 034c DA88     		ldrh	r2, [r3, #6]
 411 034e FB89     		ldrh	r3, [r7, #14]	@ movhi
 412 0350 1343     		orrs	r3, r3, r2
 413 0352 FB81     		strh	r3, [r7, #14]	@ movhi
 414              	.L22:
 251:../src/stm32f10x_tim.c ****   }
 252:../src/stm32f10x_tim.c **** 
 253:../src/stm32f10x_tim.c ****   TIMx->CR1 = tmpcr1;
 415              		.loc 1 253 0
 416 0354 7B68     		ldr	r3, [r7, #4]
 417 0356 FA89     		ldrh	r2, [r7, #14]	@ movhi
 418 0358 1A80     		strh	r2, [r3, #0]	@ movhi
 254:../src/stm32f10x_tim.c **** 
 255:../src/stm32f10x_tim.c ****   /* Set the Autoreload value */
 256:../src/stm32f10x_tim.c ****   TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 419              		.loc 1 256 0
 420 035a 3B68     		ldr	r3, [r7, #0]
 421 035c 9A88     		ldrh	r2, [r3, #4]
 422 035e 7B68     		ldr	r3, [r7, #4]
 423 0360 9A85     		strh	r2, [r3, #44]	@ movhi
 257:../src/stm32f10x_tim.c ****  
 258:../src/stm32f10x_tim.c ****   /* Set the Prescaler value */
 259:../src/stm32f10x_tim.c ****   TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 424              		.loc 1 259 0
 425 0362 3B68     		ldr	r3, [r7, #0]
 426 0364 1A88     		ldrh	r2, [r3, #0]
 427 0366 7B68     		ldr	r3, [r7, #4]
 428 0368 1A85     		strh	r2, [r3, #40]	@ movhi
 260:../src/stm32f10x_tim.c ****     
 261:../src/stm32f10x_tim.c ****   if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 429              		.loc 1 261 0
 430 036a 7A68     		ldr	r2, [r7, #4]
 431 036c 4FF43053 		mov	r3, #11264
 432 0370 C4F20103 		movt	r3, 16385
 433 0374 9A42     		cmp	r2, r3
 434 0376 1BD0     		beq	.L23
 435              		.loc 1 261 0 is_stmt 0 discriminator 1
 436 0378 7A68     		ldr	r2, [r7, #4]
 437 037a 4FF45053 		mov	r3, #13312
 438 037e C4F20103 		movt	r3, 16385
 439 0382 9A42     		cmp	r2, r3
 440 0384 14D0     		beq	.L23
 441 0386 7A68     		ldr	r2, [r7, #4]
 442 0388 4FF48043 		mov	r3, #16384
 443 038c C4F20103 		movt	r3, 16385
 444 0390 9A42     		cmp	r2, r3
 445 0392 0DD0     		beq	.L23
 446 0394 7A68     		ldr	r2, [r7, #4]
 447 0396 4FF48843 		mov	r3, #17408
 448 039a C4F20103 		movt	r3, 16385
 449 039e 9A42     		cmp	r2, r3
 450 03a0 06D0     		beq	.L23
 451 03a2 7A68     		ldr	r2, [r7, #4]
 452 03a4 4FF49043 		mov	r3, #18432
 453 03a8 C4F20103 		movt	r3, 16385
 454 03ac 9A42     		cmp	r2, r3
 455 03ae 04D1     		bne	.L24
 456              	.L23:
 262:../src/stm32f10x_tim.c ****   {
 263:../src/stm32f10x_tim.c ****     /* Set the Repetition Counter value */
 264:../src/stm32f10x_tim.c ****     TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 457              		.loc 1 264 0 is_stmt 1
 458 03b0 3B68     		ldr	r3, [r7, #0]
 459 03b2 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 460 03b4 1A46     		mov	r2, r3
 461 03b6 7B68     		ldr	r3, [r7, #4]
 462 03b8 1A86     		strh	r2, [r3, #48]	@ movhi
 463              	.L24:
 265:../src/stm32f10x_tim.c ****   }
 266:../src/stm32f10x_tim.c **** 
 267:../src/stm32f10x_tim.c ****   /* Generate an update event to reload the Prescaler and the Repetition counter
 268:../src/stm32f10x_tim.c ****      values immediately */
 269:../src/stm32f10x_tim.c ****   TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 464              		.loc 1 269 0
 465 03ba 7B68     		ldr	r3, [r7, #4]
 466 03bc 4FF00102 		mov	r2, #1
 467 03c0 9A82     		strh	r2, [r3, #20]	@ movhi
 270:../src/stm32f10x_tim.c **** }
 468              		.loc 1 270 0
 469 03c2 07F11407 		add	r7, r7, #20
 470 03c6 BD46     		mov	sp, r7
 471 03c8 80BC     		pop	{r7}
 472 03ca 7047     		bx	lr
 473              		.cfi_endproc
 474              	.LFE30:
 476              		.align	2
 477              		.global	TIM_OC1Init
 478              		.thumb
 479              		.thumb_func
 481              	TIM_OC1Init:
 482              	.LFB31:
 271:../src/stm32f10x_tim.c **** 
 272:../src/stm32f10x_tim.c **** /**
 273:../src/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Channel1 according to the specified
 274:../src/stm32f10x_tim.c ****   *         parameters in the TIM_OCInitStruct.
 275:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
 276:../src/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 277:../src/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 278:../src/stm32f10x_tim.c ****   * @retval None
 279:../src/stm32f10x_tim.c ****   */
 280:../src/stm32f10x_tim.c **** void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 281:../src/stm32f10x_tim.c **** {
 483              		.loc 1 281 0
 484              		.cfi_startproc
 485              		@ args = 0, pretend = 0, frame = 16
 486              		@ frame_needed = 1, uses_anonymous_args = 0
 487              		@ link register save eliminated.
 488 03cc 80B4     		push	{r7}
 489              	.LCFI6:
 490              		.cfi_def_cfa_offset 4
 491              		.cfi_offset 7, -4
 492 03ce 85B0     		sub	sp, sp, #20
 493              	.LCFI7:
 494              		.cfi_def_cfa_offset 24
 495 03d0 00AF     		add	r7, sp, #0
 496              	.LCFI8:
 497              		.cfi_def_cfa_register 7
 498 03d2 7860     		str	r0, [r7, #4]
 499 03d4 3960     		str	r1, [r7, #0]
 282:../src/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 500              		.loc 1 282 0
 501 03d6 4FF00003 		mov	r3, #0
 502 03da 7B81     		strh	r3, [r7, #10]	@ movhi
 503 03dc 4FF00003 		mov	r3, #0
 504 03e0 FB81     		strh	r3, [r7, #14]	@ movhi
 505 03e2 4FF00003 		mov	r3, #0
 506 03e6 BB81     		strh	r3, [r7, #12]	@ movhi
 283:../src/stm32f10x_tim.c ****    
 284:../src/stm32f10x_tim.c ****   /* Check the parameters */
 285:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
 286:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 287:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 288:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 289:../src/stm32f10x_tim.c ****  /* Disable the Channel 1: Reset the CC1E Bit */
 290:../src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 507              		.loc 1 290 0
 508 03e8 7B68     		ldr	r3, [r7, #4]
 509 03ea 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 510 03ec 9BB2     		uxth	r3, r3
 511 03ee 23F00103 		bic	r3, r3, #1
 512 03f2 9AB2     		uxth	r2, r3
 513 03f4 7B68     		ldr	r3, [r7, #4]
 514 03f6 1A84     		strh	r2, [r3, #32]	@ movhi
 291:../src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 292:../src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 515              		.loc 1 292 0
 516 03f8 7B68     		ldr	r3, [r7, #4]
 517 03fa 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 518 03fc FB81     		strh	r3, [r7, #14]	@ movhi
 293:../src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 294:../src/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 519              		.loc 1 294 0
 520 03fe 7B68     		ldr	r3, [r7, #4]
 521 0400 9B88     		ldrh	r3, [r3, #4]	@ movhi
 522 0402 BB81     		strh	r3, [r7, #12]	@ movhi
 295:../src/stm32f10x_tim.c ****   
 296:../src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
 297:../src/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR1;
 523              		.loc 1 297 0
 524 0404 7B68     		ldr	r3, [r7, #4]
 525 0406 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 526 0408 7B81     		strh	r3, [r7, #10]	@ movhi
 298:../src/stm32f10x_tim.c ****     
 299:../src/stm32f10x_tim.c ****   /* Reset the Output Compare Mode Bits */
 300:../src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 527              		.loc 1 300 0
 528 040a 7B89     		ldrh	r3, [r7, #10]	@ movhi
 529 040c 23F07003 		bic	r3, r3, #112
 530 0410 7B81     		strh	r3, [r7, #10]	@ movhi
 301:../src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 531              		.loc 1 301 0
 532 0412 7B89     		ldrh	r3, [r7, #10]	@ movhi
 533 0414 23F00303 		bic	r3, r3, #3
 534 0418 7B81     		strh	r3, [r7, #10]	@ movhi
 302:../src/stm32f10x_tim.c **** 
 303:../src/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 304:../src/stm32f10x_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 535              		.loc 1 304 0
 536 041a 3B68     		ldr	r3, [r7, #0]
 537 041c 1A88     		ldrh	r2, [r3, #0]
 538 041e 7B89     		ldrh	r3, [r7, #10]	@ movhi
 539 0420 1343     		orrs	r3, r3, r2
 540 0422 7B81     		strh	r3, [r7, #10]	@ movhi
 305:../src/stm32f10x_tim.c ****   
 306:../src/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 307:../src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 541              		.loc 1 307 0
 542 0424 FB89     		ldrh	r3, [r7, #14]	@ movhi
 543 0426 23F00203 		bic	r3, r3, #2
 544 042a FB81     		strh	r3, [r7, #14]	@ movhi
 308:../src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 309:../src/stm32f10x_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 545              		.loc 1 309 0
 546 042c 3B68     		ldr	r3, [r7, #0]
 547 042e 1A89     		ldrh	r2, [r3, #8]
 548 0430 FB89     		ldrh	r3, [r7, #14]	@ movhi
 549 0432 1343     		orrs	r3, r3, r2
 550 0434 FB81     		strh	r3, [r7, #14]	@ movhi
 310:../src/stm32f10x_tim.c ****   
 311:../src/stm32f10x_tim.c ****   /* Set the Output State */
 312:../src/stm32f10x_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 551              		.loc 1 312 0
 552 0436 3B68     		ldr	r3, [r7, #0]
 553 0438 5A88     		ldrh	r2, [r3, #2]
 554 043a FB89     		ldrh	r3, [r7, #14]	@ movhi
 555 043c 1343     		orrs	r3, r3, r2
 556 043e FB81     		strh	r3, [r7, #14]	@ movhi
 313:../src/stm32f10x_tim.c ****     
 314:../src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 557              		.loc 1 314 0
 558 0440 7A68     		ldr	r2, [r7, #4]
 559 0442 4FF43053 		mov	r3, #11264
 560 0446 C4F20103 		movt	r3, 16385
 561 044a 9A42     		cmp	r2, r3
 562 044c 1BD0     		beq	.L26
 563              		.loc 1 314 0 is_stmt 0 discriminator 1
 564 044e 7A68     		ldr	r2, [r7, #4]
 565 0450 4FF45053 		mov	r3, #13312
 566 0454 C4F20103 		movt	r3, 16385
 567 0458 9A42     		cmp	r2, r3
 568 045a 14D0     		beq	.L26
 569 045c 7A68     		ldr	r2, [r7, #4]
 570 045e 4FF48043 		mov	r3, #16384
 571 0462 C4F20103 		movt	r3, 16385
 572 0466 9A42     		cmp	r2, r3
 573 0468 0DD0     		beq	.L26
 574 046a 7A68     		ldr	r2, [r7, #4]
 575 046c 4FF48843 		mov	r3, #17408
 576 0470 C4F20103 		movt	r3, 16385
 577 0474 9A42     		cmp	r2, r3
 578 0476 06D0     		beq	.L26
 315:../src/stm32f10x_tim.c ****      (TIMx == TIM16)|| (TIMx == TIM17))
 579              		.loc 1 315 0 is_stmt 1
 580 0478 7A68     		ldr	r2, [r7, #4]
 581 047a 4FF49043 		mov	r3, #18432
 582 047e C4F20103 		movt	r3, 16385
 583 0482 9A42     		cmp	r2, r3
 584 0484 23D1     		bne	.L27
 585              	.L26:
 316:../src/stm32f10x_tim.c ****   {
 317:../src/stm32f10x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 318:../src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 319:../src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 320:../src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 321:../src/stm32f10x_tim.c ****     
 322:../src/stm32f10x_tim.c ****     /* Reset the Output N Polarity level */
 323:../src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
 586              		.loc 1 323 0
 587 0486 FB89     		ldrh	r3, [r7, #14]	@ movhi
 588 0488 23F00803 		bic	r3, r3, #8
 589 048c FB81     		strh	r3, [r7, #14]	@ movhi
 324:../src/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 325:../src/stm32f10x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 590              		.loc 1 325 0
 591 048e 3B68     		ldr	r3, [r7, #0]
 592 0490 5A89     		ldrh	r2, [r3, #10]
 593 0492 FB89     		ldrh	r3, [r7, #14]	@ movhi
 594 0494 1343     		orrs	r3, r3, r2
 595 0496 FB81     		strh	r3, [r7, #14]	@ movhi
 326:../src/stm32f10x_tim.c ****     
 327:../src/stm32f10x_tim.c ****     /* Reset the Output N State */
 328:../src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
 596              		.loc 1 328 0
 597 0498 FB89     		ldrh	r3, [r7, #14]	@ movhi
 598 049a 23F00403 		bic	r3, r3, #4
 599 049e FB81     		strh	r3, [r7, #14]	@ movhi
 329:../src/stm32f10x_tim.c ****     /* Set the Output N State */
 330:../src/stm32f10x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 600              		.loc 1 330 0
 601 04a0 3B68     		ldr	r3, [r7, #0]
 602 04a2 9A88     		ldrh	r2, [r3, #4]
 603 04a4 FB89     		ldrh	r3, [r7, #14]	@ movhi
 604 04a6 1343     		orrs	r3, r3, r2
 605 04a8 FB81     		strh	r3, [r7, #14]	@ movhi
 331:../src/stm32f10x_tim.c ****     
 332:../src/stm32f10x_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 333:../src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
 606              		.loc 1 333 0
 607 04aa BB89     		ldrh	r3, [r7, #12]	@ movhi
 608 04ac 23F48073 		bic	r3, r3, #256
 609 04b0 BB81     		strh	r3, [r7, #12]	@ movhi
 334:../src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
 610              		.loc 1 334 0
 611 04b2 BB89     		ldrh	r3, [r7, #12]	@ movhi
 612 04b4 23F40073 		bic	r3, r3, #512
 613 04b8 BB81     		strh	r3, [r7, #12]	@ movhi
 335:../src/stm32f10x_tim.c ****     
 336:../src/stm32f10x_tim.c ****     /* Set the Output Idle state */
 337:../src/stm32f10x_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 614              		.loc 1 337 0
 615 04ba 3B68     		ldr	r3, [r7, #0]
 616 04bc 9A89     		ldrh	r2, [r3, #12]
 617 04be BB89     		ldrh	r3, [r7, #12]	@ movhi
 618 04c0 1343     		orrs	r3, r3, r2
 619 04c2 BB81     		strh	r3, [r7, #12]	@ movhi
 338:../src/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 339:../src/stm32f10x_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 620              		.loc 1 339 0
 621 04c4 3B68     		ldr	r3, [r7, #0]
 622 04c6 DA89     		ldrh	r2, [r3, #14]
 623 04c8 BB89     		ldrh	r3, [r7, #12]	@ movhi
 624 04ca 1343     		orrs	r3, r3, r2
 625 04cc BB81     		strh	r3, [r7, #12]	@ movhi
 626              	.L27:
 340:../src/stm32f10x_tim.c ****   }
 341:../src/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 342:../src/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 627              		.loc 1 342 0
 628 04ce 7B68     		ldr	r3, [r7, #4]
 629 04d0 BA89     		ldrh	r2, [r7, #12]	@ movhi
 630 04d2 9A80     		strh	r2, [r3, #4]	@ movhi
 343:../src/stm32f10x_tim.c ****   
 344:../src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
 345:../src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 631              		.loc 1 345 0
 632 04d4 7B68     		ldr	r3, [r7, #4]
 633 04d6 7A89     		ldrh	r2, [r7, #10]	@ movhi
 634 04d8 1A83     		strh	r2, [r3, #24]	@ movhi
 346:../src/stm32f10x_tim.c **** 
 347:../src/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 348:../src/stm32f10x_tim.c ****   TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
 635              		.loc 1 348 0
 636 04da 3B68     		ldr	r3, [r7, #0]
 637 04dc DA88     		ldrh	r2, [r3, #6]
 638 04de 7B68     		ldr	r3, [r7, #4]
 639 04e0 9A86     		strh	r2, [r3, #52]	@ movhi
 349:../src/stm32f10x_tim.c ****  
 350:../src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 351:../src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 640              		.loc 1 351 0
 641 04e2 7B68     		ldr	r3, [r7, #4]
 642 04e4 FA89     		ldrh	r2, [r7, #14]	@ movhi
 643 04e6 1A84     		strh	r2, [r3, #32]	@ movhi
 352:../src/stm32f10x_tim.c **** }
 644              		.loc 1 352 0
 645 04e8 07F11407 		add	r7, r7, #20
 646 04ec BD46     		mov	sp, r7
 647 04ee 80BC     		pop	{r7}
 648 04f0 7047     		bx	lr
 649              		.cfi_endproc
 650              	.LFE31:
 652 04f2 00BF     		.align	2
 653              		.global	TIM_OC2Init
 654              		.thumb
 655              		.thumb_func
 657              	TIM_OC2Init:
 658              	.LFB32:
 353:../src/stm32f10x_tim.c **** 
 354:../src/stm32f10x_tim.c **** /**
 355:../src/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Channel2 according to the specified
 356:../src/stm32f10x_tim.c ****   *         parameters in the TIM_OCInitStruct.
 357:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select 
 358:../src/stm32f10x_tim.c ****   *         the TIM peripheral.
 359:../src/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 360:../src/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 361:../src/stm32f10x_tim.c ****   * @retval None
 362:../src/stm32f10x_tim.c ****   */
 363:../src/stm32f10x_tim.c **** void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 364:../src/stm32f10x_tim.c **** {
 659              		.loc 1 364 0
 660              		.cfi_startproc
 661              		@ args = 0, pretend = 0, frame = 16
 662              		@ frame_needed = 1, uses_anonymous_args = 0
 663              		@ link register save eliminated.
 664 04f4 80B4     		push	{r7}
 665              	.LCFI9:
 666              		.cfi_def_cfa_offset 4
 667              		.cfi_offset 7, -4
 668 04f6 85B0     		sub	sp, sp, #20
 669              	.LCFI10:
 670              		.cfi_def_cfa_offset 24
 671 04f8 00AF     		add	r7, sp, #0
 672              	.LCFI11:
 673              		.cfi_def_cfa_register 7
 674 04fa 7860     		str	r0, [r7, #4]
 675 04fc 3960     		str	r1, [r7, #0]
 365:../src/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 676              		.loc 1 365 0
 677 04fe 4FF00003 		mov	r3, #0
 678 0502 7B81     		strh	r3, [r7, #10]	@ movhi
 679 0504 4FF00003 		mov	r3, #0
 680 0508 FB81     		strh	r3, [r7, #14]	@ movhi
 681 050a 4FF00003 		mov	r3, #0
 682 050e BB81     		strh	r3, [r7, #12]	@ movhi
 366:../src/stm32f10x_tim.c ****    
 367:../src/stm32f10x_tim.c ****   /* Check the parameters */
 368:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
 369:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 370:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 371:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 372:../src/stm32f10x_tim.c ****    /* Disable the Channel 2: Reset the CC2E Bit */
 373:../src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 683              		.loc 1 373 0
 684 0510 7B68     		ldr	r3, [r7, #4]
 685 0512 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 686 0514 9BB2     		uxth	r3, r3
 687 0516 23F01003 		bic	r3, r3, #16
 688 051a 9AB2     		uxth	r2, r3
 689 051c 7B68     		ldr	r3, [r7, #4]
 690 051e 1A84     		strh	r2, [r3, #32]	@ movhi
 374:../src/stm32f10x_tim.c ****   
 375:../src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */  
 376:../src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 691              		.loc 1 376 0
 692 0520 7B68     		ldr	r3, [r7, #4]
 693 0522 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 694 0524 FB81     		strh	r3, [r7, #14]	@ movhi
 377:../src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 378:../src/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 695              		.loc 1 378 0
 696 0526 7B68     		ldr	r3, [r7, #4]
 697 0528 9B88     		ldrh	r3, [r3, #4]	@ movhi
 698 052a BB81     		strh	r3, [r7, #12]	@ movhi
 379:../src/stm32f10x_tim.c ****   
 380:../src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
 381:../src/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR1;
 699              		.loc 1 381 0
 700 052c 7B68     		ldr	r3, [r7, #4]
 701 052e 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 702 0530 7B81     		strh	r3, [r7, #10]	@ movhi
 382:../src/stm32f10x_tim.c ****     
 383:../src/stm32f10x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 384:../src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
 703              		.loc 1 384 0
 704 0532 7B89     		ldrh	r3, [r7, #10]	@ movhi
 705 0534 23F4E043 		bic	r3, r3, #28672
 706 0538 7B81     		strh	r3, [r7, #10]	@ movhi
 385:../src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
 707              		.loc 1 385 0
 708 053a 7B89     		ldrh	r3, [r7, #10]	@ movhi
 709 053c 23F44073 		bic	r3, r3, #768
 710 0540 7B81     		strh	r3, [r7, #10]	@ movhi
 386:../src/stm32f10x_tim.c ****   
 387:../src/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 388:../src/stm32f10x_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 711              		.loc 1 388 0
 712 0542 3B68     		ldr	r3, [r7, #0]
 713 0544 1B88     		ldrh	r3, [r3, #0]
 714 0546 4FEA0323 		lsl	r3, r3, #8
 715 054a 9AB2     		uxth	r2, r3
 716 054c 7B89     		ldrh	r3, [r7, #10]	@ movhi
 717 054e 1343     		orrs	r3, r3, r2
 718 0550 7B81     		strh	r3, [r7, #10]	@ movhi
 389:../src/stm32f10x_tim.c ****   
 390:../src/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 391:../src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 719              		.loc 1 391 0
 720 0552 FB89     		ldrh	r3, [r7, #14]	@ movhi
 721 0554 23F02003 		bic	r3, r3, #32
 722 0558 FB81     		strh	r3, [r7, #14]	@ movhi
 392:../src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 393:../src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 723              		.loc 1 393 0
 724 055a 3B68     		ldr	r3, [r7, #0]
 725 055c 1B89     		ldrh	r3, [r3, #8]
 726 055e 4FEA0313 		lsl	r3, r3, #4
 727 0562 9AB2     		uxth	r2, r3
 728 0564 FB89     		ldrh	r3, [r7, #14]	@ movhi
 729 0566 1343     		orrs	r3, r3, r2
 730 0568 FB81     		strh	r3, [r7, #14]	@ movhi
 394:../src/stm32f10x_tim.c ****   
 395:../src/stm32f10x_tim.c ****   /* Set the Output State */
 396:../src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 731              		.loc 1 396 0
 732 056a 3B68     		ldr	r3, [r7, #0]
 733 056c 5B88     		ldrh	r3, [r3, #2]
 734 056e 4FEA0313 		lsl	r3, r3, #4
 735 0572 9AB2     		uxth	r2, r3
 736 0574 FB89     		ldrh	r3, [r7, #14]	@ movhi
 737 0576 1343     		orrs	r3, r3, r2
 738 0578 FB81     		strh	r3, [r7, #14]	@ movhi
 397:../src/stm32f10x_tim.c ****     
 398:../src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 739              		.loc 1 398 0
 740 057a 7A68     		ldr	r2, [r7, #4]
 741 057c 4FF43053 		mov	r3, #11264
 742 0580 C4F20103 		movt	r3, 16385
 743 0584 9A42     		cmp	r2, r3
 744 0586 06D0     		beq	.L29
 745              		.loc 1 398 0 is_stmt 0 discriminator 1
 746 0588 7A68     		ldr	r2, [r7, #4]
 747 058a 4FF45053 		mov	r3, #13312
 748 058e C4F20103 		movt	r3, 16385
 749 0592 9A42     		cmp	r2, r3
 750 0594 2FD1     		bne	.L30
 751              	.L29:
 399:../src/stm32f10x_tim.c ****   {
 400:../src/stm32f10x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 401:../src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 402:../src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 403:../src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 404:../src/stm32f10x_tim.c ****     
 405:../src/stm32f10x_tim.c ****     /* Reset the Output N Polarity level */
 406:../src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
 752              		.loc 1 406 0 is_stmt 1
 753 0596 FB89     		ldrh	r3, [r7, #14]	@ movhi
 754 0598 23F08003 		bic	r3, r3, #128
 755 059c FB81     		strh	r3, [r7, #14]	@ movhi
 407:../src/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 408:../src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 756              		.loc 1 408 0
 757 059e 3B68     		ldr	r3, [r7, #0]
 758 05a0 5B89     		ldrh	r3, [r3, #10]
 759 05a2 4FEA0313 		lsl	r3, r3, #4
 760 05a6 9AB2     		uxth	r2, r3
 761 05a8 FB89     		ldrh	r3, [r7, #14]	@ movhi
 762 05aa 1343     		orrs	r3, r3, r2
 763 05ac FB81     		strh	r3, [r7, #14]	@ movhi
 409:../src/stm32f10x_tim.c ****     
 410:../src/stm32f10x_tim.c ****     /* Reset the Output N State */
 411:../src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
 764              		.loc 1 411 0
 765 05ae FB89     		ldrh	r3, [r7, #14]	@ movhi
 766 05b0 23F04003 		bic	r3, r3, #64
 767 05b4 FB81     		strh	r3, [r7, #14]	@ movhi
 412:../src/stm32f10x_tim.c ****     /* Set the Output N State */
 413:../src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 768              		.loc 1 413 0
 769 05b6 3B68     		ldr	r3, [r7, #0]
 770 05b8 9B88     		ldrh	r3, [r3, #4]
 771 05ba 4FEA0313 		lsl	r3, r3, #4
 772 05be 9AB2     		uxth	r2, r3
 773 05c0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 774 05c2 1343     		orrs	r3, r3, r2
 775 05c4 FB81     		strh	r3, [r7, #14]	@ movhi
 414:../src/stm32f10x_tim.c ****     
 415:../src/stm32f10x_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 416:../src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
 776              		.loc 1 416 0
 777 05c6 BB89     		ldrh	r3, [r7, #12]	@ movhi
 778 05c8 23F48063 		bic	r3, r3, #1024
 779 05cc BB81     		strh	r3, [r7, #12]	@ movhi
 417:../src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
 780              		.loc 1 417 0
 781 05ce BB89     		ldrh	r3, [r7, #12]	@ movhi
 782 05d0 23F40063 		bic	r3, r3, #2048
 783 05d4 BB81     		strh	r3, [r7, #12]	@ movhi
 418:../src/stm32f10x_tim.c ****     
 419:../src/stm32f10x_tim.c ****     /* Set the Output Idle state */
 420:../src/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 784              		.loc 1 420 0
 785 05d6 3B68     		ldr	r3, [r7, #0]
 786 05d8 9B89     		ldrh	r3, [r3, #12]
 787 05da 4FEA8303 		lsl	r3, r3, #2
 788 05de 9AB2     		uxth	r2, r3
 789 05e0 BB89     		ldrh	r3, [r7, #12]	@ movhi
 790 05e2 1343     		orrs	r3, r3, r2
 791 05e4 BB81     		strh	r3, [r7, #12]	@ movhi
 421:../src/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 422:../src/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 792              		.loc 1 422 0
 793 05e6 3B68     		ldr	r3, [r7, #0]
 794 05e8 DB89     		ldrh	r3, [r3, #14]
 795 05ea 4FEA8303 		lsl	r3, r3, #2
 796 05ee 9AB2     		uxth	r2, r3
 797 05f0 BB89     		ldrh	r3, [r7, #12]	@ movhi
 798 05f2 1343     		orrs	r3, r3, r2
 799 05f4 BB81     		strh	r3, [r7, #12]	@ movhi
 800              	.L30:
 423:../src/stm32f10x_tim.c ****   }
 424:../src/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 425:../src/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 801              		.loc 1 425 0
 802 05f6 7B68     		ldr	r3, [r7, #4]
 803 05f8 BA89     		ldrh	r2, [r7, #12]	@ movhi
 804 05fa 9A80     		strh	r2, [r3, #4]	@ movhi
 426:../src/stm32f10x_tim.c ****   
 427:../src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
 428:../src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 805              		.loc 1 428 0
 806 05fc 7B68     		ldr	r3, [r7, #4]
 807 05fe 7A89     		ldrh	r2, [r7, #10]	@ movhi
 808 0600 1A83     		strh	r2, [r3, #24]	@ movhi
 429:../src/stm32f10x_tim.c **** 
 430:../src/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 431:../src/stm32f10x_tim.c ****   TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 809              		.loc 1 431 0
 810 0602 3B68     		ldr	r3, [r7, #0]
 811 0604 DA88     		ldrh	r2, [r3, #6]
 812 0606 7B68     		ldr	r3, [r7, #4]
 813 0608 1A87     		strh	r2, [r3, #56]	@ movhi
 432:../src/stm32f10x_tim.c ****   
 433:../src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 434:../src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 814              		.loc 1 434 0
 815 060a 7B68     		ldr	r3, [r7, #4]
 816 060c FA89     		ldrh	r2, [r7, #14]	@ movhi
 817 060e 1A84     		strh	r2, [r3, #32]	@ movhi
 435:../src/stm32f10x_tim.c **** }
 818              		.loc 1 435 0
 819 0610 07F11407 		add	r7, r7, #20
 820 0614 BD46     		mov	sp, r7
 821 0616 80BC     		pop	{r7}
 822 0618 7047     		bx	lr
 823              		.cfi_endproc
 824              	.LFE32:
 826 061a 00BF     		.align	2
 827              		.global	TIM_OC3Init
 828              		.thumb
 829              		.thumb_func
 831              	TIM_OC3Init:
 832              	.LFB33:
 436:../src/stm32f10x_tim.c **** 
 437:../src/stm32f10x_tim.c **** /**
 438:../src/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Channel3 according to the specified
 439:../src/stm32f10x_tim.c ****   *         parameters in the TIM_OCInitStruct.
 440:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 441:../src/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 442:../src/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 443:../src/stm32f10x_tim.c ****   * @retval None
 444:../src/stm32f10x_tim.c ****   */
 445:../src/stm32f10x_tim.c **** void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 446:../src/stm32f10x_tim.c **** {
 833              		.loc 1 446 0
 834              		.cfi_startproc
 835              		@ args = 0, pretend = 0, frame = 16
 836              		@ frame_needed = 1, uses_anonymous_args = 0
 837              		@ link register save eliminated.
 838 061c 80B4     		push	{r7}
 839              	.LCFI12:
 840              		.cfi_def_cfa_offset 4
 841              		.cfi_offset 7, -4
 842 061e 85B0     		sub	sp, sp, #20
 843              	.LCFI13:
 844              		.cfi_def_cfa_offset 24
 845 0620 00AF     		add	r7, sp, #0
 846              	.LCFI14:
 847              		.cfi_def_cfa_register 7
 848 0622 7860     		str	r0, [r7, #4]
 849 0624 3960     		str	r1, [r7, #0]
 447:../src/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 850              		.loc 1 447 0
 851 0626 4FF00003 		mov	r3, #0
 852 062a 7B81     		strh	r3, [r7, #10]	@ movhi
 853 062c 4FF00003 		mov	r3, #0
 854 0630 FB81     		strh	r3, [r7, #14]	@ movhi
 855 0632 4FF00003 		mov	r3, #0
 856 0636 BB81     		strh	r3, [r7, #12]	@ movhi
 448:../src/stm32f10x_tim.c ****    
 449:../src/stm32f10x_tim.c ****   /* Check the parameters */
 450:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
 451:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 452:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 453:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 454:../src/stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
 455:../src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 857              		.loc 1 455 0
 858 0638 7B68     		ldr	r3, [r7, #4]
 859 063a 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 860 063c 9BB2     		uxth	r3, r3
 861 063e 23F48073 		bic	r3, r3, #256
 862 0642 9AB2     		uxth	r2, r3
 863 0644 7B68     		ldr	r3, [r7, #4]
 864 0646 1A84     		strh	r2, [r3, #32]	@ movhi
 456:../src/stm32f10x_tim.c ****   
 457:../src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 458:../src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 865              		.loc 1 458 0
 866 0648 7B68     		ldr	r3, [r7, #4]
 867 064a 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 868 064c FB81     		strh	r3, [r7, #14]	@ movhi
 459:../src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 460:../src/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 869              		.loc 1 460 0
 870 064e 7B68     		ldr	r3, [r7, #4]
 871 0650 9B88     		ldrh	r3, [r3, #4]	@ movhi
 872 0652 BB81     		strh	r3, [r7, #12]	@ movhi
 461:../src/stm32f10x_tim.c ****   
 462:../src/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
 463:../src/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR2;
 873              		.loc 1 463 0
 874 0654 7B68     		ldr	r3, [r7, #4]
 875 0656 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 876 0658 7B81     		strh	r3, [r7, #10]	@ movhi
 464:../src/stm32f10x_tim.c ****     
 465:../src/stm32f10x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 466:../src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
 877              		.loc 1 466 0
 878 065a 7B89     		ldrh	r3, [r7, #10]	@ movhi
 879 065c 23F07003 		bic	r3, r3, #112
 880 0660 7B81     		strh	r3, [r7, #10]	@ movhi
 467:../src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
 881              		.loc 1 467 0
 882 0662 7B89     		ldrh	r3, [r7, #10]	@ movhi
 883 0664 23F00303 		bic	r3, r3, #3
 884 0668 7B81     		strh	r3, [r7, #10]	@ movhi
 468:../src/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 469:../src/stm32f10x_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 885              		.loc 1 469 0
 886 066a 3B68     		ldr	r3, [r7, #0]
 887 066c 1A88     		ldrh	r2, [r3, #0]
 888 066e 7B89     		ldrh	r3, [r7, #10]	@ movhi
 889 0670 1343     		orrs	r3, r3, r2
 890 0672 7B81     		strh	r3, [r7, #10]	@ movhi
 470:../src/stm32f10x_tim.c ****   
 471:../src/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 472:../src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 891              		.loc 1 472 0
 892 0674 FB89     		ldrh	r3, [r7, #14]	@ movhi
 893 0676 23F40073 		bic	r3, r3, #512
 894 067a FB81     		strh	r3, [r7, #14]	@ movhi
 473:../src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 474:../src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 895              		.loc 1 474 0
 896 067c 3B68     		ldr	r3, [r7, #0]
 897 067e 1B89     		ldrh	r3, [r3, #8]
 898 0680 4FEA0323 		lsl	r3, r3, #8
 899 0684 9AB2     		uxth	r2, r3
 900 0686 FB89     		ldrh	r3, [r7, #14]	@ movhi
 901 0688 1343     		orrs	r3, r3, r2
 902 068a FB81     		strh	r3, [r7, #14]	@ movhi
 475:../src/stm32f10x_tim.c ****   
 476:../src/stm32f10x_tim.c ****   /* Set the Output State */
 477:../src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 903              		.loc 1 477 0
 904 068c 3B68     		ldr	r3, [r7, #0]
 905 068e 5B88     		ldrh	r3, [r3, #2]
 906 0690 4FEA0323 		lsl	r3, r3, #8
 907 0694 9AB2     		uxth	r2, r3
 908 0696 FB89     		ldrh	r3, [r7, #14]	@ movhi
 909 0698 1343     		orrs	r3, r3, r2
 910 069a FB81     		strh	r3, [r7, #14]	@ movhi
 478:../src/stm32f10x_tim.c ****     
 479:../src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 911              		.loc 1 479 0
 912 069c 7A68     		ldr	r2, [r7, #4]
 913 069e 4FF43053 		mov	r3, #11264
 914 06a2 C4F20103 		movt	r3, 16385
 915 06a6 9A42     		cmp	r2, r3
 916 06a8 06D0     		beq	.L32
 917              		.loc 1 479 0 is_stmt 0 discriminator 1
 918 06aa 7A68     		ldr	r2, [r7, #4]
 919 06ac 4FF45053 		mov	r3, #13312
 920 06b0 C4F20103 		movt	r3, 16385
 921 06b4 9A42     		cmp	r2, r3
 922 06b6 2FD1     		bne	.L33
 923              	.L32:
 480:../src/stm32f10x_tim.c ****   {
 481:../src/stm32f10x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 482:../src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 483:../src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 484:../src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 485:../src/stm32f10x_tim.c ****     
 486:../src/stm32f10x_tim.c ****     /* Reset the Output N Polarity level */
 487:../src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
 924              		.loc 1 487 0 is_stmt 1
 925 06b8 FB89     		ldrh	r3, [r7, #14]	@ movhi
 926 06ba 23F40063 		bic	r3, r3, #2048
 927 06be FB81     		strh	r3, [r7, #14]	@ movhi
 488:../src/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 489:../src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 928              		.loc 1 489 0
 929 06c0 3B68     		ldr	r3, [r7, #0]
 930 06c2 5B89     		ldrh	r3, [r3, #10]
 931 06c4 4FEA0323 		lsl	r3, r3, #8
 932 06c8 9AB2     		uxth	r2, r3
 933 06ca FB89     		ldrh	r3, [r7, #14]	@ movhi
 934 06cc 1343     		orrs	r3, r3, r2
 935 06ce FB81     		strh	r3, [r7, #14]	@ movhi
 490:../src/stm32f10x_tim.c ****     /* Reset the Output N State */
 491:../src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
 936              		.loc 1 491 0
 937 06d0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 938 06d2 23F48063 		bic	r3, r3, #1024
 939 06d6 FB81     		strh	r3, [r7, #14]	@ movhi
 492:../src/stm32f10x_tim.c ****     
 493:../src/stm32f10x_tim.c ****     /* Set the Output N State */
 494:../src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 940              		.loc 1 494 0
 941 06d8 3B68     		ldr	r3, [r7, #0]
 942 06da 9B88     		ldrh	r3, [r3, #4]
 943 06dc 4FEA0323 		lsl	r3, r3, #8
 944 06e0 9AB2     		uxth	r2, r3
 945 06e2 FB89     		ldrh	r3, [r7, #14]	@ movhi
 946 06e4 1343     		orrs	r3, r3, r2
 947 06e6 FB81     		strh	r3, [r7, #14]	@ movhi
 495:../src/stm32f10x_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 496:../src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
 948              		.loc 1 496 0
 949 06e8 BB89     		ldrh	r3, [r7, #12]	@ movhi
 950 06ea 23F48053 		bic	r3, r3, #4096
 951 06ee BB81     		strh	r3, [r7, #12]	@ movhi
 497:../src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
 952              		.loc 1 497 0
 953 06f0 BB89     		ldrh	r3, [r7, #12]	@ movhi
 954 06f2 23F40053 		bic	r3, r3, #8192
 955 06f6 BB81     		strh	r3, [r7, #12]	@ movhi
 498:../src/stm32f10x_tim.c ****     /* Set the Output Idle state */
 499:../src/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 956              		.loc 1 499 0
 957 06f8 3B68     		ldr	r3, [r7, #0]
 958 06fa 9B89     		ldrh	r3, [r3, #12]
 959 06fc 4FEA0313 		lsl	r3, r3, #4
 960 0700 9AB2     		uxth	r2, r3
 961 0702 BB89     		ldrh	r3, [r7, #12]	@ movhi
 962 0704 1343     		orrs	r3, r3, r2
 963 0706 BB81     		strh	r3, [r7, #12]	@ movhi
 500:../src/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 501:../src/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 964              		.loc 1 501 0
 965 0708 3B68     		ldr	r3, [r7, #0]
 966 070a DB89     		ldrh	r3, [r3, #14]
 967 070c 4FEA0313 		lsl	r3, r3, #4
 968 0710 9AB2     		uxth	r2, r3
 969 0712 BB89     		ldrh	r3, [r7, #12]	@ movhi
 970 0714 1343     		orrs	r3, r3, r2
 971 0716 BB81     		strh	r3, [r7, #12]	@ movhi
 972              	.L33:
 502:../src/stm32f10x_tim.c ****   }
 503:../src/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 504:../src/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 973              		.loc 1 504 0
 974 0718 7B68     		ldr	r3, [r7, #4]
 975 071a BA89     		ldrh	r2, [r7, #12]	@ movhi
 976 071c 9A80     		strh	r2, [r3, #4]	@ movhi
 505:../src/stm32f10x_tim.c ****   
 506:../src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
 507:../src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 977              		.loc 1 507 0
 978 071e 7B68     		ldr	r3, [r7, #4]
 979 0720 7A89     		ldrh	r2, [r7, #10]	@ movhi
 980 0722 9A83     		strh	r2, [r3, #28]	@ movhi
 508:../src/stm32f10x_tim.c **** 
 509:../src/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 510:../src/stm32f10x_tim.c ****   TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 981              		.loc 1 510 0
 982 0724 3B68     		ldr	r3, [r7, #0]
 983 0726 DA88     		ldrh	r2, [r3, #6]
 984 0728 7B68     		ldr	r3, [r7, #4]
 985 072a 9A87     		strh	r2, [r3, #60]	@ movhi
 511:../src/stm32f10x_tim.c ****   
 512:../src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 513:../src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 986              		.loc 1 513 0
 987 072c 7B68     		ldr	r3, [r7, #4]
 988 072e FA89     		ldrh	r2, [r7, #14]	@ movhi
 989 0730 1A84     		strh	r2, [r3, #32]	@ movhi
 514:../src/stm32f10x_tim.c **** }
 990              		.loc 1 514 0
 991 0732 07F11407 		add	r7, r7, #20
 992 0736 BD46     		mov	sp, r7
 993 0738 80BC     		pop	{r7}
 994 073a 7047     		bx	lr
 995              		.cfi_endproc
 996              	.LFE33:
 998              		.align	2
 999              		.global	TIM_OC4Init
 1000              		.thumb
 1001              		.thumb_func
 1003              	TIM_OC4Init:
 1004              	.LFB34:
 515:../src/stm32f10x_tim.c **** 
 516:../src/stm32f10x_tim.c **** /**
 517:../src/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Channel4 according to the specified
 518:../src/stm32f10x_tim.c ****   *         parameters in the TIM_OCInitStruct.
 519:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 520:../src/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 521:../src/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 522:../src/stm32f10x_tim.c ****   * @retval None
 523:../src/stm32f10x_tim.c ****   */
 524:../src/stm32f10x_tim.c **** void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 525:../src/stm32f10x_tim.c **** {
 1005              		.loc 1 525 0
 1006              		.cfi_startproc
 1007              		@ args = 0, pretend = 0, frame = 16
 1008              		@ frame_needed = 1, uses_anonymous_args = 0
 1009              		@ link register save eliminated.
 1010 073c 80B4     		push	{r7}
 1011              	.LCFI15:
 1012              		.cfi_def_cfa_offset 4
 1013              		.cfi_offset 7, -4
 1014 073e 85B0     		sub	sp, sp, #20
 1015              	.LCFI16:
 1016              		.cfi_def_cfa_offset 24
 1017 0740 00AF     		add	r7, sp, #0
 1018              	.LCFI17:
 1019              		.cfi_def_cfa_register 7
 1020 0742 7860     		str	r0, [r7, #4]
 1021 0744 3960     		str	r1, [r7, #0]
 526:../src/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1022              		.loc 1 526 0
 1023 0746 4FF00003 		mov	r3, #0
 1024 074a BB81     		strh	r3, [r7, #12]	@ movhi
 1025 074c 4FF00003 		mov	r3, #0
 1026 0750 7B81     		strh	r3, [r7, #10]	@ movhi
 1027 0752 4FF00003 		mov	r3, #0
 1028 0756 FB81     		strh	r3, [r7, #14]	@ movhi
 527:../src/stm32f10x_tim.c ****    
 528:../src/stm32f10x_tim.c ****   /* Check the parameters */
 529:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
 530:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 531:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 532:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 533:../src/stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC4E Bit */
 534:../src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 1029              		.loc 1 534 0
 1030 0758 7B68     		ldr	r3, [r7, #4]
 1031 075a 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 1032 075c 9BB2     		uxth	r3, r3
 1033 075e 23F48053 		bic	r3, r3, #4096
 1034 0762 9AB2     		uxth	r2, r3
 1035 0764 7B68     		ldr	r3, [r7, #4]
 1036 0766 1A84     		strh	r2, [r3, #32]	@ movhi
 535:../src/stm32f10x_tim.c ****   
 536:../src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 537:../src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 1037              		.loc 1 537 0
 1038 0768 7B68     		ldr	r3, [r7, #4]
 1039 076a 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 1040 076c 7B81     		strh	r3, [r7, #10]	@ movhi
 538:../src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 539:../src/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 1041              		.loc 1 539 0
 1042 076e 7B68     		ldr	r3, [r7, #4]
 1043 0770 9B88     		ldrh	r3, [r3, #4]	@ movhi
 1044 0772 FB81     		strh	r3, [r7, #14]	@ movhi
 540:../src/stm32f10x_tim.c ****   
 541:../src/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
 542:../src/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR2;
 1045              		.loc 1 542 0
 1046 0774 7B68     		ldr	r3, [r7, #4]
 1047 0776 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 1048 0778 BB81     		strh	r3, [r7, #12]	@ movhi
 543:../src/stm32f10x_tim.c ****     
 544:../src/stm32f10x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 545:../src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
 1049              		.loc 1 545 0
 1050 077a BB89     		ldrh	r3, [r7, #12]	@ movhi
 1051 077c 23F4E043 		bic	r3, r3, #28672
 1052 0780 BB81     		strh	r3, [r7, #12]	@ movhi
 546:../src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
 1053              		.loc 1 546 0
 1054 0782 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1055 0784 23F44073 		bic	r3, r3, #768
 1056 0788 BB81     		strh	r3, [r7, #12]	@ movhi
 547:../src/stm32f10x_tim.c ****   
 548:../src/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 549:../src/stm32f10x_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 1057              		.loc 1 549 0
 1058 078a 3B68     		ldr	r3, [r7, #0]
 1059 078c 1B88     		ldrh	r3, [r3, #0]
 1060 078e 4FEA0323 		lsl	r3, r3, #8
 1061 0792 9AB2     		uxth	r2, r3
 1062 0794 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1063 0796 1343     		orrs	r3, r3, r2
 1064 0798 BB81     		strh	r3, [r7, #12]	@ movhi
 550:../src/stm32f10x_tim.c ****   
 551:../src/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 552:../src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 1065              		.loc 1 552 0
 1066 079a 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1067 079c 23F40053 		bic	r3, r3, #8192
 1068 07a0 7B81     		strh	r3, [r7, #10]	@ movhi
 553:../src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 554:../src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 1069              		.loc 1 554 0
 1070 07a2 3B68     		ldr	r3, [r7, #0]
 1071 07a4 1B89     		ldrh	r3, [r3, #8]
 1072 07a6 4FEA0333 		lsl	r3, r3, #12
 1073 07aa 9AB2     		uxth	r2, r3
 1074 07ac 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1075 07ae 1343     		orrs	r3, r3, r2
 1076 07b0 7B81     		strh	r3, [r7, #10]	@ movhi
 555:../src/stm32f10x_tim.c ****   
 556:../src/stm32f10x_tim.c ****   /* Set the Output State */
 557:../src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 1077              		.loc 1 557 0
 1078 07b2 3B68     		ldr	r3, [r7, #0]
 1079 07b4 5B88     		ldrh	r3, [r3, #2]
 1080 07b6 4FEA0333 		lsl	r3, r3, #12
 1081 07ba 9AB2     		uxth	r2, r3
 1082 07bc 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1083 07be 1343     		orrs	r3, r3, r2
 1084 07c0 7B81     		strh	r3, [r7, #10]	@ movhi
 558:../src/stm32f10x_tim.c ****     
 559:../src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 1085              		.loc 1 559 0
 1086 07c2 7A68     		ldr	r2, [r7, #4]
 1087 07c4 4FF43053 		mov	r3, #11264
 1088 07c8 C4F20103 		movt	r3, 16385
 1089 07cc 9A42     		cmp	r2, r3
 1090 07ce 06D0     		beq	.L35
 1091              		.loc 1 559 0 is_stmt 0 discriminator 1
 1092 07d0 7A68     		ldr	r2, [r7, #4]
 1093 07d2 4FF45053 		mov	r3, #13312
 1094 07d6 C4F20103 		movt	r3, 16385
 1095 07da 9A42     		cmp	r2, r3
 1096 07dc 0BD1     		bne	.L36
 1097              	.L35:
 560:../src/stm32f10x_tim.c ****   {
 561:../src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 562:../src/stm32f10x_tim.c ****     /* Reset the Output Compare IDLE State */
 563:../src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4));
 1098              		.loc 1 563 0 is_stmt 1
 1099 07de FB89     		ldrh	r3, [r7, #14]	@ movhi
 1100 07e0 23F48043 		bic	r3, r3, #16384
 1101 07e4 FB81     		strh	r3, [r7, #14]	@ movhi
 564:../src/stm32f10x_tim.c ****     /* Set the Output Idle state */
 565:../src/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 1102              		.loc 1 565 0
 1103 07e6 3B68     		ldr	r3, [r7, #0]
 1104 07e8 9B89     		ldrh	r3, [r3, #12]
 1105 07ea 4FEA8313 		lsl	r3, r3, #6
 1106 07ee 9AB2     		uxth	r2, r3
 1107 07f0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1108 07f2 1343     		orrs	r3, r3, r2
 1109 07f4 FB81     		strh	r3, [r7, #14]	@ movhi
 1110              	.L36:
 566:../src/stm32f10x_tim.c ****   }
 567:../src/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 568:../src/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 1111              		.loc 1 568 0
 1112 07f6 7B68     		ldr	r3, [r7, #4]
 1113 07f8 FA89     		ldrh	r2, [r7, #14]	@ movhi
 1114 07fa 9A80     		strh	r2, [r3, #4]	@ movhi
 569:../src/stm32f10x_tim.c ****   
 570:../src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */  
 571:../src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 1115              		.loc 1 571 0
 1116 07fc 7B68     		ldr	r3, [r7, #4]
 1117 07fe BA89     		ldrh	r2, [r7, #12]	@ movhi
 1118 0800 9A83     		strh	r2, [r3, #28]	@ movhi
 572:../src/stm32f10x_tim.c **** 
 573:../src/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 574:../src/stm32f10x_tim.c ****   TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 1119              		.loc 1 574 0
 1120 0802 3B68     		ldr	r3, [r7, #0]
 1121 0804 DA88     		ldrh	r2, [r3, #6]
 1122 0806 7B68     		ldr	r3, [r7, #4]
 1123 0808 A3F84020 		strh	r2, [r3, #64]	@ movhi
 575:../src/stm32f10x_tim.c ****   
 576:../src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 577:../src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 1124              		.loc 1 577 0
 1125 080c 7B68     		ldr	r3, [r7, #4]
 1126 080e 7A89     		ldrh	r2, [r7, #10]	@ movhi
 1127 0810 1A84     		strh	r2, [r3, #32]	@ movhi
 578:../src/stm32f10x_tim.c **** }
 1128              		.loc 1 578 0
 1129 0812 07F11407 		add	r7, r7, #20
 1130 0816 BD46     		mov	sp, r7
 1131 0818 80BC     		pop	{r7}
 1132 081a 7047     		bx	lr
 1133              		.cfi_endproc
 1134              	.LFE34:
 1136              		.align	2
 1137              		.global	TIM_ICInit
 1138              		.thumb
 1139              		.thumb_func
 1141              	TIM_ICInit:
 1142              	.LFB35:
 579:../src/stm32f10x_tim.c **** 
 580:../src/stm32f10x_tim.c **** /**
 581:../src/stm32f10x_tim.c ****   * @brief  Initializes the TIM peripheral according to the specified
 582:../src/stm32f10x_tim.c ****   *         parameters in the TIM_ICInitStruct.
 583:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
 584:../src/stm32f10x_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
 585:../src/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 586:../src/stm32f10x_tim.c ****   * @retval None
 587:../src/stm32f10x_tim.c ****   */
 588:../src/stm32f10x_tim.c **** void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
 589:../src/stm32f10x_tim.c **** {
 1143              		.loc 1 589 0
 1144              		.cfi_startproc
 1145              		@ args = 0, pretend = 0, frame = 8
 1146              		@ frame_needed = 1, uses_anonymous_args = 0
 1147 081c 80B5     		push	{r7, lr}
 1148              	.LCFI18:
 1149              		.cfi_def_cfa_offset 8
 1150              		.cfi_offset 14, -4
 1151              		.cfi_offset 7, -8
 1152 081e 82B0     		sub	sp, sp, #8
 1153              	.LCFI19:
 1154              		.cfi_def_cfa_offset 16
 1155 0820 00AF     		add	r7, sp, #0
 1156              	.LCFI20:
 1157              		.cfi_def_cfa_register 7
 1158 0822 7860     		str	r0, [r7, #4]
 1159 0824 3960     		str	r1, [r7, #0]
 590:../src/stm32f10x_tim.c ****   /* Check the parameters */
 591:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_ICInitStruct->TIM_Channel));  
 592:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
 593:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
 594:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
 595:../src/stm32f10x_tim.c ****   
 596:../src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 597:../src/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
 598:../src/stm32f10x_tim.c ****   {
 599:../src/stm32f10x_tim.c ****     assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
 600:../src/stm32f10x_tim.c ****   }
 601:../src/stm32f10x_tim.c ****   else
 602:../src/stm32f10x_tim.c ****   {
 603:../src/stm32f10x_tim.c ****     assert_param(IS_TIM_IC_POLARITY_LITE(TIM_ICInitStruct->TIM_ICPolarity));
 604:../src/stm32f10x_tim.c ****   }
 605:../src/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 1160              		.loc 1 605 0
 1161 0826 3B68     		ldr	r3, [r7, #0]
 1162 0828 1B88     		ldrh	r3, [r3, #0]
 1163 082a 002B     		cmp	r3, #0
 1164 082c 0FD1     		bne	.L38
 606:../src/stm32f10x_tim.c ****   {
 607:../src/stm32f10x_tim.c ****     assert_param(IS_TIM_LIST8_PERIPH(TIMx));
 608:../src/stm32f10x_tim.c ****     /* TI1 Configuration */
 609:../src/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 1165              		.loc 1 609 0
 1166 082e 3B68     		ldr	r3, [r7, #0]
 1167 0830 5988     		ldrh	r1, [r3, #2]
 610:../src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 1168              		.loc 1 610 0
 1169 0832 3B68     		ldr	r3, [r7, #0]
 609:../src/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 1170              		.loc 1 609 0
 1171 0834 9A88     		ldrh	r2, [r3, #4]
 611:../src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 1172              		.loc 1 611 0
 1173 0836 3B68     		ldr	r3, [r7, #0]
 609:../src/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 1174              		.loc 1 609 0
 1175 0838 1B89     		ldrh	r3, [r3, #8]
 1176 083a 7868     		ldr	r0, [r7, #4]
 1177 083c 01F0D4F9 		bl	TI1_Config
 612:../src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 613:../src/stm32f10x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 1178              		.loc 1 613 0
 1179 0840 3B68     		ldr	r3, [r7, #0]
 1180 0842 DB88     		ldrh	r3, [r3, #6]
 1181 0844 7868     		ldr	r0, [r7, #4]
 1182 0846 1946     		mov	r1, r3
 1183 0848 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 1184 084c 36E0     		b	.L37
 1185              	.L38:
 614:../src/stm32f10x_tim.c ****   }
 615:../src/stm32f10x_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 1186              		.loc 1 615 0
 1187 084e 3B68     		ldr	r3, [r7, #0]
 1188 0850 1B88     		ldrh	r3, [r3, #0]
 1189 0852 042B     		cmp	r3, #4
 1190 0854 0FD1     		bne	.L40
 616:../src/stm32f10x_tim.c ****   {
 617:../src/stm32f10x_tim.c ****     assert_param(IS_TIM_LIST6_PERIPH(TIMx));
 618:../src/stm32f10x_tim.c ****     /* TI2 Configuration */
 619:../src/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 1191              		.loc 1 619 0
 1192 0856 3B68     		ldr	r3, [r7, #0]
 1193 0858 5988     		ldrh	r1, [r3, #2]
 620:../src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 1194              		.loc 1 620 0
 1195 085a 3B68     		ldr	r3, [r7, #0]
 619:../src/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 1196              		.loc 1 619 0
 1197 085c 9A88     		ldrh	r2, [r3, #4]
 621:../src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 1198              		.loc 1 621 0
 1199 085e 3B68     		ldr	r3, [r7, #0]
 619:../src/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 1200              		.loc 1 619 0
 1201 0860 1B89     		ldrh	r3, [r3, #8]
 1202 0862 7868     		ldr	r0, [r7, #4]
 1203 0864 01F032FA 		bl	TI2_Config
 622:../src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 623:../src/stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 1204              		.loc 1 623 0
 1205 0868 3B68     		ldr	r3, [r7, #0]
 1206 086a DB88     		ldrh	r3, [r3, #6]
 1207 086c 7868     		ldr	r0, [r7, #4]
 1208 086e 1946     		mov	r1, r3
 1209 0870 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 1210 0874 22E0     		b	.L37
 1211              	.L40:
 624:../src/stm32f10x_tim.c ****   }
 625:../src/stm32f10x_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 1212              		.loc 1 625 0
 1213 0876 3B68     		ldr	r3, [r7, #0]
 1214 0878 1B88     		ldrh	r3, [r3, #0]
 1215 087a 082B     		cmp	r3, #8
 1216 087c 0FD1     		bne	.L41
 626:../src/stm32f10x_tim.c ****   {
 627:../src/stm32f10x_tim.c ****     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
 628:../src/stm32f10x_tim.c ****     /* TI3 Configuration */
 629:../src/stm32f10x_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 1217              		.loc 1 629 0
 1218 087e 3B68     		ldr	r3, [r7, #0]
 1219 0880 5988     		ldrh	r1, [r3, #2]
 630:../src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 1220              		.loc 1 630 0
 1221 0882 3B68     		ldr	r3, [r7, #0]
 629:../src/stm32f10x_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 1222              		.loc 1 629 0
 1223 0884 9A88     		ldrh	r2, [r3, #4]
 631:../src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 1224              		.loc 1 631 0
 1225 0886 3B68     		ldr	r3, [r7, #0]
 629:../src/stm32f10x_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 1226              		.loc 1 629 0
 1227 0888 1B89     		ldrh	r3, [r3, #8]
 1228 088a 7868     		ldr	r0, [r7, #4]
 1229 088c 01F0A0FA 		bl	TI3_Config
 632:../src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 633:../src/stm32f10x_tim.c ****     TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 1230              		.loc 1 633 0
 1231 0890 3B68     		ldr	r3, [r7, #0]
 1232 0892 DB88     		ldrh	r3, [r3, #6]
 1233 0894 7868     		ldr	r0, [r7, #4]
 1234 0896 1946     		mov	r1, r3
 1235 0898 FFF7FEFF 		bl	TIM_SetIC3Prescaler
 1236 089c 0EE0     		b	.L37
 1237              	.L41:
 634:../src/stm32f10x_tim.c ****   }
 635:../src/stm32f10x_tim.c ****   else
 636:../src/stm32f10x_tim.c ****   {
 637:../src/stm32f10x_tim.c ****     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
 638:../src/stm32f10x_tim.c ****     /* TI4 Configuration */
 639:../src/stm32f10x_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 1238              		.loc 1 639 0
 1239 089e 3B68     		ldr	r3, [r7, #0]
 1240 08a0 5988     		ldrh	r1, [r3, #2]
 640:../src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 1241              		.loc 1 640 0
 1242 08a2 3B68     		ldr	r3, [r7, #0]
 639:../src/stm32f10x_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 1243              		.loc 1 639 0
 1244 08a4 9A88     		ldrh	r2, [r3, #4]
 641:../src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 1245              		.loc 1 641 0
 1246 08a6 3B68     		ldr	r3, [r7, #0]
 639:../src/stm32f10x_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 1247              		.loc 1 639 0
 1248 08a8 1B89     		ldrh	r3, [r3, #8]
 1249 08aa 7868     		ldr	r0, [r7, #4]
 1250 08ac 01F00AFB 		bl	TI4_Config
 642:../src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 643:../src/stm32f10x_tim.c ****     TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 1251              		.loc 1 643 0
 1252 08b0 3B68     		ldr	r3, [r7, #0]
 1253 08b2 DB88     		ldrh	r3, [r3, #6]
 1254 08b4 7868     		ldr	r0, [r7, #4]
 1255 08b6 1946     		mov	r1, r3
 1256 08b8 FFF7FEFF 		bl	TIM_SetIC4Prescaler
 1257              	.L37:
 644:../src/stm32f10x_tim.c ****   }
 645:../src/stm32f10x_tim.c **** }
 1258              		.loc 1 645 0
 1259 08bc 07F10807 		add	r7, r7, #8
 1260 08c0 BD46     		mov	sp, r7
 1261 08c2 80BD     		pop	{r7, pc}
 1262              		.cfi_endproc
 1263              	.LFE35:
 1265              		.align	2
 1266              		.global	TIM_PWMIConfig
 1267              		.thumb
 1268              		.thumb_func
 1270              	TIM_PWMIConfig:
 1271              	.LFB36:
 646:../src/stm32f10x_tim.c **** 
 647:../src/stm32f10x_tim.c **** /**
 648:../src/stm32f10x_tim.c ****   * @brief  Configures the TIM peripheral according to the specified
 649:../src/stm32f10x_tim.c ****   *         parameters in the TIM_ICInitStruct to measure an external PWM signal.
 650:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
 651:../src/stm32f10x_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
 652:../src/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 653:../src/stm32f10x_tim.c ****   * @retval None
 654:../src/stm32f10x_tim.c ****   */
 655:../src/stm32f10x_tim.c **** void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
 656:../src/stm32f10x_tim.c **** {
 1272              		.loc 1 656 0
 1273              		.cfi_startproc
 1274              		@ args = 0, pretend = 0, frame = 16
 1275              		@ frame_needed = 1, uses_anonymous_args = 0
 1276 08c4 80B5     		push	{r7, lr}
 1277              	.LCFI21:
 1278              		.cfi_def_cfa_offset 8
 1279              		.cfi_offset 14, -4
 1280              		.cfi_offset 7, -8
 1281 08c6 84B0     		sub	sp, sp, #16
 1282              	.LCFI22:
 1283              		.cfi_def_cfa_offset 24
 1284 08c8 00AF     		add	r7, sp, #0
 1285              	.LCFI23:
 1286              		.cfi_def_cfa_register 7
 1287 08ca 7860     		str	r0, [r7, #4]
 1288 08cc 3960     		str	r1, [r7, #0]
 657:../src/stm32f10x_tim.c ****   uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 1289              		.loc 1 657 0
 1290 08ce 4FF00003 		mov	r3, #0
 1291 08d2 FB81     		strh	r3, [r7, #14]	@ movhi
 658:../src/stm32f10x_tim.c ****   uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 1292              		.loc 1 658 0
 1293 08d4 4FF00103 		mov	r3, #1
 1294 08d8 BB81     		strh	r3, [r7, #12]	@ movhi
 659:../src/stm32f10x_tim.c ****   /* Check the parameters */
 660:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
 661:../src/stm32f10x_tim.c ****   /* Select the Opposite Input Polarity */
 662:../src/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 1295              		.loc 1 662 0
 1296 08da 3B68     		ldr	r3, [r7, #0]
 1297 08dc 5B88     		ldrh	r3, [r3, #2]
 1298 08de 002B     		cmp	r3, #0
 1299 08e0 03D1     		bne	.L43
 663:../src/stm32f10x_tim.c ****   {
 664:../src/stm32f10x_tim.c ****     icoppositepolarity = TIM_ICPolarity_Falling;
 1300              		.loc 1 664 0
 1301 08e2 4FF00203 		mov	r3, #2
 1302 08e6 FB81     		strh	r3, [r7, #14]	@ movhi
 1303 08e8 02E0     		b	.L44
 1304              	.L43:
 665:../src/stm32f10x_tim.c ****   }
 666:../src/stm32f10x_tim.c ****   else
 667:../src/stm32f10x_tim.c ****   {
 668:../src/stm32f10x_tim.c ****     icoppositepolarity = TIM_ICPolarity_Rising;
 1305              		.loc 1 668 0
 1306 08ea 4FF00003 		mov	r3, #0
 1307 08ee FB81     		strh	r3, [r7, #14]	@ movhi
 1308              	.L44:
 669:../src/stm32f10x_tim.c ****   }
 670:../src/stm32f10x_tim.c ****   /* Select the Opposite Input */
 671:../src/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 1309              		.loc 1 671 0
 1310 08f0 3B68     		ldr	r3, [r7, #0]
 1311 08f2 9B88     		ldrh	r3, [r3, #4]
 1312 08f4 012B     		cmp	r3, #1
 1313 08f6 03D1     		bne	.L45
 672:../src/stm32f10x_tim.c ****   {
 673:../src/stm32f10x_tim.c ****     icoppositeselection = TIM_ICSelection_IndirectTI;
 1314              		.loc 1 673 0
 1315 08f8 4FF00203 		mov	r3, #2
 1316 08fc BB81     		strh	r3, [r7, #12]	@ movhi
 1317 08fe 02E0     		b	.L46
 1318              	.L45:
 674:../src/stm32f10x_tim.c ****   }
 675:../src/stm32f10x_tim.c ****   else
 676:../src/stm32f10x_tim.c ****   {
 677:../src/stm32f10x_tim.c ****     icoppositeselection = TIM_ICSelection_DirectTI;
 1319              		.loc 1 677 0
 1320 0900 4FF00103 		mov	r3, #1
 1321 0904 BB81     		strh	r3, [r7, #12]	@ movhi
 1322              	.L46:
 678:../src/stm32f10x_tim.c ****   }
 679:../src/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 1323              		.loc 1 679 0
 1324 0906 3B68     		ldr	r3, [r7, #0]
 1325 0908 1B88     		ldrh	r3, [r3, #0]
 1326 090a 002B     		cmp	r3, #0
 1327 090c 1CD1     		bne	.L47
 680:../src/stm32f10x_tim.c ****   {
 681:../src/stm32f10x_tim.c ****     /* TI1 Configuration */
 682:../src/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 1328              		.loc 1 682 0
 1329 090e 3B68     		ldr	r3, [r7, #0]
 1330 0910 5988     		ldrh	r1, [r3, #2]
 1331 0912 3B68     		ldr	r3, [r7, #0]
 1332 0914 9A88     		ldrh	r2, [r3, #4]
 683:../src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 1333              		.loc 1 683 0
 1334 0916 3B68     		ldr	r3, [r7, #0]
 682:../src/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 1335              		.loc 1 682 0
 1336 0918 1B89     		ldrh	r3, [r3, #8]
 1337 091a 7868     		ldr	r0, [r7, #4]
 1338 091c 01F064F9 		bl	TI1_Config
 684:../src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 685:../src/stm32f10x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 1339              		.loc 1 685 0
 1340 0920 3B68     		ldr	r3, [r7, #0]
 1341 0922 DB88     		ldrh	r3, [r3, #6]
 1342 0924 7868     		ldr	r0, [r7, #4]
 1343 0926 1946     		mov	r1, r3
 1344 0928 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 686:../src/stm32f10x_tim.c ****     /* TI2 Configuration */
 687:../src/stm32f10x_tim.c ****     TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 1345              		.loc 1 687 0
 1346 092c 3B68     		ldr	r3, [r7, #0]
 1347 092e 1B89     		ldrh	r3, [r3, #8]
 1348 0930 F989     		ldrh	r1, [r7, #14]
 1349 0932 BA89     		ldrh	r2, [r7, #12]
 1350 0934 7868     		ldr	r0, [r7, #4]
 1351 0936 01F0C9F9 		bl	TI2_Config
 688:../src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 689:../src/stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 1352              		.loc 1 689 0
 1353 093a 3B68     		ldr	r3, [r7, #0]
 1354 093c DB88     		ldrh	r3, [r3, #6]
 1355 093e 7868     		ldr	r0, [r7, #4]
 1356 0940 1946     		mov	r1, r3
 1357 0942 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 1358 0946 1BE0     		b	.L42
 1359              	.L47:
 690:../src/stm32f10x_tim.c ****   }
 691:../src/stm32f10x_tim.c ****   else
 692:../src/stm32f10x_tim.c ****   { 
 693:../src/stm32f10x_tim.c ****     /* TI2 Configuration */
 694:../src/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 1360              		.loc 1 694 0
 1361 0948 3B68     		ldr	r3, [r7, #0]
 1362 094a 5988     		ldrh	r1, [r3, #2]
 1363 094c 3B68     		ldr	r3, [r7, #0]
 1364 094e 9A88     		ldrh	r2, [r3, #4]
 695:../src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 1365              		.loc 1 695 0
 1366 0950 3B68     		ldr	r3, [r7, #0]
 694:../src/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 1367              		.loc 1 694 0
 1368 0952 1B89     		ldrh	r3, [r3, #8]
 1369 0954 7868     		ldr	r0, [r7, #4]
 1370 0956 01F0B9F9 		bl	TI2_Config
 696:../src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 697:../src/stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 1371              		.loc 1 697 0
 1372 095a 3B68     		ldr	r3, [r7, #0]
 1373 095c DB88     		ldrh	r3, [r3, #6]
 1374 095e 7868     		ldr	r0, [r7, #4]
 1375 0960 1946     		mov	r1, r3
 1376 0962 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 698:../src/stm32f10x_tim.c ****     /* TI1 Configuration */
 699:../src/stm32f10x_tim.c ****     TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 1377              		.loc 1 699 0
 1378 0966 3B68     		ldr	r3, [r7, #0]
 1379 0968 1B89     		ldrh	r3, [r3, #8]
 1380 096a F989     		ldrh	r1, [r7, #14]
 1381 096c BA89     		ldrh	r2, [r7, #12]
 1382 096e 7868     		ldr	r0, [r7, #4]
 1383 0970 01F03AF9 		bl	TI1_Config
 700:../src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 701:../src/stm32f10x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 1384              		.loc 1 701 0
 1385 0974 3B68     		ldr	r3, [r7, #0]
 1386 0976 DB88     		ldrh	r3, [r3, #6]
 1387 0978 7868     		ldr	r0, [r7, #4]
 1388 097a 1946     		mov	r1, r3
 1389 097c FFF7FEFF 		bl	TIM_SetIC1Prescaler
 1390              	.L42:
 702:../src/stm32f10x_tim.c ****   }
 703:../src/stm32f10x_tim.c **** }
 1391              		.loc 1 703 0
 1392 0980 07F11007 		add	r7, r7, #16
 1393 0984 BD46     		mov	sp, r7
 1394 0986 80BD     		pop	{r7, pc}
 1395              		.cfi_endproc
 1396              	.LFE36:
 1398              		.align	2
 1399              		.global	TIM_BDTRConfig
 1400              		.thumb
 1401              		.thumb_func
 1403              	TIM_BDTRConfig:
 1404              	.LFB37:
 704:../src/stm32f10x_tim.c **** 
 705:../src/stm32f10x_tim.c **** /**
 706:../src/stm32f10x_tim.c ****   * @brief  Configures the: Break feature, dead time, Lock level, the OSSI,
 707:../src/stm32f10x_tim.c ****   *         the OSSR State and the AOE(automatic output enable).
 708:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIM 
 709:../src/stm32f10x_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
 710:../src/stm32f10x_tim.c ****   *         contains the BDTR Register configuration  information for the TIM peripheral.
 711:../src/stm32f10x_tim.c ****   * @retval None
 712:../src/stm32f10x_tim.c ****   */
 713:../src/stm32f10x_tim.c **** void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
 714:../src/stm32f10x_tim.c **** {
 1405              		.loc 1 714 0
 1406              		.cfi_startproc
 1407              		@ args = 0, pretend = 0, frame = 8
 1408              		@ frame_needed = 1, uses_anonymous_args = 0
 1409              		@ link register save eliminated.
 1410 0988 80B4     		push	{r7}
 1411              	.LCFI24:
 1412              		.cfi_def_cfa_offset 4
 1413              		.cfi_offset 7, -4
 1414 098a 83B0     		sub	sp, sp, #12
 1415              	.LCFI25:
 1416              		.cfi_def_cfa_offset 16
 1417 098c 00AF     		add	r7, sp, #0
 1418              	.LCFI26:
 1419              		.cfi_def_cfa_register 7
 1420 098e 7860     		str	r0, [r7, #4]
 1421 0990 3960     		str	r1, [r7, #0]
 715:../src/stm32f10x_tim.c ****   /* Check the parameters */
 716:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
 717:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OSSR_STATE(TIM_BDTRInitStruct->TIM_OSSRState));
 718:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OSSI_STATE(TIM_BDTRInitStruct->TIM_OSSIState));
 719:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->TIM_LOCKLevel));
 720:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
 721:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
 722:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
 723:../src/stm32f10x_tim.c ****   /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
 724:../src/stm32f10x_tim.c ****      the OSSI State, the dead time value and the Automatic Output Enable Bit */
 725:../src/stm32f10x_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 1422              		.loc 1 725 0
 1423 0992 3B68     		ldr	r3, [r7, #0]
 1424 0994 1A88     		ldrh	r2, [r3, #0]
 1425 0996 3B68     		ldr	r3, [r7, #0]
 1426 0998 5B88     		ldrh	r3, [r3, #2]
 1427 099a 1343     		orrs	r3, r3, r2
 1428 099c 9AB2     		uxth	r2, r3
 726:../src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 1429              		.loc 1 726 0
 1430 099e 3B68     		ldr	r3, [r7, #0]
 1431 09a0 9B88     		ldrh	r3, [r3, #4]
 725:../src/stm32f10x_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 1432              		.loc 1 725 0
 1433 09a2 1343     		orrs	r3, r3, r2
 1434 09a4 9AB2     		uxth	r2, r3
 1435              		.loc 1 726 0
 1436 09a6 3B68     		ldr	r3, [r7, #0]
 1437 09a8 DB88     		ldrh	r3, [r3, #6]
 725:../src/stm32f10x_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 1438              		.loc 1 725 0
 1439 09aa 1343     		orrs	r3, r3, r2
 1440 09ac 9AB2     		uxth	r2, r3
 727:../src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 1441              		.loc 1 727 0
 1442 09ae 3B68     		ldr	r3, [r7, #0]
 1443 09b0 1B89     		ldrh	r3, [r3, #8]
 725:../src/stm32f10x_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 1444              		.loc 1 725 0
 1445 09b2 1343     		orrs	r3, r3, r2
 1446 09b4 9AB2     		uxth	r2, r3
 1447              		.loc 1 727 0
 1448 09b6 3B68     		ldr	r3, [r7, #0]
 1449 09b8 5B89     		ldrh	r3, [r3, #10]
 725:../src/stm32f10x_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 1450              		.loc 1 725 0
 1451 09ba 1343     		orrs	r3, r3, r2
 1452 09bc 9AB2     		uxth	r2, r3
 728:../src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_AutomaticOutput;
 1453              		.loc 1 728 0
 1454 09be 3B68     		ldr	r3, [r7, #0]
 1455 09c0 9B89     		ldrh	r3, [r3, #12]
 725:../src/stm32f10x_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 1456              		.loc 1 725 0
 1457 09c2 1343     		orrs	r3, r3, r2
 1458 09c4 9AB2     		uxth	r2, r3
 1459 09c6 7B68     		ldr	r3, [r7, #4]
 1460 09c8 A3F84420 		strh	r2, [r3, #68]	@ movhi
 729:../src/stm32f10x_tim.c **** }
 1461              		.loc 1 729 0
 1462 09cc 07F10C07 		add	r7, r7, #12
 1463 09d0 BD46     		mov	sp, r7
 1464 09d2 80BC     		pop	{r7}
 1465 09d4 7047     		bx	lr
 1466              		.cfi_endproc
 1467              	.LFE37:
 1469 09d6 00BF     		.align	2
 1470              		.global	TIM_TimeBaseStructInit
 1471              		.thumb
 1472              		.thumb_func
 1474              	TIM_TimeBaseStructInit:
 1475              	.LFB38:
 730:../src/stm32f10x_tim.c **** 
 731:../src/stm32f10x_tim.c **** /**
 732:../src/stm32f10x_tim.c ****   * @brief  Fills each TIM_TimeBaseInitStruct member with its default value.
 733:../src/stm32f10x_tim.c ****   * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
 734:../src/stm32f10x_tim.c ****   *         structure which will be initialized.
 735:../src/stm32f10x_tim.c ****   * @retval None
 736:../src/stm32f10x_tim.c ****   */
 737:../src/stm32f10x_tim.c **** void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 738:../src/stm32f10x_tim.c **** {
 1476              		.loc 1 738 0
 1477              		.cfi_startproc
 1478              		@ args = 0, pretend = 0, frame = 8
 1479              		@ frame_needed = 1, uses_anonymous_args = 0
 1480              		@ link register save eliminated.
 1481 09d8 80B4     		push	{r7}
 1482              	.LCFI27:
 1483              		.cfi_def_cfa_offset 4
 1484              		.cfi_offset 7, -4
 1485 09da 83B0     		sub	sp, sp, #12
 1486              	.LCFI28:
 1487              		.cfi_def_cfa_offset 16
 1488 09dc 00AF     		add	r7, sp, #0
 1489              	.LCFI29:
 1490              		.cfi_def_cfa_register 7
 1491 09de 7860     		str	r0, [r7, #4]
 739:../src/stm32f10x_tim.c ****   /* Set the default configuration */
 740:../src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 1492              		.loc 1 740 0
 1493 09e0 7B68     		ldr	r3, [r7, #4]
 1494 09e2 4FF6FF72 		movw	r2, #65535
 1495 09e6 9A80     		strh	r2, [r3, #4]	@ movhi
 741:../src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 1496              		.loc 1 741 0
 1497 09e8 7B68     		ldr	r3, [r7, #4]
 1498 09ea 4FF00002 		mov	r2, #0
 1499 09ee 1A80     		strh	r2, [r3, #0]	@ movhi
 742:../src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 1500              		.loc 1 742 0
 1501 09f0 7B68     		ldr	r3, [r7, #4]
 1502 09f2 4FF00002 		mov	r2, #0
 1503 09f6 DA80     		strh	r2, [r3, #6]	@ movhi
 743:../src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 1504              		.loc 1 743 0
 1505 09f8 7B68     		ldr	r3, [r7, #4]
 1506 09fa 4FF00002 		mov	r2, #0
 1507 09fe 5A80     		strh	r2, [r3, #2]	@ movhi
 744:../src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 1508              		.loc 1 744 0
 1509 0a00 7B68     		ldr	r3, [r7, #4]
 1510 0a02 4FF00002 		mov	r2, #0
 1511 0a06 1A72     		strb	r2, [r3, #8]
 745:../src/stm32f10x_tim.c **** }
 1512              		.loc 1 745 0
 1513 0a08 07F10C07 		add	r7, r7, #12
 1514 0a0c BD46     		mov	sp, r7
 1515 0a0e 80BC     		pop	{r7}
 1516 0a10 7047     		bx	lr
 1517              		.cfi_endproc
 1518              	.LFE38:
 1520 0a12 00BF     		.align	2
 1521              		.global	TIM_OCStructInit
 1522              		.thumb
 1523              		.thumb_func
 1525              	TIM_OCStructInit:
 1526              	.LFB39:
 746:../src/stm32f10x_tim.c **** 
 747:../src/stm32f10x_tim.c **** /**
 748:../src/stm32f10x_tim.c ****   * @brief  Fills each TIM_OCInitStruct member with its default value.
 749:../src/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct : pointer to a TIM_OCInitTypeDef structure which will
 750:../src/stm32f10x_tim.c ****   *         be initialized.
 751:../src/stm32f10x_tim.c ****   * @retval None
 752:../src/stm32f10x_tim.c ****   */
 753:../src/stm32f10x_tim.c **** void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
 754:../src/stm32f10x_tim.c **** {
 1527              		.loc 1 754 0
 1528              		.cfi_startproc
 1529              		@ args = 0, pretend = 0, frame = 8
 1530              		@ frame_needed = 1, uses_anonymous_args = 0
 1531              		@ link register save eliminated.
 1532 0a14 80B4     		push	{r7}
 1533              	.LCFI30:
 1534              		.cfi_def_cfa_offset 4
 1535              		.cfi_offset 7, -4
 1536 0a16 83B0     		sub	sp, sp, #12
 1537              	.LCFI31:
 1538              		.cfi_def_cfa_offset 16
 1539 0a18 00AF     		add	r7, sp, #0
 1540              	.LCFI32:
 1541              		.cfi_def_cfa_register 7
 1542 0a1a 7860     		str	r0, [r7, #4]
 755:../src/stm32f10x_tim.c ****   /* Set the default configuration */
 756:../src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 1543              		.loc 1 756 0
 1544 0a1c 7B68     		ldr	r3, [r7, #4]
 1545 0a1e 4FF00002 		mov	r2, #0
 1546 0a22 1A80     		strh	r2, [r3, #0]	@ movhi
 757:../src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 1547              		.loc 1 757 0
 1548 0a24 7B68     		ldr	r3, [r7, #4]
 1549 0a26 4FF00002 		mov	r2, #0
 1550 0a2a 5A80     		strh	r2, [r3, #2]	@ movhi
 758:../src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 1551              		.loc 1 758 0
 1552 0a2c 7B68     		ldr	r3, [r7, #4]
 1553 0a2e 4FF00002 		mov	r2, #0
 1554 0a32 9A80     		strh	r2, [r3, #4]	@ movhi
 759:../src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x0000;
 1555              		.loc 1 759 0
 1556 0a34 7B68     		ldr	r3, [r7, #4]
 1557 0a36 4FF00002 		mov	r2, #0
 1558 0a3a DA80     		strh	r2, [r3, #6]	@ movhi
 760:../src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 1559              		.loc 1 760 0
 1560 0a3c 7B68     		ldr	r3, [r7, #4]
 1561 0a3e 4FF00002 		mov	r2, #0
 1562 0a42 1A81     		strh	r2, [r3, #8]	@ movhi
 761:../src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 1563              		.loc 1 761 0
 1564 0a44 7B68     		ldr	r3, [r7, #4]
 1565 0a46 4FF00002 		mov	r2, #0
 1566 0a4a 5A81     		strh	r2, [r3, #10]	@ movhi
 762:../src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 1567              		.loc 1 762 0
 1568 0a4c 7B68     		ldr	r3, [r7, #4]
 1569 0a4e 4FF00002 		mov	r2, #0
 1570 0a52 9A81     		strh	r2, [r3, #12]	@ movhi
 763:../src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 1571              		.loc 1 763 0
 1572 0a54 7B68     		ldr	r3, [r7, #4]
 1573 0a56 4FF00002 		mov	r2, #0
 1574 0a5a DA81     		strh	r2, [r3, #14]	@ movhi
 764:../src/stm32f10x_tim.c **** }
 1575              		.loc 1 764 0
 1576 0a5c 07F10C07 		add	r7, r7, #12
 1577 0a60 BD46     		mov	sp, r7
 1578 0a62 80BC     		pop	{r7}
 1579 0a64 7047     		bx	lr
 1580              		.cfi_endproc
 1581              	.LFE39:
 1583 0a66 00BF     		.align	2
 1584              		.global	TIM_ICStructInit
 1585              		.thumb
 1586              		.thumb_func
 1588              	TIM_ICStructInit:
 1589              	.LFB40:
 765:../src/stm32f10x_tim.c **** 
 766:../src/stm32f10x_tim.c **** /**
 767:../src/stm32f10x_tim.c ****   * @brief  Fills each TIM_ICInitStruct member with its default value.
 768:../src/stm32f10x_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
 769:../src/stm32f10x_tim.c ****   *         be initialized.
 770:../src/stm32f10x_tim.c ****   * @retval None
 771:../src/stm32f10x_tim.c ****   */
 772:../src/stm32f10x_tim.c **** void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
 773:../src/stm32f10x_tim.c **** {
 1590              		.loc 1 773 0
 1591              		.cfi_startproc
 1592              		@ args = 0, pretend = 0, frame = 8
 1593              		@ frame_needed = 1, uses_anonymous_args = 0
 1594              		@ link register save eliminated.
 1595 0a68 80B4     		push	{r7}
 1596              	.LCFI33:
 1597              		.cfi_def_cfa_offset 4
 1598              		.cfi_offset 7, -4
 1599 0a6a 83B0     		sub	sp, sp, #12
 1600              	.LCFI34:
 1601              		.cfi_def_cfa_offset 16
 1602 0a6c 00AF     		add	r7, sp, #0
 1603              	.LCFI35:
 1604              		.cfi_def_cfa_register 7
 1605 0a6e 7860     		str	r0, [r7, #4]
 774:../src/stm32f10x_tim.c ****   /* Set the default configuration */
 775:../src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 1606              		.loc 1 775 0
 1607 0a70 7B68     		ldr	r3, [r7, #4]
 1608 0a72 4FF00002 		mov	r2, #0
 1609 0a76 1A80     		strh	r2, [r3, #0]	@ movhi
 776:../src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 1610              		.loc 1 776 0
 1611 0a78 7B68     		ldr	r3, [r7, #4]
 1612 0a7a 4FF00002 		mov	r2, #0
 1613 0a7e 5A80     		strh	r2, [r3, #2]	@ movhi
 777:../src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 1614              		.loc 1 777 0
 1615 0a80 7B68     		ldr	r3, [r7, #4]
 1616 0a82 4FF00102 		mov	r2, #1
 1617 0a86 9A80     		strh	r2, [r3, #4]	@ movhi
 778:../src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 1618              		.loc 1 778 0
 1619 0a88 7B68     		ldr	r3, [r7, #4]
 1620 0a8a 4FF00002 		mov	r2, #0
 1621 0a8e DA80     		strh	r2, [r3, #6]	@ movhi
 779:../src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
 1622              		.loc 1 779 0
 1623 0a90 7B68     		ldr	r3, [r7, #4]
 1624 0a92 4FF00002 		mov	r2, #0
 1625 0a96 1A81     		strh	r2, [r3, #8]	@ movhi
 780:../src/stm32f10x_tim.c **** }
 1626              		.loc 1 780 0
 1627 0a98 07F10C07 		add	r7, r7, #12
 1628 0a9c BD46     		mov	sp, r7
 1629 0a9e 80BC     		pop	{r7}
 1630 0aa0 7047     		bx	lr
 1631              		.cfi_endproc
 1632              	.LFE40:
 1634 0aa2 00BF     		.align	2
 1635              		.global	TIM_BDTRStructInit
 1636              		.thumb
 1637              		.thumb_func
 1639              	TIM_BDTRStructInit:
 1640              	.LFB41:
 781:../src/stm32f10x_tim.c **** 
 782:../src/stm32f10x_tim.c **** /**
 783:../src/stm32f10x_tim.c ****   * @brief  Fills each TIM_BDTRInitStruct member with its default value.
 784:../src/stm32f10x_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
 785:../src/stm32f10x_tim.c ****   *         will be initialized.
 786:../src/stm32f10x_tim.c ****   * @retval None
 787:../src/stm32f10x_tim.c ****   */
 788:../src/stm32f10x_tim.c **** void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
 789:../src/stm32f10x_tim.c **** {
 1641              		.loc 1 789 0
 1642              		.cfi_startproc
 1643              		@ args = 0, pretend = 0, frame = 8
 1644              		@ frame_needed = 1, uses_anonymous_args = 0
 1645              		@ link register save eliminated.
 1646 0aa4 80B4     		push	{r7}
 1647              	.LCFI36:
 1648              		.cfi_def_cfa_offset 4
 1649              		.cfi_offset 7, -4
 1650 0aa6 83B0     		sub	sp, sp, #12
 1651              	.LCFI37:
 1652              		.cfi_def_cfa_offset 16
 1653 0aa8 00AF     		add	r7, sp, #0
 1654              	.LCFI38:
 1655              		.cfi_def_cfa_register 7
 1656 0aaa 7860     		str	r0, [r7, #4]
 790:../src/stm32f10x_tim.c ****   /* Set the default configuration */
 791:../src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 1657              		.loc 1 791 0
 1658 0aac 7B68     		ldr	r3, [r7, #4]
 1659 0aae 4FF00002 		mov	r2, #0
 1660 0ab2 1A80     		strh	r2, [r3, #0]	@ movhi
 792:../src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 1661              		.loc 1 792 0
 1662 0ab4 7B68     		ldr	r3, [r7, #4]
 1663 0ab6 4FF00002 		mov	r2, #0
 1664 0aba 5A80     		strh	r2, [r3, #2]	@ movhi
 793:../src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 1665              		.loc 1 793 0
 1666 0abc 7B68     		ldr	r3, [r7, #4]
 1667 0abe 4FF00002 		mov	r2, #0
 1668 0ac2 9A80     		strh	r2, [r3, #4]	@ movhi
 794:../src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 1669              		.loc 1 794 0
 1670 0ac4 7B68     		ldr	r3, [r7, #4]
 1671 0ac6 4FF00002 		mov	r2, #0
 1672 0aca DA80     		strh	r2, [r3, #6]	@ movhi
 795:../src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 1673              		.loc 1 795 0
 1674 0acc 7B68     		ldr	r3, [r7, #4]
 1675 0ace 4FF00002 		mov	r2, #0
 1676 0ad2 1A81     		strh	r2, [r3, #8]	@ movhi
 796:../src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 1677              		.loc 1 796 0
 1678 0ad4 7B68     		ldr	r3, [r7, #4]
 1679 0ad6 4FF00002 		mov	r2, #0
 1680 0ada 5A81     		strh	r2, [r3, #10]	@ movhi
 797:../src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 1681              		.loc 1 797 0
 1682 0adc 7B68     		ldr	r3, [r7, #4]
 1683 0ade 4FF00002 		mov	r2, #0
 1684 0ae2 9A81     		strh	r2, [r3, #12]	@ movhi
 798:../src/stm32f10x_tim.c **** }
 1685              		.loc 1 798 0
 1686 0ae4 07F10C07 		add	r7, r7, #12
 1687 0ae8 BD46     		mov	sp, r7
 1688 0aea 80BC     		pop	{r7}
 1689 0aec 7047     		bx	lr
 1690              		.cfi_endproc
 1691              	.LFE41:
 1693 0aee 00BF     		.align	2
 1694              		.global	TIM_Cmd
 1695              		.thumb
 1696              		.thumb_func
 1698              	TIM_Cmd:
 1699              	.LFB42:
 799:../src/stm32f10x_tim.c **** 
 800:../src/stm32f10x_tim.c **** /**
 801:../src/stm32f10x_tim.c ****   * @brief  Enables or disables the specified TIM peripheral.
 802:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIMx peripheral.
 803:../src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIMx peripheral.
 804:../src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 805:../src/stm32f10x_tim.c ****   * @retval None
 806:../src/stm32f10x_tim.c ****   */
 807:../src/stm32f10x_tim.c **** void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
 808:../src/stm32f10x_tim.c **** {
 1700              		.loc 1 808 0
 1701              		.cfi_startproc
 1702              		@ args = 0, pretend = 0, frame = 8
 1703              		@ frame_needed = 1, uses_anonymous_args = 0
 1704              		@ link register save eliminated.
 1705 0af0 80B4     		push	{r7}
 1706              	.LCFI39:
 1707              		.cfi_def_cfa_offset 4
 1708              		.cfi_offset 7, -4
 1709 0af2 83B0     		sub	sp, sp, #12
 1710              	.LCFI40:
 1711              		.cfi_def_cfa_offset 16
 1712 0af4 00AF     		add	r7, sp, #0
 1713              	.LCFI41:
 1714              		.cfi_def_cfa_register 7
 1715 0af6 7860     		str	r0, [r7, #4]
 1716 0af8 0B46     		mov	r3, r1
 1717 0afa FB70     		strb	r3, [r7, #3]
 809:../src/stm32f10x_tim.c ****   /* Check the parameters */
 810:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 811:../src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 812:../src/stm32f10x_tim.c ****   
 813:../src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 1718              		.loc 1 813 0
 1719 0afc FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1720 0afe 002B     		cmp	r3, #0
 1721 0b00 08D0     		beq	.L55
 814:../src/stm32f10x_tim.c ****   {
 815:../src/stm32f10x_tim.c ****     /* Enable the TIM Counter */
 816:../src/stm32f10x_tim.c ****     TIMx->CR1 |= TIM_CR1_CEN;
 1722              		.loc 1 816 0
 1723 0b02 7B68     		ldr	r3, [r7, #4]
 1724 0b04 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1725 0b06 9BB2     		uxth	r3, r3
 1726 0b08 43F00103 		orr	r3, r3, #1
 1727 0b0c 9AB2     		uxth	r2, r3
 1728 0b0e 7B68     		ldr	r3, [r7, #4]
 1729 0b10 1A80     		strh	r2, [r3, #0]	@ movhi
 1730 0b12 07E0     		b	.L54
 1731              	.L55:
 817:../src/stm32f10x_tim.c ****   }
 818:../src/stm32f10x_tim.c ****   else
 819:../src/stm32f10x_tim.c ****   {
 820:../src/stm32f10x_tim.c ****     /* Disable the TIM Counter */
 821:../src/stm32f10x_tim.c ****     TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 1732              		.loc 1 821 0
 1733 0b14 7B68     		ldr	r3, [r7, #4]
 1734 0b16 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1735 0b18 9BB2     		uxth	r3, r3
 1736 0b1a 23F00103 		bic	r3, r3, #1
 1737 0b1e 9AB2     		uxth	r2, r3
 1738 0b20 7B68     		ldr	r3, [r7, #4]
 1739 0b22 1A80     		strh	r2, [r3, #0]	@ movhi
 1740              	.L54:
 822:../src/stm32f10x_tim.c ****   }
 823:../src/stm32f10x_tim.c **** }
 1741              		.loc 1 823 0
 1742 0b24 07F10C07 		add	r7, r7, #12
 1743 0b28 BD46     		mov	sp, r7
 1744 0b2a 80BC     		pop	{r7}
 1745 0b2c 7047     		bx	lr
 1746              		.cfi_endproc
 1747              	.LFE42:
 1749 0b2e 00BF     		.align	2
 1750              		.global	TIM_CtrlPWMOutputs
 1751              		.thumb
 1752              		.thumb_func
 1754              	TIM_CtrlPWMOutputs:
 1755              	.LFB43:
 824:../src/stm32f10x_tim.c **** 
 825:../src/stm32f10x_tim.c **** /**
 826:../src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIM peripheral Main Outputs.
 827:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 8, 15, 16 or 17 to select the TIMx peripheral.
 828:../src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIM peripheral Main Outputs.
 829:../src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 830:../src/stm32f10x_tim.c ****   * @retval None
 831:../src/stm32f10x_tim.c ****   */
 832:../src/stm32f10x_tim.c **** void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
 833:../src/stm32f10x_tim.c **** {
 1756              		.loc 1 833 0
 1757              		.cfi_startproc
 1758              		@ args = 0, pretend = 0, frame = 8
 1759              		@ frame_needed = 1, uses_anonymous_args = 0
 1760              		@ link register save eliminated.
 1761 0b30 80B4     		push	{r7}
 1762              	.LCFI42:
 1763              		.cfi_def_cfa_offset 4
 1764              		.cfi_offset 7, -4
 1765 0b32 83B0     		sub	sp, sp, #12
 1766              	.LCFI43:
 1767              		.cfi_def_cfa_offset 16
 1768 0b34 00AF     		add	r7, sp, #0
 1769              	.LCFI44:
 1770              		.cfi_def_cfa_register 7
 1771 0b36 7860     		str	r0, [r7, #4]
 1772 0b38 0B46     		mov	r3, r1
 1773 0b3a FB70     		strb	r3, [r7, #3]
 834:../src/stm32f10x_tim.c ****   /* Check the parameters */
 835:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
 836:../src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 837:../src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 1774              		.loc 1 837 0
 1775 0b3c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1776 0b3e 002B     		cmp	r3, #0
 1777 0b40 0CD0     		beq	.L58
 838:../src/stm32f10x_tim.c ****   {
 839:../src/stm32f10x_tim.c ****     /* Enable the TIM Main Output */
 840:../src/stm32f10x_tim.c ****     TIMx->BDTR |= TIM_BDTR_MOE;
 1778              		.loc 1 840 0
 1779 0b42 7B68     		ldr	r3, [r7, #4]
 1780 0b44 B3F84430 		ldrh	r3, [r3, #68]	@ movhi
 1781 0b48 9BB2     		uxth	r3, r3
 1782 0b4a 6FEA4343 		mvn	r3, r3, lsl #17
 1783 0b4e 6FEA5343 		mvn	r3, r3, lsr #17
 1784 0b52 9AB2     		uxth	r2, r3
 1785 0b54 7B68     		ldr	r3, [r7, #4]
 1786 0b56 A3F84420 		strh	r2, [r3, #68]	@ movhi
 1787 0b5a 0BE0     		b	.L57
 1788              	.L58:
 841:../src/stm32f10x_tim.c ****   }
 842:../src/stm32f10x_tim.c ****   else
 843:../src/stm32f10x_tim.c ****   {
 844:../src/stm32f10x_tim.c ****     /* Disable the TIM Main Output */
 845:../src/stm32f10x_tim.c ****     TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
 1789              		.loc 1 845 0
 1790 0b5c 7B68     		ldr	r3, [r7, #4]
 1791 0b5e B3F84430 		ldrh	r3, [r3, #68]	@ movhi
 1792 0b62 9BB2     		uxth	r3, r3
 1793 0b64 4FEA4343 		lsl	r3, r3, #17
 1794 0b68 4FEA5343 		lsr	r3, r3, #17
 1795 0b6c 9AB2     		uxth	r2, r3
 1796 0b6e 7B68     		ldr	r3, [r7, #4]
 1797 0b70 A3F84420 		strh	r2, [r3, #68]	@ movhi
 1798              	.L57:
 846:../src/stm32f10x_tim.c ****   }  
 847:../src/stm32f10x_tim.c **** }
 1799              		.loc 1 847 0
 1800 0b74 07F10C07 		add	r7, r7, #12
 1801 0b78 BD46     		mov	sp, r7
 1802 0b7a 80BC     		pop	{r7}
 1803 0b7c 7047     		bx	lr
 1804              		.cfi_endproc
 1805              	.LFE43:
 1807 0b7e 00BF     		.align	2
 1808              		.global	TIM_ITConfig
 1809              		.thumb
 1810              		.thumb_func
 1812              	TIM_ITConfig:
 1813              	.LFB44:
 848:../src/stm32f10x_tim.c **** 
 849:../src/stm32f10x_tim.c **** /**
 850:../src/stm32f10x_tim.c ****   * @brief  Enables or disables the specified TIM interrupts.
 851:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIMx peripheral.
 852:../src/stm32f10x_tim.c ****   * @param  TIM_IT: specifies the TIM interrupts sources to be enabled or disabled.
 853:../src/stm32f10x_tim.c ****   *   This parameter can be any combination of the following values:
 854:../src/stm32f10x_tim.c ****   *     @arg TIM_IT_Update: TIM update Interrupt source
 855:../src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
 856:../src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
 857:../src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
 858:../src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
 859:../src/stm32f10x_tim.c ****   *     @arg TIM_IT_COM: TIM Commutation Interrupt source
 860:../src/stm32f10x_tim.c ****   *     @arg TIM_IT_Trigger: TIM Trigger Interrupt source
 861:../src/stm32f10x_tim.c ****   *     @arg TIM_IT_Break: TIM Break Interrupt source
 862:../src/stm32f10x_tim.c ****   * @note 
 863:../src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can only generate an update interrupt.
 864:../src/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_IT_Update, TIM_IT_CC1,
 865:../src/stm32f10x_tim.c ****   *      TIM_IT_CC2 or TIM_IT_Trigger. 
 866:../src/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1.   
 867:../src/stm32f10x_tim.c ****   *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
 868:../src/stm32f10x_tim.c ****   *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
 869:../src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIM interrupts.
 870:../src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 871:../src/stm32f10x_tim.c ****   * @retval None
 872:../src/stm32f10x_tim.c ****   */
 873:../src/stm32f10x_tim.c **** void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
 874:../src/stm32f10x_tim.c **** {  
 1814              		.loc 1 874 0
 1815              		.cfi_startproc
 1816              		@ args = 0, pretend = 0, frame = 8
 1817              		@ frame_needed = 1, uses_anonymous_args = 0
 1818              		@ link register save eliminated.
 1819 0b80 80B4     		push	{r7}
 1820              	.LCFI45:
 1821              		.cfi_def_cfa_offset 4
 1822              		.cfi_offset 7, -4
 1823 0b82 83B0     		sub	sp, sp, #12
 1824              	.LCFI46:
 1825              		.cfi_def_cfa_offset 16
 1826 0b84 00AF     		add	r7, sp, #0
 1827              	.LCFI47:
 1828              		.cfi_def_cfa_register 7
 1829 0b86 7860     		str	r0, [r7, #4]
 1830 0b88 1346     		mov	r3, r2
 1831 0b8a 0A46     		mov	r2, r1	@ movhi
 1832 0b8c 7A80     		strh	r2, [r7, #2]	@ movhi
 1833 0b8e 7B70     		strb	r3, [r7, #1]
 875:../src/stm32f10x_tim.c ****   /* Check the parameters */
 876:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 877:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
 878:../src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 879:../src/stm32f10x_tim.c ****   
 880:../src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 1834              		.loc 1 880 0
 1835 0b90 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 1836 0b92 002B     		cmp	r3, #0
 1837 0b94 08D0     		beq	.L61
 881:../src/stm32f10x_tim.c ****   {
 882:../src/stm32f10x_tim.c ****     /* Enable the Interrupt sources */
 883:../src/stm32f10x_tim.c ****     TIMx->DIER |= TIM_IT;
 1838              		.loc 1 883 0
 1839 0b96 7B68     		ldr	r3, [r7, #4]
 1840 0b98 9B89     		ldrh	r3, [r3, #12]	@ movhi
 1841 0b9a 9AB2     		uxth	r2, r3
 1842 0b9c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 1843 0b9e 1343     		orrs	r3, r3, r2
 1844 0ba0 9AB2     		uxth	r2, r3
 1845 0ba2 7B68     		ldr	r3, [r7, #4]
 1846 0ba4 9A81     		strh	r2, [r3, #12]	@ movhi
 1847 0ba6 0AE0     		b	.L60
 1848              	.L61:
 884:../src/stm32f10x_tim.c ****   }
 885:../src/stm32f10x_tim.c ****   else
 886:../src/stm32f10x_tim.c ****   {
 887:../src/stm32f10x_tim.c ****     /* Disable the Interrupt sources */
 888:../src/stm32f10x_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_IT;
 1849              		.loc 1 888 0
 1850 0ba8 7B68     		ldr	r3, [r7, #4]
 1851 0baa 9B89     		ldrh	r3, [r3, #12]	@ movhi
 1852 0bac 9AB2     		uxth	r2, r3
 1853 0bae 7B88     		ldrh	r3, [r7, #2]	@ movhi
 1854 0bb0 6FEA0303 		mvn	r3, r3
 1855 0bb4 9BB2     		uxth	r3, r3
 1856 0bb6 1340     		ands	r3, r3, r2
 1857 0bb8 9AB2     		uxth	r2, r3
 1858 0bba 7B68     		ldr	r3, [r7, #4]
 1859 0bbc 9A81     		strh	r2, [r3, #12]	@ movhi
 1860              	.L60:
 889:../src/stm32f10x_tim.c ****   }
 890:../src/stm32f10x_tim.c **** }
 1861              		.loc 1 890 0
 1862 0bbe 07F10C07 		add	r7, r7, #12
 1863 0bc2 BD46     		mov	sp, r7
 1864 0bc4 80BC     		pop	{r7}
 1865 0bc6 7047     		bx	lr
 1866              		.cfi_endproc
 1867              	.LFE44:
 1869              		.align	2
 1870              		.global	TIM_GenerateEvent
 1871              		.thumb
 1872              		.thumb_func
 1874              	TIM_GenerateEvent:
 1875              	.LFB45:
 891:../src/stm32f10x_tim.c **** 
 892:../src/stm32f10x_tim.c **** /**
 893:../src/stm32f10x_tim.c ****   * @brief  Configures the TIMx event to be generate by software.
 894:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
 895:../src/stm32f10x_tim.c ****   * @param  TIM_EventSource: specifies the event source.
 896:../src/stm32f10x_tim.c ****   *   This parameter can be one or more of the following values:	   
 897:../src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_Update: Timer update Event source
 898:../src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_CC1: Timer Capture Compare 1 Event source
 899:../src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_CC2: Timer Capture Compare 2 Event source
 900:../src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_CC3: Timer Capture Compare 3 Event source
 901:../src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_CC4: Timer Capture Compare 4 Event source
 902:../src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_COM: Timer COM event source  
 903:../src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_Trigger: Timer Trigger Event source
 904:../src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_Break: Timer Break event source
 905:../src/stm32f10x_tim.c ****   * @note 
 906:../src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can only generate an update event. 
 907:../src/stm32f10x_tim.c ****   *   - TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.      
 908:../src/stm32f10x_tim.c ****   * @retval None
 909:../src/stm32f10x_tim.c ****   */
 910:../src/stm32f10x_tim.c **** void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
 911:../src/stm32f10x_tim.c **** { 
 1876              		.loc 1 911 0
 1877              		.cfi_startproc
 1878              		@ args = 0, pretend = 0, frame = 8
 1879              		@ frame_needed = 1, uses_anonymous_args = 0
 1880              		@ link register save eliminated.
 1881 0bc8 80B4     		push	{r7}
 1882              	.LCFI48:
 1883              		.cfi_def_cfa_offset 4
 1884              		.cfi_offset 7, -4
 1885 0bca 83B0     		sub	sp, sp, #12
 1886              	.LCFI49:
 1887              		.cfi_def_cfa_offset 16
 1888 0bcc 00AF     		add	r7, sp, #0
 1889              	.LCFI50:
 1890              		.cfi_def_cfa_register 7
 1891 0bce 7860     		str	r0, [r7, #4]
 1892 0bd0 0B46     		mov	r3, r1
 1893 0bd2 7B80     		strh	r3, [r7, #2]	@ movhi
 912:../src/stm32f10x_tim.c ****   /* Check the parameters */
 913:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 914:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
 915:../src/stm32f10x_tim.c ****   
 916:../src/stm32f10x_tim.c ****   /* Set the event sources */
 917:../src/stm32f10x_tim.c ****   TIMx->EGR = TIM_EventSource;
 1894              		.loc 1 917 0
 1895 0bd4 7B68     		ldr	r3, [r7, #4]
 1896 0bd6 7A88     		ldrh	r2, [r7, #2]	@ movhi
 1897 0bd8 9A82     		strh	r2, [r3, #20]	@ movhi
 918:../src/stm32f10x_tim.c **** }
 1898              		.loc 1 918 0
 1899 0bda 07F10C07 		add	r7, r7, #12
 1900 0bde BD46     		mov	sp, r7
 1901 0be0 80BC     		pop	{r7}
 1902 0be2 7047     		bx	lr
 1903              		.cfi_endproc
 1904              	.LFE45:
 1906              		.align	2
 1907              		.global	TIM_DMAConfig
 1908              		.thumb
 1909              		.thumb_func
 1911              	TIM_DMAConfig:
 1912              	.LFB46:
 919:../src/stm32f10x_tim.c **** 
 920:../src/stm32f10x_tim.c **** /**
 921:../src/stm32f10x_tim.c ****   * @brief  Configures the TIMx's DMA interface.
 922:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 15, 16 or 17 to select 
 923:../src/stm32f10x_tim.c ****   *   the TIM peripheral.
 924:../src/stm32f10x_tim.c ****   * @param  TIM_DMABase: DMA Base address.
 925:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
 926:../src/stm32f10x_tim.c ****   *     @arg TIM_DMABase_CR, TIM_DMABase_CR2, TIM_DMABase_SMCR,
 927:../src/stm32f10x_tim.c ****   *          TIM_DMABase_DIER, TIM1_DMABase_SR, TIM_DMABase_EGR,
 928:../src/stm32f10x_tim.c ****   *          TIM_DMABase_CCMR1, TIM_DMABase_CCMR2, TIM_DMABase_CCER,
 929:../src/stm32f10x_tim.c ****   *          TIM_DMABase_CNT, TIM_DMABase_PSC, TIM_DMABase_ARR,
 930:../src/stm32f10x_tim.c ****   *          TIM_DMABase_RCR, TIM_DMABase_CCR1, TIM_DMABase_CCR2,
 931:../src/stm32f10x_tim.c ****   *          TIM_DMABase_CCR3, TIM_DMABase_CCR4, TIM_DMABase_BDTR,
 932:../src/stm32f10x_tim.c ****   *          TIM_DMABase_DCR.
 933:../src/stm32f10x_tim.c ****   * @param  TIM_DMABurstLength: DMA Burst length.
 934:../src/stm32f10x_tim.c ****   *   This parameter can be one value between:
 935:../src/stm32f10x_tim.c ****   *   TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
 936:../src/stm32f10x_tim.c ****   * @retval None
 937:../src/stm32f10x_tim.c ****   */
 938:../src/stm32f10x_tim.c **** void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
 939:../src/stm32f10x_tim.c **** {
 1913              		.loc 1 939 0
 1914              		.cfi_startproc
 1915              		@ args = 0, pretend = 0, frame = 8
 1916              		@ frame_needed = 1, uses_anonymous_args = 0
 1917              		@ link register save eliminated.
 1918 0be4 80B4     		push	{r7}
 1919              	.LCFI51:
 1920              		.cfi_def_cfa_offset 4
 1921              		.cfi_offset 7, -4
 1922 0be6 83B0     		sub	sp, sp, #12
 1923              	.LCFI52:
 1924              		.cfi_def_cfa_offset 16
 1925 0be8 00AF     		add	r7, sp, #0
 1926              	.LCFI53:
 1927              		.cfi_def_cfa_register 7
 1928 0bea 7860     		str	r0, [r7, #4]
 1929 0bec 1346     		mov	r3, r2
 1930 0bee 0A46     		mov	r2, r1	@ movhi
 1931 0bf0 7A80     		strh	r2, [r7, #2]	@ movhi
 1932 0bf2 3B80     		strh	r3, [r7, #0]	@ movhi
 940:../src/stm32f10x_tim.c ****   /* Check the parameters */
 941:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
 942:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
 943:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
 944:../src/stm32f10x_tim.c ****   /* Set the DMA Base and the DMA Burst Length */
 945:../src/stm32f10x_tim.c ****   TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 1933              		.loc 1 945 0
 1934 0bf4 7A88     		ldrh	r2, [r7, #2]	@ movhi
 1935 0bf6 3B88     		ldrh	r3, [r7, #0]	@ movhi
 1936 0bf8 1343     		orrs	r3, r3, r2
 1937 0bfa 9AB2     		uxth	r2, r3
 1938 0bfc 7B68     		ldr	r3, [r7, #4]
 1939 0bfe A3F84820 		strh	r2, [r3, #72]	@ movhi
 946:../src/stm32f10x_tim.c **** }
 1940              		.loc 1 946 0
 1941 0c02 07F10C07 		add	r7, r7, #12
 1942 0c06 BD46     		mov	sp, r7
 1943 0c08 80BC     		pop	{r7}
 1944 0c0a 7047     		bx	lr
 1945              		.cfi_endproc
 1946              	.LFE46:
 1948              		.align	2
 1949              		.global	TIM_DMACmd
 1950              		.thumb
 1951              		.thumb_func
 1953              	TIM_DMACmd:
 1954              	.LFB47:
 947:../src/stm32f10x_tim.c **** 
 948:../src/stm32f10x_tim.c **** /**
 949:../src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx's DMA Requests.
 950:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 6, 7, 8, 15, 16 or 17 
 951:../src/stm32f10x_tim.c ****   *   to select the TIM peripheral. 
 952:../src/stm32f10x_tim.c ****   * @param  TIM_DMASource: specifies the DMA Request sources.
 953:../src/stm32f10x_tim.c ****   *   This parameter can be any combination of the following values:
 954:../src/stm32f10x_tim.c ****   *     @arg TIM_DMA_Update: TIM update Interrupt source
 955:../src/stm32f10x_tim.c ****   *     @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
 956:../src/stm32f10x_tim.c ****   *     @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
 957:../src/stm32f10x_tim.c ****   *     @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
 958:../src/stm32f10x_tim.c ****   *     @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
 959:../src/stm32f10x_tim.c ****   *     @arg TIM_DMA_COM: TIM Commutation DMA source
 960:../src/stm32f10x_tim.c ****   *     @arg TIM_DMA_Trigger: TIM Trigger DMA source
 961:../src/stm32f10x_tim.c ****   * @param  NewState: new state of the DMA Request sources.
 962:../src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 963:../src/stm32f10x_tim.c ****   * @retval None
 964:../src/stm32f10x_tim.c ****   */
 965:../src/stm32f10x_tim.c **** void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
 966:../src/stm32f10x_tim.c **** { 
 1955              		.loc 1 966 0
 1956              		.cfi_startproc
 1957              		@ args = 0, pretend = 0, frame = 8
 1958              		@ frame_needed = 1, uses_anonymous_args = 0
 1959              		@ link register save eliminated.
 1960 0c0c 80B4     		push	{r7}
 1961              	.LCFI54:
 1962              		.cfi_def_cfa_offset 4
 1963              		.cfi_offset 7, -4
 1964 0c0e 83B0     		sub	sp, sp, #12
 1965              	.LCFI55:
 1966              		.cfi_def_cfa_offset 16
 1967 0c10 00AF     		add	r7, sp, #0
 1968              	.LCFI56:
 1969              		.cfi_def_cfa_register 7
 1970 0c12 7860     		str	r0, [r7, #4]
 1971 0c14 1346     		mov	r3, r2
 1972 0c16 0A46     		mov	r2, r1	@ movhi
 1973 0c18 7A80     		strh	r2, [r7, #2]	@ movhi
 1974 0c1a 7B70     		strb	r3, [r7, #1]
 967:../src/stm32f10x_tim.c ****   /* Check the parameters */
 968:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST9_PERIPH(TIMx));
 969:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
 970:../src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 971:../src/stm32f10x_tim.c ****   
 972:../src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 1975              		.loc 1 972 0
 1976 0c1c 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 1977 0c1e 002B     		cmp	r3, #0
 1978 0c20 08D0     		beq	.L66
 973:../src/stm32f10x_tim.c ****   {
 974:../src/stm32f10x_tim.c ****     /* Enable the DMA sources */
 975:../src/stm32f10x_tim.c ****     TIMx->DIER |= TIM_DMASource; 
 1979              		.loc 1 975 0
 1980 0c22 7B68     		ldr	r3, [r7, #4]
 1981 0c24 9B89     		ldrh	r3, [r3, #12]	@ movhi
 1982 0c26 9AB2     		uxth	r2, r3
 1983 0c28 7B88     		ldrh	r3, [r7, #2]	@ movhi
 1984 0c2a 1343     		orrs	r3, r3, r2
 1985 0c2c 9AB2     		uxth	r2, r3
 1986 0c2e 7B68     		ldr	r3, [r7, #4]
 1987 0c30 9A81     		strh	r2, [r3, #12]	@ movhi
 1988 0c32 0AE0     		b	.L65
 1989              	.L66:
 976:../src/stm32f10x_tim.c ****   }
 977:../src/stm32f10x_tim.c ****   else
 978:../src/stm32f10x_tim.c ****   {
 979:../src/stm32f10x_tim.c ****     /* Disable the DMA sources */
 980:../src/stm32f10x_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_DMASource;
 1990              		.loc 1 980 0
 1991 0c34 7B68     		ldr	r3, [r7, #4]
 1992 0c36 9B89     		ldrh	r3, [r3, #12]	@ movhi
 1993 0c38 9AB2     		uxth	r2, r3
 1994 0c3a 7B88     		ldrh	r3, [r7, #2]	@ movhi
 1995 0c3c 6FEA0303 		mvn	r3, r3
 1996 0c40 9BB2     		uxth	r3, r3
 1997 0c42 1340     		ands	r3, r3, r2
 1998 0c44 9AB2     		uxth	r2, r3
 1999 0c46 7B68     		ldr	r3, [r7, #4]
 2000 0c48 9A81     		strh	r2, [r3, #12]	@ movhi
 2001              	.L65:
 981:../src/stm32f10x_tim.c ****   }
 982:../src/stm32f10x_tim.c **** }
 2002              		.loc 1 982 0
 2003 0c4a 07F10C07 		add	r7, r7, #12
 2004 0c4e BD46     		mov	sp, r7
 2005 0c50 80BC     		pop	{r7}
 2006 0c52 7047     		bx	lr
 2007              		.cfi_endproc
 2008              	.LFE47:
 2010              		.align	2
 2011              		.global	TIM_InternalClockConfig
 2012              		.thumb
 2013              		.thumb_func
 2015              	TIM_InternalClockConfig:
 2016              	.LFB48:
 983:../src/stm32f10x_tim.c **** 
 984:../src/stm32f10x_tim.c **** /**
 985:../src/stm32f10x_tim.c ****   * @brief  Configures the TIMx internal Clock
 986:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15
 987:../src/stm32f10x_tim.c ****   *         to select the TIM peripheral.
 988:../src/stm32f10x_tim.c ****   * @retval None
 989:../src/stm32f10x_tim.c ****   */
 990:../src/stm32f10x_tim.c **** void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
 991:../src/stm32f10x_tim.c **** {
 2017              		.loc 1 991 0
 2018              		.cfi_startproc
 2019              		@ args = 0, pretend = 0, frame = 8
 2020              		@ frame_needed = 1, uses_anonymous_args = 0
 2021              		@ link register save eliminated.
 2022 0c54 80B4     		push	{r7}
 2023              	.LCFI57:
 2024              		.cfi_def_cfa_offset 4
 2025              		.cfi_offset 7, -4
 2026 0c56 83B0     		sub	sp, sp, #12
 2027              	.LCFI58:
 2028              		.cfi_def_cfa_offset 16
 2029 0c58 00AF     		add	r7, sp, #0
 2030              	.LCFI59:
 2031              		.cfi_def_cfa_register 7
 2032 0c5a 7860     		str	r0, [r7, #4]
 992:../src/stm32f10x_tim.c ****   /* Check the parameters */
 993:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
 994:../src/stm32f10x_tim.c ****   /* Disable slave mode to clock the prescaler directly with the internal clock */
 995:../src/stm32f10x_tim.c ****   TIMx->SMCR &=  (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 2033              		.loc 1 995 0
 2034 0c5c 7B68     		ldr	r3, [r7, #4]
 2035 0c5e 1B89     		ldrh	r3, [r3, #8]	@ movhi
 2036 0c60 9BB2     		uxth	r3, r3
 2037 0c62 23F00703 		bic	r3, r3, #7
 2038 0c66 9AB2     		uxth	r2, r3
 2039 0c68 7B68     		ldr	r3, [r7, #4]
 2040 0c6a 1A81     		strh	r2, [r3, #8]	@ movhi
 996:../src/stm32f10x_tim.c **** }
 2041              		.loc 1 996 0
 2042 0c6c 07F10C07 		add	r7, r7, #12
 2043 0c70 BD46     		mov	sp, r7
 2044 0c72 80BC     		pop	{r7}
 2045 0c74 7047     		bx	lr
 2046              		.cfi_endproc
 2047              	.LFE48:
 2049 0c76 00BF     		.align	2
 2050              		.global	TIM_ITRxExternalClockConfig
 2051              		.thumb
 2052              		.thumb_func
 2054              	TIM_ITRxExternalClockConfig:
 2055              	.LFB49:
 997:../src/stm32f10x_tim.c **** 
 998:../src/stm32f10x_tim.c **** /**
 999:../src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Internal Trigger as External Clock
1000:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 9, 12 or 15 to select the TIM peripheral.
1001:../src/stm32f10x_tim.c ****   * @param  TIM_ITRSource: Trigger source.
1002:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1003:../src/stm32f10x_tim.c ****   * @param  TIM_TS_ITR0: Internal Trigger 0
1004:../src/stm32f10x_tim.c ****   * @param  TIM_TS_ITR1: Internal Trigger 1
1005:../src/stm32f10x_tim.c ****   * @param  TIM_TS_ITR2: Internal Trigger 2
1006:../src/stm32f10x_tim.c ****   * @param  TIM_TS_ITR3: Internal Trigger 3
1007:../src/stm32f10x_tim.c ****   * @retval None
1008:../src/stm32f10x_tim.c ****   */
1009:../src/stm32f10x_tim.c **** void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
1010:../src/stm32f10x_tim.c **** {
 2056              		.loc 1 1010 0
 2057              		.cfi_startproc
 2058              		@ args = 0, pretend = 0, frame = 8
 2059              		@ frame_needed = 1, uses_anonymous_args = 0
 2060 0c78 80B5     		push	{r7, lr}
 2061              	.LCFI60:
 2062              		.cfi_def_cfa_offset 8
 2063              		.cfi_offset 14, -4
 2064              		.cfi_offset 7, -8
 2065 0c7a 82B0     		sub	sp, sp, #8
 2066              	.LCFI61:
 2067              		.cfi_def_cfa_offset 16
 2068 0c7c 00AF     		add	r7, sp, #0
 2069              	.LCFI62:
 2070              		.cfi_def_cfa_register 7
 2071 0c7e 7860     		str	r0, [r7, #4]
 2072 0c80 0B46     		mov	r3, r1
 2073 0c82 7B80     		strh	r3, [r7, #2]	@ movhi
1011:../src/stm32f10x_tim.c ****   /* Check the parameters */
1012:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1013:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
1014:../src/stm32f10x_tim.c ****   /* Select the Internal Trigger */
1015:../src/stm32f10x_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
 2074              		.loc 1 1015 0
 2075 0c84 7B88     		ldrh	r3, [r7, #2]
 2076 0c86 7868     		ldr	r0, [r7, #4]
 2077 0c88 1946     		mov	r1, r3
 2078 0c8a FFF7FEFF 		bl	TIM_SelectInputTrigger
1016:../src/stm32f10x_tim.c ****   /* Select the External clock mode1 */
1017:../src/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
 2079              		.loc 1 1017 0
 2080 0c8e 7B68     		ldr	r3, [r7, #4]
 2081 0c90 1B89     		ldrh	r3, [r3, #8]	@ movhi
 2082 0c92 9BB2     		uxth	r3, r3
 2083 0c94 43F00703 		orr	r3, r3, #7
 2084 0c98 9AB2     		uxth	r2, r3
 2085 0c9a 7B68     		ldr	r3, [r7, #4]
 2086 0c9c 1A81     		strh	r2, [r3, #8]	@ movhi
1018:../src/stm32f10x_tim.c **** }
 2087              		.loc 1 1018 0
 2088 0c9e 07F10807 		add	r7, r7, #8
 2089 0ca2 BD46     		mov	sp, r7
 2090 0ca4 80BD     		pop	{r7, pc}
 2091              		.cfi_endproc
 2092              	.LFE49:
 2094 0ca6 00BF     		.align	2
 2095              		.global	TIM_TIxExternalClockConfig
 2096              		.thumb
 2097              		.thumb_func
 2099              	TIM_TIxExternalClockConfig:
 2100              	.LFB50:
1019:../src/stm32f10x_tim.c **** 
1020:../src/stm32f10x_tim.c **** /**
1021:../src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Trigger as External Clock
1022:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 9, 12 or 15 to select the TIM peripheral.
1023:../src/stm32f10x_tim.c ****   * @param  TIM_TIxExternalCLKSource: Trigger source.
1024:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1025:../src/stm32f10x_tim.c ****   *     @arg TIM_TIxExternalCLK1Source_TI1ED: TI1 Edge Detector
1026:../src/stm32f10x_tim.c ****   *     @arg TIM_TIxExternalCLK1Source_TI1: Filtered Timer Input 1
1027:../src/stm32f10x_tim.c ****   *     @arg TIM_TIxExternalCLK1Source_TI2: Filtered Timer Input 2
1028:../src/stm32f10x_tim.c ****   * @param  TIM_ICPolarity: specifies the TIx Polarity.
1029:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1030:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
1031:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
1032:../src/stm32f10x_tim.c ****   * @param  ICFilter : specifies the filter value.
1033:../src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x0 and 0xF.
1034:../src/stm32f10x_tim.c ****   * @retval None
1035:../src/stm32f10x_tim.c ****   */
1036:../src/stm32f10x_tim.c **** void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
1037:../src/stm32f10x_tim.c ****                                 uint16_t TIM_ICPolarity, uint16_t ICFilter)
1038:../src/stm32f10x_tim.c **** {
 2101              		.loc 1 1038 0
 2102              		.cfi_startproc
 2103              		@ args = 0, pretend = 0, frame = 16
 2104              		@ frame_needed = 1, uses_anonymous_args = 0
 2105 0ca8 80B5     		push	{r7, lr}
 2106              	.LCFI63:
 2107              		.cfi_def_cfa_offset 8
 2108              		.cfi_offset 14, -4
 2109              		.cfi_offset 7, -8
 2110 0caa 84B0     		sub	sp, sp, #16
 2111              	.LCFI64:
 2112              		.cfi_def_cfa_offset 24
 2113 0cac 00AF     		add	r7, sp, #0
 2114              	.LCFI65:
 2115              		.cfi_def_cfa_register 7
 2116 0cae F860     		str	r0, [r7, #12]
 2117 0cb0 7981     		strh	r1, [r7, #10]	@ movhi
 2118 0cb2 3A81     		strh	r2, [r7, #8]	@ movhi
 2119 0cb4 FB80     		strh	r3, [r7, #6]	@ movhi
1039:../src/stm32f10x_tim.c ****   /* Check the parameters */
1040:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1041:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
1042:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
1043:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_FILTER(ICFilter));
1044:../src/stm32f10x_tim.c ****   /* Configure the Timer Input Clock Source */
1045:../src/stm32f10x_tim.c ****   if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 2120              		.loc 1 1045 0
 2121 0cb6 7B89     		ldrh	r3, [r7, #10]
 2122 0cb8 602B     		cmp	r3, #96
 2123 0cba 08D1     		bne	.L71
1046:../src/stm32f10x_tim.c ****   {
1047:../src/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 2124              		.loc 1 1047 0
 2125 0cbc 3A89     		ldrh	r2, [r7, #8]
 2126 0cbe FB88     		ldrh	r3, [r7, #6]
 2127 0cc0 F868     		ldr	r0, [r7, #12]
 2128 0cc2 1146     		mov	r1, r2
 2129 0cc4 4FF00102 		mov	r2, #1
 2130 0cc8 01F000F8 		bl	TI2_Config
 2131 0ccc 07E0     		b	.L72
 2132              	.L71:
1048:../src/stm32f10x_tim.c ****   }
1049:../src/stm32f10x_tim.c ****   else
1050:../src/stm32f10x_tim.c ****   {
1051:../src/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 2133              		.loc 1 1051 0
 2134 0cce 3A89     		ldrh	r2, [r7, #8]
 2135 0cd0 FB88     		ldrh	r3, [r7, #6]
 2136 0cd2 F868     		ldr	r0, [r7, #12]
 2137 0cd4 1146     		mov	r1, r2
 2138 0cd6 4FF00102 		mov	r2, #1
 2139 0cda 00F085FF 		bl	TI1_Config
 2140              	.L72:
1052:../src/stm32f10x_tim.c ****   }
1053:../src/stm32f10x_tim.c ****   /* Select the Trigger source */
1054:../src/stm32f10x_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
 2141              		.loc 1 1054 0
 2142 0cde 7B89     		ldrh	r3, [r7, #10]
 2143 0ce0 F868     		ldr	r0, [r7, #12]
 2144 0ce2 1946     		mov	r1, r3
 2145 0ce4 FFF7FEFF 		bl	TIM_SelectInputTrigger
1055:../src/stm32f10x_tim.c ****   /* Select the External clock mode1 */
1056:../src/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
 2146              		.loc 1 1056 0
 2147 0ce8 FB68     		ldr	r3, [r7, #12]
 2148 0cea 1B89     		ldrh	r3, [r3, #8]	@ movhi
 2149 0cec 9BB2     		uxth	r3, r3
 2150 0cee 43F00703 		orr	r3, r3, #7
 2151 0cf2 9AB2     		uxth	r2, r3
 2152 0cf4 FB68     		ldr	r3, [r7, #12]
 2153 0cf6 1A81     		strh	r2, [r3, #8]	@ movhi
1057:../src/stm32f10x_tim.c **** }
 2154              		.loc 1 1057 0
 2155 0cf8 07F11007 		add	r7, r7, #16
 2156 0cfc BD46     		mov	sp, r7
 2157 0cfe 80BD     		pop	{r7, pc}
 2158              		.cfi_endproc
 2159              	.LFE50:
 2161              		.align	2
 2162              		.global	TIM_ETRClockMode1Config
 2163              		.thumb
 2164              		.thumb_func
 2166              	TIM_ETRClockMode1Config:
 2167              	.LFB51:
1058:../src/stm32f10x_tim.c **** 
1059:../src/stm32f10x_tim.c **** /**
1060:../src/stm32f10x_tim.c ****   * @brief  Configures the External clock Mode1
1061:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1062:../src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
1063:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1064:../src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
1065:../src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
1066:../src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
1067:../src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
1068:../src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
1069:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1070:../src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
1071:../src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
1072:../src/stm32f10x_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
1073:../src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F
1074:../src/stm32f10x_tim.c ****   * @retval None
1075:../src/stm32f10x_tim.c ****   */
1076:../src/stm32f10x_tim.c **** void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPo
1077:../src/stm32f10x_tim.c ****                              uint16_t ExtTRGFilter)
1078:../src/stm32f10x_tim.c **** {
 2168              		.loc 1 1078 0
 2169              		.cfi_startproc
 2170              		@ args = 0, pretend = 0, frame = 24
 2171              		@ frame_needed = 1, uses_anonymous_args = 0
 2172 0d00 80B5     		push	{r7, lr}
 2173              	.LCFI66:
 2174              		.cfi_def_cfa_offset 8
 2175              		.cfi_offset 14, -4
 2176              		.cfi_offset 7, -8
 2177 0d02 86B0     		sub	sp, sp, #24
 2178              	.LCFI67:
 2179              		.cfi_def_cfa_offset 32
 2180 0d04 00AF     		add	r7, sp, #0
 2181              	.LCFI68:
 2182              		.cfi_def_cfa_register 7
 2183 0d06 F860     		str	r0, [r7, #12]
 2184 0d08 7981     		strh	r1, [r7, #10]	@ movhi
 2185 0d0a 3A81     		strh	r2, [r7, #8]	@ movhi
 2186 0d0c FB80     		strh	r3, [r7, #6]	@ movhi
1079:../src/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
 2187              		.loc 1 1079 0
 2188 0d0e 4FF00003 		mov	r3, #0
 2189 0d12 FB82     		strh	r3, [r7, #22]	@ movhi
1080:../src/stm32f10x_tim.c ****   /* Check the parameters */
1081:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1082:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
1083:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
1084:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
1085:../src/stm32f10x_tim.c ****   /* Configure the ETR Clock source */
1086:../src/stm32f10x_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 2190              		.loc 1 1086 0
 2191 0d14 7989     		ldrh	r1, [r7, #10]
 2192 0d16 3A89     		ldrh	r2, [r7, #8]
 2193 0d18 FB88     		ldrh	r3, [r7, #6]
 2194 0d1a F868     		ldr	r0, [r7, #12]
 2195 0d1c FFF7FEFF 		bl	TIM_ETRConfig
1087:../src/stm32f10x_tim.c ****   
1088:../src/stm32f10x_tim.c ****   /* Get the TIMx SMCR register value */
1089:../src/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
 2196              		.loc 1 1089 0
 2197 0d20 FB68     		ldr	r3, [r7, #12]
 2198 0d22 1B89     		ldrh	r3, [r3, #8]	@ movhi
 2199 0d24 FB82     		strh	r3, [r7, #22]	@ movhi
1090:../src/stm32f10x_tim.c ****   /* Reset the SMS Bits */
1091:../src/stm32f10x_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 2200              		.loc 1 1091 0
 2201 0d26 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 2202 0d28 23F00703 		bic	r3, r3, #7
 2203 0d2c FB82     		strh	r3, [r7, #22]	@ movhi
1092:../src/stm32f10x_tim.c ****   /* Select the External clock mode1 */
1093:../src/stm32f10x_tim.c ****   tmpsmcr |= TIM_SlaveMode_External1;
 2204              		.loc 1 1093 0
 2205 0d2e FB8A     		ldrh	r3, [r7, #22]	@ movhi
 2206 0d30 43F00703 		orr	r3, r3, #7
 2207 0d34 FB82     		strh	r3, [r7, #22]	@ movhi
1094:../src/stm32f10x_tim.c ****   /* Select the Trigger selection : ETRF */
1095:../src/stm32f10x_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
 2208              		.loc 1 1095 0
 2209 0d36 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 2210 0d38 23F07003 		bic	r3, r3, #112
 2211 0d3c FB82     		strh	r3, [r7, #22]	@ movhi
1096:../src/stm32f10x_tim.c ****   tmpsmcr |= TIM_TS_ETRF;
 2212              		.loc 1 1096 0
 2213 0d3e FB8A     		ldrh	r3, [r7, #22]	@ movhi
 2214 0d40 43F07003 		orr	r3, r3, #112
 2215 0d44 FB82     		strh	r3, [r7, #22]	@ movhi
1097:../src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1098:../src/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
 2216              		.loc 1 1098 0
 2217 0d46 FB68     		ldr	r3, [r7, #12]
 2218 0d48 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 2219 0d4a 1A81     		strh	r2, [r3, #8]	@ movhi
1099:../src/stm32f10x_tim.c **** }
 2220              		.loc 1 1099 0
 2221 0d4c 07F11807 		add	r7, r7, #24
 2222 0d50 BD46     		mov	sp, r7
 2223 0d52 80BD     		pop	{r7, pc}
 2224              		.cfi_endproc
 2225              	.LFE51:
 2227              		.align	2
 2228              		.global	TIM_ETRClockMode2Config
 2229              		.thumb
 2230              		.thumb_func
 2232              	TIM_ETRClockMode2Config:
 2233              	.LFB52:
1100:../src/stm32f10x_tim.c **** 
1101:../src/stm32f10x_tim.c **** /**
1102:../src/stm32f10x_tim.c ****   * @brief  Configures the External clock Mode2
1103:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1104:../src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
1105:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1106:../src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
1107:../src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
1108:../src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
1109:../src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
1110:../src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
1111:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1112:../src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
1113:../src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
1114:../src/stm32f10x_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
1115:../src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F
1116:../src/stm32f10x_tim.c ****   * @retval None
1117:../src/stm32f10x_tim.c ****   */
1118:../src/stm32f10x_tim.c **** void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
1119:../src/stm32f10x_tim.c ****                              uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
1120:../src/stm32f10x_tim.c **** {
 2234              		.loc 1 1120 0
 2235              		.cfi_startproc
 2236              		@ args = 0, pretend = 0, frame = 16
 2237              		@ frame_needed = 1, uses_anonymous_args = 0
 2238 0d54 80B5     		push	{r7, lr}
 2239              	.LCFI69:
 2240              		.cfi_def_cfa_offset 8
 2241              		.cfi_offset 14, -4
 2242              		.cfi_offset 7, -8
 2243 0d56 84B0     		sub	sp, sp, #16
 2244              	.LCFI70:
 2245              		.cfi_def_cfa_offset 24
 2246 0d58 00AF     		add	r7, sp, #0
 2247              	.LCFI71:
 2248              		.cfi_def_cfa_register 7
 2249 0d5a F860     		str	r0, [r7, #12]
 2250 0d5c 7981     		strh	r1, [r7, #10]	@ movhi
 2251 0d5e 3A81     		strh	r2, [r7, #8]	@ movhi
 2252 0d60 FB80     		strh	r3, [r7, #6]	@ movhi
1121:../src/stm32f10x_tim.c ****   /* Check the parameters */
1122:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1123:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
1124:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
1125:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
1126:../src/stm32f10x_tim.c ****   /* Configure the ETR Clock source */
1127:../src/stm32f10x_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 2253              		.loc 1 1127 0
 2254 0d62 7989     		ldrh	r1, [r7, #10]
 2255 0d64 3A89     		ldrh	r2, [r7, #8]
 2256 0d66 FB88     		ldrh	r3, [r7, #6]
 2257 0d68 F868     		ldr	r0, [r7, #12]
 2258 0d6a FFF7FEFF 		bl	TIM_ETRConfig
1128:../src/stm32f10x_tim.c ****   /* Enable the External clock mode2 */
1129:../src/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SMCR_ECE;
 2259              		.loc 1 1129 0
 2260 0d6e FB68     		ldr	r3, [r7, #12]
 2261 0d70 1B89     		ldrh	r3, [r3, #8]	@ movhi
 2262 0d72 9BB2     		uxth	r3, r3
 2263 0d74 43F48043 		orr	r3, r3, #16384
 2264 0d78 9AB2     		uxth	r2, r3
 2265 0d7a FB68     		ldr	r3, [r7, #12]
 2266 0d7c 1A81     		strh	r2, [r3, #8]	@ movhi
1130:../src/stm32f10x_tim.c **** }
 2267              		.loc 1 1130 0
 2268 0d7e 07F11007 		add	r7, r7, #16
 2269 0d82 BD46     		mov	sp, r7
 2270 0d84 80BD     		pop	{r7, pc}
 2271              		.cfi_endproc
 2272              	.LFE52:
 2274 0d86 00BF     		.align	2
 2275              		.global	TIM_ETRConfig
 2276              		.thumb
 2277              		.thumb_func
 2279              	TIM_ETRConfig:
 2280              	.LFB53:
1131:../src/stm32f10x_tim.c **** 
1132:../src/stm32f10x_tim.c **** /**
1133:../src/stm32f10x_tim.c ****   * @brief  Configures the TIMx External Trigger (ETR).
1134:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1135:../src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
1136:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1137:../src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
1138:../src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
1139:../src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
1140:../src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
1141:../src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
1142:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1143:../src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
1144:../src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
1145:../src/stm32f10x_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
1146:../src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F
1147:../src/stm32f10x_tim.c ****   * @retval None
1148:../src/stm32f10x_tim.c ****   */
1149:../src/stm32f10x_tim.c **** void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
1150:../src/stm32f10x_tim.c ****                    uint16_t ExtTRGFilter)
1151:../src/stm32f10x_tim.c **** {
 2281              		.loc 1 1151 0
 2282              		.cfi_startproc
 2283              		@ args = 0, pretend = 0, frame = 24
 2284              		@ frame_needed = 1, uses_anonymous_args = 0
 2285              		@ link register save eliminated.
 2286 0d88 80B4     		push	{r7}
 2287              	.LCFI72:
 2288              		.cfi_def_cfa_offset 4
 2289              		.cfi_offset 7, -4
 2290 0d8a 87B0     		sub	sp, sp, #28
 2291              	.LCFI73:
 2292              		.cfi_def_cfa_offset 32
 2293 0d8c 00AF     		add	r7, sp, #0
 2294              	.LCFI74:
 2295              		.cfi_def_cfa_register 7
 2296 0d8e F860     		str	r0, [r7, #12]
 2297 0d90 7981     		strh	r1, [r7, #10]	@ movhi
 2298 0d92 3A81     		strh	r2, [r7, #8]	@ movhi
 2299 0d94 FB80     		strh	r3, [r7, #6]	@ movhi
1152:../src/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
 2300              		.loc 1 1152 0
 2301 0d96 4FF00003 		mov	r3, #0
 2302 0d9a FB82     		strh	r3, [r7, #22]	@ movhi
1153:../src/stm32f10x_tim.c ****   /* Check the parameters */
1154:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1155:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
1156:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
1157:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
1158:../src/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
 2303              		.loc 1 1158 0
 2304 0d9c FB68     		ldr	r3, [r7, #12]
 2305 0d9e 1B89     		ldrh	r3, [r3, #8]	@ movhi
 2306 0da0 FB82     		strh	r3, [r7, #22]	@ movhi
1159:../src/stm32f10x_tim.c ****   /* Reset the ETR Bits */
1160:../src/stm32f10x_tim.c ****   tmpsmcr &= SMCR_ETR_Mask;
 2307              		.loc 1 1160 0
 2308 0da2 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 2309 0da4 DBB2     		uxtb	r3, r3
 2310 0da6 FB82     		strh	r3, [r7, #22]	@ movhi
1161:../src/stm32f10x_tim.c ****   /* Set the Prescaler, the Filter value and the Polarity */
1162:../src/stm32f10x_tim.c ****   tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilt
 2311              		.loc 1 1162 0
 2312 0da8 FB88     		ldrh	r3, [r7, #6]	@ movhi
 2313 0daa 4FEA0323 		lsl	r3, r3, #8
 2314 0dae 9AB2     		uxth	r2, r3
 2315 0db0 3B89     		ldrh	r3, [r7, #8]	@ movhi
 2316 0db2 1343     		orrs	r3, r3, r2
 2317 0db4 9AB2     		uxth	r2, r3
 2318 0db6 7B89     		ldrh	r3, [r7, #10]	@ movhi
 2319 0db8 1343     		orrs	r3, r3, r2
 2320 0dba 9AB2     		uxth	r2, r3
 2321 0dbc FB8A     		ldrh	r3, [r7, #22]	@ movhi
 2322 0dbe 1343     		orrs	r3, r3, r2
 2323 0dc0 FB82     		strh	r3, [r7, #22]	@ movhi
1163:../src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1164:../src/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
 2324              		.loc 1 1164 0
 2325 0dc2 FB68     		ldr	r3, [r7, #12]
 2326 0dc4 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 2327 0dc6 1A81     		strh	r2, [r3, #8]	@ movhi
1165:../src/stm32f10x_tim.c **** }
 2328              		.loc 1 1165 0
 2329 0dc8 07F11C07 		add	r7, r7, #28
 2330 0dcc BD46     		mov	sp, r7
 2331 0dce 80BC     		pop	{r7}
 2332 0dd0 7047     		bx	lr
 2333              		.cfi_endproc
 2334              	.LFE53:
 2336 0dd2 00BF     		.align	2
 2337              		.global	TIM_PrescalerConfig
 2338              		.thumb
 2339              		.thumb_func
 2341              	TIM_PrescalerConfig:
 2342              	.LFB54:
1166:../src/stm32f10x_tim.c **** 
1167:../src/stm32f10x_tim.c **** /**
1168:../src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Prescaler.
1169:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
1170:../src/stm32f10x_tim.c ****   * @param  Prescaler: specifies the Prescaler Register value
1171:../src/stm32f10x_tim.c ****   * @param  TIM_PSCReloadMode: specifies the TIM Prescaler Reload mode
1172:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1173:../src/stm32f10x_tim.c ****   *     @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
1174:../src/stm32f10x_tim.c ****   *     @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediately.
1175:../src/stm32f10x_tim.c ****   * @retval None
1176:../src/stm32f10x_tim.c ****   */
1177:../src/stm32f10x_tim.c **** void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
1178:../src/stm32f10x_tim.c **** {
 2343              		.loc 1 1178 0
 2344              		.cfi_startproc
 2345              		@ args = 0, pretend = 0, frame = 8
 2346              		@ frame_needed = 1, uses_anonymous_args = 0
 2347              		@ link register save eliminated.
 2348 0dd4 80B4     		push	{r7}
 2349              	.LCFI75:
 2350              		.cfi_def_cfa_offset 4
 2351              		.cfi_offset 7, -4
 2352 0dd6 83B0     		sub	sp, sp, #12
 2353              	.LCFI76:
 2354              		.cfi_def_cfa_offset 16
 2355 0dd8 00AF     		add	r7, sp, #0
 2356              	.LCFI77:
 2357              		.cfi_def_cfa_register 7
 2358 0dda 7860     		str	r0, [r7, #4]
 2359 0ddc 1346     		mov	r3, r2
 2360 0dde 0A46     		mov	r2, r1	@ movhi
 2361 0de0 7A80     		strh	r2, [r7, #2]	@ movhi
 2362 0de2 3B80     		strh	r3, [r7, #0]	@ movhi
1179:../src/stm32f10x_tim.c ****   /* Check the parameters */
1180:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
1181:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
1182:../src/stm32f10x_tim.c ****   /* Set the Prescaler value */
1183:../src/stm32f10x_tim.c ****   TIMx->PSC = Prescaler;
 2363              		.loc 1 1183 0
 2364 0de4 7B68     		ldr	r3, [r7, #4]
 2365 0de6 7A88     		ldrh	r2, [r7, #2]	@ movhi
 2366 0de8 1A85     		strh	r2, [r3, #40]	@ movhi
1184:../src/stm32f10x_tim.c ****   /* Set or reset the UG Bit */
1185:../src/stm32f10x_tim.c ****   TIMx->EGR = TIM_PSCReloadMode;
 2367              		.loc 1 1185 0
 2368 0dea 7B68     		ldr	r3, [r7, #4]
 2369 0dec 3A88     		ldrh	r2, [r7, #0]	@ movhi
 2370 0dee 9A82     		strh	r2, [r3, #20]	@ movhi
1186:../src/stm32f10x_tim.c **** }
 2371              		.loc 1 1186 0
 2372 0df0 07F10C07 		add	r7, r7, #12
 2373 0df4 BD46     		mov	sp, r7
 2374 0df6 80BC     		pop	{r7}
 2375 0df8 7047     		bx	lr
 2376              		.cfi_endproc
 2377              	.LFE54:
 2379 0dfa 00BF     		.align	2
 2380              		.global	TIM_CounterModeConfig
 2381              		.thumb
 2382              		.thumb_func
 2384              	TIM_CounterModeConfig:
 2385              	.LFB55:
1187:../src/stm32f10x_tim.c **** 
1188:../src/stm32f10x_tim.c **** /**
1189:../src/stm32f10x_tim.c ****   * @brief  Specifies the TIMx Counter Mode to be used.
1190:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1191:../src/stm32f10x_tim.c ****   * @param  TIM_CounterMode: specifies the Counter Mode to be used
1192:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1193:../src/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_Up: TIM Up Counting Mode
1194:../src/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_Down: TIM Down Counting Mode
1195:../src/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_CenterAligned1: TIM Center Aligned Mode1
1196:../src/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
1197:../src/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
1198:../src/stm32f10x_tim.c ****   * @retval None
1199:../src/stm32f10x_tim.c ****   */
1200:../src/stm32f10x_tim.c **** void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
1201:../src/stm32f10x_tim.c **** {
 2386              		.loc 1 1201 0
 2387              		.cfi_startproc
 2388              		@ args = 0, pretend = 0, frame = 16
 2389              		@ frame_needed = 1, uses_anonymous_args = 0
 2390              		@ link register save eliminated.
 2391 0dfc 80B4     		push	{r7}
 2392              	.LCFI78:
 2393              		.cfi_def_cfa_offset 4
 2394              		.cfi_offset 7, -4
 2395 0dfe 85B0     		sub	sp, sp, #20
 2396              	.LCFI79:
 2397              		.cfi_def_cfa_offset 24
 2398 0e00 00AF     		add	r7, sp, #0
 2399              	.LCFI80:
 2400              		.cfi_def_cfa_register 7
 2401 0e02 7860     		str	r0, [r7, #4]
 2402 0e04 0B46     		mov	r3, r1
 2403 0e06 7B80     		strh	r3, [r7, #2]	@ movhi
1202:../src/stm32f10x_tim.c ****   uint16_t tmpcr1 = 0;
 2404              		.loc 1 1202 0
 2405 0e08 4FF00003 		mov	r3, #0
 2406 0e0c FB81     		strh	r3, [r7, #14]	@ movhi
1203:../src/stm32f10x_tim.c ****   /* Check the parameters */
1204:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1205:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
1206:../src/stm32f10x_tim.c ****   tmpcr1 = TIMx->CR1;
 2407              		.loc 1 1206 0
 2408 0e0e 7B68     		ldr	r3, [r7, #4]
 2409 0e10 1B88     		ldrh	r3, [r3, #0]	@ movhi
 2410 0e12 FB81     		strh	r3, [r7, #14]	@ movhi
1207:../src/stm32f10x_tim.c ****   /* Reset the CMS and DIR Bits */
1208:../src/stm32f10x_tim.c ****   tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 2411              		.loc 1 1208 0
 2412 0e14 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2413 0e16 23F07003 		bic	r3, r3, #112
 2414 0e1a FB81     		strh	r3, [r7, #14]	@ movhi
1209:../src/stm32f10x_tim.c ****   /* Set the Counter Mode */
1210:../src/stm32f10x_tim.c ****   tmpcr1 |= TIM_CounterMode;
 2415              		.loc 1 1210 0
 2416 0e1c FA89     		ldrh	r2, [r7, #14]	@ movhi
 2417 0e1e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2418 0e20 1343     		orrs	r3, r3, r2
 2419 0e22 FB81     		strh	r3, [r7, #14]	@ movhi
1211:../src/stm32f10x_tim.c ****   /* Write to TIMx CR1 register */
1212:../src/stm32f10x_tim.c ****   TIMx->CR1 = tmpcr1;
 2420              		.loc 1 1212 0
 2421 0e24 7B68     		ldr	r3, [r7, #4]
 2422 0e26 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2423 0e28 1A80     		strh	r2, [r3, #0]	@ movhi
1213:../src/stm32f10x_tim.c **** }
 2424              		.loc 1 1213 0
 2425 0e2a 07F11407 		add	r7, r7, #20
 2426 0e2e BD46     		mov	sp, r7
 2427 0e30 80BC     		pop	{r7}
 2428 0e32 7047     		bx	lr
 2429              		.cfi_endproc
 2430              	.LFE55:
 2432              		.align	2
 2433              		.global	TIM_SelectInputTrigger
 2434              		.thumb
 2435              		.thumb_func
 2437              	TIM_SelectInputTrigger:
 2438              	.LFB56:
1214:../src/stm32f10x_tim.c **** 
1215:../src/stm32f10x_tim.c **** /**
1216:../src/stm32f10x_tim.c ****   * @brief  Selects the Input Trigger source
1217:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
1218:../src/stm32f10x_tim.c ****   * @param  TIM_InputTriggerSource: The Input Trigger source.
1219:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1220:../src/stm32f10x_tim.c ****   *     @arg TIM_TS_ITR0: Internal Trigger 0
1221:../src/stm32f10x_tim.c ****   *     @arg TIM_TS_ITR1: Internal Trigger 1
1222:../src/stm32f10x_tim.c ****   *     @arg TIM_TS_ITR2: Internal Trigger 2
1223:../src/stm32f10x_tim.c ****   *     @arg TIM_TS_ITR3: Internal Trigger 3
1224:../src/stm32f10x_tim.c ****   *     @arg TIM_TS_TI1F_ED: TI1 Edge Detector
1225:../src/stm32f10x_tim.c ****   *     @arg TIM_TS_TI1FP1: Filtered Timer Input 1
1226:../src/stm32f10x_tim.c ****   *     @arg TIM_TS_TI2FP2: Filtered Timer Input 2
1227:../src/stm32f10x_tim.c ****   *     @arg TIM_TS_ETRF: External Trigger input
1228:../src/stm32f10x_tim.c ****   * @retval None
1229:../src/stm32f10x_tim.c ****   */
1230:../src/stm32f10x_tim.c **** void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
1231:../src/stm32f10x_tim.c **** {
 2439              		.loc 1 1231 0
 2440              		.cfi_startproc
 2441              		@ args = 0, pretend = 0, frame = 16
 2442              		@ frame_needed = 1, uses_anonymous_args = 0
 2443              		@ link register save eliminated.
 2444 0e34 80B4     		push	{r7}
 2445              	.LCFI81:
 2446              		.cfi_def_cfa_offset 4
 2447              		.cfi_offset 7, -4
 2448 0e36 85B0     		sub	sp, sp, #20
 2449              	.LCFI82:
 2450              		.cfi_def_cfa_offset 24
 2451 0e38 00AF     		add	r7, sp, #0
 2452              	.LCFI83:
 2453              		.cfi_def_cfa_register 7
 2454 0e3a 7860     		str	r0, [r7, #4]
 2455 0e3c 0B46     		mov	r3, r1
 2456 0e3e 7B80     		strh	r3, [r7, #2]	@ movhi
1232:../src/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
 2457              		.loc 1 1232 0
 2458 0e40 4FF00003 		mov	r3, #0
 2459 0e44 FB81     		strh	r3, [r7, #14]	@ movhi
1233:../src/stm32f10x_tim.c ****   /* Check the parameters */
1234:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1235:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
1236:../src/stm32f10x_tim.c ****   /* Get the TIMx SMCR register value */
1237:../src/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
 2460              		.loc 1 1237 0
 2461 0e46 7B68     		ldr	r3, [r7, #4]
 2462 0e48 1B89     		ldrh	r3, [r3, #8]	@ movhi
 2463 0e4a FB81     		strh	r3, [r7, #14]	@ movhi
1238:../src/stm32f10x_tim.c ****   /* Reset the TS Bits */
1239:../src/stm32f10x_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
 2464              		.loc 1 1239 0
 2465 0e4c FB89     		ldrh	r3, [r7, #14]	@ movhi
 2466 0e4e 23F07003 		bic	r3, r3, #112
 2467 0e52 FB81     		strh	r3, [r7, #14]	@ movhi
1240:../src/stm32f10x_tim.c ****   /* Set the Input Trigger source */
1241:../src/stm32f10x_tim.c ****   tmpsmcr |= TIM_InputTriggerSource;
 2468              		.loc 1 1241 0
 2469 0e54 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2470 0e56 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2471 0e58 1343     		orrs	r3, r3, r2
 2472 0e5a FB81     		strh	r3, [r7, #14]	@ movhi
1242:../src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1243:../src/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
 2473              		.loc 1 1243 0
 2474 0e5c 7B68     		ldr	r3, [r7, #4]
 2475 0e5e FA89     		ldrh	r2, [r7, #14]	@ movhi
 2476 0e60 1A81     		strh	r2, [r3, #8]	@ movhi
1244:../src/stm32f10x_tim.c **** }
 2477              		.loc 1 1244 0
 2478 0e62 07F11407 		add	r7, r7, #20
 2479 0e66 BD46     		mov	sp, r7
 2480 0e68 80BC     		pop	{r7}
 2481 0e6a 7047     		bx	lr
 2482              		.cfi_endproc
 2483              	.LFE56:
 2485              		.align	2
 2486              		.global	TIM_EncoderInterfaceConfig
 2487              		.thumb
 2488              		.thumb_func
 2490              	TIM_EncoderInterfaceConfig:
 2491              	.LFB57:
1245:../src/stm32f10x_tim.c **** 
1246:../src/stm32f10x_tim.c **** /**
1247:../src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Encoder Interface.
1248:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1249:../src/stm32f10x_tim.c ****   * @param  TIM_EncoderMode: specifies the TIMx Encoder Mode.
1250:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1251:../src/stm32f10x_tim.c ****   *     @arg TIM_EncoderMode_TI1: Counter counts on TI1FP1 edge depending on TI2FP2 level.
1252:../src/stm32f10x_tim.c ****   *     @arg TIM_EncoderMode_TI2: Counter counts on TI2FP2 edge depending on TI1FP1 level.
1253:../src/stm32f10x_tim.c ****   *     @arg TIM_EncoderMode_TI12: Counter counts on both TI1FP1 and TI2FP2 edges depending
1254:../src/stm32f10x_tim.c ****   *                                on the level of the other input.
1255:../src/stm32f10x_tim.c ****   * @param  TIM_IC1Polarity: specifies the IC1 Polarity
1256:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1257:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling: IC Falling edge.
1258:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising: IC Rising edge.
1259:../src/stm32f10x_tim.c ****   * @param  TIM_IC2Polarity: specifies the IC2 Polarity
1260:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1261:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling: IC Falling edge.
1262:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising: IC Rising edge.
1263:../src/stm32f10x_tim.c ****   * @retval None
1264:../src/stm32f10x_tim.c ****   */
1265:../src/stm32f10x_tim.c **** void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
1266:../src/stm32f10x_tim.c ****                                 uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
1267:../src/stm32f10x_tim.c **** {
 2492              		.loc 1 1267 0
 2493              		.cfi_startproc
 2494              		@ args = 0, pretend = 0, frame = 24
 2495              		@ frame_needed = 1, uses_anonymous_args = 0
 2496              		@ link register save eliminated.
 2497 0e6c 80B4     		push	{r7}
 2498              	.LCFI84:
 2499              		.cfi_def_cfa_offset 4
 2500              		.cfi_offset 7, -4
 2501 0e6e 87B0     		sub	sp, sp, #28
 2502              	.LCFI85:
 2503              		.cfi_def_cfa_offset 32
 2504 0e70 00AF     		add	r7, sp, #0
 2505              	.LCFI86:
 2506              		.cfi_def_cfa_register 7
 2507 0e72 F860     		str	r0, [r7, #12]
 2508 0e74 7981     		strh	r1, [r7, #10]	@ movhi
 2509 0e76 3A81     		strh	r2, [r7, #8]	@ movhi
 2510 0e78 FB80     		strh	r3, [r7, #6]	@ movhi
1268:../src/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
 2511              		.loc 1 1268 0
 2512 0e7a 4FF00003 		mov	r3, #0
 2513 0e7e FB82     		strh	r3, [r7, #22]	@ movhi
1269:../src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 2514              		.loc 1 1269 0
 2515 0e80 4FF00003 		mov	r3, #0
 2516 0e84 BB82     		strh	r3, [r7, #20]	@ movhi
1270:../src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 2517              		.loc 1 1270 0
 2518 0e86 4FF00003 		mov	r3, #0
 2519 0e8a 7B82     		strh	r3, [r7, #18]	@ movhi
1271:../src/stm32f10x_tim.c ****     
1272:../src/stm32f10x_tim.c ****   /* Check the parameters */
1273:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST5_PERIPH(TIMx));
1274:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
1275:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
1276:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));
1277:../src/stm32f10x_tim.c **** 
1278:../src/stm32f10x_tim.c ****   /* Get the TIMx SMCR register value */
1279:../src/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
 2520              		.loc 1 1279 0
 2521 0e8c FB68     		ldr	r3, [r7, #12]
 2522 0e8e 1B89     		ldrh	r3, [r3, #8]	@ movhi
 2523 0e90 FB82     		strh	r3, [r7, #22]	@ movhi
1280:../src/stm32f10x_tim.c ****   
1281:../src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
1282:../src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2524              		.loc 1 1282 0
 2525 0e92 FB68     		ldr	r3, [r7, #12]
 2526 0e94 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 2527 0e96 BB82     		strh	r3, [r7, #20]	@ movhi
1283:../src/stm32f10x_tim.c ****   
1284:../src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
1285:../src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 2528              		.loc 1 1285 0
 2529 0e98 FB68     		ldr	r3, [r7, #12]
 2530 0e9a 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 2531 0e9c 7B82     		strh	r3, [r7, #18]	@ movhi
1286:../src/stm32f10x_tim.c ****   
1287:../src/stm32f10x_tim.c ****   /* Set the encoder Mode */
1288:../src/stm32f10x_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 2532              		.loc 1 1288 0
 2533 0e9e FB8A     		ldrh	r3, [r7, #22]	@ movhi
 2534 0ea0 23F00703 		bic	r3, r3, #7
 2535 0ea4 FB82     		strh	r3, [r7, #22]	@ movhi
1289:../src/stm32f10x_tim.c ****   tmpsmcr |= TIM_EncoderMode;
 2536              		.loc 1 1289 0
 2537 0ea6 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 2538 0ea8 7B89     		ldrh	r3, [r7, #10]	@ movhi
 2539 0eaa 1343     		orrs	r3, r3, r2
 2540 0eac FB82     		strh	r3, [r7, #22]	@ movhi
1290:../src/stm32f10x_tim.c ****   
1291:../src/stm32f10x_tim.c ****   /* Select the Capture Compare 1 and the Capture Compare 2 as input */
1292:../src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1
 2541              		.loc 1 1292 0
 2542 0eae BB8A     		ldrh	r3, [r7, #20]	@ movhi
 2543 0eb0 23F44073 		bic	r3, r3, #768
 2544 0eb4 23F00303 		bic	r3, r3, #3
 2545 0eb8 BB82     		strh	r3, [r7, #20]	@ movhi
1293:../src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 2546              		.loc 1 1293 0
 2547 0eba BB8A     		ldrh	r3, [r7, #20]	@ movhi
 2548 0ebc 43F48073 		orr	r3, r3, #256
 2549 0ec0 43F00103 		orr	r3, r3, #1
 2550 0ec4 BB82     		strh	r3, [r7, #20]	@ movhi
1294:../src/stm32f10x_tim.c ****   
1295:../src/stm32f10x_tim.c ****   /* Set the TI1 and the TI2 Polarities */
1296:../src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCER_CC1P)) & ((uint16_t)~((uint16_t)TIM_CCER_CC
 2551              		.loc 1 1296 0
 2552 0ec6 7B8A     		ldrh	r3, [r7, #18]	@ movhi
 2553 0ec8 23F02203 		bic	r3, r3, #34
 2554 0ecc 7B82     		strh	r3, [r7, #18]	@ movhi
1297:../src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 2555              		.loc 1 1297 0
 2556 0ece FB88     		ldrh	r3, [r7, #6]	@ movhi
 2557 0ed0 4FEA0313 		lsl	r3, r3, #4
 2558 0ed4 9AB2     		uxth	r2, r3
 2559 0ed6 3B89     		ldrh	r3, [r7, #8]	@ movhi
 2560 0ed8 1343     		orrs	r3, r3, r2
 2561 0eda 9AB2     		uxth	r2, r3
 2562 0edc 7B8A     		ldrh	r3, [r7, #18]	@ movhi
 2563 0ede 1343     		orrs	r3, r3, r2
 2564 0ee0 7B82     		strh	r3, [r7, #18]	@ movhi
1298:../src/stm32f10x_tim.c ****   
1299:../src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1300:../src/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
 2565              		.loc 1 1300 0
 2566 0ee2 FB68     		ldr	r3, [r7, #12]
 2567 0ee4 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 2568 0ee6 1A81     		strh	r2, [r3, #8]	@ movhi
1301:../src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
1302:../src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 2569              		.loc 1 1302 0
 2570 0ee8 FB68     		ldr	r3, [r7, #12]
 2571 0eea BA8A     		ldrh	r2, [r7, #20]	@ movhi
 2572 0eec 1A83     		strh	r2, [r3, #24]	@ movhi
1303:../src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
1304:../src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 2573              		.loc 1 1304 0
 2574 0eee FB68     		ldr	r3, [r7, #12]
 2575 0ef0 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 2576 0ef2 1A84     		strh	r2, [r3, #32]	@ movhi
1305:../src/stm32f10x_tim.c **** }
 2577              		.loc 1 1305 0
 2578 0ef4 07F11C07 		add	r7, r7, #28
 2579 0ef8 BD46     		mov	sp, r7
 2580 0efa 80BC     		pop	{r7}
 2581 0efc 7047     		bx	lr
 2582              		.cfi_endproc
 2583              	.LFE57:
 2585 0efe 00BF     		.align	2
 2586              		.global	TIM_ForcedOC1Config
 2587              		.thumb
 2588              		.thumb_func
 2590              	TIM_ForcedOC1Config:
 2591              	.LFB58:
1306:../src/stm32f10x_tim.c **** 
1307:../src/stm32f10x_tim.c **** /**
1308:../src/stm32f10x_tim.c ****   * @brief  Forces the TIMx output 1 waveform to active or inactive level.
1309:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
1310:../src/stm32f10x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1311:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1312:../src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active: Force active level on OC1REF
1313:../src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
1314:../src/stm32f10x_tim.c ****   * @retval None
1315:../src/stm32f10x_tim.c ****   */
1316:../src/stm32f10x_tim.c **** void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1317:../src/stm32f10x_tim.c **** {
 2592              		.loc 1 1317 0
 2593              		.cfi_startproc
 2594              		@ args = 0, pretend = 0, frame = 16
 2595              		@ frame_needed = 1, uses_anonymous_args = 0
 2596              		@ link register save eliminated.
 2597 0f00 80B4     		push	{r7}
 2598              	.LCFI87:
 2599              		.cfi_def_cfa_offset 4
 2600              		.cfi_offset 7, -4
 2601 0f02 85B0     		sub	sp, sp, #20
 2602              	.LCFI88:
 2603              		.cfi_def_cfa_offset 24
 2604 0f04 00AF     		add	r7, sp, #0
 2605              	.LCFI89:
 2606              		.cfi_def_cfa_register 7
 2607 0f06 7860     		str	r0, [r7, #4]
 2608 0f08 0B46     		mov	r3, r1
 2609 0f0a 7B80     		strh	r3, [r7, #2]	@ movhi
1318:../src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 2610              		.loc 1 1318 0
 2611 0f0c 4FF00003 		mov	r3, #0
 2612 0f10 FB81     		strh	r3, [r7, #14]	@ movhi
1319:../src/stm32f10x_tim.c ****   /* Check the parameters */
1320:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1321:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1322:../src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2613              		.loc 1 1322 0
 2614 0f12 7B68     		ldr	r3, [r7, #4]
 2615 0f14 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 2616 0f16 FB81     		strh	r3, [r7, #14]	@ movhi
1323:../src/stm32f10x_tim.c ****   /* Reset the OC1M Bits */
1324:../src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1M);
 2617              		.loc 1 1324 0
 2618 0f18 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2619 0f1a 23F07003 		bic	r3, r3, #112
 2620 0f1e FB81     		strh	r3, [r7, #14]	@ movhi
1325:../src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1326:../src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_ForcedAction;
 2621              		.loc 1 1326 0
 2622 0f20 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2623 0f22 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2624 0f24 1343     		orrs	r3, r3, r2
 2625 0f26 FB81     		strh	r3, [r7, #14]	@ movhi
1327:../src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1328:../src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 2626              		.loc 1 1328 0
 2627 0f28 7B68     		ldr	r3, [r7, #4]
 2628 0f2a FA89     		ldrh	r2, [r7, #14]	@ movhi
 2629 0f2c 1A83     		strh	r2, [r3, #24]	@ movhi
1329:../src/stm32f10x_tim.c **** }
 2630              		.loc 1 1329 0
 2631 0f2e 07F11407 		add	r7, r7, #20
 2632 0f32 BD46     		mov	sp, r7
 2633 0f34 80BC     		pop	{r7}
 2634 0f36 7047     		bx	lr
 2635              		.cfi_endproc
 2636              	.LFE58:
 2638              		.align	2
 2639              		.global	TIM_ForcedOC2Config
 2640              		.thumb
 2641              		.thumb_func
 2643              	TIM_ForcedOC2Config:
 2644              	.LFB59:
1330:../src/stm32f10x_tim.c **** 
1331:../src/stm32f10x_tim.c **** /**
1332:../src/stm32f10x_tim.c ****   * @brief  Forces the TIMx output 2 waveform to active or inactive level.
1333:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
1334:../src/stm32f10x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1335:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1336:../src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active: Force active level on OC2REF
1337:../src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
1338:../src/stm32f10x_tim.c ****   * @retval None
1339:../src/stm32f10x_tim.c ****   */
1340:../src/stm32f10x_tim.c **** void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1341:../src/stm32f10x_tim.c **** {
 2645              		.loc 1 1341 0
 2646              		.cfi_startproc
 2647              		@ args = 0, pretend = 0, frame = 16
 2648              		@ frame_needed = 1, uses_anonymous_args = 0
 2649              		@ link register save eliminated.
 2650 0f38 80B4     		push	{r7}
 2651              	.LCFI90:
 2652              		.cfi_def_cfa_offset 4
 2653              		.cfi_offset 7, -4
 2654 0f3a 85B0     		sub	sp, sp, #20
 2655              	.LCFI91:
 2656              		.cfi_def_cfa_offset 24
 2657 0f3c 00AF     		add	r7, sp, #0
 2658              	.LCFI92:
 2659              		.cfi_def_cfa_register 7
 2660 0f3e 7860     		str	r0, [r7, #4]
 2661 0f40 0B46     		mov	r3, r1
 2662 0f42 7B80     		strh	r3, [r7, #2]	@ movhi
1342:../src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 2663              		.loc 1 1342 0
 2664 0f44 4FF00003 		mov	r3, #0
 2665 0f48 FB81     		strh	r3, [r7, #14]	@ movhi
1343:../src/stm32f10x_tim.c ****   /* Check the parameters */
1344:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1345:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1346:../src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2666              		.loc 1 1346 0
 2667 0f4a 7B68     		ldr	r3, [r7, #4]
 2668 0f4c 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 2669 0f4e FB81     		strh	r3, [r7, #14]	@ movhi
1347:../src/stm32f10x_tim.c ****   /* Reset the OC2M Bits */
1348:../src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2M);
 2670              		.loc 1 1348 0
 2671 0f50 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2672 0f52 23F4E043 		bic	r3, r3, #28672
 2673 0f56 FB81     		strh	r3, [r7, #14]	@ movhi
1349:../src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1350:../src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 2674              		.loc 1 1350 0
 2675 0f58 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2676 0f5a 4FEA0323 		lsl	r3, r3, #8
 2677 0f5e 9AB2     		uxth	r2, r3
 2678 0f60 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2679 0f62 1343     		orrs	r3, r3, r2
 2680 0f64 FB81     		strh	r3, [r7, #14]	@ movhi
1351:../src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1352:../src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 2681              		.loc 1 1352 0
 2682 0f66 7B68     		ldr	r3, [r7, #4]
 2683 0f68 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2684 0f6a 1A83     		strh	r2, [r3, #24]	@ movhi
1353:../src/stm32f10x_tim.c **** }
 2685              		.loc 1 1353 0
 2686 0f6c 07F11407 		add	r7, r7, #20
 2687 0f70 BD46     		mov	sp, r7
 2688 0f72 80BC     		pop	{r7}
 2689 0f74 7047     		bx	lr
 2690              		.cfi_endproc
 2691              	.LFE59:
 2693 0f76 00BF     		.align	2
 2694              		.global	TIM_ForcedOC3Config
 2695              		.thumb
 2696              		.thumb_func
 2698              	TIM_ForcedOC3Config:
 2699              	.LFB60:
1354:../src/stm32f10x_tim.c **** 
1355:../src/stm32f10x_tim.c **** /**
1356:../src/stm32f10x_tim.c ****   * @brief  Forces the TIMx output 3 waveform to active or inactive level.
1357:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1358:../src/stm32f10x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1359:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1360:../src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active: Force active level on OC3REF
1361:../src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
1362:../src/stm32f10x_tim.c ****   * @retval None
1363:../src/stm32f10x_tim.c ****   */
1364:../src/stm32f10x_tim.c **** void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1365:../src/stm32f10x_tim.c **** {
 2700              		.loc 1 1365 0
 2701              		.cfi_startproc
 2702              		@ args = 0, pretend = 0, frame = 16
 2703              		@ frame_needed = 1, uses_anonymous_args = 0
 2704              		@ link register save eliminated.
 2705 0f78 80B4     		push	{r7}
 2706              	.LCFI93:
 2707              		.cfi_def_cfa_offset 4
 2708              		.cfi_offset 7, -4
 2709 0f7a 85B0     		sub	sp, sp, #20
 2710              	.LCFI94:
 2711              		.cfi_def_cfa_offset 24
 2712 0f7c 00AF     		add	r7, sp, #0
 2713              	.LCFI95:
 2714              		.cfi_def_cfa_register 7
 2715 0f7e 7860     		str	r0, [r7, #4]
 2716 0f80 0B46     		mov	r3, r1
 2717 0f82 7B80     		strh	r3, [r7, #2]	@ movhi
1366:../src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 2718              		.loc 1 1366 0
 2719 0f84 4FF00003 		mov	r3, #0
 2720 0f88 FB81     		strh	r3, [r7, #14]	@ movhi
1367:../src/stm32f10x_tim.c ****   /* Check the parameters */
1368:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1369:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1370:../src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 2721              		.loc 1 1370 0
 2722 0f8a 7B68     		ldr	r3, [r7, #4]
 2723 0f8c 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 2724 0f8e FB81     		strh	r3, [r7, #14]	@ movhi
1371:../src/stm32f10x_tim.c ****   /* Reset the OC1M Bits */
1372:../src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3M);
 2725              		.loc 1 1372 0
 2726 0f90 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2727 0f92 23F07003 		bic	r3, r3, #112
 2728 0f96 FB81     		strh	r3, [r7, #14]	@ movhi
1373:../src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1374:../src/stm32f10x_tim.c ****   tmpccmr2 |= TIM_ForcedAction;
 2729              		.loc 1 1374 0
 2730 0f98 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2731 0f9a 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2732 0f9c 1343     		orrs	r3, r3, r2
 2733 0f9e FB81     		strh	r3, [r7, #14]	@ movhi
1375:../src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1376:../src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 2734              		.loc 1 1376 0
 2735 0fa0 7B68     		ldr	r3, [r7, #4]
 2736 0fa2 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2737 0fa4 9A83     		strh	r2, [r3, #28]	@ movhi
1377:../src/stm32f10x_tim.c **** }
 2738              		.loc 1 1377 0
 2739 0fa6 07F11407 		add	r7, r7, #20
 2740 0faa BD46     		mov	sp, r7
 2741 0fac 80BC     		pop	{r7}
 2742 0fae 7047     		bx	lr
 2743              		.cfi_endproc
 2744              	.LFE60:
 2746              		.align	2
 2747              		.global	TIM_ForcedOC4Config
 2748              		.thumb
 2749              		.thumb_func
 2751              	TIM_ForcedOC4Config:
 2752              	.LFB61:
1378:../src/stm32f10x_tim.c **** 
1379:../src/stm32f10x_tim.c **** /**
1380:../src/stm32f10x_tim.c ****   * @brief  Forces the TIMx output 4 waveform to active or inactive level.
1381:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1382:../src/stm32f10x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1383:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1384:../src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active: Force active level on OC4REF
1385:../src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
1386:../src/stm32f10x_tim.c ****   * @retval None
1387:../src/stm32f10x_tim.c ****   */
1388:../src/stm32f10x_tim.c **** void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1389:../src/stm32f10x_tim.c **** {
 2753              		.loc 1 1389 0
 2754              		.cfi_startproc
 2755              		@ args = 0, pretend = 0, frame = 16
 2756              		@ frame_needed = 1, uses_anonymous_args = 0
 2757              		@ link register save eliminated.
 2758 0fb0 80B4     		push	{r7}
 2759              	.LCFI96:
 2760              		.cfi_def_cfa_offset 4
 2761              		.cfi_offset 7, -4
 2762 0fb2 85B0     		sub	sp, sp, #20
 2763              	.LCFI97:
 2764              		.cfi_def_cfa_offset 24
 2765 0fb4 00AF     		add	r7, sp, #0
 2766              	.LCFI98:
 2767              		.cfi_def_cfa_register 7
 2768 0fb6 7860     		str	r0, [r7, #4]
 2769 0fb8 0B46     		mov	r3, r1
 2770 0fba 7B80     		strh	r3, [r7, #2]	@ movhi
1390:../src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 2771              		.loc 1 1390 0
 2772 0fbc 4FF00003 		mov	r3, #0
 2773 0fc0 FB81     		strh	r3, [r7, #14]	@ movhi
1391:../src/stm32f10x_tim.c ****   /* Check the parameters */
1392:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1393:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1394:../src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 2774              		.loc 1 1394 0
 2775 0fc2 7B68     		ldr	r3, [r7, #4]
 2776 0fc4 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 2777 0fc6 FB81     		strh	r3, [r7, #14]	@ movhi
1395:../src/stm32f10x_tim.c ****   /* Reset the OC2M Bits */
1396:../src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4M);
 2778              		.loc 1 1396 0
 2779 0fc8 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2780 0fca 23F4E043 		bic	r3, r3, #28672
 2781 0fce FB81     		strh	r3, [r7, #14]	@ movhi
1397:../src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1398:../src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 2782              		.loc 1 1398 0
 2783 0fd0 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2784 0fd2 4FEA0323 		lsl	r3, r3, #8
 2785 0fd6 9AB2     		uxth	r2, r3
 2786 0fd8 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2787 0fda 1343     		orrs	r3, r3, r2
 2788 0fdc FB81     		strh	r3, [r7, #14]	@ movhi
1399:../src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1400:../src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 2789              		.loc 1 1400 0
 2790 0fde 7B68     		ldr	r3, [r7, #4]
 2791 0fe0 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2792 0fe2 9A83     		strh	r2, [r3, #28]	@ movhi
1401:../src/stm32f10x_tim.c **** }
 2793              		.loc 1 1401 0
 2794 0fe4 07F11407 		add	r7, r7, #20
 2795 0fe8 BD46     		mov	sp, r7
 2796 0fea 80BC     		pop	{r7}
 2797 0fec 7047     		bx	lr
 2798              		.cfi_endproc
 2799              	.LFE61:
 2801 0fee 00BF     		.align	2
 2802              		.global	TIM_ARRPreloadConfig
 2803              		.thumb
 2804              		.thumb_func
 2806              	TIM_ARRPreloadConfig:
 2807              	.LFB62:
1402:../src/stm32f10x_tim.c **** 
1403:../src/stm32f10x_tim.c **** /**
1404:../src/stm32f10x_tim.c ****   * @brief  Enables or disables TIMx peripheral Preload register on ARR.
1405:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 to select the TIM peripheral.
1406:../src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIMx peripheral Preload register
1407:../src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1408:../src/stm32f10x_tim.c ****   * @retval None
1409:../src/stm32f10x_tim.c ****   */
1410:../src/stm32f10x_tim.c **** void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
1411:../src/stm32f10x_tim.c **** {
 2808              		.loc 1 1411 0
 2809              		.cfi_startproc
 2810              		@ args = 0, pretend = 0, frame = 8
 2811              		@ frame_needed = 1, uses_anonymous_args = 0
 2812              		@ link register save eliminated.
 2813 0ff0 80B4     		push	{r7}
 2814              	.LCFI99:
 2815              		.cfi_def_cfa_offset 4
 2816              		.cfi_offset 7, -4
 2817 0ff2 83B0     		sub	sp, sp, #12
 2818              	.LCFI100:
 2819              		.cfi_def_cfa_offset 16
 2820 0ff4 00AF     		add	r7, sp, #0
 2821              	.LCFI101:
 2822              		.cfi_def_cfa_register 7
 2823 0ff6 7860     		str	r0, [r7, #4]
 2824 0ff8 0B46     		mov	r3, r1
 2825 0ffa FB70     		strb	r3, [r7, #3]
1412:../src/stm32f10x_tim.c ****   /* Check the parameters */
1413:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
1414:../src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1415:../src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 2826              		.loc 1 1415 0
 2827 0ffc FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2828 0ffe 002B     		cmp	r3, #0
 2829 1000 08D0     		beq	.L85
1416:../src/stm32f10x_tim.c ****   {
1417:../src/stm32f10x_tim.c ****     /* Set the ARR Preload Bit */
1418:../src/stm32f10x_tim.c ****     TIMx->CR1 |= TIM_CR1_ARPE;
 2830              		.loc 1 1418 0
 2831 1002 7B68     		ldr	r3, [r7, #4]
 2832 1004 1B88     		ldrh	r3, [r3, #0]	@ movhi
 2833 1006 9BB2     		uxth	r3, r3
 2834 1008 43F08003 		orr	r3, r3, #128
 2835 100c 9AB2     		uxth	r2, r3
 2836 100e 7B68     		ldr	r3, [r7, #4]
 2837 1010 1A80     		strh	r2, [r3, #0]	@ movhi
 2838 1012 07E0     		b	.L84
 2839              	.L85:
1419:../src/stm32f10x_tim.c ****   }
1420:../src/stm32f10x_tim.c ****   else
1421:../src/stm32f10x_tim.c ****   {
1422:../src/stm32f10x_tim.c ****     /* Reset the ARR Preload Bit */
1423:../src/stm32f10x_tim.c ****     TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
 2840              		.loc 1 1423 0
 2841 1014 7B68     		ldr	r3, [r7, #4]
 2842 1016 1B88     		ldrh	r3, [r3, #0]	@ movhi
 2843 1018 9BB2     		uxth	r3, r3
 2844 101a 23F08003 		bic	r3, r3, #128
 2845 101e 9AB2     		uxth	r2, r3
 2846 1020 7B68     		ldr	r3, [r7, #4]
 2847 1022 1A80     		strh	r2, [r3, #0]	@ movhi
 2848              	.L84:
1424:../src/stm32f10x_tim.c ****   }
1425:../src/stm32f10x_tim.c **** }
 2849              		.loc 1 1425 0
 2850 1024 07F10C07 		add	r7, r7, #12
 2851 1028 BD46     		mov	sp, r7
 2852 102a 80BC     		pop	{r7}
 2853 102c 7047     		bx	lr
 2854              		.cfi_endproc
 2855              	.LFE62:
 2857 102e 00BF     		.align	2
 2858              		.global	TIM_SelectCOM
 2859              		.thumb
 2860              		.thumb_func
 2862              	TIM_SelectCOM:
 2863              	.LFB63:
1426:../src/stm32f10x_tim.c **** 
1427:../src/stm32f10x_tim.c **** /**
1428:../src/stm32f10x_tim.c ****   * @brief  Selects the TIM peripheral Commutation event.
1429:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 8, 15, 16 or 17 to select the TIMx peripheral
1430:../src/stm32f10x_tim.c ****   * @param  NewState: new state of the Commutation event.
1431:../src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1432:../src/stm32f10x_tim.c ****   * @retval None
1433:../src/stm32f10x_tim.c ****   */
1434:../src/stm32f10x_tim.c **** void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
1435:../src/stm32f10x_tim.c **** {
 2864              		.loc 1 1435 0
 2865              		.cfi_startproc
 2866              		@ args = 0, pretend = 0, frame = 8
 2867              		@ frame_needed = 1, uses_anonymous_args = 0
 2868              		@ link register save eliminated.
 2869 1030 80B4     		push	{r7}
 2870              	.LCFI102:
 2871              		.cfi_def_cfa_offset 4
 2872              		.cfi_offset 7, -4
 2873 1032 83B0     		sub	sp, sp, #12
 2874              	.LCFI103:
 2875              		.cfi_def_cfa_offset 16
 2876 1034 00AF     		add	r7, sp, #0
 2877              	.LCFI104:
 2878              		.cfi_def_cfa_register 7
 2879 1036 7860     		str	r0, [r7, #4]
 2880 1038 0B46     		mov	r3, r1
 2881 103a FB70     		strb	r3, [r7, #3]
1436:../src/stm32f10x_tim.c ****   /* Check the parameters */
1437:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1438:../src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1439:../src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 2882              		.loc 1 1439 0
 2883 103c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2884 103e 002B     		cmp	r3, #0
 2885 1040 08D0     		beq	.L88
1440:../src/stm32f10x_tim.c ****   {
1441:../src/stm32f10x_tim.c ****     /* Set the COM Bit */
1442:../src/stm32f10x_tim.c ****     TIMx->CR2 |= TIM_CR2_CCUS;
 2886              		.loc 1 1442 0
 2887 1042 7B68     		ldr	r3, [r7, #4]
 2888 1044 9B88     		ldrh	r3, [r3, #4]	@ movhi
 2889 1046 9BB2     		uxth	r3, r3
 2890 1048 43F00403 		orr	r3, r3, #4
 2891 104c 9AB2     		uxth	r2, r3
 2892 104e 7B68     		ldr	r3, [r7, #4]
 2893 1050 9A80     		strh	r2, [r3, #4]	@ movhi
 2894 1052 07E0     		b	.L87
 2895              	.L88:
1443:../src/stm32f10x_tim.c ****   }
1444:../src/stm32f10x_tim.c ****   else
1445:../src/stm32f10x_tim.c ****   {
1446:../src/stm32f10x_tim.c ****     /* Reset the COM Bit */
1447:../src/stm32f10x_tim.c ****     TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCUS);
 2896              		.loc 1 1447 0
 2897 1054 7B68     		ldr	r3, [r7, #4]
 2898 1056 9B88     		ldrh	r3, [r3, #4]	@ movhi
 2899 1058 9BB2     		uxth	r3, r3
 2900 105a 23F00403 		bic	r3, r3, #4
 2901 105e 9AB2     		uxth	r2, r3
 2902 1060 7B68     		ldr	r3, [r7, #4]
 2903 1062 9A80     		strh	r2, [r3, #4]	@ movhi
 2904              	.L87:
1448:../src/stm32f10x_tim.c ****   }
1449:../src/stm32f10x_tim.c **** }
 2905              		.loc 1 1449 0
 2906 1064 07F10C07 		add	r7, r7, #12
 2907 1068 BD46     		mov	sp, r7
 2908 106a 80BC     		pop	{r7}
 2909 106c 7047     		bx	lr
 2910              		.cfi_endproc
 2911              	.LFE63:
 2913 106e 00BF     		.align	2
 2914              		.global	TIM_SelectCCDMA
 2915              		.thumb
 2916              		.thumb_func
 2918              	TIM_SelectCCDMA:
 2919              	.LFB64:
1450:../src/stm32f10x_tim.c **** 
1451:../src/stm32f10x_tim.c **** /**
1452:../src/stm32f10x_tim.c ****   * @brief  Selects the TIMx peripheral Capture Compare DMA source.
1453:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 15, 16 or 17 to select 
1454:../src/stm32f10x_tim.c ****   *         the TIM peripheral.
1455:../src/stm32f10x_tim.c ****   * @param  NewState: new state of the Capture Compare DMA source
1456:../src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1457:../src/stm32f10x_tim.c ****   * @retval None
1458:../src/stm32f10x_tim.c ****   */
1459:../src/stm32f10x_tim.c **** void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
1460:../src/stm32f10x_tim.c **** {
 2920              		.loc 1 1460 0
 2921              		.cfi_startproc
 2922              		@ args = 0, pretend = 0, frame = 8
 2923              		@ frame_needed = 1, uses_anonymous_args = 0
 2924              		@ link register save eliminated.
 2925 1070 80B4     		push	{r7}
 2926              	.LCFI105:
 2927              		.cfi_def_cfa_offset 4
 2928              		.cfi_offset 7, -4
 2929 1072 83B0     		sub	sp, sp, #12
 2930              	.LCFI106:
 2931              		.cfi_def_cfa_offset 16
 2932 1074 00AF     		add	r7, sp, #0
 2933              	.LCFI107:
 2934              		.cfi_def_cfa_register 7
 2935 1076 7860     		str	r0, [r7, #4]
 2936 1078 0B46     		mov	r3, r1
 2937 107a FB70     		strb	r3, [r7, #3]
1461:../src/stm32f10x_tim.c ****   /* Check the parameters */
1462:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1463:../src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1464:../src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 2938              		.loc 1 1464 0
 2939 107c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2940 107e 002B     		cmp	r3, #0
 2941 1080 08D0     		beq	.L91
1465:../src/stm32f10x_tim.c ****   {
1466:../src/stm32f10x_tim.c ****     /* Set the CCDS Bit */
1467:../src/stm32f10x_tim.c ****     TIMx->CR2 |= TIM_CR2_CCDS;
 2942              		.loc 1 1467 0
 2943 1082 7B68     		ldr	r3, [r7, #4]
 2944 1084 9B88     		ldrh	r3, [r3, #4]	@ movhi
 2945 1086 9BB2     		uxth	r3, r3
 2946 1088 43F00803 		orr	r3, r3, #8
 2947 108c 9AB2     		uxth	r2, r3
 2948 108e 7B68     		ldr	r3, [r7, #4]
 2949 1090 9A80     		strh	r2, [r3, #4]	@ movhi
 2950 1092 07E0     		b	.L90
 2951              	.L91:
1468:../src/stm32f10x_tim.c ****   }
1469:../src/stm32f10x_tim.c ****   else
1470:../src/stm32f10x_tim.c ****   {
1471:../src/stm32f10x_tim.c ****     /* Reset the CCDS Bit */
1472:../src/stm32f10x_tim.c ****     TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCDS);
 2952              		.loc 1 1472 0
 2953 1094 7B68     		ldr	r3, [r7, #4]
 2954 1096 9B88     		ldrh	r3, [r3, #4]	@ movhi
 2955 1098 9BB2     		uxth	r3, r3
 2956 109a 23F00803 		bic	r3, r3, #8
 2957 109e 9AB2     		uxth	r2, r3
 2958 10a0 7B68     		ldr	r3, [r7, #4]
 2959 10a2 9A80     		strh	r2, [r3, #4]	@ movhi
 2960              	.L90:
1473:../src/stm32f10x_tim.c ****   }
1474:../src/stm32f10x_tim.c **** }
 2961              		.loc 1 1474 0
 2962 10a4 07F10C07 		add	r7, r7, #12
 2963 10a8 BD46     		mov	sp, r7
 2964 10aa 80BC     		pop	{r7}
 2965 10ac 7047     		bx	lr
 2966              		.cfi_endproc
 2967              	.LFE64:
 2969 10ae 00BF     		.align	2
 2970              		.global	TIM_CCPreloadControl
 2971              		.thumb
 2972              		.thumb_func
 2974              	TIM_CCPreloadControl:
 2975              	.LFB65:
1475:../src/stm32f10x_tim.c **** 
1476:../src/stm32f10x_tim.c **** /**
1477:../src/stm32f10x_tim.c ****   * @brief  Sets or Resets the TIM peripheral Capture Compare Preload Control bit.
1478:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be   1, 2, 3, 4, 5, 8 or 15 
1479:../src/stm32f10x_tim.c ****   *         to select the TIMx peripheral
1480:../src/stm32f10x_tim.c ****   * @param  NewState: new state of the Capture Compare Preload Control bit
1481:../src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1482:../src/stm32f10x_tim.c ****   * @retval None
1483:../src/stm32f10x_tim.c ****   */
1484:../src/stm32f10x_tim.c **** void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
1485:../src/stm32f10x_tim.c **** { 
 2976              		.loc 1 1485 0
 2977              		.cfi_startproc
 2978              		@ args = 0, pretend = 0, frame = 8
 2979              		@ frame_needed = 1, uses_anonymous_args = 0
 2980              		@ link register save eliminated.
 2981 10b0 80B4     		push	{r7}
 2982              	.LCFI108:
 2983              		.cfi_def_cfa_offset 4
 2984              		.cfi_offset 7, -4
 2985 10b2 83B0     		sub	sp, sp, #12
 2986              	.LCFI109:
 2987              		.cfi_def_cfa_offset 16
 2988 10b4 00AF     		add	r7, sp, #0
 2989              	.LCFI110:
 2990              		.cfi_def_cfa_register 7
 2991 10b6 7860     		str	r0, [r7, #4]
 2992 10b8 0B46     		mov	r3, r1
 2993 10ba FB70     		strb	r3, [r7, #3]
1486:../src/stm32f10x_tim.c ****   /* Check the parameters */
1487:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST5_PERIPH(TIMx));
1488:../src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1489:../src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 2994              		.loc 1 1489 0
 2995 10bc FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2996 10be 002B     		cmp	r3, #0
 2997 10c0 08D0     		beq	.L94
1490:../src/stm32f10x_tim.c ****   {
1491:../src/stm32f10x_tim.c ****     /* Set the CCPC Bit */
1492:../src/stm32f10x_tim.c ****     TIMx->CR2 |= TIM_CR2_CCPC;
 2998              		.loc 1 1492 0
 2999 10c2 7B68     		ldr	r3, [r7, #4]
 3000 10c4 9B88     		ldrh	r3, [r3, #4]	@ movhi
 3001 10c6 9BB2     		uxth	r3, r3
 3002 10c8 43F00103 		orr	r3, r3, #1
 3003 10cc 9AB2     		uxth	r2, r3
 3004 10ce 7B68     		ldr	r3, [r7, #4]
 3005 10d0 9A80     		strh	r2, [r3, #4]	@ movhi
 3006 10d2 07E0     		b	.L93
 3007              	.L94:
1493:../src/stm32f10x_tim.c ****   }
1494:../src/stm32f10x_tim.c ****   else
1495:../src/stm32f10x_tim.c ****   {
1496:../src/stm32f10x_tim.c ****     /* Reset the CCPC Bit */
1497:../src/stm32f10x_tim.c ****     TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCPC);
 3008              		.loc 1 1497 0
 3009 10d4 7B68     		ldr	r3, [r7, #4]
 3010 10d6 9B88     		ldrh	r3, [r3, #4]	@ movhi
 3011 10d8 9BB2     		uxth	r3, r3
 3012 10da 23F00103 		bic	r3, r3, #1
 3013 10de 9AB2     		uxth	r2, r3
 3014 10e0 7B68     		ldr	r3, [r7, #4]
 3015 10e2 9A80     		strh	r2, [r3, #4]	@ movhi
 3016              	.L93:
1498:../src/stm32f10x_tim.c ****   }
1499:../src/stm32f10x_tim.c **** }
 3017              		.loc 1 1499 0
 3018 10e4 07F10C07 		add	r7, r7, #12
 3019 10e8 BD46     		mov	sp, r7
 3020 10ea 80BC     		pop	{r7}
 3021 10ec 7047     		bx	lr
 3022              		.cfi_endproc
 3023              	.LFE65:
 3025 10ee 00BF     		.align	2
 3026              		.global	TIM_OC1PreloadConfig
 3027              		.thumb
 3028              		.thumb_func
 3030              	TIM_OC1PreloadConfig:
 3031              	.LFB66:
1500:../src/stm32f10x_tim.c **** 
1501:../src/stm32f10x_tim.c **** /**
1502:../src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR1.
1503:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
1504:../src/stm32f10x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1505:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1506:../src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Enable
1507:../src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Disable
1508:../src/stm32f10x_tim.c ****   * @retval None
1509:../src/stm32f10x_tim.c ****   */
1510:../src/stm32f10x_tim.c **** void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1511:../src/stm32f10x_tim.c **** {
 3032              		.loc 1 1511 0
 3033              		.cfi_startproc
 3034              		@ args = 0, pretend = 0, frame = 16
 3035              		@ frame_needed = 1, uses_anonymous_args = 0
 3036              		@ link register save eliminated.
 3037 10f0 80B4     		push	{r7}
 3038              	.LCFI111:
 3039              		.cfi_def_cfa_offset 4
 3040              		.cfi_offset 7, -4
 3041 10f2 85B0     		sub	sp, sp, #20
 3042              	.LCFI112:
 3043              		.cfi_def_cfa_offset 24
 3044 10f4 00AF     		add	r7, sp, #0
 3045              	.LCFI113:
 3046              		.cfi_def_cfa_register 7
 3047 10f6 7860     		str	r0, [r7, #4]
 3048 10f8 0B46     		mov	r3, r1
 3049 10fa 7B80     		strh	r3, [r7, #2]	@ movhi
1512:../src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 3050              		.loc 1 1512 0
 3051 10fc 4FF00003 		mov	r3, #0
 3052 1100 FB81     		strh	r3, [r7, #14]	@ movhi
1513:../src/stm32f10x_tim.c ****   /* Check the parameters */
1514:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1515:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1516:../src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 3053              		.loc 1 1516 0
 3054 1102 7B68     		ldr	r3, [r7, #4]
 3055 1104 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 3056 1106 FB81     		strh	r3, [r7, #14]	@ movhi
1517:../src/stm32f10x_tim.c ****   /* Reset the OC1PE Bit */
1518:../src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 3057              		.loc 1 1518 0
 3058 1108 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3059 110a 23F00803 		bic	r3, r3, #8
 3060 110e FB81     		strh	r3, [r7, #14]	@ movhi
1519:../src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1520:../src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCPreload;
 3061              		.loc 1 1520 0
 3062 1110 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3063 1112 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3064 1114 1343     		orrs	r3, r3, r2
 3065 1116 FB81     		strh	r3, [r7, #14]	@ movhi
1521:../src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1522:../src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 3066              		.loc 1 1522 0
 3067 1118 7B68     		ldr	r3, [r7, #4]
 3068 111a FA89     		ldrh	r2, [r7, #14]	@ movhi
 3069 111c 1A83     		strh	r2, [r3, #24]	@ movhi
1523:../src/stm32f10x_tim.c **** }
 3070              		.loc 1 1523 0
 3071 111e 07F11407 		add	r7, r7, #20
 3072 1122 BD46     		mov	sp, r7
 3073 1124 80BC     		pop	{r7}
 3074 1126 7047     		bx	lr
 3075              		.cfi_endproc
 3076              	.LFE66:
 3078              		.align	2
 3079              		.global	TIM_OC2PreloadConfig
 3080              		.thumb
 3081              		.thumb_func
 3083              	TIM_OC2PreloadConfig:
 3084              	.LFB67:
1524:../src/stm32f10x_tim.c **** 
1525:../src/stm32f10x_tim.c **** /**
1526:../src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR2.
1527:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select 
1528:../src/stm32f10x_tim.c ****   *         the TIM peripheral.
1529:../src/stm32f10x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1530:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1531:../src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Enable
1532:../src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Disable
1533:../src/stm32f10x_tim.c ****   * @retval None
1534:../src/stm32f10x_tim.c ****   */
1535:../src/stm32f10x_tim.c **** void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1536:../src/stm32f10x_tim.c **** {
 3085              		.loc 1 1536 0
 3086              		.cfi_startproc
 3087              		@ args = 0, pretend = 0, frame = 16
 3088              		@ frame_needed = 1, uses_anonymous_args = 0
 3089              		@ link register save eliminated.
 3090 1128 80B4     		push	{r7}
 3091              	.LCFI114:
 3092              		.cfi_def_cfa_offset 4
 3093              		.cfi_offset 7, -4
 3094 112a 85B0     		sub	sp, sp, #20
 3095              	.LCFI115:
 3096              		.cfi_def_cfa_offset 24
 3097 112c 00AF     		add	r7, sp, #0
 3098              	.LCFI116:
 3099              		.cfi_def_cfa_register 7
 3100 112e 7860     		str	r0, [r7, #4]
 3101 1130 0B46     		mov	r3, r1
 3102 1132 7B80     		strh	r3, [r7, #2]	@ movhi
1537:../src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 3103              		.loc 1 1537 0
 3104 1134 4FF00003 		mov	r3, #0
 3105 1138 FB81     		strh	r3, [r7, #14]	@ movhi
1538:../src/stm32f10x_tim.c ****   /* Check the parameters */
1539:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1540:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1541:../src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 3106              		.loc 1 1541 0
 3107 113a 7B68     		ldr	r3, [r7, #4]
 3108 113c 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 3109 113e FB81     		strh	r3, [r7, #14]	@ movhi
1542:../src/stm32f10x_tim.c ****   /* Reset the OC2PE Bit */
1543:../src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
 3110              		.loc 1 1543 0
 3111 1140 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3112 1142 23F40063 		bic	r3, r3, #2048
 3113 1146 FB81     		strh	r3, [r7, #14]	@ movhi
1544:../src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1545:../src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 3114              		.loc 1 1545 0
 3115 1148 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3116 114a 4FEA0323 		lsl	r3, r3, #8
 3117 114e 9AB2     		uxth	r2, r3
 3118 1150 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3119 1152 1343     		orrs	r3, r3, r2
 3120 1154 FB81     		strh	r3, [r7, #14]	@ movhi
1546:../src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1547:../src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 3121              		.loc 1 1547 0
 3122 1156 7B68     		ldr	r3, [r7, #4]
 3123 1158 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3124 115a 1A83     		strh	r2, [r3, #24]	@ movhi
1548:../src/stm32f10x_tim.c **** }
 3125              		.loc 1 1548 0
 3126 115c 07F11407 		add	r7, r7, #20
 3127 1160 BD46     		mov	sp, r7
 3128 1162 80BC     		pop	{r7}
 3129 1164 7047     		bx	lr
 3130              		.cfi_endproc
 3131              	.LFE67:
 3133 1166 00BF     		.align	2
 3134              		.global	TIM_OC3PreloadConfig
 3135              		.thumb
 3136              		.thumb_func
 3138              	TIM_OC3PreloadConfig:
 3139              	.LFB68:
1549:../src/stm32f10x_tim.c **** 
1550:../src/stm32f10x_tim.c **** /**
1551:../src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR3.
1552:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1553:../src/stm32f10x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1554:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1555:../src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Enable
1556:../src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Disable
1557:../src/stm32f10x_tim.c ****   * @retval None
1558:../src/stm32f10x_tim.c ****   */
1559:../src/stm32f10x_tim.c **** void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1560:../src/stm32f10x_tim.c **** {
 3140              		.loc 1 1560 0
 3141              		.cfi_startproc
 3142              		@ args = 0, pretend = 0, frame = 16
 3143              		@ frame_needed = 1, uses_anonymous_args = 0
 3144              		@ link register save eliminated.
 3145 1168 80B4     		push	{r7}
 3146              	.LCFI117:
 3147              		.cfi_def_cfa_offset 4
 3148              		.cfi_offset 7, -4
 3149 116a 85B0     		sub	sp, sp, #20
 3150              	.LCFI118:
 3151              		.cfi_def_cfa_offset 24
 3152 116c 00AF     		add	r7, sp, #0
 3153              	.LCFI119:
 3154              		.cfi_def_cfa_register 7
 3155 116e 7860     		str	r0, [r7, #4]
 3156 1170 0B46     		mov	r3, r1
 3157 1172 7B80     		strh	r3, [r7, #2]	@ movhi
1561:../src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 3158              		.loc 1 1561 0
 3159 1174 4FF00003 		mov	r3, #0
 3160 1178 FB81     		strh	r3, [r7, #14]	@ movhi
1562:../src/stm32f10x_tim.c ****   /* Check the parameters */
1563:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1564:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1565:../src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3161              		.loc 1 1565 0
 3162 117a 7B68     		ldr	r3, [r7, #4]
 3163 117c 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 3164 117e FB81     		strh	r3, [r7, #14]	@ movhi
1566:../src/stm32f10x_tim.c ****   /* Reset the OC3PE Bit */
1567:../src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
 3165              		.loc 1 1567 0
 3166 1180 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3167 1182 23F00803 		bic	r3, r3, #8
 3168 1186 FB81     		strh	r3, [r7, #14]	@ movhi
1568:../src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1569:../src/stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCPreload;
 3169              		.loc 1 1569 0
 3170 1188 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3171 118a 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3172 118c 1343     		orrs	r3, r3, r2
 3173 118e FB81     		strh	r3, [r7, #14]	@ movhi
1570:../src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1571:../src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 3174              		.loc 1 1571 0
 3175 1190 7B68     		ldr	r3, [r7, #4]
 3176 1192 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3177 1194 9A83     		strh	r2, [r3, #28]	@ movhi
1572:../src/stm32f10x_tim.c **** }
 3178              		.loc 1 1572 0
 3179 1196 07F11407 		add	r7, r7, #20
 3180 119a BD46     		mov	sp, r7
 3181 119c 80BC     		pop	{r7}
 3182 119e 7047     		bx	lr
 3183              		.cfi_endproc
 3184              	.LFE68:
 3186              		.align	2
 3187              		.global	TIM_OC4PreloadConfig
 3188              		.thumb
 3189              		.thumb_func
 3191              	TIM_OC4PreloadConfig:
 3192              	.LFB69:
1573:../src/stm32f10x_tim.c **** 
1574:../src/stm32f10x_tim.c **** /**
1575:../src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR4.
1576:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1577:../src/stm32f10x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1578:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1579:../src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Enable
1580:../src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Disable
1581:../src/stm32f10x_tim.c ****   * @retval None
1582:../src/stm32f10x_tim.c ****   */
1583:../src/stm32f10x_tim.c **** void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1584:../src/stm32f10x_tim.c **** {
 3193              		.loc 1 1584 0
 3194              		.cfi_startproc
 3195              		@ args = 0, pretend = 0, frame = 16
 3196              		@ frame_needed = 1, uses_anonymous_args = 0
 3197              		@ link register save eliminated.
 3198 11a0 80B4     		push	{r7}
 3199              	.LCFI120:
 3200              		.cfi_def_cfa_offset 4
 3201              		.cfi_offset 7, -4
 3202 11a2 85B0     		sub	sp, sp, #20
 3203              	.LCFI121:
 3204              		.cfi_def_cfa_offset 24
 3205 11a4 00AF     		add	r7, sp, #0
 3206              	.LCFI122:
 3207              		.cfi_def_cfa_register 7
 3208 11a6 7860     		str	r0, [r7, #4]
 3209 11a8 0B46     		mov	r3, r1
 3210 11aa 7B80     		strh	r3, [r7, #2]	@ movhi
1585:../src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 3211              		.loc 1 1585 0
 3212 11ac 4FF00003 		mov	r3, #0
 3213 11b0 FB81     		strh	r3, [r7, #14]	@ movhi
1586:../src/stm32f10x_tim.c ****   /* Check the parameters */
1587:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1588:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1589:../src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3214              		.loc 1 1589 0
 3215 11b2 7B68     		ldr	r3, [r7, #4]
 3216 11b4 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 3217 11b6 FB81     		strh	r3, [r7, #14]	@ movhi
1590:../src/stm32f10x_tim.c ****   /* Reset the OC4PE Bit */
1591:../src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
 3218              		.loc 1 1591 0
 3219 11b8 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3220 11ba 23F40063 		bic	r3, r3, #2048
 3221 11be FB81     		strh	r3, [r7, #14]	@ movhi
1592:../src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1593:../src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 3222              		.loc 1 1593 0
 3223 11c0 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3224 11c2 4FEA0323 		lsl	r3, r3, #8
 3225 11c6 9AB2     		uxth	r2, r3
 3226 11c8 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3227 11ca 1343     		orrs	r3, r3, r2
 3228 11cc FB81     		strh	r3, [r7, #14]	@ movhi
1594:../src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1595:../src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 3229              		.loc 1 1595 0
 3230 11ce 7B68     		ldr	r3, [r7, #4]
 3231 11d0 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3232 11d2 9A83     		strh	r2, [r3, #28]	@ movhi
1596:../src/stm32f10x_tim.c **** }
 3233              		.loc 1 1596 0
 3234 11d4 07F11407 		add	r7, r7, #20
 3235 11d8 BD46     		mov	sp, r7
 3236 11da 80BC     		pop	{r7}
 3237 11dc 7047     		bx	lr
 3238              		.cfi_endproc
 3239              	.LFE69:
 3241 11de 00BF     		.align	2
 3242              		.global	TIM_OC1FastConfig
 3243              		.thumb
 3244              		.thumb_func
 3246              	TIM_OC1FastConfig:
 3247              	.LFB70:
1597:../src/stm32f10x_tim.c **** 
1598:../src/stm32f10x_tim.c **** /**
1599:../src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Output Compare 1 Fast feature.
1600:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
1601:../src/stm32f10x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1602:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1603:../src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Enable: TIM output compare fast enable
1604:../src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Disable: TIM output compare fast disable
1605:../src/stm32f10x_tim.c ****   * @retval None
1606:../src/stm32f10x_tim.c ****   */
1607:../src/stm32f10x_tim.c **** void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1608:../src/stm32f10x_tim.c **** {
 3248              		.loc 1 1608 0
 3249              		.cfi_startproc
 3250              		@ args = 0, pretend = 0, frame = 16
 3251              		@ frame_needed = 1, uses_anonymous_args = 0
 3252              		@ link register save eliminated.
 3253 11e0 80B4     		push	{r7}
 3254              	.LCFI123:
 3255              		.cfi_def_cfa_offset 4
 3256              		.cfi_offset 7, -4
 3257 11e2 85B0     		sub	sp, sp, #20
 3258              	.LCFI124:
 3259              		.cfi_def_cfa_offset 24
 3260 11e4 00AF     		add	r7, sp, #0
 3261              	.LCFI125:
 3262              		.cfi_def_cfa_register 7
 3263 11e6 7860     		str	r0, [r7, #4]
 3264 11e8 0B46     		mov	r3, r1
 3265 11ea 7B80     		strh	r3, [r7, #2]	@ movhi
1609:../src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 3266              		.loc 1 1609 0
 3267 11ec 4FF00003 		mov	r3, #0
 3268 11f0 FB81     		strh	r3, [r7, #14]	@ movhi
1610:../src/stm32f10x_tim.c ****   /* Check the parameters */
1611:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1612:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1613:../src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
1614:../src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 3269              		.loc 1 1614 0
 3270 11f2 7B68     		ldr	r3, [r7, #4]
 3271 11f4 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 3272 11f6 FB81     		strh	r3, [r7, #14]	@ movhi
1615:../src/stm32f10x_tim.c ****   /* Reset the OC1FE Bit */
1616:../src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1FE);
 3273              		.loc 1 1616 0
 3274 11f8 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3275 11fa 23F00403 		bic	r3, r3, #4
 3276 11fe FB81     		strh	r3, [r7, #14]	@ movhi
1617:../src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1618:../src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCFast;
 3277              		.loc 1 1618 0
 3278 1200 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3279 1202 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3280 1204 1343     		orrs	r3, r3, r2
 3281 1206 FB81     		strh	r3, [r7, #14]	@ movhi
1619:../src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
1620:../src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 3282              		.loc 1 1620 0
 3283 1208 7B68     		ldr	r3, [r7, #4]
 3284 120a FA89     		ldrh	r2, [r7, #14]	@ movhi
 3285 120c 1A83     		strh	r2, [r3, #24]	@ movhi
1621:../src/stm32f10x_tim.c **** }
 3286              		.loc 1 1621 0
 3287 120e 07F11407 		add	r7, r7, #20
 3288 1212 BD46     		mov	sp, r7
 3289 1214 80BC     		pop	{r7}
 3290 1216 7047     		bx	lr
 3291              		.cfi_endproc
 3292              	.LFE70:
 3294              		.align	2
 3295              		.global	TIM_OC2FastConfig
 3296              		.thumb
 3297              		.thumb_func
 3299              	TIM_OC2FastConfig:
 3300              	.LFB71:
1622:../src/stm32f10x_tim.c **** 
1623:../src/stm32f10x_tim.c **** /**
1624:../src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Output Compare 2 Fast feature.
1625:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select 
1626:../src/stm32f10x_tim.c ****   *         the TIM peripheral.
1627:../src/stm32f10x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1628:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1629:../src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Enable: TIM output compare fast enable
1630:../src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Disable: TIM output compare fast disable
1631:../src/stm32f10x_tim.c ****   * @retval None
1632:../src/stm32f10x_tim.c ****   */
1633:../src/stm32f10x_tim.c **** void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1634:../src/stm32f10x_tim.c **** {
 3301              		.loc 1 1634 0
 3302              		.cfi_startproc
 3303              		@ args = 0, pretend = 0, frame = 16
 3304              		@ frame_needed = 1, uses_anonymous_args = 0
 3305              		@ link register save eliminated.
 3306 1218 80B4     		push	{r7}
 3307              	.LCFI126:
 3308              		.cfi_def_cfa_offset 4
 3309              		.cfi_offset 7, -4
 3310 121a 85B0     		sub	sp, sp, #20
 3311              	.LCFI127:
 3312              		.cfi_def_cfa_offset 24
 3313 121c 00AF     		add	r7, sp, #0
 3314              	.LCFI128:
 3315              		.cfi_def_cfa_register 7
 3316 121e 7860     		str	r0, [r7, #4]
 3317 1220 0B46     		mov	r3, r1
 3318 1222 7B80     		strh	r3, [r7, #2]	@ movhi
1635:../src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 3319              		.loc 1 1635 0
 3320 1224 4FF00003 		mov	r3, #0
 3321 1228 FB81     		strh	r3, [r7, #14]	@ movhi
1636:../src/stm32f10x_tim.c ****   /* Check the parameters */
1637:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1638:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1639:../src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
1640:../src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 3322              		.loc 1 1640 0
 3323 122a 7B68     		ldr	r3, [r7, #4]
 3324 122c 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 3325 122e FB81     		strh	r3, [r7, #14]	@ movhi
1641:../src/stm32f10x_tim.c ****   /* Reset the OC2FE Bit */
1642:../src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2FE);
 3326              		.loc 1 1642 0
 3327 1230 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3328 1232 23F48063 		bic	r3, r3, #1024
 3329 1236 FB81     		strh	r3, [r7, #14]	@ movhi
1643:../src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1644:../src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 3330              		.loc 1 1644 0
 3331 1238 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3332 123a 4FEA0323 		lsl	r3, r3, #8
 3333 123e 9AB2     		uxth	r2, r3
 3334 1240 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3335 1242 1343     		orrs	r3, r3, r2
 3336 1244 FB81     		strh	r3, [r7, #14]	@ movhi
1645:../src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
1646:../src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 3337              		.loc 1 1646 0
 3338 1246 7B68     		ldr	r3, [r7, #4]
 3339 1248 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3340 124a 1A83     		strh	r2, [r3, #24]	@ movhi
1647:../src/stm32f10x_tim.c **** }
 3341              		.loc 1 1647 0
 3342 124c 07F11407 		add	r7, r7, #20
 3343 1250 BD46     		mov	sp, r7
 3344 1252 80BC     		pop	{r7}
 3345 1254 7047     		bx	lr
 3346              		.cfi_endproc
 3347              	.LFE71:
 3349 1256 00BF     		.align	2
 3350              		.global	TIM_OC3FastConfig
 3351              		.thumb
 3352              		.thumb_func
 3354              	TIM_OC3FastConfig:
 3355              	.LFB72:
1648:../src/stm32f10x_tim.c **** 
1649:../src/stm32f10x_tim.c **** /**
1650:../src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Output Compare 3 Fast feature.
1651:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1652:../src/stm32f10x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1653:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1654:../src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Enable: TIM output compare fast enable
1655:../src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Disable: TIM output compare fast disable
1656:../src/stm32f10x_tim.c ****   * @retval None
1657:../src/stm32f10x_tim.c ****   */
1658:../src/stm32f10x_tim.c **** void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1659:../src/stm32f10x_tim.c **** {
 3356              		.loc 1 1659 0
 3357              		.cfi_startproc
 3358              		@ args = 0, pretend = 0, frame = 16
 3359              		@ frame_needed = 1, uses_anonymous_args = 0
 3360              		@ link register save eliminated.
 3361 1258 80B4     		push	{r7}
 3362              	.LCFI129:
 3363              		.cfi_def_cfa_offset 4
 3364              		.cfi_offset 7, -4
 3365 125a 85B0     		sub	sp, sp, #20
 3366              	.LCFI130:
 3367              		.cfi_def_cfa_offset 24
 3368 125c 00AF     		add	r7, sp, #0
 3369              	.LCFI131:
 3370              		.cfi_def_cfa_register 7
 3371 125e 7860     		str	r0, [r7, #4]
 3372 1260 0B46     		mov	r3, r1
 3373 1262 7B80     		strh	r3, [r7, #2]	@ movhi
1660:../src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 3374              		.loc 1 1660 0
 3375 1264 4FF00003 		mov	r3, #0
 3376 1268 FB81     		strh	r3, [r7, #14]	@ movhi
1661:../src/stm32f10x_tim.c ****   /* Check the parameters */
1662:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1663:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1664:../src/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
1665:../src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3377              		.loc 1 1665 0
 3378 126a 7B68     		ldr	r3, [r7, #4]
 3379 126c 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 3380 126e FB81     		strh	r3, [r7, #14]	@ movhi
1666:../src/stm32f10x_tim.c ****   /* Reset the OC3FE Bit */
1667:../src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3FE);
 3381              		.loc 1 1667 0
 3382 1270 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3383 1272 23F00403 		bic	r3, r3, #4
 3384 1276 FB81     		strh	r3, [r7, #14]	@ movhi
1668:../src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1669:../src/stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCFast;
 3385              		.loc 1 1669 0
 3386 1278 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3387 127a 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3388 127c 1343     		orrs	r3, r3, r2
 3389 127e FB81     		strh	r3, [r7, #14]	@ movhi
1670:../src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
1671:../src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 3390              		.loc 1 1671 0
 3391 1280 7B68     		ldr	r3, [r7, #4]
 3392 1282 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3393 1284 9A83     		strh	r2, [r3, #28]	@ movhi
1672:../src/stm32f10x_tim.c **** }
 3394              		.loc 1 1672 0
 3395 1286 07F11407 		add	r7, r7, #20
 3396 128a BD46     		mov	sp, r7
 3397 128c 80BC     		pop	{r7}
 3398 128e 7047     		bx	lr
 3399              		.cfi_endproc
 3400              	.LFE72:
 3402              		.align	2
 3403              		.global	TIM_OC4FastConfig
 3404              		.thumb
 3405              		.thumb_func
 3407              	TIM_OC4FastConfig:
 3408              	.LFB73:
1673:../src/stm32f10x_tim.c **** 
1674:../src/stm32f10x_tim.c **** /**
1675:../src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Output Compare 4 Fast feature.
1676:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1677:../src/stm32f10x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1678:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1679:../src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Enable: TIM output compare fast enable
1680:../src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Disable: TIM output compare fast disable
1681:../src/stm32f10x_tim.c ****   * @retval None
1682:../src/stm32f10x_tim.c ****   */
1683:../src/stm32f10x_tim.c **** void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1684:../src/stm32f10x_tim.c **** {
 3409              		.loc 1 1684 0
 3410              		.cfi_startproc
 3411              		@ args = 0, pretend = 0, frame = 16
 3412              		@ frame_needed = 1, uses_anonymous_args = 0
 3413              		@ link register save eliminated.
 3414 1290 80B4     		push	{r7}
 3415              	.LCFI132:
 3416              		.cfi_def_cfa_offset 4
 3417              		.cfi_offset 7, -4
 3418 1292 85B0     		sub	sp, sp, #20
 3419              	.LCFI133:
 3420              		.cfi_def_cfa_offset 24
 3421 1294 00AF     		add	r7, sp, #0
 3422              	.LCFI134:
 3423              		.cfi_def_cfa_register 7
 3424 1296 7860     		str	r0, [r7, #4]
 3425 1298 0B46     		mov	r3, r1
 3426 129a 7B80     		strh	r3, [r7, #2]	@ movhi
1685:../src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 3427              		.loc 1 1685 0
 3428 129c 4FF00003 		mov	r3, #0
 3429 12a0 FB81     		strh	r3, [r7, #14]	@ movhi
1686:../src/stm32f10x_tim.c ****   /* Check the parameters */
1687:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1688:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1689:../src/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
1690:../src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3430              		.loc 1 1690 0
 3431 12a2 7B68     		ldr	r3, [r7, #4]
 3432 12a4 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 3433 12a6 FB81     		strh	r3, [r7, #14]	@ movhi
1691:../src/stm32f10x_tim.c ****   /* Reset the OC4FE Bit */
1692:../src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4FE);
 3434              		.loc 1 1692 0
 3435 12a8 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3436 12aa 23F48063 		bic	r3, r3, #1024
 3437 12ae FB81     		strh	r3, [r7, #14]	@ movhi
1693:../src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1694:../src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 3438              		.loc 1 1694 0
 3439 12b0 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3440 12b2 4FEA0323 		lsl	r3, r3, #8
 3441 12b6 9AB2     		uxth	r2, r3
 3442 12b8 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3443 12ba 1343     		orrs	r3, r3, r2
 3444 12bc FB81     		strh	r3, [r7, #14]	@ movhi
1695:../src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
1696:../src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 3445              		.loc 1 1696 0
 3446 12be 7B68     		ldr	r3, [r7, #4]
 3447 12c0 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3448 12c2 9A83     		strh	r2, [r3, #28]	@ movhi
1697:../src/stm32f10x_tim.c **** }
 3449              		.loc 1 1697 0
 3450 12c4 07F11407 		add	r7, r7, #20
 3451 12c8 BD46     		mov	sp, r7
 3452 12ca 80BC     		pop	{r7}
 3453 12cc 7047     		bx	lr
 3454              		.cfi_endproc
 3455              	.LFE73:
 3457 12ce 00BF     		.align	2
 3458              		.global	TIM_ClearOC1Ref
 3459              		.thumb
 3460              		.thumb_func
 3462              	TIM_ClearOC1Ref:
 3463              	.LFB74:
1698:../src/stm32f10x_tim.c **** 
1699:../src/stm32f10x_tim.c **** /**
1700:../src/stm32f10x_tim.c ****   * @brief  Clears or safeguards the OCREF1 signal on an external event
1701:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1702:../src/stm32f10x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1703:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1704:../src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Enable: TIM Output clear enable
1705:../src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Disable: TIM Output clear disable
1706:../src/stm32f10x_tim.c ****   * @retval None
1707:../src/stm32f10x_tim.c ****   */
1708:../src/stm32f10x_tim.c **** void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1709:../src/stm32f10x_tim.c **** {
 3464              		.loc 1 1709 0
 3465              		.cfi_startproc
 3466              		@ args = 0, pretend = 0, frame = 16
 3467              		@ frame_needed = 1, uses_anonymous_args = 0
 3468              		@ link register save eliminated.
 3469 12d0 80B4     		push	{r7}
 3470              	.LCFI135:
 3471              		.cfi_def_cfa_offset 4
 3472              		.cfi_offset 7, -4
 3473 12d2 85B0     		sub	sp, sp, #20
 3474              	.LCFI136:
 3475              		.cfi_def_cfa_offset 24
 3476 12d4 00AF     		add	r7, sp, #0
 3477              	.LCFI137:
 3478              		.cfi_def_cfa_register 7
 3479 12d6 7860     		str	r0, [r7, #4]
 3480 12d8 0B46     		mov	r3, r1
 3481 12da 7B80     		strh	r3, [r7, #2]	@ movhi
1710:../src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 3482              		.loc 1 1710 0
 3483 12dc 4FF00003 		mov	r3, #0
 3484 12e0 FB81     		strh	r3, [r7, #14]	@ movhi
1711:../src/stm32f10x_tim.c ****   /* Check the parameters */
1712:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1713:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1714:../src/stm32f10x_tim.c **** 
1715:../src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 3485              		.loc 1 1715 0
 3486 12e2 7B68     		ldr	r3, [r7, #4]
 3487 12e4 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 3488 12e6 FB81     		strh	r3, [r7, #14]	@ movhi
1716:../src/stm32f10x_tim.c **** 
1717:../src/stm32f10x_tim.c ****   /* Reset the OC1CE Bit */
1718:../src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1CE);
 3489              		.loc 1 1718 0
 3490 12e8 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3491 12ea 23F08003 		bic	r3, r3, #128
 3492 12ee FB81     		strh	r3, [r7, #14]	@ movhi
1719:../src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1720:../src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCClear;
 3493              		.loc 1 1720 0
 3494 12f0 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3495 12f2 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3496 12f4 1343     		orrs	r3, r3, r2
 3497 12f6 FB81     		strh	r3, [r7, #14]	@ movhi
1721:../src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1722:../src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 3498              		.loc 1 1722 0
 3499 12f8 7B68     		ldr	r3, [r7, #4]
 3500 12fa FA89     		ldrh	r2, [r7, #14]	@ movhi
 3501 12fc 1A83     		strh	r2, [r3, #24]	@ movhi
1723:../src/stm32f10x_tim.c **** }
 3502              		.loc 1 1723 0
 3503 12fe 07F11407 		add	r7, r7, #20
 3504 1302 BD46     		mov	sp, r7
 3505 1304 80BC     		pop	{r7}
 3506 1306 7047     		bx	lr
 3507              		.cfi_endproc
 3508              	.LFE74:
 3510              		.align	2
 3511              		.global	TIM_ClearOC2Ref
 3512              		.thumb
 3513              		.thumb_func
 3515              	TIM_ClearOC2Ref:
 3516              	.LFB75:
1724:../src/stm32f10x_tim.c **** 
1725:../src/stm32f10x_tim.c **** /**
1726:../src/stm32f10x_tim.c ****   * @brief  Clears or safeguards the OCREF2 signal on an external event
1727:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1728:../src/stm32f10x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1729:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1730:../src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Enable: TIM Output clear enable
1731:../src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Disable: TIM Output clear disable
1732:../src/stm32f10x_tim.c ****   * @retval None
1733:../src/stm32f10x_tim.c ****   */
1734:../src/stm32f10x_tim.c **** void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1735:../src/stm32f10x_tim.c **** {
 3517              		.loc 1 1735 0
 3518              		.cfi_startproc
 3519              		@ args = 0, pretend = 0, frame = 16
 3520              		@ frame_needed = 1, uses_anonymous_args = 0
 3521              		@ link register save eliminated.
 3522 1308 80B4     		push	{r7}
 3523              	.LCFI138:
 3524              		.cfi_def_cfa_offset 4
 3525              		.cfi_offset 7, -4
 3526 130a 85B0     		sub	sp, sp, #20
 3527              	.LCFI139:
 3528              		.cfi_def_cfa_offset 24
 3529 130c 00AF     		add	r7, sp, #0
 3530              	.LCFI140:
 3531              		.cfi_def_cfa_register 7
 3532 130e 7860     		str	r0, [r7, #4]
 3533 1310 0B46     		mov	r3, r1
 3534 1312 7B80     		strh	r3, [r7, #2]	@ movhi
1736:../src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 3535              		.loc 1 1736 0
 3536 1314 4FF00003 		mov	r3, #0
 3537 1318 FB81     		strh	r3, [r7, #14]	@ movhi
1737:../src/stm32f10x_tim.c ****   /* Check the parameters */
1738:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1739:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1740:../src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 3538              		.loc 1 1740 0
 3539 131a 7B68     		ldr	r3, [r7, #4]
 3540 131c 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 3541 131e FB81     		strh	r3, [r7, #14]	@ movhi
1741:../src/stm32f10x_tim.c ****   /* Reset the OC2CE Bit */
1742:../src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2CE);
 3542              		.loc 1 1742 0
 3543 1320 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3544 1322 4FEA4343 		lsl	r3, r3, #17
 3545 1326 4FEA5343 		lsr	r3, r3, #17
 3546 132a FB81     		strh	r3, [r7, #14]	@ movhi
1743:../src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1744:../src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 3547              		.loc 1 1744 0
 3548 132c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3549 132e 4FEA0323 		lsl	r3, r3, #8
 3550 1332 9AB2     		uxth	r2, r3
 3551 1334 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3552 1336 1343     		orrs	r3, r3, r2
 3553 1338 FB81     		strh	r3, [r7, #14]	@ movhi
1745:../src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1746:../src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 3554              		.loc 1 1746 0
 3555 133a 7B68     		ldr	r3, [r7, #4]
 3556 133c FA89     		ldrh	r2, [r7, #14]	@ movhi
 3557 133e 1A83     		strh	r2, [r3, #24]	@ movhi
1747:../src/stm32f10x_tim.c **** }
 3558              		.loc 1 1747 0
 3559 1340 07F11407 		add	r7, r7, #20
 3560 1344 BD46     		mov	sp, r7
 3561 1346 80BC     		pop	{r7}
 3562 1348 7047     		bx	lr
 3563              		.cfi_endproc
 3564              	.LFE75:
 3566 134a 00BF     		.align	2
 3567              		.global	TIM_ClearOC3Ref
 3568              		.thumb
 3569              		.thumb_func
 3571              	TIM_ClearOC3Ref:
 3572              	.LFB76:
1748:../src/stm32f10x_tim.c **** 
1749:../src/stm32f10x_tim.c **** /**
1750:../src/stm32f10x_tim.c ****   * @brief  Clears or safeguards the OCREF3 signal on an external event
1751:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1752:../src/stm32f10x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1753:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1754:../src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Enable: TIM Output clear enable
1755:../src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Disable: TIM Output clear disable
1756:../src/stm32f10x_tim.c ****   * @retval None
1757:../src/stm32f10x_tim.c ****   */
1758:../src/stm32f10x_tim.c **** void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1759:../src/stm32f10x_tim.c **** {
 3573              		.loc 1 1759 0
 3574              		.cfi_startproc
 3575              		@ args = 0, pretend = 0, frame = 16
 3576              		@ frame_needed = 1, uses_anonymous_args = 0
 3577              		@ link register save eliminated.
 3578 134c 80B4     		push	{r7}
 3579              	.LCFI141:
 3580              		.cfi_def_cfa_offset 4
 3581              		.cfi_offset 7, -4
 3582 134e 85B0     		sub	sp, sp, #20
 3583              	.LCFI142:
 3584              		.cfi_def_cfa_offset 24
 3585 1350 00AF     		add	r7, sp, #0
 3586              	.LCFI143:
 3587              		.cfi_def_cfa_register 7
 3588 1352 7860     		str	r0, [r7, #4]
 3589 1354 0B46     		mov	r3, r1
 3590 1356 7B80     		strh	r3, [r7, #2]	@ movhi
1760:../src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 3591              		.loc 1 1760 0
 3592 1358 4FF00003 		mov	r3, #0
 3593 135c FB81     		strh	r3, [r7, #14]	@ movhi
1761:../src/stm32f10x_tim.c ****   /* Check the parameters */
1762:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1763:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1764:../src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3594              		.loc 1 1764 0
 3595 135e 7B68     		ldr	r3, [r7, #4]
 3596 1360 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 3597 1362 FB81     		strh	r3, [r7, #14]	@ movhi
1765:../src/stm32f10x_tim.c ****   /* Reset the OC3CE Bit */
1766:../src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3CE);
 3598              		.loc 1 1766 0
 3599 1364 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3600 1366 23F08003 		bic	r3, r3, #128
 3601 136a FB81     		strh	r3, [r7, #14]	@ movhi
1767:../src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1768:../src/stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCClear;
 3602              		.loc 1 1768 0
 3603 136c FA89     		ldrh	r2, [r7, #14]	@ movhi
 3604 136e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3605 1370 1343     		orrs	r3, r3, r2
 3606 1372 FB81     		strh	r3, [r7, #14]	@ movhi
1769:../src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1770:../src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 3607              		.loc 1 1770 0
 3608 1374 7B68     		ldr	r3, [r7, #4]
 3609 1376 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3610 1378 9A83     		strh	r2, [r3, #28]	@ movhi
1771:../src/stm32f10x_tim.c **** }
 3611              		.loc 1 1771 0
 3612 137a 07F11407 		add	r7, r7, #20
 3613 137e BD46     		mov	sp, r7
 3614 1380 80BC     		pop	{r7}
 3615 1382 7047     		bx	lr
 3616              		.cfi_endproc
 3617              	.LFE76:
 3619              		.align	2
 3620              		.global	TIM_ClearOC4Ref
 3621              		.thumb
 3622              		.thumb_func
 3624              	TIM_ClearOC4Ref:
 3625              	.LFB77:
1772:../src/stm32f10x_tim.c **** 
1773:../src/stm32f10x_tim.c **** /**
1774:../src/stm32f10x_tim.c ****   * @brief  Clears or safeguards the OCREF4 signal on an external event
1775:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1776:../src/stm32f10x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1777:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1778:../src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Enable: TIM Output clear enable
1779:../src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Disable: TIM Output clear disable
1780:../src/stm32f10x_tim.c ****   * @retval None
1781:../src/stm32f10x_tim.c ****   */
1782:../src/stm32f10x_tim.c **** void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1783:../src/stm32f10x_tim.c **** {
 3626              		.loc 1 1783 0
 3627              		.cfi_startproc
 3628              		@ args = 0, pretend = 0, frame = 16
 3629              		@ frame_needed = 1, uses_anonymous_args = 0
 3630              		@ link register save eliminated.
 3631 1384 80B4     		push	{r7}
 3632              	.LCFI144:
 3633              		.cfi_def_cfa_offset 4
 3634              		.cfi_offset 7, -4
 3635 1386 85B0     		sub	sp, sp, #20
 3636              	.LCFI145:
 3637              		.cfi_def_cfa_offset 24
 3638 1388 00AF     		add	r7, sp, #0
 3639              	.LCFI146:
 3640              		.cfi_def_cfa_register 7
 3641 138a 7860     		str	r0, [r7, #4]
 3642 138c 0B46     		mov	r3, r1
 3643 138e 7B80     		strh	r3, [r7, #2]	@ movhi
1784:../src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 3644              		.loc 1 1784 0
 3645 1390 4FF00003 		mov	r3, #0
 3646 1394 FB81     		strh	r3, [r7, #14]	@ movhi
1785:../src/stm32f10x_tim.c ****   /* Check the parameters */
1786:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1787:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1788:../src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3647              		.loc 1 1788 0
 3648 1396 7B68     		ldr	r3, [r7, #4]
 3649 1398 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 3650 139a FB81     		strh	r3, [r7, #14]	@ movhi
1789:../src/stm32f10x_tim.c ****   /* Reset the OC4CE Bit */
1790:../src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4CE);
 3651              		.loc 1 1790 0
 3652 139c FB89     		ldrh	r3, [r7, #14]	@ movhi
 3653 139e 4FEA4343 		lsl	r3, r3, #17
 3654 13a2 4FEA5343 		lsr	r3, r3, #17
 3655 13a6 FB81     		strh	r3, [r7, #14]	@ movhi
1791:../src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1792:../src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 3656              		.loc 1 1792 0
 3657 13a8 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3658 13aa 4FEA0323 		lsl	r3, r3, #8
 3659 13ae 9AB2     		uxth	r2, r3
 3660 13b0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3661 13b2 1343     		orrs	r3, r3, r2
 3662 13b4 FB81     		strh	r3, [r7, #14]	@ movhi
1793:../src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1794:../src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 3663              		.loc 1 1794 0
 3664 13b6 7B68     		ldr	r3, [r7, #4]
 3665 13b8 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3666 13ba 9A83     		strh	r2, [r3, #28]	@ movhi
1795:../src/stm32f10x_tim.c **** }
 3667              		.loc 1 1795 0
 3668 13bc 07F11407 		add	r7, r7, #20
 3669 13c0 BD46     		mov	sp, r7
 3670 13c2 80BC     		pop	{r7}
 3671 13c4 7047     		bx	lr
 3672              		.cfi_endproc
 3673              	.LFE77:
 3675 13c6 00BF     		.align	2
 3676              		.global	TIM_OC1PolarityConfig
 3677              		.thumb
 3678              		.thumb_func
 3680              	TIM_OC1PolarityConfig:
 3681              	.LFB78:
1796:../src/stm32f10x_tim.c **** 
1797:../src/stm32f10x_tim.c **** /**
1798:../src/stm32f10x_tim.c ****   * @brief  Configures the TIMx channel 1 polarity.
1799:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
1800:../src/stm32f10x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC1 Polarity
1801:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1802:../src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_High: Output Compare active high
1803:../src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_Low: Output Compare active low
1804:../src/stm32f10x_tim.c ****   * @retval None
1805:../src/stm32f10x_tim.c ****   */
1806:../src/stm32f10x_tim.c **** void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1807:../src/stm32f10x_tim.c **** {
 3682              		.loc 1 1807 0
 3683              		.cfi_startproc
 3684              		@ args = 0, pretend = 0, frame = 16
 3685              		@ frame_needed = 1, uses_anonymous_args = 0
 3686              		@ link register save eliminated.
 3687 13c8 80B4     		push	{r7}
 3688              	.LCFI147:
 3689              		.cfi_def_cfa_offset 4
 3690              		.cfi_offset 7, -4
 3691 13ca 85B0     		sub	sp, sp, #20
 3692              	.LCFI148:
 3693              		.cfi_def_cfa_offset 24
 3694 13cc 00AF     		add	r7, sp, #0
 3695              	.LCFI149:
 3696              		.cfi_def_cfa_register 7
 3697 13ce 7860     		str	r0, [r7, #4]
 3698 13d0 0B46     		mov	r3, r1
 3699 13d2 7B80     		strh	r3, [r7, #2]	@ movhi
1808:../src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 3700              		.loc 1 1808 0
 3701 13d4 4FF00003 		mov	r3, #0
 3702 13d8 FB81     		strh	r3, [r7, #14]	@ movhi
1809:../src/stm32f10x_tim.c ****   /* Check the parameters */
1810:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1811:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1812:../src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 3703              		.loc 1 1812 0
 3704 13da 7B68     		ldr	r3, [r7, #4]
 3705 13dc 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3706 13de FB81     		strh	r3, [r7, #14]	@ movhi
1813:../src/stm32f10x_tim.c ****   /* Set or Reset the CC1P Bit */
1814:../src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1P);
 3707              		.loc 1 1814 0
 3708 13e0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3709 13e2 23F00203 		bic	r3, r3, #2
 3710 13e6 FB81     		strh	r3, [r7, #14]	@ movhi
1815:../src/stm32f10x_tim.c ****   tmpccer |= TIM_OCPolarity;
 3711              		.loc 1 1815 0
 3712 13e8 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3713 13ea 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3714 13ec 1343     		orrs	r3, r3, r2
 3715 13ee FB81     		strh	r3, [r7, #14]	@ movhi
1816:../src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1817:../src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 3716              		.loc 1 1817 0
 3717 13f0 7B68     		ldr	r3, [r7, #4]
 3718 13f2 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3719 13f4 1A84     		strh	r2, [r3, #32]	@ movhi
1818:../src/stm32f10x_tim.c **** }
 3720              		.loc 1 1818 0
 3721 13f6 07F11407 		add	r7, r7, #20
 3722 13fa BD46     		mov	sp, r7
 3723 13fc 80BC     		pop	{r7}
 3724 13fe 7047     		bx	lr
 3725              		.cfi_endproc
 3726              	.LFE78:
 3728              		.align	2
 3729              		.global	TIM_OC1NPolarityConfig
 3730              		.thumb
 3731              		.thumb_func
 3733              	TIM_OC1NPolarityConfig:
 3734              	.LFB79:
1819:../src/stm32f10x_tim.c **** 
1820:../src/stm32f10x_tim.c **** /**
1821:../src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Channel 1N polarity.
1822:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 8, 15, 16 or 17 to select the TIM peripheral.
1823:../src/stm32f10x_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC1N Polarity
1824:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1825:../src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_High: Output Compare active high
1826:../src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_Low: Output Compare active low
1827:../src/stm32f10x_tim.c ****   * @retval None
1828:../src/stm32f10x_tim.c ****   */
1829:../src/stm32f10x_tim.c **** void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1830:../src/stm32f10x_tim.c **** {
 3735              		.loc 1 1830 0
 3736              		.cfi_startproc
 3737              		@ args = 0, pretend = 0, frame = 16
 3738              		@ frame_needed = 1, uses_anonymous_args = 0
 3739              		@ link register save eliminated.
 3740 1400 80B4     		push	{r7}
 3741              	.LCFI150:
 3742              		.cfi_def_cfa_offset 4
 3743              		.cfi_offset 7, -4
 3744 1402 85B0     		sub	sp, sp, #20
 3745              	.LCFI151:
 3746              		.cfi_def_cfa_offset 24
 3747 1404 00AF     		add	r7, sp, #0
 3748              	.LCFI152:
 3749              		.cfi_def_cfa_register 7
 3750 1406 7860     		str	r0, [r7, #4]
 3751 1408 0B46     		mov	r3, r1
 3752 140a 7B80     		strh	r3, [r7, #2]	@ movhi
1831:../src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 3753              		.loc 1 1831 0
 3754 140c 4FF00003 		mov	r3, #0
 3755 1410 FB81     		strh	r3, [r7, #14]	@ movhi
1832:../src/stm32f10x_tim.c ****   /* Check the parameters */
1833:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1834:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1835:../src/stm32f10x_tim.c ****    
1836:../src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 3756              		.loc 1 1836 0
 3757 1412 7B68     		ldr	r3, [r7, #4]
 3758 1414 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3759 1416 FB81     		strh	r3, [r7, #14]	@ movhi
1837:../src/stm32f10x_tim.c ****   /* Set or Reset the CC1NP Bit */
1838:../src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1NP);
 3760              		.loc 1 1838 0
 3761 1418 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3762 141a 23F00803 		bic	r3, r3, #8
 3763 141e FB81     		strh	r3, [r7, #14]	@ movhi
1839:../src/stm32f10x_tim.c ****   tmpccer |= TIM_OCNPolarity;
 3764              		.loc 1 1839 0
 3765 1420 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3766 1422 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3767 1424 1343     		orrs	r3, r3, r2
 3768 1426 FB81     		strh	r3, [r7, #14]	@ movhi
1840:../src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1841:../src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 3769              		.loc 1 1841 0
 3770 1428 7B68     		ldr	r3, [r7, #4]
 3771 142a FA89     		ldrh	r2, [r7, #14]	@ movhi
 3772 142c 1A84     		strh	r2, [r3, #32]	@ movhi
1842:../src/stm32f10x_tim.c **** }
 3773              		.loc 1 1842 0
 3774 142e 07F11407 		add	r7, r7, #20
 3775 1432 BD46     		mov	sp, r7
 3776 1434 80BC     		pop	{r7}
 3777 1436 7047     		bx	lr
 3778              		.cfi_endproc
 3779              	.LFE79:
 3781              		.align	2
 3782              		.global	TIM_OC2PolarityConfig
 3783              		.thumb
 3784              		.thumb_func
 3786              	TIM_OC2PolarityConfig:
 3787              	.LFB80:
1843:../src/stm32f10x_tim.c **** 
1844:../src/stm32f10x_tim.c **** /**
1845:../src/stm32f10x_tim.c ****   * @brief  Configures the TIMx channel 2 polarity.
1846:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
1847:../src/stm32f10x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC2 Polarity
1848:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1849:../src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_High: Output Compare active high
1850:../src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_Low: Output Compare active low
1851:../src/stm32f10x_tim.c ****   * @retval None
1852:../src/stm32f10x_tim.c ****   */
1853:../src/stm32f10x_tim.c **** void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1854:../src/stm32f10x_tim.c **** {
 3788              		.loc 1 1854 0
 3789              		.cfi_startproc
 3790              		@ args = 0, pretend = 0, frame = 16
 3791              		@ frame_needed = 1, uses_anonymous_args = 0
 3792              		@ link register save eliminated.
 3793 1438 80B4     		push	{r7}
 3794              	.LCFI153:
 3795              		.cfi_def_cfa_offset 4
 3796              		.cfi_offset 7, -4
 3797 143a 85B0     		sub	sp, sp, #20
 3798              	.LCFI154:
 3799              		.cfi_def_cfa_offset 24
 3800 143c 00AF     		add	r7, sp, #0
 3801              	.LCFI155:
 3802              		.cfi_def_cfa_register 7
 3803 143e 7860     		str	r0, [r7, #4]
 3804 1440 0B46     		mov	r3, r1
 3805 1442 7B80     		strh	r3, [r7, #2]	@ movhi
1855:../src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 3806              		.loc 1 1855 0
 3807 1444 4FF00003 		mov	r3, #0
 3808 1448 FB81     		strh	r3, [r7, #14]	@ movhi
1856:../src/stm32f10x_tim.c ****   /* Check the parameters */
1857:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1858:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1859:../src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 3809              		.loc 1 1859 0
 3810 144a 7B68     		ldr	r3, [r7, #4]
 3811 144c 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3812 144e FB81     		strh	r3, [r7, #14]	@ movhi
1860:../src/stm32f10x_tim.c ****   /* Set or Reset the CC2P Bit */
1861:../src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2P);
 3813              		.loc 1 1861 0
 3814 1450 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3815 1452 23F02003 		bic	r3, r3, #32
 3816 1456 FB81     		strh	r3, [r7, #14]	@ movhi
1862:../src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 3817              		.loc 1 1862 0
 3818 1458 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3819 145a 4FEA0313 		lsl	r3, r3, #4
 3820 145e 9AB2     		uxth	r2, r3
 3821 1460 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3822 1462 1343     		orrs	r3, r3, r2
 3823 1464 FB81     		strh	r3, [r7, #14]	@ movhi
1863:../src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1864:../src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 3824              		.loc 1 1864 0
 3825 1466 7B68     		ldr	r3, [r7, #4]
 3826 1468 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3827 146a 1A84     		strh	r2, [r3, #32]	@ movhi
1865:../src/stm32f10x_tim.c **** }
 3828              		.loc 1 1865 0
 3829 146c 07F11407 		add	r7, r7, #20
 3830 1470 BD46     		mov	sp, r7
 3831 1472 80BC     		pop	{r7}
 3832 1474 7047     		bx	lr
 3833              		.cfi_endproc
 3834              	.LFE80:
 3836 1476 00BF     		.align	2
 3837              		.global	TIM_OC2NPolarityConfig
 3838              		.thumb
 3839              		.thumb_func
 3841              	TIM_OC2NPolarityConfig:
 3842              	.LFB81:
1866:../src/stm32f10x_tim.c **** 
1867:../src/stm32f10x_tim.c **** /**
1868:../src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Channel 2N polarity.
1869:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1870:../src/stm32f10x_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC2N Polarity
1871:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1872:../src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_High: Output Compare active high
1873:../src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_Low: Output Compare active low
1874:../src/stm32f10x_tim.c ****   * @retval None
1875:../src/stm32f10x_tim.c ****   */
1876:../src/stm32f10x_tim.c **** void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1877:../src/stm32f10x_tim.c **** {
 3843              		.loc 1 1877 0
 3844              		.cfi_startproc
 3845              		@ args = 0, pretend = 0, frame = 16
 3846              		@ frame_needed = 1, uses_anonymous_args = 0
 3847              		@ link register save eliminated.
 3848 1478 80B4     		push	{r7}
 3849              	.LCFI156:
 3850              		.cfi_def_cfa_offset 4
 3851              		.cfi_offset 7, -4
 3852 147a 85B0     		sub	sp, sp, #20
 3853              	.LCFI157:
 3854              		.cfi_def_cfa_offset 24
 3855 147c 00AF     		add	r7, sp, #0
 3856              	.LCFI158:
 3857              		.cfi_def_cfa_register 7
 3858 147e 7860     		str	r0, [r7, #4]
 3859 1480 0B46     		mov	r3, r1
 3860 1482 7B80     		strh	r3, [r7, #2]	@ movhi
1878:../src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 3861              		.loc 1 1878 0
 3862 1484 4FF00003 		mov	r3, #0
 3863 1488 FB81     		strh	r3, [r7, #14]	@ movhi
1879:../src/stm32f10x_tim.c ****   /* Check the parameters */
1880:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1881:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1882:../src/stm32f10x_tim.c ****   
1883:../src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 3864              		.loc 1 1883 0
 3865 148a 7B68     		ldr	r3, [r7, #4]
 3866 148c 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3867 148e FB81     		strh	r3, [r7, #14]	@ movhi
1884:../src/stm32f10x_tim.c ****   /* Set or Reset the CC2NP Bit */
1885:../src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2NP);
 3868              		.loc 1 1885 0
 3869 1490 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3870 1492 23F08003 		bic	r3, r3, #128
 3871 1496 FB81     		strh	r3, [r7, #14]	@ movhi
1886:../src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 3872              		.loc 1 1886 0
 3873 1498 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3874 149a 4FEA0313 		lsl	r3, r3, #4
 3875 149e 9AB2     		uxth	r2, r3
 3876 14a0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3877 14a2 1343     		orrs	r3, r3, r2
 3878 14a4 FB81     		strh	r3, [r7, #14]	@ movhi
1887:../src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1888:../src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 3879              		.loc 1 1888 0
 3880 14a6 7B68     		ldr	r3, [r7, #4]
 3881 14a8 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3882 14aa 1A84     		strh	r2, [r3, #32]	@ movhi
1889:../src/stm32f10x_tim.c **** }
 3883              		.loc 1 1889 0
 3884 14ac 07F11407 		add	r7, r7, #20
 3885 14b0 BD46     		mov	sp, r7
 3886 14b2 80BC     		pop	{r7}
 3887 14b4 7047     		bx	lr
 3888              		.cfi_endproc
 3889              	.LFE81:
 3891 14b6 00BF     		.align	2
 3892              		.global	TIM_OC3PolarityConfig
 3893              		.thumb
 3894              		.thumb_func
 3896              	TIM_OC3PolarityConfig:
 3897              	.LFB82:
1890:../src/stm32f10x_tim.c **** 
1891:../src/stm32f10x_tim.c **** /**
1892:../src/stm32f10x_tim.c ****   * @brief  Configures the TIMx channel 3 polarity.
1893:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1894:../src/stm32f10x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC3 Polarity
1895:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1896:../src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_High: Output Compare active high
1897:../src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_Low: Output Compare active low
1898:../src/stm32f10x_tim.c ****   * @retval None
1899:../src/stm32f10x_tim.c ****   */
1900:../src/stm32f10x_tim.c **** void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1901:../src/stm32f10x_tim.c **** {
 3898              		.loc 1 1901 0
 3899              		.cfi_startproc
 3900              		@ args = 0, pretend = 0, frame = 16
 3901              		@ frame_needed = 1, uses_anonymous_args = 0
 3902              		@ link register save eliminated.
 3903 14b8 80B4     		push	{r7}
 3904              	.LCFI159:
 3905              		.cfi_def_cfa_offset 4
 3906              		.cfi_offset 7, -4
 3907 14ba 85B0     		sub	sp, sp, #20
 3908              	.LCFI160:
 3909              		.cfi_def_cfa_offset 24
 3910 14bc 00AF     		add	r7, sp, #0
 3911              	.LCFI161:
 3912              		.cfi_def_cfa_register 7
 3913 14be 7860     		str	r0, [r7, #4]
 3914 14c0 0B46     		mov	r3, r1
 3915 14c2 7B80     		strh	r3, [r7, #2]	@ movhi
1902:../src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 3916              		.loc 1 1902 0
 3917 14c4 4FF00003 		mov	r3, #0
 3918 14c8 FB81     		strh	r3, [r7, #14]	@ movhi
1903:../src/stm32f10x_tim.c ****   /* Check the parameters */
1904:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1905:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1906:../src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 3919              		.loc 1 1906 0
 3920 14ca 7B68     		ldr	r3, [r7, #4]
 3921 14cc 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3922 14ce FB81     		strh	r3, [r7, #14]	@ movhi
1907:../src/stm32f10x_tim.c ****   /* Set or Reset the CC3P Bit */
1908:../src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3P);
 3923              		.loc 1 1908 0
 3924 14d0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3925 14d2 23F40073 		bic	r3, r3, #512
 3926 14d6 FB81     		strh	r3, [r7, #14]	@ movhi
1909:../src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 3927              		.loc 1 1909 0
 3928 14d8 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3929 14da 4FEA0323 		lsl	r3, r3, #8
 3930 14de 9AB2     		uxth	r2, r3
 3931 14e0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3932 14e2 1343     		orrs	r3, r3, r2
 3933 14e4 FB81     		strh	r3, [r7, #14]	@ movhi
1910:../src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1911:../src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 3934              		.loc 1 1911 0
 3935 14e6 7B68     		ldr	r3, [r7, #4]
 3936 14e8 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3937 14ea 1A84     		strh	r2, [r3, #32]	@ movhi
1912:../src/stm32f10x_tim.c **** }
 3938              		.loc 1 1912 0
 3939 14ec 07F11407 		add	r7, r7, #20
 3940 14f0 BD46     		mov	sp, r7
 3941 14f2 80BC     		pop	{r7}
 3942 14f4 7047     		bx	lr
 3943              		.cfi_endproc
 3944              	.LFE82:
 3946 14f6 00BF     		.align	2
 3947              		.global	TIM_OC3NPolarityConfig
 3948              		.thumb
 3949              		.thumb_func
 3951              	TIM_OC3NPolarityConfig:
 3952              	.LFB83:
1913:../src/stm32f10x_tim.c **** 
1914:../src/stm32f10x_tim.c **** /**
1915:../src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Channel 3N polarity.
1916:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1917:../src/stm32f10x_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC3N Polarity
1918:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1919:../src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_High: Output Compare active high
1920:../src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_Low: Output Compare active low
1921:../src/stm32f10x_tim.c ****   * @retval None
1922:../src/stm32f10x_tim.c ****   */
1923:../src/stm32f10x_tim.c **** void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1924:../src/stm32f10x_tim.c **** {
 3953              		.loc 1 1924 0
 3954              		.cfi_startproc
 3955              		@ args = 0, pretend = 0, frame = 16
 3956              		@ frame_needed = 1, uses_anonymous_args = 0
 3957              		@ link register save eliminated.
 3958 14f8 80B4     		push	{r7}
 3959              	.LCFI162:
 3960              		.cfi_def_cfa_offset 4
 3961              		.cfi_offset 7, -4
 3962 14fa 85B0     		sub	sp, sp, #20
 3963              	.LCFI163:
 3964              		.cfi_def_cfa_offset 24
 3965 14fc 00AF     		add	r7, sp, #0
 3966              	.LCFI164:
 3967              		.cfi_def_cfa_register 7
 3968 14fe 7860     		str	r0, [r7, #4]
 3969 1500 0B46     		mov	r3, r1
 3970 1502 7B80     		strh	r3, [r7, #2]	@ movhi
1925:../src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 3971              		.loc 1 1925 0
 3972 1504 4FF00003 		mov	r3, #0
 3973 1508 FB81     		strh	r3, [r7, #14]	@ movhi
1926:../src/stm32f10x_tim.c ****  
1927:../src/stm32f10x_tim.c ****   /* Check the parameters */
1928:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1929:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1930:../src/stm32f10x_tim.c ****     
1931:../src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 3974              		.loc 1 1931 0
 3975 150a 7B68     		ldr	r3, [r7, #4]
 3976 150c 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3977 150e FB81     		strh	r3, [r7, #14]	@ movhi
1932:../src/stm32f10x_tim.c ****   /* Set or Reset the CC3NP Bit */
1933:../src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3NP);
 3978              		.loc 1 1933 0
 3979 1510 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3980 1512 23F40063 		bic	r3, r3, #2048
 3981 1516 FB81     		strh	r3, [r7, #14]	@ movhi
1934:../src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 3982              		.loc 1 1934 0
 3983 1518 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3984 151a 4FEA0323 		lsl	r3, r3, #8
 3985 151e 9AB2     		uxth	r2, r3
 3986 1520 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3987 1522 1343     		orrs	r3, r3, r2
 3988 1524 FB81     		strh	r3, [r7, #14]	@ movhi
1935:../src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1936:../src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 3989              		.loc 1 1936 0
 3990 1526 7B68     		ldr	r3, [r7, #4]
 3991 1528 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3992 152a 1A84     		strh	r2, [r3, #32]	@ movhi
1937:../src/stm32f10x_tim.c **** }
 3993              		.loc 1 1937 0
 3994 152c 07F11407 		add	r7, r7, #20
 3995 1530 BD46     		mov	sp, r7
 3996 1532 80BC     		pop	{r7}
 3997 1534 7047     		bx	lr
 3998              		.cfi_endproc
 3999              	.LFE83:
 4001 1536 00BF     		.align	2
 4002              		.global	TIM_OC4PolarityConfig
 4003              		.thumb
 4004              		.thumb_func
 4006              	TIM_OC4PolarityConfig:
 4007              	.LFB84:
1938:../src/stm32f10x_tim.c **** 
1939:../src/stm32f10x_tim.c **** /**
1940:../src/stm32f10x_tim.c ****   * @brief  Configures the TIMx channel 4 polarity.
1941:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1942:../src/stm32f10x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC4 Polarity
1943:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1944:../src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_High: Output Compare active high
1945:../src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_Low: Output Compare active low
1946:../src/stm32f10x_tim.c ****   * @retval None
1947:../src/stm32f10x_tim.c ****   */
1948:../src/stm32f10x_tim.c **** void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1949:../src/stm32f10x_tim.c **** {
 4008              		.loc 1 1949 0
 4009              		.cfi_startproc
 4010              		@ args = 0, pretend = 0, frame = 16
 4011              		@ frame_needed = 1, uses_anonymous_args = 0
 4012              		@ link register save eliminated.
 4013 1538 80B4     		push	{r7}
 4014              	.LCFI165:
 4015              		.cfi_def_cfa_offset 4
 4016              		.cfi_offset 7, -4
 4017 153a 85B0     		sub	sp, sp, #20
 4018              	.LCFI166:
 4019              		.cfi_def_cfa_offset 24
 4020 153c 00AF     		add	r7, sp, #0
 4021              	.LCFI167:
 4022              		.cfi_def_cfa_register 7
 4023 153e 7860     		str	r0, [r7, #4]
 4024 1540 0B46     		mov	r3, r1
 4025 1542 7B80     		strh	r3, [r7, #2]	@ movhi
1950:../src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 4026              		.loc 1 1950 0
 4027 1544 4FF00003 		mov	r3, #0
 4028 1548 FB81     		strh	r3, [r7, #14]	@ movhi
1951:../src/stm32f10x_tim.c ****   /* Check the parameters */
1952:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1953:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1954:../src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 4029              		.loc 1 1954 0
 4030 154a 7B68     		ldr	r3, [r7, #4]
 4031 154c 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 4032 154e FB81     		strh	r3, [r7, #14]	@ movhi
1955:../src/stm32f10x_tim.c ****   /* Set or Reset the CC4P Bit */
1956:../src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC4P);
 4033              		.loc 1 1956 0
 4034 1550 FB89     		ldrh	r3, [r7, #14]	@ movhi
 4035 1552 23F40053 		bic	r3, r3, #8192
 4036 1556 FB81     		strh	r3, [r7, #14]	@ movhi
1957:../src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 4037              		.loc 1 1957 0
 4038 1558 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4039 155a 4FEA0333 		lsl	r3, r3, #12
 4040 155e 9AB2     		uxth	r2, r3
 4041 1560 FB89     		ldrh	r3, [r7, #14]	@ movhi
 4042 1562 1343     		orrs	r3, r3, r2
 4043 1564 FB81     		strh	r3, [r7, #14]	@ movhi
1958:../src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1959:../src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 4044              		.loc 1 1959 0
 4045 1566 7B68     		ldr	r3, [r7, #4]
 4046 1568 FA89     		ldrh	r2, [r7, #14]	@ movhi
 4047 156a 1A84     		strh	r2, [r3, #32]	@ movhi
1960:../src/stm32f10x_tim.c **** }
 4048              		.loc 1 1960 0
 4049 156c 07F11407 		add	r7, r7, #20
 4050 1570 BD46     		mov	sp, r7
 4051 1572 80BC     		pop	{r7}
 4052 1574 7047     		bx	lr
 4053              		.cfi_endproc
 4054              	.LFE84:
 4056 1576 00BF     		.align	2
 4057              		.global	TIM_CCxCmd
 4058              		.thumb
 4059              		.thumb_func
 4061              	TIM_CCxCmd:
 4062              	.LFB85:
1961:../src/stm32f10x_tim.c **** 
1962:../src/stm32f10x_tim.c **** /**
1963:../src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel x.
1964:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
1965:../src/stm32f10x_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1966:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1967:../src/stm32f10x_tim.c ****   *     @arg TIM_Channel_1: TIM Channel 1
1968:../src/stm32f10x_tim.c ****   *     @arg TIM_Channel_2: TIM Channel 2
1969:../src/stm32f10x_tim.c ****   *     @arg TIM_Channel_3: TIM Channel 3
1970:../src/stm32f10x_tim.c ****   *     @arg TIM_Channel_4: TIM Channel 4
1971:../src/stm32f10x_tim.c ****   * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
1972:../src/stm32f10x_tim.c ****   *   This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
1973:../src/stm32f10x_tim.c ****   * @retval None
1974:../src/stm32f10x_tim.c ****   */
1975:../src/stm32f10x_tim.c **** void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
1976:../src/stm32f10x_tim.c **** {
 4063              		.loc 1 1976 0
 4064              		.cfi_startproc
 4065              		@ args = 0, pretend = 0, frame = 16
 4066              		@ frame_needed = 1, uses_anonymous_args = 0
 4067              		@ link register save eliminated.
 4068 1578 80B4     		push	{r7}
 4069              	.LCFI168:
 4070              		.cfi_def_cfa_offset 4
 4071              		.cfi_offset 7, -4
 4072 157a 85B0     		sub	sp, sp, #20
 4073              	.LCFI169:
 4074              		.cfi_def_cfa_offset 24
 4075 157c 00AF     		add	r7, sp, #0
 4076              	.LCFI170:
 4077              		.cfi_def_cfa_register 7
 4078 157e 7860     		str	r0, [r7, #4]
 4079 1580 1346     		mov	r3, r2
 4080 1582 0A46     		mov	r2, r1	@ movhi
 4081 1584 7A80     		strh	r2, [r7, #2]	@ movhi
 4082 1586 3B80     		strh	r3, [r7, #0]	@ movhi
1977:../src/stm32f10x_tim.c ****   uint16_t tmp = 0;
 4083              		.loc 1 1977 0
 4084 1588 4FF00003 		mov	r3, #0
 4085 158c FB81     		strh	r3, [r7, #14]	@ movhi
1978:../src/stm32f10x_tim.c **** 
1979:../src/stm32f10x_tim.c ****   /* Check the parameters */
1980:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1981:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
1982:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_CCX(TIM_CCx));
1983:../src/stm32f10x_tim.c **** 
1984:../src/stm32f10x_tim.c ****   tmp = CCER_CCE_Set << TIM_Channel;
 4086              		.loc 1 1984 0
 4087 158e 7B88     		ldrh	r3, [r7, #2]
 4088 1590 4FF00102 		mov	r2, #1
 4089 1594 02FA03F3 		lsl	r3, r2, r3
 4090 1598 FB81     		strh	r3, [r7, #14]	@ movhi
1985:../src/stm32f10x_tim.c **** 
1986:../src/stm32f10x_tim.c ****   /* Reset the CCxE Bit */
1987:../src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~ tmp;
 4091              		.loc 1 1987 0
 4092 159a 7B68     		ldr	r3, [r7, #4]
 4093 159c 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 4094 159e 9AB2     		uxth	r2, r3
 4095 15a0 FB89     		ldrh	r3, [r7, #14]	@ movhi
 4096 15a2 6FEA0303 		mvn	r3, r3
 4097 15a6 9BB2     		uxth	r3, r3
 4098 15a8 1340     		ands	r3, r3, r2
 4099 15aa 9AB2     		uxth	r2, r3
 4100 15ac 7B68     		ldr	r3, [r7, #4]
 4101 15ae 1A84     		strh	r2, [r3, #32]	@ movhi
1988:../src/stm32f10x_tim.c **** 
1989:../src/stm32f10x_tim.c ****   /* Set or reset the CCxE Bit */ 
1990:../src/stm32f10x_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 4102              		.loc 1 1990 0
 4103 15b0 7B68     		ldr	r3, [r7, #4]
 4104 15b2 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 4105 15b4 9AB2     		uxth	r2, r3
 4106 15b6 3988     		ldrh	r1, [r7, #0]
 4107 15b8 7B88     		ldrh	r3, [r7, #2]
 4108 15ba 01FA03F3 		lsl	r3, r1, r3
 4109 15be 9BB2     		uxth	r3, r3
 4110 15c0 1343     		orrs	r3, r3, r2
 4111 15c2 9AB2     		uxth	r2, r3
 4112 15c4 7B68     		ldr	r3, [r7, #4]
 4113 15c6 1A84     		strh	r2, [r3, #32]	@ movhi
1991:../src/stm32f10x_tim.c **** }
 4114              		.loc 1 1991 0
 4115 15c8 07F11407 		add	r7, r7, #20
 4116 15cc BD46     		mov	sp, r7
 4117 15ce 80BC     		pop	{r7}
 4118 15d0 7047     		bx	lr
 4119              		.cfi_endproc
 4120              	.LFE85:
 4122 15d2 00BF     		.align	2
 4123              		.global	TIM_CCxNCmd
 4124              		.thumb
 4125              		.thumb_func
 4127              	TIM_CCxNCmd:
 4128              	.LFB86:
1992:../src/stm32f10x_tim.c **** 
1993:../src/stm32f10x_tim.c **** /**
1994:../src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel xN.
1995:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 8, 15, 16 or 17 to select the TIM peripheral.
1996:../src/stm32f10x_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1997:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1998:../src/stm32f10x_tim.c ****   *     @arg TIM_Channel_1: TIM Channel 1
1999:../src/stm32f10x_tim.c ****   *     @arg TIM_Channel_2: TIM Channel 2
2000:../src/stm32f10x_tim.c ****   *     @arg TIM_Channel_3: TIM Channel 3
2001:../src/stm32f10x_tim.c ****   * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
2002:../src/stm32f10x_tim.c ****   *   This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
2003:../src/stm32f10x_tim.c ****   * @retval None
2004:../src/stm32f10x_tim.c ****   */
2005:../src/stm32f10x_tim.c **** void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
2006:../src/stm32f10x_tim.c **** {
 4129              		.loc 1 2006 0
 4130              		.cfi_startproc
 4131              		@ args = 0, pretend = 0, frame = 16
 4132              		@ frame_needed = 1, uses_anonymous_args = 0
 4133              		@ link register save eliminated.
 4134 15d4 80B4     		push	{r7}
 4135              	.LCFI171:
 4136              		.cfi_def_cfa_offset 4
 4137              		.cfi_offset 7, -4
 4138 15d6 85B0     		sub	sp, sp, #20
 4139              	.LCFI172:
 4140              		.cfi_def_cfa_offset 24
 4141 15d8 00AF     		add	r7, sp, #0
 4142              	.LCFI173:
 4143              		.cfi_def_cfa_register 7
 4144 15da 7860     		str	r0, [r7, #4]
 4145 15dc 1346     		mov	r3, r2
 4146 15de 0A46     		mov	r2, r1	@ movhi
 4147 15e0 7A80     		strh	r2, [r7, #2]	@ movhi
 4148 15e2 3B80     		strh	r3, [r7, #0]	@ movhi
2007:../src/stm32f10x_tim.c ****   uint16_t tmp = 0;
 4149              		.loc 1 2007 0
 4150 15e4 4FF00003 		mov	r3, #0
 4151 15e8 FB81     		strh	r3, [r7, #14]	@ movhi
2008:../src/stm32f10x_tim.c **** 
2009:../src/stm32f10x_tim.c ****   /* Check the parameters */
2010:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2011:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
2012:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_CCXN(TIM_CCxN));
2013:../src/stm32f10x_tim.c **** 
2014:../src/stm32f10x_tim.c ****   tmp = CCER_CCNE_Set << TIM_Channel;
 4152              		.loc 1 2014 0
 4153 15ea 7B88     		ldrh	r3, [r7, #2]
 4154 15ec 4FF00402 		mov	r2, #4
 4155 15f0 02FA03F3 		lsl	r3, r2, r3
 4156 15f4 FB81     		strh	r3, [r7, #14]	@ movhi
2015:../src/stm32f10x_tim.c **** 
2016:../src/stm32f10x_tim.c ****   /* Reset the CCxNE Bit */
2017:../src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp;
 4157              		.loc 1 2017 0
 4158 15f6 7B68     		ldr	r3, [r7, #4]
 4159 15f8 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 4160 15fa 9AB2     		uxth	r2, r3
 4161 15fc FB89     		ldrh	r3, [r7, #14]	@ movhi
 4162 15fe 6FEA0303 		mvn	r3, r3
 4163 1602 9BB2     		uxth	r3, r3
 4164 1604 1340     		ands	r3, r3, r2
 4165 1606 9AB2     		uxth	r2, r3
 4166 1608 7B68     		ldr	r3, [r7, #4]
 4167 160a 1A84     		strh	r2, [r3, #32]	@ movhi
2018:../src/stm32f10x_tim.c **** 
2019:../src/stm32f10x_tim.c ****   /* Set or reset the CCxNE Bit */ 
2020:../src/stm32f10x_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 4168              		.loc 1 2020 0
 4169 160c 7B68     		ldr	r3, [r7, #4]
 4170 160e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 4171 1610 9AB2     		uxth	r2, r3
 4172 1612 3988     		ldrh	r1, [r7, #0]
 4173 1614 7B88     		ldrh	r3, [r7, #2]
 4174 1616 01FA03F3 		lsl	r3, r1, r3
 4175 161a 9BB2     		uxth	r3, r3
 4176 161c 1343     		orrs	r3, r3, r2
 4177 161e 9AB2     		uxth	r2, r3
 4178 1620 7B68     		ldr	r3, [r7, #4]
 4179 1622 1A84     		strh	r2, [r3, #32]	@ movhi
2021:../src/stm32f10x_tim.c **** }
 4180              		.loc 1 2021 0
 4181 1624 07F11407 		add	r7, r7, #20
 4182 1628 BD46     		mov	sp, r7
 4183 162a 80BC     		pop	{r7}
 4184 162c 7047     		bx	lr
 4185              		.cfi_endproc
 4186              	.LFE86:
 4188 162e 00BF     		.align	2
 4189              		.global	TIM_SelectOCxM
 4190              		.thumb
 4191              		.thumb_func
 4193              	TIM_SelectOCxM:
 4194              	.LFB87:
2022:../src/stm32f10x_tim.c **** 
2023:../src/stm32f10x_tim.c **** /**
2024:../src/stm32f10x_tim.c ****   * @brief  Selects the TIM Output Compare Mode.
2025:../src/stm32f10x_tim.c ****   * @note   This function disables the selected channel before changing the Output
2026:../src/stm32f10x_tim.c ****   *         Compare Mode.
2027:../src/stm32f10x_tim.c ****   *         User has to enable this channel using TIM_CCxCmd and TIM_CCxNCmd functions.
2028:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
2029:../src/stm32f10x_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
2030:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2031:../src/stm32f10x_tim.c ****   *     @arg TIM_Channel_1: TIM Channel 1
2032:../src/stm32f10x_tim.c ****   *     @arg TIM_Channel_2: TIM Channel 2
2033:../src/stm32f10x_tim.c ****   *     @arg TIM_Channel_3: TIM Channel 3
2034:../src/stm32f10x_tim.c ****   *     @arg TIM_Channel_4: TIM Channel 4
2035:../src/stm32f10x_tim.c ****   * @param  TIM_OCMode: specifies the TIM Output Compare Mode.
2036:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2037:../src/stm32f10x_tim.c ****   *     @arg TIM_OCMode_Timing
2038:../src/stm32f10x_tim.c ****   *     @arg TIM_OCMode_Active
2039:../src/stm32f10x_tim.c ****   *     @arg TIM_OCMode_Toggle
2040:../src/stm32f10x_tim.c ****   *     @arg TIM_OCMode_PWM1
2041:../src/stm32f10x_tim.c ****   *     @arg TIM_OCMode_PWM2
2042:../src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active
2043:../src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive
2044:../src/stm32f10x_tim.c ****   * @retval None
2045:../src/stm32f10x_tim.c ****   */
2046:../src/stm32f10x_tim.c **** void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
2047:../src/stm32f10x_tim.c **** {
 4195              		.loc 1 2047 0
 4196              		.cfi_startproc
 4197              		@ args = 0, pretend = 0, frame = 16
 4198              		@ frame_needed = 1, uses_anonymous_args = 0
 4199              		@ link register save eliminated.
 4200 1630 80B4     		push	{r7}
 4201              	.LCFI174:
 4202              		.cfi_def_cfa_offset 4
 4203              		.cfi_offset 7, -4
 4204 1632 85B0     		sub	sp, sp, #20
 4205              	.LCFI175:
 4206              		.cfi_def_cfa_offset 24
 4207 1634 00AF     		add	r7, sp, #0
 4208              	.LCFI176:
 4209              		.cfi_def_cfa_register 7
 4210 1636 7860     		str	r0, [r7, #4]
 4211 1638 1346     		mov	r3, r2
 4212 163a 0A46     		mov	r2, r1	@ movhi
 4213 163c 7A80     		strh	r2, [r7, #2]	@ movhi
 4214 163e 3B80     		strh	r3, [r7, #0]	@ movhi
2048:../src/stm32f10x_tim.c ****   uint32_t tmp = 0;
 4215              		.loc 1 2048 0
 4216 1640 4FF00003 		mov	r3, #0
 4217 1644 FB60     		str	r3, [r7, #12]
2049:../src/stm32f10x_tim.c ****   uint16_t tmp1 = 0;
 4218              		.loc 1 2049 0
 4219 1646 4FF00003 		mov	r3, #0
 4220 164a 7B81     		strh	r3, [r7, #10]	@ movhi
2050:../src/stm32f10x_tim.c **** 
2051:../src/stm32f10x_tim.c ****   /* Check the parameters */
2052:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2053:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
2054:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCM(TIM_OCMode));
2055:../src/stm32f10x_tim.c **** 
2056:../src/stm32f10x_tim.c ****   tmp = (uint32_t) TIMx;
 4221              		.loc 1 2056 0
 4222 164c 7B68     		ldr	r3, [r7, #4]
 4223 164e FB60     		str	r3, [r7, #12]
2057:../src/stm32f10x_tim.c ****   tmp += CCMR_Offset;
 4224              		.loc 1 2057 0
 4225 1650 FB68     		ldr	r3, [r7, #12]
 4226 1652 03F11803 		add	r3, r3, #24
 4227 1656 FB60     		str	r3, [r7, #12]
2058:../src/stm32f10x_tim.c **** 
2059:../src/stm32f10x_tim.c ****   tmp1 = CCER_CCE_Set << (uint16_t)TIM_Channel;
 4228              		.loc 1 2059 0
 4229 1658 7B88     		ldrh	r3, [r7, #2]
 4230 165a 4FF00102 		mov	r2, #1
 4231 165e 02FA03F3 		lsl	r3, r2, r3
 4232 1662 7B81     		strh	r3, [r7, #10]	@ movhi
2060:../src/stm32f10x_tim.c **** 
2061:../src/stm32f10x_tim.c ****   /* Disable the Channel: Reset the CCxE Bit */
2062:../src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp1;
 4233              		.loc 1 2062 0
 4234 1664 7B68     		ldr	r3, [r7, #4]
 4235 1666 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 4236 1668 9AB2     		uxth	r2, r3
 4237 166a 7B89     		ldrh	r3, [r7, #10]	@ movhi
 4238 166c 6FEA0303 		mvn	r3, r3
 4239 1670 9BB2     		uxth	r3, r3
 4240 1672 1340     		ands	r3, r3, r2
 4241 1674 9AB2     		uxth	r2, r3
 4242 1676 7B68     		ldr	r3, [r7, #4]
 4243 1678 1A84     		strh	r2, [r3, #32]	@ movhi
2063:../src/stm32f10x_tim.c **** 
2064:../src/stm32f10x_tim.c ****   if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 4244              		.loc 1 2064 0
 4245 167a 7B88     		ldrh	r3, [r7, #2]
 4246 167c 002B     		cmp	r3, #0
 4247 167e 02D0     		beq	.L118
 4248              		.loc 1 2064 0 is_stmt 0 discriminator 1
 4249 1680 7B88     		ldrh	r3, [r7, #2]
 4250 1682 082B     		cmp	r3, #8
 4251 1684 13D1     		bne	.L119
 4252              	.L118:
2065:../src/stm32f10x_tim.c ****   {
2066:../src/stm32f10x_tim.c ****     tmp += (TIM_Channel>>1);
 4253              		.loc 1 2066 0 is_stmt 1
 4254 1686 7B88     		ldrh	r3, [r7, #2]
 4255 1688 4FEA5303 		lsr	r3, r3, #1
 4256 168c 9BB2     		uxth	r3, r3
 4257 168e FA68     		ldr	r2, [r7, #12]
 4258 1690 D318     		adds	r3, r2, r3
 4259 1692 FB60     		str	r3, [r7, #12]
2067:../src/stm32f10x_tim.c **** 
2068:../src/stm32f10x_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
2069:../src/stm32f10x_tim.c ****     *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC1M);
 4260              		.loc 1 2069 0
 4261 1694 FB68     		ldr	r3, [r7, #12]
 4262 1696 FA68     		ldr	r2, [r7, #12]
 4263 1698 1268     		ldr	r2, [r2, #0]
 4264 169a 22F07002 		bic	r2, r2, #112
 4265 169e 1A60     		str	r2, [r3, #0]
2070:../src/stm32f10x_tim.c ****    
2071:../src/stm32f10x_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
2072:../src/stm32f10x_tim.c ****     *(__IO uint32_t *) tmp |= TIM_OCMode;
 4266              		.loc 1 2072 0
 4267 16a0 FB68     		ldr	r3, [r7, #12]
 4268 16a2 FA68     		ldr	r2, [r7, #12]
 4269 16a4 1168     		ldr	r1, [r2, #0]
 4270 16a6 3A88     		ldrh	r2, [r7, #0]
 4271 16a8 0A43     		orrs	r2, r2, r1
 4272 16aa 1A60     		str	r2, [r3, #0]
 4273 16ac 18E0     		b	.L117
 4274              	.L119:
2073:../src/stm32f10x_tim.c ****   }
2074:../src/stm32f10x_tim.c ****   else
2075:../src/stm32f10x_tim.c ****   {
2076:../src/stm32f10x_tim.c ****     tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
 4275              		.loc 1 2076 0
 4276 16ae 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4277 16b0 A3F10403 		sub	r3, r3, #4
 4278 16b4 9BB2     		uxth	r3, r3
 4279 16b6 4FEA5303 		lsr	r3, r3, #1
 4280 16ba 9BB2     		uxth	r3, r3
 4281 16bc FA68     		ldr	r2, [r7, #12]
 4282 16be D318     		adds	r3, r2, r3
 4283 16c0 FB60     		str	r3, [r7, #12]
2077:../src/stm32f10x_tim.c **** 
2078:../src/stm32f10x_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
2079:../src/stm32f10x_tim.c ****     *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC2M);
 4284              		.loc 1 2079 0
 4285 16c2 FB68     		ldr	r3, [r7, #12]
 4286 16c4 FA68     		ldr	r2, [r7, #12]
 4287 16c6 1268     		ldr	r2, [r2, #0]
 4288 16c8 22F4E042 		bic	r2, r2, #28672
 4289 16cc 1A60     		str	r2, [r3, #0]
2080:../src/stm32f10x_tim.c ****     
2081:../src/stm32f10x_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
2082:../src/stm32f10x_tim.c ****     *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 4290              		.loc 1 2082 0
 4291 16ce FB68     		ldr	r3, [r7, #12]
 4292 16d0 FA68     		ldr	r2, [r7, #12]
 4293 16d2 1168     		ldr	r1, [r2, #0]
 4294 16d4 3A88     		ldrh	r2, [r7, #0]	@ movhi
 4295 16d6 4FEA0222 		lsl	r2, r2, #8
 4296 16da 92B2     		uxth	r2, r2
 4297 16dc 0A43     		orrs	r2, r2, r1
 4298 16de 1A60     		str	r2, [r3, #0]
 4299              	.L117:
2083:../src/stm32f10x_tim.c ****   }
2084:../src/stm32f10x_tim.c **** }
 4300              		.loc 1 2084 0
 4301 16e0 07F11407 		add	r7, r7, #20
 4302 16e4 BD46     		mov	sp, r7
 4303 16e6 80BC     		pop	{r7}
 4304 16e8 7047     		bx	lr
 4305              		.cfi_endproc
 4306              	.LFE87:
 4308 16ea 00BF     		.align	2
 4309              		.global	TIM_UpdateDisableConfig
 4310              		.thumb
 4311              		.thumb_func
 4313              	TIM_UpdateDisableConfig:
 4314              	.LFB88:
2085:../src/stm32f10x_tim.c **** 
2086:../src/stm32f10x_tim.c **** /**
2087:../src/stm32f10x_tim.c ****   * @brief  Enables or Disables the TIMx Update event.
2088:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2089:../src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIMx UDIS bit
2090:../src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
2091:../src/stm32f10x_tim.c ****   * @retval None
2092:../src/stm32f10x_tim.c ****   */
2093:../src/stm32f10x_tim.c **** void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
2094:../src/stm32f10x_tim.c **** {
 4315              		.loc 1 2094 0
 4316              		.cfi_startproc
 4317              		@ args = 0, pretend = 0, frame = 8
 4318              		@ frame_needed = 1, uses_anonymous_args = 0
 4319              		@ link register save eliminated.
 4320 16ec 80B4     		push	{r7}
 4321              	.LCFI177:
 4322              		.cfi_def_cfa_offset 4
 4323              		.cfi_offset 7, -4
 4324 16ee 83B0     		sub	sp, sp, #12
 4325              	.LCFI178:
 4326              		.cfi_def_cfa_offset 16
 4327 16f0 00AF     		add	r7, sp, #0
 4328              	.LCFI179:
 4329              		.cfi_def_cfa_register 7
 4330 16f2 7860     		str	r0, [r7, #4]
 4331 16f4 0B46     		mov	r3, r1
 4332 16f6 FB70     		strb	r3, [r7, #3]
2095:../src/stm32f10x_tim.c ****   /* Check the parameters */
2096:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2097:../src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2098:../src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 4333              		.loc 1 2098 0
 4334 16f8 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 4335 16fa 002B     		cmp	r3, #0
 4336 16fc 08D0     		beq	.L122
2099:../src/stm32f10x_tim.c ****   {
2100:../src/stm32f10x_tim.c ****     /* Set the Update Disable Bit */
2101:../src/stm32f10x_tim.c ****     TIMx->CR1 |= TIM_CR1_UDIS;
 4337              		.loc 1 2101 0
 4338 16fe 7B68     		ldr	r3, [r7, #4]
 4339 1700 1B88     		ldrh	r3, [r3, #0]	@ movhi
 4340 1702 9BB2     		uxth	r3, r3
 4341 1704 43F00203 		orr	r3, r3, #2
 4342 1708 9AB2     		uxth	r2, r3
 4343 170a 7B68     		ldr	r3, [r7, #4]
 4344 170c 1A80     		strh	r2, [r3, #0]	@ movhi
 4345 170e 07E0     		b	.L121
 4346              	.L122:
2102:../src/stm32f10x_tim.c ****   }
2103:../src/stm32f10x_tim.c ****   else
2104:../src/stm32f10x_tim.c ****   {
2105:../src/stm32f10x_tim.c ****     /* Reset the Update Disable Bit */
2106:../src/stm32f10x_tim.c ****     TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_UDIS);
 4347              		.loc 1 2106 0
 4348 1710 7B68     		ldr	r3, [r7, #4]
 4349 1712 1B88     		ldrh	r3, [r3, #0]	@ movhi
 4350 1714 9BB2     		uxth	r3, r3
 4351 1716 23F00203 		bic	r3, r3, #2
 4352 171a 9AB2     		uxth	r2, r3
 4353 171c 7B68     		ldr	r3, [r7, #4]
 4354 171e 1A80     		strh	r2, [r3, #0]	@ movhi
 4355              	.L121:
2107:../src/stm32f10x_tim.c ****   }
2108:../src/stm32f10x_tim.c **** }
 4356              		.loc 1 2108 0
 4357 1720 07F10C07 		add	r7, r7, #12
 4358 1724 BD46     		mov	sp, r7
 4359 1726 80BC     		pop	{r7}
 4360 1728 7047     		bx	lr
 4361              		.cfi_endproc
 4362              	.LFE88:
 4364 172a 00BF     		.align	2
 4365              		.global	TIM_UpdateRequestConfig
 4366              		.thumb
 4367              		.thumb_func
 4369              	TIM_UpdateRequestConfig:
 4370              	.LFB89:
2109:../src/stm32f10x_tim.c **** 
2110:../src/stm32f10x_tim.c **** /**
2111:../src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Update Request Interrupt source.
2112:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2113:../src/stm32f10x_tim.c ****   * @param  TIM_UpdateSource: specifies the Update source.
2114:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2115:../src/stm32f10x_tim.c ****   *     @arg TIM_UpdateSource_Regular: Source of update is the counter overflow/underflow
2116:../src/stm32f10x_tim.c ****                                        or the setting of UG bit, or an update generation
2117:../src/stm32f10x_tim.c ****                                        through the slave mode controller.
2118:../src/stm32f10x_tim.c ****   *     @arg TIM_UpdateSource_Global: Source of update is counter overflow/underflow.
2119:../src/stm32f10x_tim.c ****   * @retval None
2120:../src/stm32f10x_tim.c ****   */
2121:../src/stm32f10x_tim.c **** void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
2122:../src/stm32f10x_tim.c **** {
 4371              		.loc 1 2122 0
 4372              		.cfi_startproc
 4373              		@ args = 0, pretend = 0, frame = 8
 4374              		@ frame_needed = 1, uses_anonymous_args = 0
 4375              		@ link register save eliminated.
 4376 172c 80B4     		push	{r7}
 4377              	.LCFI180:
 4378              		.cfi_def_cfa_offset 4
 4379              		.cfi_offset 7, -4
 4380 172e 83B0     		sub	sp, sp, #12
 4381              	.LCFI181:
 4382              		.cfi_def_cfa_offset 16
 4383 1730 00AF     		add	r7, sp, #0
 4384              	.LCFI182:
 4385              		.cfi_def_cfa_register 7
 4386 1732 7860     		str	r0, [r7, #4]
 4387 1734 0B46     		mov	r3, r1
 4388 1736 7B80     		strh	r3, [r7, #2]	@ movhi
2123:../src/stm32f10x_tim.c ****   /* Check the parameters */
2124:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2125:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
2126:../src/stm32f10x_tim.c ****   if (TIM_UpdateSource != TIM_UpdateSource_Global)
 4389              		.loc 1 2126 0
 4390 1738 7B88     		ldrh	r3, [r7, #2]
 4391 173a 002B     		cmp	r3, #0
 4392 173c 08D0     		beq	.L125
2127:../src/stm32f10x_tim.c ****   {
2128:../src/stm32f10x_tim.c ****     /* Set the URS Bit */
2129:../src/stm32f10x_tim.c ****     TIMx->CR1 |= TIM_CR1_URS;
 4393              		.loc 1 2129 0
 4394 173e 7B68     		ldr	r3, [r7, #4]
 4395 1740 1B88     		ldrh	r3, [r3, #0]	@ movhi
 4396 1742 9BB2     		uxth	r3, r3
 4397 1744 43F00403 		orr	r3, r3, #4
 4398 1748 9AB2     		uxth	r2, r3
 4399 174a 7B68     		ldr	r3, [r7, #4]
 4400 174c 1A80     		strh	r2, [r3, #0]	@ movhi
 4401 174e 07E0     		b	.L124
 4402              	.L125:
2130:../src/stm32f10x_tim.c ****   }
2131:../src/stm32f10x_tim.c ****   else
2132:../src/stm32f10x_tim.c ****   {
2133:../src/stm32f10x_tim.c ****     /* Reset the URS Bit */
2134:../src/stm32f10x_tim.c ****     TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_URS);
 4403              		.loc 1 2134 0
 4404 1750 7B68     		ldr	r3, [r7, #4]
 4405 1752 1B88     		ldrh	r3, [r3, #0]	@ movhi
 4406 1754 9BB2     		uxth	r3, r3
 4407 1756 23F00403 		bic	r3, r3, #4
 4408 175a 9AB2     		uxth	r2, r3
 4409 175c 7B68     		ldr	r3, [r7, #4]
 4410 175e 1A80     		strh	r2, [r3, #0]	@ movhi
 4411              	.L124:
2135:../src/stm32f10x_tim.c ****   }
2136:../src/stm32f10x_tim.c **** }
 4412              		.loc 1 2136 0
 4413 1760 07F10C07 		add	r7, r7, #12
 4414 1764 BD46     		mov	sp, r7
 4415 1766 80BC     		pop	{r7}
 4416 1768 7047     		bx	lr
 4417              		.cfi_endproc
 4418              	.LFE89:
 4420 176a 00BF     		.align	2
 4421              		.global	TIM_SelectHallSensor
 4422              		.thumb
 4423              		.thumb_func
 4425              	TIM_SelectHallSensor:
 4426              	.LFB90:
2137:../src/stm32f10x_tim.c **** 
2138:../src/stm32f10x_tim.c **** /**
2139:../src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx's Hall sensor interface.
2140:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2141:../src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIMx Hall sensor interface.
2142:../src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
2143:../src/stm32f10x_tim.c ****   * @retval None
2144:../src/stm32f10x_tim.c ****   */
2145:../src/stm32f10x_tim.c **** void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
2146:../src/stm32f10x_tim.c **** {
 4427              		.loc 1 2146 0
 4428              		.cfi_startproc
 4429              		@ args = 0, pretend = 0, frame = 8
 4430              		@ frame_needed = 1, uses_anonymous_args = 0
 4431              		@ link register save eliminated.
 4432 176c 80B4     		push	{r7}
 4433              	.LCFI183:
 4434              		.cfi_def_cfa_offset 4
 4435              		.cfi_offset 7, -4
 4436 176e 83B0     		sub	sp, sp, #12
 4437              	.LCFI184:
 4438              		.cfi_def_cfa_offset 16
 4439 1770 00AF     		add	r7, sp, #0
 4440              	.LCFI185:
 4441              		.cfi_def_cfa_register 7
 4442 1772 7860     		str	r0, [r7, #4]
 4443 1774 0B46     		mov	r3, r1
 4444 1776 FB70     		strb	r3, [r7, #3]
2147:../src/stm32f10x_tim.c ****   /* Check the parameters */
2148:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2149:../src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2150:../src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 4445              		.loc 1 2150 0
 4446 1778 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 4447 177a 002B     		cmp	r3, #0
 4448 177c 08D0     		beq	.L128
2151:../src/stm32f10x_tim.c ****   {
2152:../src/stm32f10x_tim.c ****     /* Set the TI1S Bit */
2153:../src/stm32f10x_tim.c ****     TIMx->CR2 |= TIM_CR2_TI1S;
 4449              		.loc 1 2153 0
 4450 177e 7B68     		ldr	r3, [r7, #4]
 4451 1780 9B88     		ldrh	r3, [r3, #4]	@ movhi
 4452 1782 9BB2     		uxth	r3, r3
 4453 1784 43F08003 		orr	r3, r3, #128
 4454 1788 9AB2     		uxth	r2, r3
 4455 178a 7B68     		ldr	r3, [r7, #4]
 4456 178c 9A80     		strh	r2, [r3, #4]	@ movhi
 4457 178e 07E0     		b	.L127
 4458              	.L128:
2154:../src/stm32f10x_tim.c ****   }
2155:../src/stm32f10x_tim.c ****   else
2156:../src/stm32f10x_tim.c ****   {
2157:../src/stm32f10x_tim.c ****     /* Reset the TI1S Bit */
2158:../src/stm32f10x_tim.c ****     TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_TI1S);
 4459              		.loc 1 2158 0
 4460 1790 7B68     		ldr	r3, [r7, #4]
 4461 1792 9B88     		ldrh	r3, [r3, #4]	@ movhi
 4462 1794 9BB2     		uxth	r3, r3
 4463 1796 23F08003 		bic	r3, r3, #128
 4464 179a 9AB2     		uxth	r2, r3
 4465 179c 7B68     		ldr	r3, [r7, #4]
 4466 179e 9A80     		strh	r2, [r3, #4]	@ movhi
 4467              	.L127:
2159:../src/stm32f10x_tim.c ****   }
2160:../src/stm32f10x_tim.c **** }
 4468              		.loc 1 2160 0
 4469 17a0 07F10C07 		add	r7, r7, #12
 4470 17a4 BD46     		mov	sp, r7
 4471 17a6 80BC     		pop	{r7}
 4472 17a8 7047     		bx	lr
 4473              		.cfi_endproc
 4474              	.LFE90:
 4476 17aa 00BF     		.align	2
 4477              		.global	TIM_SelectOnePulseMode
 4478              		.thumb
 4479              		.thumb_func
 4481              	TIM_SelectOnePulseMode:
 4482              	.LFB91:
2161:../src/stm32f10x_tim.c **** 
2162:../src/stm32f10x_tim.c **** /**
2163:../src/stm32f10x_tim.c ****   * @brief  Selects the TIMx's One Pulse Mode.
2164:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2165:../src/stm32f10x_tim.c ****   * @param  TIM_OPMode: specifies the OPM Mode to be used.
2166:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2167:../src/stm32f10x_tim.c ****   *     @arg TIM_OPMode_Single
2168:../src/stm32f10x_tim.c ****   *     @arg TIM_OPMode_Repetitive
2169:../src/stm32f10x_tim.c ****   * @retval None
2170:../src/stm32f10x_tim.c ****   */
2171:../src/stm32f10x_tim.c **** void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
2172:../src/stm32f10x_tim.c **** {
 4483              		.loc 1 2172 0
 4484              		.cfi_startproc
 4485              		@ args = 0, pretend = 0, frame = 8
 4486              		@ frame_needed = 1, uses_anonymous_args = 0
 4487              		@ link register save eliminated.
 4488 17ac 80B4     		push	{r7}
 4489              	.LCFI186:
 4490              		.cfi_def_cfa_offset 4
 4491              		.cfi_offset 7, -4
 4492 17ae 83B0     		sub	sp, sp, #12
 4493              	.LCFI187:
 4494              		.cfi_def_cfa_offset 16
 4495 17b0 00AF     		add	r7, sp, #0
 4496              	.LCFI188:
 4497              		.cfi_def_cfa_register 7
 4498 17b2 7860     		str	r0, [r7, #4]
 4499 17b4 0B46     		mov	r3, r1
 4500 17b6 7B80     		strh	r3, [r7, #2]	@ movhi
2173:../src/stm32f10x_tim.c ****   /* Check the parameters */
2174:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2175:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
2176:../src/stm32f10x_tim.c ****   /* Reset the OPM Bit */
2177:../src/stm32f10x_tim.c ****   TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_OPM);
 4501              		.loc 1 2177 0
 4502 17b8 7B68     		ldr	r3, [r7, #4]
 4503 17ba 1B88     		ldrh	r3, [r3, #0]	@ movhi
 4504 17bc 9BB2     		uxth	r3, r3
 4505 17be 23F00803 		bic	r3, r3, #8
 4506 17c2 9AB2     		uxth	r2, r3
 4507 17c4 7B68     		ldr	r3, [r7, #4]
 4508 17c6 1A80     		strh	r2, [r3, #0]	@ movhi
2178:../src/stm32f10x_tim.c ****   /* Configure the OPM Mode */
2179:../src/stm32f10x_tim.c ****   TIMx->CR1 |= TIM_OPMode;
 4509              		.loc 1 2179 0
 4510 17c8 7B68     		ldr	r3, [r7, #4]
 4511 17ca 1B88     		ldrh	r3, [r3, #0]	@ movhi
 4512 17cc 9AB2     		uxth	r2, r3
 4513 17ce 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4514 17d0 1343     		orrs	r3, r3, r2
 4515 17d2 9AB2     		uxth	r2, r3
 4516 17d4 7B68     		ldr	r3, [r7, #4]
 4517 17d6 1A80     		strh	r2, [r3, #0]	@ movhi
2180:../src/stm32f10x_tim.c **** }
 4518              		.loc 1 2180 0
 4519 17d8 07F10C07 		add	r7, r7, #12
 4520 17dc BD46     		mov	sp, r7
 4521 17de 80BC     		pop	{r7}
 4522 17e0 7047     		bx	lr
 4523              		.cfi_endproc
 4524              	.LFE91:
 4526 17e2 00BF     		.align	2
 4527              		.global	TIM_SelectOutputTrigger
 4528              		.thumb
 4529              		.thumb_func
 4531              	TIM_SelectOutputTrigger:
 4532              	.LFB92:
2181:../src/stm32f10x_tim.c **** 
2182:../src/stm32f10x_tim.c **** /**
2183:../src/stm32f10x_tim.c ****   * @brief  Selects the TIMx Trigger Output Mode.
2184:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 6, 7, 8, 9, 12 or 15 to select the TIM peripheral.
2185:../src/stm32f10x_tim.c ****   * @param  TIM_TRGOSource: specifies the Trigger Output source.
2186:../src/stm32f10x_tim.c ****   *   This paramter can be one of the following values:
2187:../src/stm32f10x_tim.c ****   *
2188:../src/stm32f10x_tim.c ****   *  - For all TIMx
2189:../src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_Reset:  The UG bit in the TIM_EGR register is used as the trigger outpu
2190:../src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_Enable: The Counter Enable CEN is used as the trigger output (TRGO).
2191:../src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_Update: The update event is selected as the trigger output (TRGO).
2192:../src/stm32f10x_tim.c ****   *
2193:../src/stm32f10x_tim.c ****   *  - For all TIMx except TIM6 and TIM7
2194:../src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC1: The trigger output sends a positive pulse when the CC1IF flag
2195:../src/stm32f10x_tim.c ****   *                              is to be set, as soon as a capture or compare match occurs (TRGO).
2196:../src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC1Ref: OC1REF signal is used as the trigger output (TRGO).
2197:../src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC2Ref: OC2REF signal is used as the trigger output (TRGO).
2198:../src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC3Ref: OC3REF signal is used as the trigger output (TRGO).
2199:../src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output (TRGO).
2200:../src/stm32f10x_tim.c ****   *
2201:../src/stm32f10x_tim.c ****   * @retval None
2202:../src/stm32f10x_tim.c ****   */
2203:../src/stm32f10x_tim.c **** void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
2204:../src/stm32f10x_tim.c **** {
 4533              		.loc 1 2204 0
 4534              		.cfi_startproc
 4535              		@ args = 0, pretend = 0, frame = 8
 4536              		@ frame_needed = 1, uses_anonymous_args = 0
 4537              		@ link register save eliminated.
 4538 17e4 80B4     		push	{r7}
 4539              	.LCFI189:
 4540              		.cfi_def_cfa_offset 4
 4541              		.cfi_offset 7, -4
 4542 17e6 83B0     		sub	sp, sp, #12
 4543              	.LCFI190:
 4544              		.cfi_def_cfa_offset 16
 4545 17e8 00AF     		add	r7, sp, #0
 4546              	.LCFI191:
 4547              		.cfi_def_cfa_register 7
 4548 17ea 7860     		str	r0, [r7, #4]
 4549 17ec 0B46     		mov	r3, r1
 4550 17ee 7B80     		strh	r3, [r7, #2]	@ movhi
2205:../src/stm32f10x_tim.c ****   /* Check the parameters */
2206:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST7_PERIPH(TIMx));
2207:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
2208:../src/stm32f10x_tim.c ****   /* Reset the MMS Bits */
2209:../src/stm32f10x_tim.c ****   TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_MMS);
 4551              		.loc 1 2209 0
 4552 17f0 7B68     		ldr	r3, [r7, #4]
 4553 17f2 9B88     		ldrh	r3, [r3, #4]	@ movhi
 4554 17f4 9BB2     		uxth	r3, r3
 4555 17f6 23F07003 		bic	r3, r3, #112
 4556 17fa 9AB2     		uxth	r2, r3
 4557 17fc 7B68     		ldr	r3, [r7, #4]
 4558 17fe 9A80     		strh	r2, [r3, #4]	@ movhi
2210:../src/stm32f10x_tim.c ****   /* Select the TRGO source */
2211:../src/stm32f10x_tim.c ****   TIMx->CR2 |=  TIM_TRGOSource;
 4559              		.loc 1 2211 0
 4560 1800 7B68     		ldr	r3, [r7, #4]
 4561 1802 9B88     		ldrh	r3, [r3, #4]	@ movhi
 4562 1804 9AB2     		uxth	r2, r3
 4563 1806 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4564 1808 1343     		orrs	r3, r3, r2
 4565 180a 9AB2     		uxth	r2, r3
 4566 180c 7B68     		ldr	r3, [r7, #4]
 4567 180e 9A80     		strh	r2, [r3, #4]	@ movhi
2212:../src/stm32f10x_tim.c **** }
 4568              		.loc 1 2212 0
 4569 1810 07F10C07 		add	r7, r7, #12
 4570 1814 BD46     		mov	sp, r7
 4571 1816 80BC     		pop	{r7}
 4572 1818 7047     		bx	lr
 4573              		.cfi_endproc
 4574              	.LFE92:
 4576 181a 00BF     		.align	2
 4577              		.global	TIM_SelectSlaveMode
 4578              		.thumb
 4579              		.thumb_func
 4581              	TIM_SelectSlaveMode:
 4582              	.LFB93:
2213:../src/stm32f10x_tim.c **** 
2214:../src/stm32f10x_tim.c **** /**
2215:../src/stm32f10x_tim.c ****   * @brief  Selects the TIMx Slave Mode.
2216:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2217:../src/stm32f10x_tim.c ****   * @param  TIM_SlaveMode: specifies the Timer Slave Mode.
2218:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2219:../src/stm32f10x_tim.c ****   *     @arg TIM_SlaveMode_Reset: Rising edge of the selected trigger signal (TRGI) re-initializes
2220:../src/stm32f10x_tim.c ****   *                               the counter and triggers an update of the registers.
2221:../src/stm32f10x_tim.c ****   *     @arg TIM_SlaveMode_Gated:     The counter clock is enabled when the trigger signal (TRGI) i
2222:../src/stm32f10x_tim.c ****   *     @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRGI.
2223:../src/stm32f10x_tim.c ****   *     @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter
2224:../src/stm32f10x_tim.c ****   * @retval None
2225:../src/stm32f10x_tim.c ****   */
2226:../src/stm32f10x_tim.c **** void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
2227:../src/stm32f10x_tim.c **** {
 4583              		.loc 1 2227 0
 4584              		.cfi_startproc
 4585              		@ args = 0, pretend = 0, frame = 8
 4586              		@ frame_needed = 1, uses_anonymous_args = 0
 4587              		@ link register save eliminated.
 4588 181c 80B4     		push	{r7}
 4589              	.LCFI192:
 4590              		.cfi_def_cfa_offset 4
 4591              		.cfi_offset 7, -4
 4592 181e 83B0     		sub	sp, sp, #12
 4593              	.LCFI193:
 4594              		.cfi_def_cfa_offset 16
 4595 1820 00AF     		add	r7, sp, #0
 4596              	.LCFI194:
 4597              		.cfi_def_cfa_register 7
 4598 1822 7860     		str	r0, [r7, #4]
 4599 1824 0B46     		mov	r3, r1
 4600 1826 7B80     		strh	r3, [r7, #2]	@ movhi
2228:../src/stm32f10x_tim.c ****   /* Check the parameters */
2229:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2230:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
2231:../src/stm32f10x_tim.c ****  /* Reset the SMS Bits */
2232:../src/stm32f10x_tim.c ****   TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_SMS);
 4601              		.loc 1 2232 0
 4602 1828 7B68     		ldr	r3, [r7, #4]
 4603 182a 1B89     		ldrh	r3, [r3, #8]	@ movhi
 4604 182c 9BB2     		uxth	r3, r3
 4605 182e 23F00703 		bic	r3, r3, #7
 4606 1832 9AB2     		uxth	r2, r3
 4607 1834 7B68     		ldr	r3, [r7, #4]
 4608 1836 1A81     		strh	r2, [r3, #8]	@ movhi
2233:../src/stm32f10x_tim.c ****   /* Select the Slave Mode */
2234:../src/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode;
 4609              		.loc 1 2234 0
 4610 1838 7B68     		ldr	r3, [r7, #4]
 4611 183a 1B89     		ldrh	r3, [r3, #8]	@ movhi
 4612 183c 9AB2     		uxth	r2, r3
 4613 183e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4614 1840 1343     		orrs	r3, r3, r2
 4615 1842 9AB2     		uxth	r2, r3
 4616 1844 7B68     		ldr	r3, [r7, #4]
 4617 1846 1A81     		strh	r2, [r3, #8]	@ movhi
2235:../src/stm32f10x_tim.c **** }
 4618              		.loc 1 2235 0
 4619 1848 07F10C07 		add	r7, r7, #12
 4620 184c BD46     		mov	sp, r7
 4621 184e 80BC     		pop	{r7}
 4622 1850 7047     		bx	lr
 4623              		.cfi_endproc
 4624              	.LFE93:
 4626 1852 00BF     		.align	2
 4627              		.global	TIM_SelectMasterSlaveMode
 4628              		.thumb
 4629              		.thumb_func
 4631              	TIM_SelectMasterSlaveMode:
 4632              	.LFB94:
2236:../src/stm32f10x_tim.c **** 
2237:../src/stm32f10x_tim.c **** /**
2238:../src/stm32f10x_tim.c ****   * @brief  Sets or Resets the TIMx Master/Slave Mode.
2239:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2240:../src/stm32f10x_tim.c ****   * @param  TIM_MasterSlaveMode: specifies the Timer Master Slave Mode.
2241:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2242:../src/stm32f10x_tim.c ****   *     @arg TIM_MasterSlaveMode_Enable: synchronization between the current timer
2243:../src/stm32f10x_tim.c ****   *                                      and its slaves (through TRGO).
2244:../src/stm32f10x_tim.c ****   *     @arg TIM_MasterSlaveMode_Disable: No action
2245:../src/stm32f10x_tim.c ****   * @retval None
2246:../src/stm32f10x_tim.c ****   */
2247:../src/stm32f10x_tim.c **** void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
2248:../src/stm32f10x_tim.c **** {
 4633              		.loc 1 2248 0
 4634              		.cfi_startproc
 4635              		@ args = 0, pretend = 0, frame = 8
 4636              		@ frame_needed = 1, uses_anonymous_args = 0
 4637              		@ link register save eliminated.
 4638 1854 80B4     		push	{r7}
 4639              	.LCFI195:
 4640              		.cfi_def_cfa_offset 4
 4641              		.cfi_offset 7, -4
 4642 1856 83B0     		sub	sp, sp, #12
 4643              	.LCFI196:
 4644              		.cfi_def_cfa_offset 16
 4645 1858 00AF     		add	r7, sp, #0
 4646              	.LCFI197:
 4647              		.cfi_def_cfa_register 7
 4648 185a 7860     		str	r0, [r7, #4]
 4649 185c 0B46     		mov	r3, r1
 4650 185e 7B80     		strh	r3, [r7, #2]	@ movhi
2249:../src/stm32f10x_tim.c ****   /* Check the parameters */
2250:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2251:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
2252:../src/stm32f10x_tim.c ****   /* Reset the MSM Bit */
2253:../src/stm32f10x_tim.c ****   TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_MSM);
 4651              		.loc 1 2253 0
 4652 1860 7B68     		ldr	r3, [r7, #4]
 4653 1862 1B89     		ldrh	r3, [r3, #8]	@ movhi
 4654 1864 9BB2     		uxth	r3, r3
 4655 1866 23F08003 		bic	r3, r3, #128
 4656 186a 9AB2     		uxth	r2, r3
 4657 186c 7B68     		ldr	r3, [r7, #4]
 4658 186e 1A81     		strh	r2, [r3, #8]	@ movhi
2254:../src/stm32f10x_tim.c ****   
2255:../src/stm32f10x_tim.c ****   /* Set or Reset the MSM Bit */
2256:../src/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_MasterSlaveMode;
 4659              		.loc 1 2256 0
 4660 1870 7B68     		ldr	r3, [r7, #4]
 4661 1872 1B89     		ldrh	r3, [r3, #8]	@ movhi
 4662 1874 9AB2     		uxth	r2, r3
 4663 1876 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4664 1878 1343     		orrs	r3, r3, r2
 4665 187a 9AB2     		uxth	r2, r3
 4666 187c 7B68     		ldr	r3, [r7, #4]
 4667 187e 1A81     		strh	r2, [r3, #8]	@ movhi
2257:../src/stm32f10x_tim.c **** }
 4668              		.loc 1 2257 0
 4669 1880 07F10C07 		add	r7, r7, #12
 4670 1884 BD46     		mov	sp, r7
 4671 1886 80BC     		pop	{r7}
 4672 1888 7047     		bx	lr
 4673              		.cfi_endproc
 4674              	.LFE94:
 4676 188a 00BF     		.align	2
 4677              		.global	TIM_SetCounter
 4678              		.thumb
 4679              		.thumb_func
 4681              	TIM_SetCounter:
 4682              	.LFB95:
2258:../src/stm32f10x_tim.c **** 
2259:../src/stm32f10x_tim.c **** /**
2260:../src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Counter Register value
2261:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2262:../src/stm32f10x_tim.c ****   * @param  Counter: specifies the Counter register new value.
2263:../src/stm32f10x_tim.c ****   * @retval None
2264:../src/stm32f10x_tim.c ****   */
2265:../src/stm32f10x_tim.c **** void TIM_SetCounter(TIM_TypeDef* TIMx, uint16_t Counter)
2266:../src/stm32f10x_tim.c **** {
 4683              		.loc 1 2266 0
 4684              		.cfi_startproc
 4685              		@ args = 0, pretend = 0, frame = 8
 4686              		@ frame_needed = 1, uses_anonymous_args = 0
 4687              		@ link register save eliminated.
 4688 188c 80B4     		push	{r7}
 4689              	.LCFI198:
 4690              		.cfi_def_cfa_offset 4
 4691              		.cfi_offset 7, -4
 4692 188e 83B0     		sub	sp, sp, #12
 4693              	.LCFI199:
 4694              		.cfi_def_cfa_offset 16
 4695 1890 00AF     		add	r7, sp, #0
 4696              	.LCFI200:
 4697              		.cfi_def_cfa_register 7
 4698 1892 7860     		str	r0, [r7, #4]
 4699 1894 0B46     		mov	r3, r1
 4700 1896 7B80     		strh	r3, [r7, #2]	@ movhi
2267:../src/stm32f10x_tim.c ****   /* Check the parameters */
2268:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2269:../src/stm32f10x_tim.c ****   /* Set the Counter Register value */
2270:../src/stm32f10x_tim.c ****   TIMx->CNT = Counter;
 4701              		.loc 1 2270 0
 4702 1898 7B68     		ldr	r3, [r7, #4]
 4703 189a 7A88     		ldrh	r2, [r7, #2]	@ movhi
 4704 189c 9A84     		strh	r2, [r3, #36]	@ movhi
2271:../src/stm32f10x_tim.c **** }
 4705              		.loc 1 2271 0
 4706 189e 07F10C07 		add	r7, r7, #12
 4707 18a2 BD46     		mov	sp, r7
 4708 18a4 80BC     		pop	{r7}
 4709 18a6 7047     		bx	lr
 4710              		.cfi_endproc
 4711              	.LFE95:
 4713              		.align	2
 4714              		.global	TIM_SetAutoreload
 4715              		.thumb
 4716              		.thumb_func
 4718              	TIM_SetAutoreload:
 4719              	.LFB96:
2272:../src/stm32f10x_tim.c **** 
2273:../src/stm32f10x_tim.c **** /**
2274:../src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Autoreload Register value
2275:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2276:../src/stm32f10x_tim.c ****   * @param  Autoreload: specifies the Autoreload register new value.
2277:../src/stm32f10x_tim.c ****   * @retval None
2278:../src/stm32f10x_tim.c ****   */
2279:../src/stm32f10x_tim.c **** void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint16_t Autoreload)
2280:../src/stm32f10x_tim.c **** {
 4720              		.loc 1 2280 0
 4721              		.cfi_startproc
 4722              		@ args = 0, pretend = 0, frame = 8
 4723              		@ frame_needed = 1, uses_anonymous_args = 0
 4724              		@ link register save eliminated.
 4725 18a8 80B4     		push	{r7}
 4726              	.LCFI201:
 4727              		.cfi_def_cfa_offset 4
 4728              		.cfi_offset 7, -4
 4729 18aa 83B0     		sub	sp, sp, #12
 4730              	.LCFI202:
 4731              		.cfi_def_cfa_offset 16
 4732 18ac 00AF     		add	r7, sp, #0
 4733              	.LCFI203:
 4734              		.cfi_def_cfa_register 7
 4735 18ae 7860     		str	r0, [r7, #4]
 4736 18b0 0B46     		mov	r3, r1
 4737 18b2 7B80     		strh	r3, [r7, #2]	@ movhi
2281:../src/stm32f10x_tim.c ****   /* Check the parameters */
2282:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2283:../src/stm32f10x_tim.c ****   /* Set the Autoreload Register value */
2284:../src/stm32f10x_tim.c ****   TIMx->ARR = Autoreload;
 4738              		.loc 1 2284 0
 4739 18b4 7B68     		ldr	r3, [r7, #4]
 4740 18b6 7A88     		ldrh	r2, [r7, #2]	@ movhi
 4741 18b8 9A85     		strh	r2, [r3, #44]	@ movhi
2285:../src/stm32f10x_tim.c **** }
 4742              		.loc 1 2285 0
 4743 18ba 07F10C07 		add	r7, r7, #12
 4744 18be BD46     		mov	sp, r7
 4745 18c0 80BC     		pop	{r7}
 4746 18c2 7047     		bx	lr
 4747              		.cfi_endproc
 4748              	.LFE96:
 4750              		.align	2
 4751              		.global	TIM_SetCompare1
 4752              		.thumb
 4753              		.thumb_func
 4755              	TIM_SetCompare1:
 4756              	.LFB97:
2286:../src/stm32f10x_tim.c **** 
2287:../src/stm32f10x_tim.c **** /**
2288:../src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Capture Compare1 Register value
2289:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
2290:../src/stm32f10x_tim.c ****   * @param  Compare1: specifies the Capture Compare1 register new value.
2291:../src/stm32f10x_tim.c ****   * @retval None
2292:../src/stm32f10x_tim.c ****   */
2293:../src/stm32f10x_tim.c **** void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1)
2294:../src/stm32f10x_tim.c **** {
 4757              		.loc 1 2294 0
 4758              		.cfi_startproc
 4759              		@ args = 0, pretend = 0, frame = 8
 4760              		@ frame_needed = 1, uses_anonymous_args = 0
 4761              		@ link register save eliminated.
 4762 18c4 80B4     		push	{r7}
 4763              	.LCFI204:
 4764              		.cfi_def_cfa_offset 4
 4765              		.cfi_offset 7, -4
 4766 18c6 83B0     		sub	sp, sp, #12
 4767              	.LCFI205:
 4768              		.cfi_def_cfa_offset 16
 4769 18c8 00AF     		add	r7, sp, #0
 4770              	.LCFI206:
 4771              		.cfi_def_cfa_register 7
 4772 18ca 7860     		str	r0, [r7, #4]
 4773 18cc 0B46     		mov	r3, r1
 4774 18ce 7B80     		strh	r3, [r7, #2]	@ movhi
2295:../src/stm32f10x_tim.c ****   /* Check the parameters */
2296:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2297:../src/stm32f10x_tim.c ****   /* Set the Capture Compare1 Register value */
2298:../src/stm32f10x_tim.c ****   TIMx->CCR1 = Compare1;
 4775              		.loc 1 2298 0
 4776 18d0 7B68     		ldr	r3, [r7, #4]
 4777 18d2 7A88     		ldrh	r2, [r7, #2]	@ movhi
 4778 18d4 9A86     		strh	r2, [r3, #52]	@ movhi
2299:../src/stm32f10x_tim.c **** }
 4779              		.loc 1 2299 0
 4780 18d6 07F10C07 		add	r7, r7, #12
 4781 18da BD46     		mov	sp, r7
 4782 18dc 80BC     		pop	{r7}
 4783 18de 7047     		bx	lr
 4784              		.cfi_endproc
 4785              	.LFE97:
 4787              		.align	2
 4788              		.global	TIM_SetCompare2
 4789              		.thumb
 4790              		.thumb_func
 4792              	TIM_SetCompare2:
 4793              	.LFB98:
2300:../src/stm32f10x_tim.c **** 
2301:../src/stm32f10x_tim.c **** /**
2302:../src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Capture Compare2 Register value
2303:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2304:../src/stm32f10x_tim.c ****   * @param  Compare2: specifies the Capture Compare2 register new value.
2305:../src/stm32f10x_tim.c ****   * @retval None
2306:../src/stm32f10x_tim.c ****   */
2307:../src/stm32f10x_tim.c **** void TIM_SetCompare2(TIM_TypeDef* TIMx, uint16_t Compare2)
2308:../src/stm32f10x_tim.c **** {
 4794              		.loc 1 2308 0
 4795              		.cfi_startproc
 4796              		@ args = 0, pretend = 0, frame = 8
 4797              		@ frame_needed = 1, uses_anonymous_args = 0
 4798              		@ link register save eliminated.
 4799 18e0 80B4     		push	{r7}
 4800              	.LCFI207:
 4801              		.cfi_def_cfa_offset 4
 4802              		.cfi_offset 7, -4
 4803 18e2 83B0     		sub	sp, sp, #12
 4804              	.LCFI208:
 4805              		.cfi_def_cfa_offset 16
 4806 18e4 00AF     		add	r7, sp, #0
 4807              	.LCFI209:
 4808              		.cfi_def_cfa_register 7
 4809 18e6 7860     		str	r0, [r7, #4]
 4810 18e8 0B46     		mov	r3, r1
 4811 18ea 7B80     		strh	r3, [r7, #2]	@ movhi
2309:../src/stm32f10x_tim.c ****   /* Check the parameters */
2310:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2311:../src/stm32f10x_tim.c ****   /* Set the Capture Compare2 Register value */
2312:../src/stm32f10x_tim.c ****   TIMx->CCR2 = Compare2;
 4812              		.loc 1 2312 0
 4813 18ec 7B68     		ldr	r3, [r7, #4]
 4814 18ee 7A88     		ldrh	r2, [r7, #2]	@ movhi
 4815 18f0 1A87     		strh	r2, [r3, #56]	@ movhi
2313:../src/stm32f10x_tim.c **** }
 4816              		.loc 1 2313 0
 4817 18f2 07F10C07 		add	r7, r7, #12
 4818 18f6 BD46     		mov	sp, r7
 4819 18f8 80BC     		pop	{r7}
 4820 18fa 7047     		bx	lr
 4821              		.cfi_endproc
 4822              	.LFE98:
 4824              		.align	2
 4825              		.global	TIM_SetCompare3
 4826              		.thumb
 4827              		.thumb_func
 4829              	TIM_SetCompare3:
 4830              	.LFB99:
2314:../src/stm32f10x_tim.c **** 
2315:../src/stm32f10x_tim.c **** /**
2316:../src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Capture Compare3 Register value
2317:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2318:../src/stm32f10x_tim.c ****   * @param  Compare3: specifies the Capture Compare3 register new value.
2319:../src/stm32f10x_tim.c ****   * @retval None
2320:../src/stm32f10x_tim.c ****   */
2321:../src/stm32f10x_tim.c **** void TIM_SetCompare3(TIM_TypeDef* TIMx, uint16_t Compare3)
2322:../src/stm32f10x_tim.c **** {
 4831              		.loc 1 2322 0
 4832              		.cfi_startproc
 4833              		@ args = 0, pretend = 0, frame = 8
 4834              		@ frame_needed = 1, uses_anonymous_args = 0
 4835              		@ link register save eliminated.
 4836 18fc 80B4     		push	{r7}
 4837              	.LCFI210:
 4838              		.cfi_def_cfa_offset 4
 4839              		.cfi_offset 7, -4
 4840 18fe 83B0     		sub	sp, sp, #12
 4841              	.LCFI211:
 4842              		.cfi_def_cfa_offset 16
 4843 1900 00AF     		add	r7, sp, #0
 4844              	.LCFI212:
 4845              		.cfi_def_cfa_register 7
 4846 1902 7860     		str	r0, [r7, #4]
 4847 1904 0B46     		mov	r3, r1
 4848 1906 7B80     		strh	r3, [r7, #2]	@ movhi
2323:../src/stm32f10x_tim.c ****   /* Check the parameters */
2324:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2325:../src/stm32f10x_tim.c ****   /* Set the Capture Compare3 Register value */
2326:../src/stm32f10x_tim.c ****   TIMx->CCR3 = Compare3;
 4849              		.loc 1 2326 0
 4850 1908 7B68     		ldr	r3, [r7, #4]
 4851 190a 7A88     		ldrh	r2, [r7, #2]	@ movhi
 4852 190c 9A87     		strh	r2, [r3, #60]	@ movhi
2327:../src/stm32f10x_tim.c **** }
 4853              		.loc 1 2327 0
 4854 190e 07F10C07 		add	r7, r7, #12
 4855 1912 BD46     		mov	sp, r7
 4856 1914 80BC     		pop	{r7}
 4857 1916 7047     		bx	lr
 4858              		.cfi_endproc
 4859              	.LFE99:
 4861              		.align	2
 4862              		.global	TIM_SetCompare4
 4863              		.thumb
 4864              		.thumb_func
 4866              	TIM_SetCompare4:
 4867              	.LFB100:
2328:../src/stm32f10x_tim.c **** 
2329:../src/stm32f10x_tim.c **** /**
2330:../src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Capture Compare4 Register value
2331:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2332:../src/stm32f10x_tim.c ****   * @param  Compare4: specifies the Capture Compare4 register new value.
2333:../src/stm32f10x_tim.c ****   * @retval None
2334:../src/stm32f10x_tim.c ****   */
2335:../src/stm32f10x_tim.c **** void TIM_SetCompare4(TIM_TypeDef* TIMx, uint16_t Compare4)
2336:../src/stm32f10x_tim.c **** {
 4868              		.loc 1 2336 0
 4869              		.cfi_startproc
 4870              		@ args = 0, pretend = 0, frame = 8
 4871              		@ frame_needed = 1, uses_anonymous_args = 0
 4872              		@ link register save eliminated.
 4873 1918 80B4     		push	{r7}
 4874              	.LCFI213:
 4875              		.cfi_def_cfa_offset 4
 4876              		.cfi_offset 7, -4
 4877 191a 83B0     		sub	sp, sp, #12
 4878              	.LCFI214:
 4879              		.cfi_def_cfa_offset 16
 4880 191c 00AF     		add	r7, sp, #0
 4881              	.LCFI215:
 4882              		.cfi_def_cfa_register 7
 4883 191e 7860     		str	r0, [r7, #4]
 4884 1920 0B46     		mov	r3, r1
 4885 1922 7B80     		strh	r3, [r7, #2]	@ movhi
2337:../src/stm32f10x_tim.c ****   /* Check the parameters */
2338:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2339:../src/stm32f10x_tim.c ****   /* Set the Capture Compare4 Register value */
2340:../src/stm32f10x_tim.c ****   TIMx->CCR4 = Compare4;
 4886              		.loc 1 2340 0
 4887 1924 7B68     		ldr	r3, [r7, #4]
 4888 1926 7A88     		ldrh	r2, [r7, #2]	@ movhi
 4889 1928 A3F84020 		strh	r2, [r3, #64]	@ movhi
2341:../src/stm32f10x_tim.c **** }
 4890              		.loc 1 2341 0
 4891 192c 07F10C07 		add	r7, r7, #12
 4892 1930 BD46     		mov	sp, r7
 4893 1932 80BC     		pop	{r7}
 4894 1934 7047     		bx	lr
 4895              		.cfi_endproc
 4896              	.LFE100:
 4898 1936 00BF     		.align	2
 4899              		.global	TIM_SetIC1Prescaler
 4900              		.thumb
 4901              		.thumb_func
 4903              	TIM_SetIC1Prescaler:
 4904              	.LFB101:
2342:../src/stm32f10x_tim.c **** 
2343:../src/stm32f10x_tim.c **** /**
2344:../src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Input Capture 1 prescaler.
2345:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
2346:../src/stm32f10x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture1 prescaler new value.
2347:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2348:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV1: no prescaler
2349:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2350:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2351:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2352:../src/stm32f10x_tim.c ****   * @retval None
2353:../src/stm32f10x_tim.c ****   */
2354:../src/stm32f10x_tim.c **** void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2355:../src/stm32f10x_tim.c **** {
 4905              		.loc 1 2355 0
 4906              		.cfi_startproc
 4907              		@ args = 0, pretend = 0, frame = 8
 4908              		@ frame_needed = 1, uses_anonymous_args = 0
 4909              		@ link register save eliminated.
 4910 1938 80B4     		push	{r7}
 4911              	.LCFI216:
 4912              		.cfi_def_cfa_offset 4
 4913              		.cfi_offset 7, -4
 4914 193a 83B0     		sub	sp, sp, #12
 4915              	.LCFI217:
 4916              		.cfi_def_cfa_offset 16
 4917 193c 00AF     		add	r7, sp, #0
 4918              	.LCFI218:
 4919              		.cfi_def_cfa_register 7
 4920 193e 7860     		str	r0, [r7, #4]
 4921 1940 0B46     		mov	r3, r1
 4922 1942 7B80     		strh	r3, [r7, #2]	@ movhi
2356:../src/stm32f10x_tim.c ****   /* Check the parameters */
2357:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2358:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2359:../src/stm32f10x_tim.c ****   /* Reset the IC1PSC Bits */
2360:../src/stm32f10x_tim.c ****   TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
 4923              		.loc 1 2360 0
 4924 1944 7B68     		ldr	r3, [r7, #4]
 4925 1946 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 4926 1948 9BB2     		uxth	r3, r3
 4927 194a 23F00C03 		bic	r3, r3, #12
 4928 194e 9AB2     		uxth	r2, r3
 4929 1950 7B68     		ldr	r3, [r7, #4]
 4930 1952 1A83     		strh	r2, [r3, #24]	@ movhi
2361:../src/stm32f10x_tim.c ****   /* Set the IC1PSC value */
2362:../src/stm32f10x_tim.c ****   TIMx->CCMR1 |= TIM_ICPSC;
 4931              		.loc 1 2362 0
 4932 1954 7B68     		ldr	r3, [r7, #4]
 4933 1956 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 4934 1958 9AB2     		uxth	r2, r3
 4935 195a 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4936 195c 1343     		orrs	r3, r3, r2
 4937 195e 9AB2     		uxth	r2, r3
 4938 1960 7B68     		ldr	r3, [r7, #4]
 4939 1962 1A83     		strh	r2, [r3, #24]	@ movhi
2363:../src/stm32f10x_tim.c **** }
 4940              		.loc 1 2363 0
 4941 1964 07F10C07 		add	r7, r7, #12
 4942 1968 BD46     		mov	sp, r7
 4943 196a 80BC     		pop	{r7}
 4944 196c 7047     		bx	lr
 4945              		.cfi_endproc
 4946              	.LFE101:
 4948 196e 00BF     		.align	2
 4949              		.global	TIM_SetIC2Prescaler
 4950              		.thumb
 4951              		.thumb_func
 4953              	TIM_SetIC2Prescaler:
 4954              	.LFB102:
2364:../src/stm32f10x_tim.c **** 
2365:../src/stm32f10x_tim.c **** /**
2366:../src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Input Capture 2 prescaler.
2367:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2368:../src/stm32f10x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture2 prescaler new value.
2369:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2370:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV1: no prescaler
2371:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2372:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2373:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2374:../src/stm32f10x_tim.c ****   * @retval None
2375:../src/stm32f10x_tim.c ****   */
2376:../src/stm32f10x_tim.c **** void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2377:../src/stm32f10x_tim.c **** {
 4955              		.loc 1 2377 0
 4956              		.cfi_startproc
 4957              		@ args = 0, pretend = 0, frame = 8
 4958              		@ frame_needed = 1, uses_anonymous_args = 0
 4959              		@ link register save eliminated.
 4960 1970 80B4     		push	{r7}
 4961              	.LCFI219:
 4962              		.cfi_def_cfa_offset 4
 4963              		.cfi_offset 7, -4
 4964 1972 83B0     		sub	sp, sp, #12
 4965              	.LCFI220:
 4966              		.cfi_def_cfa_offset 16
 4967 1974 00AF     		add	r7, sp, #0
 4968              	.LCFI221:
 4969              		.cfi_def_cfa_register 7
 4970 1976 7860     		str	r0, [r7, #4]
 4971 1978 0B46     		mov	r3, r1
 4972 197a 7B80     		strh	r3, [r7, #2]	@ movhi
2378:../src/stm32f10x_tim.c ****   /* Check the parameters */
2379:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2380:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2381:../src/stm32f10x_tim.c ****   /* Reset the IC2PSC Bits */
2382:../src/stm32f10x_tim.c ****   TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
 4973              		.loc 1 2382 0
 4974 197c 7B68     		ldr	r3, [r7, #4]
 4975 197e 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 4976 1980 9BB2     		uxth	r3, r3
 4977 1982 23F44063 		bic	r3, r3, #3072
 4978 1986 9AB2     		uxth	r2, r3
 4979 1988 7B68     		ldr	r3, [r7, #4]
 4980 198a 1A83     		strh	r2, [r3, #24]	@ movhi
2383:../src/stm32f10x_tim.c ****   /* Set the IC2PSC value */
2384:../src/stm32f10x_tim.c ****   TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 4981              		.loc 1 2384 0
 4982 198c 7B68     		ldr	r3, [r7, #4]
 4983 198e 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 4984 1990 9AB2     		uxth	r2, r3
 4985 1992 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4986 1994 4FEA0323 		lsl	r3, r3, #8
 4987 1998 9BB2     		uxth	r3, r3
 4988 199a 1343     		orrs	r3, r3, r2
 4989 199c 9AB2     		uxth	r2, r3
 4990 199e 7B68     		ldr	r3, [r7, #4]
 4991 19a0 1A83     		strh	r2, [r3, #24]	@ movhi
2385:../src/stm32f10x_tim.c **** }
 4992              		.loc 1 2385 0
 4993 19a2 07F10C07 		add	r7, r7, #12
 4994 19a6 BD46     		mov	sp, r7
 4995 19a8 80BC     		pop	{r7}
 4996 19aa 7047     		bx	lr
 4997              		.cfi_endproc
 4998              	.LFE102:
 5000              		.align	2
 5001              		.global	TIM_SetIC3Prescaler
 5002              		.thumb
 5003              		.thumb_func
 5005              	TIM_SetIC3Prescaler:
 5006              	.LFB103:
2386:../src/stm32f10x_tim.c **** 
2387:../src/stm32f10x_tim.c **** /**
2388:../src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Input Capture 3 prescaler.
2389:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2390:../src/stm32f10x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture3 prescaler new value.
2391:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2392:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV1: no prescaler
2393:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2394:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2395:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2396:../src/stm32f10x_tim.c ****   * @retval None
2397:../src/stm32f10x_tim.c ****   */
2398:../src/stm32f10x_tim.c **** void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2399:../src/stm32f10x_tim.c **** {
 5007              		.loc 1 2399 0
 5008              		.cfi_startproc
 5009              		@ args = 0, pretend = 0, frame = 8
 5010              		@ frame_needed = 1, uses_anonymous_args = 0
 5011              		@ link register save eliminated.
 5012 19ac 80B4     		push	{r7}
 5013              	.LCFI222:
 5014              		.cfi_def_cfa_offset 4
 5015              		.cfi_offset 7, -4
 5016 19ae 83B0     		sub	sp, sp, #12
 5017              	.LCFI223:
 5018              		.cfi_def_cfa_offset 16
 5019 19b0 00AF     		add	r7, sp, #0
 5020              	.LCFI224:
 5021              		.cfi_def_cfa_register 7
 5022 19b2 7860     		str	r0, [r7, #4]
 5023 19b4 0B46     		mov	r3, r1
 5024 19b6 7B80     		strh	r3, [r7, #2]	@ movhi
2400:../src/stm32f10x_tim.c ****   /* Check the parameters */
2401:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2402:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2403:../src/stm32f10x_tim.c ****   /* Reset the IC3PSC Bits */
2404:../src/stm32f10x_tim.c ****   TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC3PSC);
 5025              		.loc 1 2404 0
 5026 19b8 7B68     		ldr	r3, [r7, #4]
 5027 19ba 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 5028 19bc 9BB2     		uxth	r3, r3
 5029 19be 23F00C03 		bic	r3, r3, #12
 5030 19c2 9AB2     		uxth	r2, r3
 5031 19c4 7B68     		ldr	r3, [r7, #4]
 5032 19c6 9A83     		strh	r2, [r3, #28]	@ movhi
2405:../src/stm32f10x_tim.c ****   /* Set the IC3PSC value */
2406:../src/stm32f10x_tim.c ****   TIMx->CCMR2 |= TIM_ICPSC;
 5033              		.loc 1 2406 0
 5034 19c8 7B68     		ldr	r3, [r7, #4]
 5035 19ca 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 5036 19cc 9AB2     		uxth	r2, r3
 5037 19ce 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5038 19d0 1343     		orrs	r3, r3, r2
 5039 19d2 9AB2     		uxth	r2, r3
 5040 19d4 7B68     		ldr	r3, [r7, #4]
 5041 19d6 9A83     		strh	r2, [r3, #28]	@ movhi
2407:../src/stm32f10x_tim.c **** }
 5042              		.loc 1 2407 0
 5043 19d8 07F10C07 		add	r7, r7, #12
 5044 19dc BD46     		mov	sp, r7
 5045 19de 80BC     		pop	{r7}
 5046 19e0 7047     		bx	lr
 5047              		.cfi_endproc
 5048              	.LFE103:
 5050 19e2 00BF     		.align	2
 5051              		.global	TIM_SetIC4Prescaler
 5052              		.thumb
 5053              		.thumb_func
 5055              	TIM_SetIC4Prescaler:
 5056              	.LFB104:
2408:../src/stm32f10x_tim.c **** 
2409:../src/stm32f10x_tim.c **** /**
2410:../src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Input Capture 4 prescaler.
2411:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2412:../src/stm32f10x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture4 prescaler new value.
2413:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2414:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV1: no prescaler
2415:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2416:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2417:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2418:../src/stm32f10x_tim.c ****   * @retval None
2419:../src/stm32f10x_tim.c ****   */
2420:../src/stm32f10x_tim.c **** void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2421:../src/stm32f10x_tim.c **** {  
 5057              		.loc 1 2421 0
 5058              		.cfi_startproc
 5059              		@ args = 0, pretend = 0, frame = 8
 5060              		@ frame_needed = 1, uses_anonymous_args = 0
 5061              		@ link register save eliminated.
 5062 19e4 80B4     		push	{r7}
 5063              	.LCFI225:
 5064              		.cfi_def_cfa_offset 4
 5065              		.cfi_offset 7, -4
 5066 19e6 83B0     		sub	sp, sp, #12
 5067              	.LCFI226:
 5068              		.cfi_def_cfa_offset 16
 5069 19e8 00AF     		add	r7, sp, #0
 5070              	.LCFI227:
 5071              		.cfi_def_cfa_register 7
 5072 19ea 7860     		str	r0, [r7, #4]
 5073 19ec 0B46     		mov	r3, r1
 5074 19ee 7B80     		strh	r3, [r7, #2]	@ movhi
2422:../src/stm32f10x_tim.c ****   /* Check the parameters */
2423:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2424:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2425:../src/stm32f10x_tim.c ****   /* Reset the IC4PSC Bits */
2426:../src/stm32f10x_tim.c ****   TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC4PSC);
 5075              		.loc 1 2426 0
 5076 19f0 7B68     		ldr	r3, [r7, #4]
 5077 19f2 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 5078 19f4 9BB2     		uxth	r3, r3
 5079 19f6 23F44063 		bic	r3, r3, #3072
 5080 19fa 9AB2     		uxth	r2, r3
 5081 19fc 7B68     		ldr	r3, [r7, #4]
 5082 19fe 9A83     		strh	r2, [r3, #28]	@ movhi
2427:../src/stm32f10x_tim.c ****   /* Set the IC4PSC value */
2428:../src/stm32f10x_tim.c ****   TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 5083              		.loc 1 2428 0
 5084 1a00 7B68     		ldr	r3, [r7, #4]
 5085 1a02 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 5086 1a04 9AB2     		uxth	r2, r3
 5087 1a06 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5088 1a08 4FEA0323 		lsl	r3, r3, #8
 5089 1a0c 9BB2     		uxth	r3, r3
 5090 1a0e 1343     		orrs	r3, r3, r2
 5091 1a10 9AB2     		uxth	r2, r3
 5092 1a12 7B68     		ldr	r3, [r7, #4]
 5093 1a14 9A83     		strh	r2, [r3, #28]	@ movhi
2429:../src/stm32f10x_tim.c **** }
 5094              		.loc 1 2429 0
 5095 1a16 07F10C07 		add	r7, r7, #12
 5096 1a1a BD46     		mov	sp, r7
 5097 1a1c 80BC     		pop	{r7}
 5098 1a1e 7047     		bx	lr
 5099              		.cfi_endproc
 5100              	.LFE104:
 5102              		.align	2
 5103              		.global	TIM_SetClockDivision
 5104              		.thumb
 5105              		.thumb_func
 5107              	TIM_SetClockDivision:
 5108              	.LFB105:
2430:../src/stm32f10x_tim.c **** 
2431:../src/stm32f10x_tim.c **** /**
2432:../src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Clock Division value.
2433:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select 
2434:../src/stm32f10x_tim.c ****   *   the TIM peripheral.
2435:../src/stm32f10x_tim.c ****   * @param  TIM_CKD: specifies the clock division value.
2436:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following value:
2437:../src/stm32f10x_tim.c ****   *     @arg TIM_CKD_DIV1: TDTS = Tck_tim
2438:../src/stm32f10x_tim.c ****   *     @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
2439:../src/stm32f10x_tim.c ****   *     @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
2440:../src/stm32f10x_tim.c ****   * @retval None
2441:../src/stm32f10x_tim.c ****   */
2442:../src/stm32f10x_tim.c **** void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
2443:../src/stm32f10x_tim.c **** {
 5109              		.loc 1 2443 0
 5110              		.cfi_startproc
 5111              		@ args = 0, pretend = 0, frame = 8
 5112              		@ frame_needed = 1, uses_anonymous_args = 0
 5113              		@ link register save eliminated.
 5114 1a20 80B4     		push	{r7}
 5115              	.LCFI228:
 5116              		.cfi_def_cfa_offset 4
 5117              		.cfi_offset 7, -4
 5118 1a22 83B0     		sub	sp, sp, #12
 5119              	.LCFI229:
 5120              		.cfi_def_cfa_offset 16
 5121 1a24 00AF     		add	r7, sp, #0
 5122              	.LCFI230:
 5123              		.cfi_def_cfa_register 7
 5124 1a26 7860     		str	r0, [r7, #4]
 5125 1a28 0B46     		mov	r3, r1
 5126 1a2a 7B80     		strh	r3, [r7, #2]	@ movhi
2444:../src/stm32f10x_tim.c ****   /* Check the parameters */
2445:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2446:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_CKD));
2447:../src/stm32f10x_tim.c ****   /* Reset the CKD Bits */
2448:../src/stm32f10x_tim.c ****   TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_CKD);
 5127              		.loc 1 2448 0
 5128 1a2c 7B68     		ldr	r3, [r7, #4]
 5129 1a2e 1B88     		ldrh	r3, [r3, #0]	@ movhi
 5130 1a30 9BB2     		uxth	r3, r3
 5131 1a32 23F44073 		bic	r3, r3, #768
 5132 1a36 9AB2     		uxth	r2, r3
 5133 1a38 7B68     		ldr	r3, [r7, #4]
 5134 1a3a 1A80     		strh	r2, [r3, #0]	@ movhi
2449:../src/stm32f10x_tim.c ****   /* Set the CKD value */
2450:../src/stm32f10x_tim.c ****   TIMx->CR1 |= TIM_CKD;
 5135              		.loc 1 2450 0
 5136 1a3c 7B68     		ldr	r3, [r7, #4]
 5137 1a3e 1B88     		ldrh	r3, [r3, #0]	@ movhi
 5138 1a40 9AB2     		uxth	r2, r3
 5139 1a42 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5140 1a44 1343     		orrs	r3, r3, r2
 5141 1a46 9AB2     		uxth	r2, r3
 5142 1a48 7B68     		ldr	r3, [r7, #4]
 5143 1a4a 1A80     		strh	r2, [r3, #0]	@ movhi
2451:../src/stm32f10x_tim.c **** }
 5144              		.loc 1 2451 0
 5145 1a4c 07F10C07 		add	r7, r7, #12
 5146 1a50 BD46     		mov	sp, r7
 5147 1a52 80BC     		pop	{r7}
 5148 1a54 7047     		bx	lr
 5149              		.cfi_endproc
 5150              	.LFE105:
 5152 1a56 00BF     		.align	2
 5153              		.global	TIM_GetCapture1
 5154              		.thumb
 5155              		.thumb_func
 5157              	TIM_GetCapture1:
 5158              	.LFB106:
2452:../src/stm32f10x_tim.c **** 
2453:../src/stm32f10x_tim.c **** /**
2454:../src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Input Capture 1 value.
2455:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
2456:../src/stm32f10x_tim.c ****   * @retval Capture Compare 1 Register value.
2457:../src/stm32f10x_tim.c ****   */
2458:../src/stm32f10x_tim.c **** uint16_t TIM_GetCapture1(TIM_TypeDef* TIMx)
2459:../src/stm32f10x_tim.c **** {
 5159              		.loc 1 2459 0
 5160              		.cfi_startproc
 5161              		@ args = 0, pretend = 0, frame = 8
 5162              		@ frame_needed = 1, uses_anonymous_args = 0
 5163              		@ link register save eliminated.
 5164 1a58 80B4     		push	{r7}
 5165              	.LCFI231:
 5166              		.cfi_def_cfa_offset 4
 5167              		.cfi_offset 7, -4
 5168 1a5a 83B0     		sub	sp, sp, #12
 5169              	.LCFI232:
 5170              		.cfi_def_cfa_offset 16
 5171 1a5c 00AF     		add	r7, sp, #0
 5172              	.LCFI233:
 5173              		.cfi_def_cfa_register 7
 5174 1a5e 7860     		str	r0, [r7, #4]
2460:../src/stm32f10x_tim.c ****   /* Check the parameters */
2461:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2462:../src/stm32f10x_tim.c ****   /* Get the Capture 1 Register value */
2463:../src/stm32f10x_tim.c ****   return TIMx->CCR1;
 5175              		.loc 1 2463 0
 5176 1a60 7B68     		ldr	r3, [r7, #4]
 5177 1a62 9B8E     		ldrh	r3, [r3, #52]	@ movhi
 5178 1a64 9BB2     		uxth	r3, r3
2464:../src/stm32f10x_tim.c **** }
 5179              		.loc 1 2464 0
 5180 1a66 1846     		mov	r0, r3
 5181 1a68 07F10C07 		add	r7, r7, #12
 5182 1a6c BD46     		mov	sp, r7
 5183 1a6e 80BC     		pop	{r7}
 5184 1a70 7047     		bx	lr
 5185              		.cfi_endproc
 5186              	.LFE106:
 5188 1a72 00BF     		.align	2
 5189              		.global	TIM_GetCapture2
 5190              		.thumb
 5191              		.thumb_func
 5193              	TIM_GetCapture2:
 5194              	.LFB107:
2465:../src/stm32f10x_tim.c **** 
2466:../src/stm32f10x_tim.c **** /**
2467:../src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Input Capture 2 value.
2468:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2469:../src/stm32f10x_tim.c ****   * @retval Capture Compare 2 Register value.
2470:../src/stm32f10x_tim.c ****   */
2471:../src/stm32f10x_tim.c **** uint16_t TIM_GetCapture2(TIM_TypeDef* TIMx)
2472:../src/stm32f10x_tim.c **** {
 5195              		.loc 1 2472 0
 5196              		.cfi_startproc
 5197              		@ args = 0, pretend = 0, frame = 8
 5198              		@ frame_needed = 1, uses_anonymous_args = 0
 5199              		@ link register save eliminated.
 5200 1a74 80B4     		push	{r7}
 5201              	.LCFI234:
 5202              		.cfi_def_cfa_offset 4
 5203              		.cfi_offset 7, -4
 5204 1a76 83B0     		sub	sp, sp, #12
 5205              	.LCFI235:
 5206              		.cfi_def_cfa_offset 16
 5207 1a78 00AF     		add	r7, sp, #0
 5208              	.LCFI236:
 5209              		.cfi_def_cfa_register 7
 5210 1a7a 7860     		str	r0, [r7, #4]
2473:../src/stm32f10x_tim.c ****   /* Check the parameters */
2474:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2475:../src/stm32f10x_tim.c ****   /* Get the Capture 2 Register value */
2476:../src/stm32f10x_tim.c ****   return TIMx->CCR2;
 5211              		.loc 1 2476 0
 5212 1a7c 7B68     		ldr	r3, [r7, #4]
 5213 1a7e 1B8F     		ldrh	r3, [r3, #56]	@ movhi
 5214 1a80 9BB2     		uxth	r3, r3
2477:../src/stm32f10x_tim.c **** }
 5215              		.loc 1 2477 0
 5216 1a82 1846     		mov	r0, r3
 5217 1a84 07F10C07 		add	r7, r7, #12
 5218 1a88 BD46     		mov	sp, r7
 5219 1a8a 80BC     		pop	{r7}
 5220 1a8c 7047     		bx	lr
 5221              		.cfi_endproc
 5222              	.LFE107:
 5224 1a8e 00BF     		.align	2
 5225              		.global	TIM_GetCapture3
 5226              		.thumb
 5227              		.thumb_func
 5229              	TIM_GetCapture3:
 5230              	.LFB108:
2478:../src/stm32f10x_tim.c **** 
2479:../src/stm32f10x_tim.c **** /**
2480:../src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Input Capture 3 value.
2481:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2482:../src/stm32f10x_tim.c ****   * @retval Capture Compare 3 Register value.
2483:../src/stm32f10x_tim.c ****   */
2484:../src/stm32f10x_tim.c **** uint16_t TIM_GetCapture3(TIM_TypeDef* TIMx)
2485:../src/stm32f10x_tim.c **** {
 5231              		.loc 1 2485 0
 5232              		.cfi_startproc
 5233              		@ args = 0, pretend = 0, frame = 8
 5234              		@ frame_needed = 1, uses_anonymous_args = 0
 5235              		@ link register save eliminated.
 5236 1a90 80B4     		push	{r7}
 5237              	.LCFI237:
 5238              		.cfi_def_cfa_offset 4
 5239              		.cfi_offset 7, -4
 5240 1a92 83B0     		sub	sp, sp, #12
 5241              	.LCFI238:
 5242              		.cfi_def_cfa_offset 16
 5243 1a94 00AF     		add	r7, sp, #0
 5244              	.LCFI239:
 5245              		.cfi_def_cfa_register 7
 5246 1a96 7860     		str	r0, [r7, #4]
2486:../src/stm32f10x_tim.c ****   /* Check the parameters */
2487:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
2488:../src/stm32f10x_tim.c ****   /* Get the Capture 3 Register value */
2489:../src/stm32f10x_tim.c ****   return TIMx->CCR3;
 5247              		.loc 1 2489 0
 5248 1a98 7B68     		ldr	r3, [r7, #4]
 5249 1a9a 9B8F     		ldrh	r3, [r3, #60]	@ movhi
 5250 1a9c 9BB2     		uxth	r3, r3
2490:../src/stm32f10x_tim.c **** }
 5251              		.loc 1 2490 0
 5252 1a9e 1846     		mov	r0, r3
 5253 1aa0 07F10C07 		add	r7, r7, #12
 5254 1aa4 BD46     		mov	sp, r7
 5255 1aa6 80BC     		pop	{r7}
 5256 1aa8 7047     		bx	lr
 5257              		.cfi_endproc
 5258              	.LFE108:
 5260 1aaa 00BF     		.align	2
 5261              		.global	TIM_GetCapture4
 5262              		.thumb
 5263              		.thumb_func
 5265              	TIM_GetCapture4:
 5266              	.LFB109:
2491:../src/stm32f10x_tim.c **** 
2492:../src/stm32f10x_tim.c **** /**
2493:../src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Input Capture 4 value.
2494:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2495:../src/stm32f10x_tim.c ****   * @retval Capture Compare 4 Register value.
2496:../src/stm32f10x_tim.c ****   */
2497:../src/stm32f10x_tim.c **** uint16_t TIM_GetCapture4(TIM_TypeDef* TIMx)
2498:../src/stm32f10x_tim.c **** {
 5267              		.loc 1 2498 0
 5268              		.cfi_startproc
 5269              		@ args = 0, pretend = 0, frame = 8
 5270              		@ frame_needed = 1, uses_anonymous_args = 0
 5271              		@ link register save eliminated.
 5272 1aac 80B4     		push	{r7}
 5273              	.LCFI240:
 5274              		.cfi_def_cfa_offset 4
 5275              		.cfi_offset 7, -4
 5276 1aae 83B0     		sub	sp, sp, #12
 5277              	.LCFI241:
 5278              		.cfi_def_cfa_offset 16
 5279 1ab0 00AF     		add	r7, sp, #0
 5280              	.LCFI242:
 5281              		.cfi_def_cfa_register 7
 5282 1ab2 7860     		str	r0, [r7, #4]
2499:../src/stm32f10x_tim.c ****   /* Check the parameters */
2500:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2501:../src/stm32f10x_tim.c ****   /* Get the Capture 4 Register value */
2502:../src/stm32f10x_tim.c ****   return TIMx->CCR4;
 5283              		.loc 1 2502 0
 5284 1ab4 7B68     		ldr	r3, [r7, #4]
 5285 1ab6 B3F84030 		ldrh	r3, [r3, #64]	@ movhi
 5286 1aba 9BB2     		uxth	r3, r3
2503:../src/stm32f10x_tim.c **** }
 5287              		.loc 1 2503 0
 5288 1abc 1846     		mov	r0, r3
 5289 1abe 07F10C07 		add	r7, r7, #12
 5290 1ac2 BD46     		mov	sp, r7
 5291 1ac4 80BC     		pop	{r7}
 5292 1ac6 7047     		bx	lr
 5293              		.cfi_endproc
 5294              	.LFE109:
 5296              		.align	2
 5297              		.global	TIM_GetCounter
 5298              		.thumb
 5299              		.thumb_func
 5301              	TIM_GetCounter:
 5302              	.LFB110:
2504:../src/stm32f10x_tim.c **** 
2505:../src/stm32f10x_tim.c **** /**
2506:../src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Counter value.
2507:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2508:../src/stm32f10x_tim.c ****   * @retval Counter Register value.
2509:../src/stm32f10x_tim.c ****   */
2510:../src/stm32f10x_tim.c **** uint16_t TIM_GetCounter(TIM_TypeDef* TIMx)
2511:../src/stm32f10x_tim.c **** {
 5303              		.loc 1 2511 0
 5304              		.cfi_startproc
 5305              		@ args = 0, pretend = 0, frame = 8
 5306              		@ frame_needed = 1, uses_anonymous_args = 0
 5307              		@ link register save eliminated.
 5308 1ac8 80B4     		push	{r7}
 5309              	.LCFI243:
 5310              		.cfi_def_cfa_offset 4
 5311              		.cfi_offset 7, -4
 5312 1aca 83B0     		sub	sp, sp, #12
 5313              	.LCFI244:
 5314              		.cfi_def_cfa_offset 16
 5315 1acc 00AF     		add	r7, sp, #0
 5316              	.LCFI245:
 5317              		.cfi_def_cfa_register 7
 5318 1ace 7860     		str	r0, [r7, #4]
2512:../src/stm32f10x_tim.c ****   /* Check the parameters */
2513:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2514:../src/stm32f10x_tim.c ****   /* Get the Counter Register value */
2515:../src/stm32f10x_tim.c ****   return TIMx->CNT;
 5319              		.loc 1 2515 0
 5320 1ad0 7B68     		ldr	r3, [r7, #4]
 5321 1ad2 9B8C     		ldrh	r3, [r3, #36]	@ movhi
 5322 1ad4 9BB2     		uxth	r3, r3
2516:../src/stm32f10x_tim.c **** }
 5323              		.loc 1 2516 0
 5324 1ad6 1846     		mov	r0, r3
 5325 1ad8 07F10C07 		add	r7, r7, #12
 5326 1adc BD46     		mov	sp, r7
 5327 1ade 80BC     		pop	{r7}
 5328 1ae0 7047     		bx	lr
 5329              		.cfi_endproc
 5330              	.LFE110:
 5332 1ae2 00BF     		.align	2
 5333              		.global	TIM_GetPrescaler
 5334              		.thumb
 5335              		.thumb_func
 5337              	TIM_GetPrescaler:
 5338              	.LFB111:
2517:../src/stm32f10x_tim.c **** 
2518:../src/stm32f10x_tim.c **** /**
2519:../src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Prescaler value.
2520:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2521:../src/stm32f10x_tim.c ****   * @retval Prescaler Register value.
2522:../src/stm32f10x_tim.c ****   */
2523:../src/stm32f10x_tim.c **** uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
2524:../src/stm32f10x_tim.c **** {
 5339              		.loc 1 2524 0
 5340              		.cfi_startproc
 5341              		@ args = 0, pretend = 0, frame = 8
 5342              		@ frame_needed = 1, uses_anonymous_args = 0
 5343              		@ link register save eliminated.
 5344 1ae4 80B4     		push	{r7}
 5345              	.LCFI246:
 5346              		.cfi_def_cfa_offset 4
 5347              		.cfi_offset 7, -4
 5348 1ae6 83B0     		sub	sp, sp, #12
 5349              	.LCFI247:
 5350              		.cfi_def_cfa_offset 16
 5351 1ae8 00AF     		add	r7, sp, #0
 5352              	.LCFI248:
 5353              		.cfi_def_cfa_register 7
 5354 1aea 7860     		str	r0, [r7, #4]
2525:../src/stm32f10x_tim.c ****   /* Check the parameters */
2526:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2527:../src/stm32f10x_tim.c ****   /* Get the Prescaler Register value */
2528:../src/stm32f10x_tim.c ****   return TIMx->PSC;
 5355              		.loc 1 2528 0
 5356 1aec 7B68     		ldr	r3, [r7, #4]
 5357 1aee 1B8D     		ldrh	r3, [r3, #40]	@ movhi
 5358 1af0 9BB2     		uxth	r3, r3
2529:../src/stm32f10x_tim.c **** }
 5359              		.loc 1 2529 0
 5360 1af2 1846     		mov	r0, r3
 5361 1af4 07F10C07 		add	r7, r7, #12
 5362 1af8 BD46     		mov	sp, r7
 5363 1afa 80BC     		pop	{r7}
 5364 1afc 7047     		bx	lr
 5365              		.cfi_endproc
 5366              	.LFE111:
 5368 1afe 00BF     		.align	2
 5369              		.global	TIM_GetFlagStatus
 5370              		.thumb
 5371              		.thumb_func
 5373              	TIM_GetFlagStatus:
 5374              	.LFB112:
2530:../src/stm32f10x_tim.c **** 
2531:../src/stm32f10x_tim.c **** /**
2532:../src/stm32f10x_tim.c ****   * @brief  Checks whether the specified TIM flag is set or not.
2533:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2534:../src/stm32f10x_tim.c ****   * @param  TIM_FLAG: specifies the flag to check.
2535:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2536:../src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Update: TIM update Flag
2537:../src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2538:../src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2539:../src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2540:../src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2541:../src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_COM: TIM Commutation Flag
2542:../src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Trigger: TIM Trigger Flag
2543:../src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Break: TIM Break Flag
2544:../src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag
2545:../src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag
2546:../src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag
2547:../src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag
2548:../src/stm32f10x_tim.c ****   * @note
2549:../src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can have only one update flag. 
2550:../src/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_FLAG_Update, TIM_FLAG_CC1,
2551:../src/stm32f10x_tim.c ****   *      TIM_FLAG_CC2 or TIM_FLAG_Trigger. 
2552:../src/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_FLAG_Update or TIM_FLAG_CC1.   
2553:../src/stm32f10x_tim.c ****   *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
2554:../src/stm32f10x_tim.c ****   *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
2555:../src/stm32f10x_tim.c ****   * @retval The new state of TIM_FLAG (SET or RESET).
2556:../src/stm32f10x_tim.c ****   */
2557:../src/stm32f10x_tim.c **** FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
2558:../src/stm32f10x_tim.c **** { 
 5375              		.loc 1 2558 0
 5376              		.cfi_startproc
 5377              		@ args = 0, pretend = 0, frame = 16
 5378              		@ frame_needed = 1, uses_anonymous_args = 0
 5379              		@ link register save eliminated.
 5380 1b00 80B4     		push	{r7}
 5381              	.LCFI249:
 5382              		.cfi_def_cfa_offset 4
 5383              		.cfi_offset 7, -4
 5384 1b02 85B0     		sub	sp, sp, #20
 5385              	.LCFI250:
 5386              		.cfi_def_cfa_offset 24
 5387 1b04 00AF     		add	r7, sp, #0
 5388              	.LCFI251:
 5389              		.cfi_def_cfa_register 7
 5390 1b06 7860     		str	r0, [r7, #4]
 5391 1b08 0B46     		mov	r3, r1
 5392 1b0a 7B80     		strh	r3, [r7, #2]	@ movhi
2559:../src/stm32f10x_tim.c ****   ITStatus bitstatus = RESET;  
 5393              		.loc 1 2559 0
 5394 1b0c 4FF00003 		mov	r3, #0
 5395 1b10 FB73     		strb	r3, [r7, #15]
2560:../src/stm32f10x_tim.c ****   /* Check the parameters */
2561:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2562:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
2563:../src/stm32f10x_tim.c ****   
2564:../src/stm32f10x_tim.c ****   if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 5396              		.loc 1 2564 0
 5397 1b12 7B68     		ldr	r3, [r7, #4]
 5398 1b14 1B8A     		ldrh	r3, [r3, #16]	@ movhi
 5399 1b16 9AB2     		uxth	r2, r3
 5400 1b18 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5401 1b1a 1340     		ands	r3, r3, r2
 5402 1b1c 9BB2     		uxth	r3, r3
 5403 1b1e 002B     		cmp	r3, #0
 5404 1b20 03D0     		beq	.L152
2565:../src/stm32f10x_tim.c ****   {
2566:../src/stm32f10x_tim.c ****     bitstatus = SET;
 5405              		.loc 1 2566 0
 5406 1b22 4FF00103 		mov	r3, #1
 5407 1b26 FB73     		strb	r3, [r7, #15]
 5408 1b28 02E0     		b	.L153
 5409              	.L152:
2567:../src/stm32f10x_tim.c ****   }
2568:../src/stm32f10x_tim.c ****   else
2569:../src/stm32f10x_tim.c ****   {
2570:../src/stm32f10x_tim.c ****     bitstatus = RESET;
 5410              		.loc 1 2570 0
 5411 1b2a 4FF00003 		mov	r3, #0
 5412 1b2e FB73     		strb	r3, [r7, #15]
 5413              	.L153:
2571:../src/stm32f10x_tim.c ****   }
2572:../src/stm32f10x_tim.c ****   return bitstatus;
 5414              		.loc 1 2572 0
 5415 1b30 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2573:../src/stm32f10x_tim.c **** }
 5416              		.loc 1 2573 0
 5417 1b32 1846     		mov	r0, r3
 5418 1b34 07F11407 		add	r7, r7, #20
 5419 1b38 BD46     		mov	sp, r7
 5420 1b3a 80BC     		pop	{r7}
 5421 1b3c 7047     		bx	lr
 5422              		.cfi_endproc
 5423              	.LFE112:
 5425 1b3e 00BF     		.align	2
 5426              		.global	TIM_ClearFlag
 5427              		.thumb
 5428              		.thumb_func
 5430              	TIM_ClearFlag:
 5431              	.LFB113:
2574:../src/stm32f10x_tim.c **** 
2575:../src/stm32f10x_tim.c **** /**
2576:../src/stm32f10x_tim.c ****   * @brief  Clears the TIMx's pending flags.
2577:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2578:../src/stm32f10x_tim.c ****   * @param  TIM_FLAG: specifies the flag bit to clear.
2579:../src/stm32f10x_tim.c ****   *   This parameter can be any combination of the following values:
2580:../src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Update: TIM update Flag
2581:../src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2582:../src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2583:../src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2584:../src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2585:../src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_COM: TIM Commutation Flag
2586:../src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Trigger: TIM Trigger Flag
2587:../src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Break: TIM Break Flag
2588:../src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag
2589:../src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag
2590:../src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag
2591:../src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag
2592:../src/stm32f10x_tim.c ****   * @note
2593:../src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can have only one update flag. 
2594:../src/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_FLAG_Update, TIM_FLAG_CC1,
2595:../src/stm32f10x_tim.c ****   *      TIM_FLAG_CC2 or TIM_FLAG_Trigger. 
2596:../src/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_FLAG_Update or TIM_FLAG_CC1.   
2597:../src/stm32f10x_tim.c ****   *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
2598:../src/stm32f10x_tim.c ****   *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.   
2599:../src/stm32f10x_tim.c ****   * @retval None
2600:../src/stm32f10x_tim.c ****   */
2601:../src/stm32f10x_tim.c **** void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
2602:../src/stm32f10x_tim.c **** {  
 5432              		.loc 1 2602 0
 5433              		.cfi_startproc
 5434              		@ args = 0, pretend = 0, frame = 8
 5435              		@ frame_needed = 1, uses_anonymous_args = 0
 5436              		@ link register save eliminated.
 5437 1b40 80B4     		push	{r7}
 5438              	.LCFI252:
 5439              		.cfi_def_cfa_offset 4
 5440              		.cfi_offset 7, -4
 5441 1b42 83B0     		sub	sp, sp, #12
 5442              	.LCFI253:
 5443              		.cfi_def_cfa_offset 16
 5444 1b44 00AF     		add	r7, sp, #0
 5445              	.LCFI254:
 5446              		.cfi_def_cfa_register 7
 5447 1b46 7860     		str	r0, [r7, #4]
 5448 1b48 0B46     		mov	r3, r1
 5449 1b4a 7B80     		strh	r3, [r7, #2]	@ movhi
2603:../src/stm32f10x_tim.c ****   /* Check the parameters */
2604:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2605:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_CLEAR_FLAG(TIM_FLAG));
2606:../src/stm32f10x_tim.c ****    
2607:../src/stm32f10x_tim.c ****   /* Clear the flags */
2608:../src/stm32f10x_tim.c ****   TIMx->SR = (uint16_t)~TIM_FLAG;
 5450              		.loc 1 2608 0
 5451 1b4c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5452 1b4e 6FEA0303 		mvn	r3, r3
 5453 1b52 9AB2     		uxth	r2, r3
 5454 1b54 7B68     		ldr	r3, [r7, #4]
 5455 1b56 1A82     		strh	r2, [r3, #16]	@ movhi
2609:../src/stm32f10x_tim.c **** }
 5456              		.loc 1 2609 0
 5457 1b58 07F10C07 		add	r7, r7, #12
 5458 1b5c BD46     		mov	sp, r7
 5459 1b5e 80BC     		pop	{r7}
 5460 1b60 7047     		bx	lr
 5461              		.cfi_endproc
 5462              	.LFE113:
 5464 1b62 00BF     		.align	2
 5465              		.global	TIM_GetITStatus
 5466              		.thumb
 5467              		.thumb_func
 5469              	TIM_GetITStatus:
 5470              	.LFB114:
2610:../src/stm32f10x_tim.c **** 
2611:../src/stm32f10x_tim.c **** /**
2612:../src/stm32f10x_tim.c ****   * @brief  Checks whether the TIM interrupt has occurred or not.
2613:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2614:../src/stm32f10x_tim.c ****   * @param  TIM_IT: specifies the TIM interrupt source to check.
2615:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2616:../src/stm32f10x_tim.c ****   *     @arg TIM_IT_Update: TIM update Interrupt source
2617:../src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2618:../src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2619:../src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2620:../src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2621:../src/stm32f10x_tim.c ****   *     @arg TIM_IT_COM: TIM Commutation Interrupt source
2622:../src/stm32f10x_tim.c ****   *     @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2623:../src/stm32f10x_tim.c ****   *     @arg TIM_IT_Break: TIM Break Interrupt source
2624:../src/stm32f10x_tim.c ****   * @note
2625:../src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can generate only an update interrupt.
2626:../src/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_IT_Update, TIM_IT_CC1,
2627:../src/stm32f10x_tim.c ****   *      TIM_IT_CC2 or TIM_IT_Trigger. 
2628:../src/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1.   
2629:../src/stm32f10x_tim.c ****   *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
2630:../src/stm32f10x_tim.c ****   *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.  
2631:../src/stm32f10x_tim.c ****   * @retval The new state of the TIM_IT(SET or RESET).
2632:../src/stm32f10x_tim.c ****   */
2633:../src/stm32f10x_tim.c **** ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
2634:../src/stm32f10x_tim.c **** {
 5471              		.loc 1 2634 0
 5472              		.cfi_startproc
 5473              		@ args = 0, pretend = 0, frame = 16
 5474              		@ frame_needed = 1, uses_anonymous_args = 0
 5475              		@ link register save eliminated.
 5476 1b64 80B4     		push	{r7}
 5477              	.LCFI255:
 5478              		.cfi_def_cfa_offset 4
 5479              		.cfi_offset 7, -4
 5480 1b66 85B0     		sub	sp, sp, #20
 5481              	.LCFI256:
 5482              		.cfi_def_cfa_offset 24
 5483 1b68 00AF     		add	r7, sp, #0
 5484              	.LCFI257:
 5485              		.cfi_def_cfa_register 7
 5486 1b6a 7860     		str	r0, [r7, #4]
 5487 1b6c 0B46     		mov	r3, r1
 5488 1b6e 7B80     		strh	r3, [r7, #2]	@ movhi
2635:../src/stm32f10x_tim.c ****   ITStatus bitstatus = RESET;  
 5489              		.loc 1 2635 0
 5490 1b70 4FF00003 		mov	r3, #0
 5491 1b74 FB73     		strb	r3, [r7, #15]
2636:../src/stm32f10x_tim.c ****   uint16_t itstatus = 0x0, itenable = 0x0;
 5492              		.loc 1 2636 0
 5493 1b76 4FF00003 		mov	r3, #0
 5494 1b7a BB81     		strh	r3, [r7, #12]	@ movhi
 5495 1b7c 4FF00003 		mov	r3, #0
 5496 1b80 7B81     		strh	r3, [r7, #10]	@ movhi
2637:../src/stm32f10x_tim.c ****   /* Check the parameters */
2638:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2639:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_GET_IT(TIM_IT));
2640:../src/stm32f10x_tim.c ****    
2641:../src/stm32f10x_tim.c ****   itstatus = TIMx->SR & TIM_IT;
 5497              		.loc 1 2641 0
 5498 1b82 7B68     		ldr	r3, [r7, #4]
 5499 1b84 1B8A     		ldrh	r3, [r3, #16]	@ movhi
 5500 1b86 9AB2     		uxth	r2, r3
 5501 1b88 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5502 1b8a 1340     		ands	r3, r3, r2
 5503 1b8c BB81     		strh	r3, [r7, #12]	@ movhi
2642:../src/stm32f10x_tim.c ****   
2643:../src/stm32f10x_tim.c ****   itenable = TIMx->DIER & TIM_IT;
 5504              		.loc 1 2643 0
 5505 1b8e 7B68     		ldr	r3, [r7, #4]
 5506 1b90 9B89     		ldrh	r3, [r3, #12]	@ movhi
 5507 1b92 9AB2     		uxth	r2, r3
 5508 1b94 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5509 1b96 1340     		ands	r3, r3, r2
 5510 1b98 7B81     		strh	r3, [r7, #10]	@ movhi
2644:../src/stm32f10x_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 5511              		.loc 1 2644 0
 5512 1b9a BB89     		ldrh	r3, [r7, #12]
 5513 1b9c 002B     		cmp	r3, #0
 5514 1b9e 06D0     		beq	.L156
 5515              		.loc 1 2644 0 is_stmt 0 discriminator 1
 5516 1ba0 7B89     		ldrh	r3, [r7, #10]
 5517 1ba2 002B     		cmp	r3, #0
 5518 1ba4 03D0     		beq	.L156
2645:../src/stm32f10x_tim.c ****   {
2646:../src/stm32f10x_tim.c ****     bitstatus = SET;
 5519              		.loc 1 2646 0 is_stmt 1
 5520 1ba6 4FF00103 		mov	r3, #1
 5521 1baa FB73     		strb	r3, [r7, #15]
 5522 1bac 02E0     		b	.L157
 5523              	.L156:
2647:../src/stm32f10x_tim.c ****   }
2648:../src/stm32f10x_tim.c ****   else
2649:../src/stm32f10x_tim.c ****   {
2650:../src/stm32f10x_tim.c ****     bitstatus = RESET;
 5524              		.loc 1 2650 0
 5525 1bae 4FF00003 		mov	r3, #0
 5526 1bb2 FB73     		strb	r3, [r7, #15]
 5527              	.L157:
2651:../src/stm32f10x_tim.c ****   }
2652:../src/stm32f10x_tim.c ****   return bitstatus;
 5528              		.loc 1 2652 0
 5529 1bb4 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2653:../src/stm32f10x_tim.c **** }
 5530              		.loc 1 2653 0
 5531 1bb6 1846     		mov	r0, r3
 5532 1bb8 07F11407 		add	r7, r7, #20
 5533 1bbc BD46     		mov	sp, r7
 5534 1bbe 80BC     		pop	{r7}
 5535 1bc0 7047     		bx	lr
 5536              		.cfi_endproc
 5537              	.LFE114:
 5539 1bc2 00BF     		.align	2
 5540              		.global	TIM_ClearITPendingBit
 5541              		.thumb
 5542              		.thumb_func
 5544              	TIM_ClearITPendingBit:
 5545              	.LFB115:
2654:../src/stm32f10x_tim.c **** 
2655:../src/stm32f10x_tim.c **** /**
2656:../src/stm32f10x_tim.c ****   * @brief  Clears the TIMx's interrupt pending bits.
2657:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2658:../src/stm32f10x_tim.c ****   * @param  TIM_IT: specifies the pending bit to clear.
2659:../src/stm32f10x_tim.c ****   *   This parameter can be any combination of the following values:
2660:../src/stm32f10x_tim.c ****   *     @arg TIM_IT_Update: TIM1 update Interrupt source
2661:../src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2662:../src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2663:../src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2664:../src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2665:../src/stm32f10x_tim.c ****   *     @arg TIM_IT_COM: TIM Commutation Interrupt source
2666:../src/stm32f10x_tim.c ****   *     @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2667:../src/stm32f10x_tim.c ****   *     @arg TIM_IT_Break: TIM Break Interrupt source
2668:../src/stm32f10x_tim.c ****   * @note
2669:../src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can generate only an update interrupt.
2670:../src/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_IT_Update, TIM_IT_CC1,
2671:../src/stm32f10x_tim.c ****   *      TIM_IT_CC2 or TIM_IT_Trigger. 
2672:../src/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1.   
2673:../src/stm32f10x_tim.c ****   *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
2674:../src/stm32f10x_tim.c ****   *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
2675:../src/stm32f10x_tim.c ****   * @retval None
2676:../src/stm32f10x_tim.c ****   */
2677:../src/stm32f10x_tim.c **** void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
2678:../src/stm32f10x_tim.c **** {
 5546              		.loc 1 2678 0
 5547              		.cfi_startproc
 5548              		@ args = 0, pretend = 0, frame = 8
 5549              		@ frame_needed = 1, uses_anonymous_args = 0
 5550              		@ link register save eliminated.
 5551 1bc4 80B4     		push	{r7}
 5552              	.LCFI258:
 5553              		.cfi_def_cfa_offset 4
 5554              		.cfi_offset 7, -4
 5555 1bc6 83B0     		sub	sp, sp, #12
 5556              	.LCFI259:
 5557              		.cfi_def_cfa_offset 16
 5558 1bc8 00AF     		add	r7, sp, #0
 5559              	.LCFI260:
 5560              		.cfi_def_cfa_register 7
 5561 1bca 7860     		str	r0, [r7, #4]
 5562 1bcc 0B46     		mov	r3, r1
 5563 1bce 7B80     		strh	r3, [r7, #2]	@ movhi
2679:../src/stm32f10x_tim.c ****   /* Check the parameters */
2680:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2681:../src/stm32f10x_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
2682:../src/stm32f10x_tim.c ****   /* Clear the IT pending Bit */
2683:../src/stm32f10x_tim.c ****   TIMx->SR = (uint16_t)~TIM_IT;
 5564              		.loc 1 2683 0
 5565 1bd0 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5566 1bd2 6FEA0303 		mvn	r3, r3
 5567 1bd6 9AB2     		uxth	r2, r3
 5568 1bd8 7B68     		ldr	r3, [r7, #4]
 5569 1bda 1A82     		strh	r2, [r3, #16]	@ movhi
2684:../src/stm32f10x_tim.c **** }
 5570              		.loc 1 2684 0
 5571 1bdc 07F10C07 		add	r7, r7, #12
 5572 1be0 BD46     		mov	sp, r7
 5573 1be2 80BC     		pop	{r7}
 5574 1be4 7047     		bx	lr
 5575              		.cfi_endproc
 5576              	.LFE115:
 5578 1be6 00BF     		.align	2
 5579              		.thumb
 5580              		.thumb_func
 5582              	TI1_Config:
 5583              	.LFB116:
2685:../src/stm32f10x_tim.c **** 
2686:../src/stm32f10x_tim.c **** /**
2687:../src/stm32f10x_tim.c ****   * @brief  Configure the TI1 as Input.
2688:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
2689:../src/stm32f10x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
2690:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2691:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
2692:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
2693:../src/stm32f10x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
2694:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2695:../src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_DirectTI: TIM Input 1 is selected to be connected to IC1.
2696:../src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_IndirectTI: TIM Input 1 is selected to be connected to IC2.
2697:../src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_TRC: TIM Input 1 is selected to be connected to TRC.
2698:../src/stm32f10x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
2699:../src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2700:../src/stm32f10x_tim.c ****   * @retval None
2701:../src/stm32f10x_tim.c ****   */
2702:../src/stm32f10x_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2703:../src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter)
2704:../src/stm32f10x_tim.c **** {
 5584              		.loc 1 2704 0
 5585              		.cfi_startproc
 5586              		@ args = 0, pretend = 0, frame = 24
 5587              		@ frame_needed = 1, uses_anonymous_args = 0
 5588              		@ link register save eliminated.
 5589 1be8 80B4     		push	{r7}
 5590              	.LCFI261:
 5591              		.cfi_def_cfa_offset 4
 5592              		.cfi_offset 7, -4
 5593 1bea 87B0     		sub	sp, sp, #28
 5594              	.LCFI262:
 5595              		.cfi_def_cfa_offset 32
 5596 1bec 00AF     		add	r7, sp, #0
 5597              	.LCFI263:
 5598              		.cfi_def_cfa_register 7
 5599 1bee F860     		str	r0, [r7, #12]
 5600 1bf0 7981     		strh	r1, [r7, #10]	@ movhi
 5601 1bf2 3A81     		strh	r2, [r7, #8]	@ movhi
 5602 1bf4 FB80     		strh	r3, [r7, #6]	@ movhi
2705:../src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0;
 5603              		.loc 1 2705 0
 5604 1bf6 4FF00003 		mov	r3, #0
 5605 1bfa BB82     		strh	r3, [r7, #20]	@ movhi
 5606 1bfc 4FF00003 		mov	r3, #0
 5607 1c00 FB82     		strh	r3, [r7, #22]	@ movhi
2706:../src/stm32f10x_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
2707:../src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
 5608              		.loc 1 2707 0
 5609 1c02 FB68     		ldr	r3, [r7, #12]
 5610 1c04 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 5611 1c06 9BB2     		uxth	r3, r3
 5612 1c08 23F00103 		bic	r3, r3, #1
 5613 1c0c 9AB2     		uxth	r2, r3
 5614 1c0e FB68     		ldr	r3, [r7, #12]
 5615 1c10 1A84     		strh	r2, [r3, #32]	@ movhi
2708:../src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 5616              		.loc 1 2708 0
 5617 1c12 FB68     		ldr	r3, [r7, #12]
 5618 1c14 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 5619 1c16 BB82     		strh	r3, [r7, #20]	@ movhi
2709:../src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 5620              		.loc 1 2709 0
 5621 1c18 FB68     		ldr	r3, [r7, #12]
 5622 1c1a 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 5623 1c1c FB82     		strh	r3, [r7, #22]	@ movhi
2710:../src/stm32f10x_tim.c ****   /* Select the Input and set the filter */
2711:../src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1
 5624              		.loc 1 2711 0
 5625 1c1e BB8A     		ldrh	r3, [r7, #20]	@ movhi
 5626 1c20 23F0F303 		bic	r3, r3, #243
 5627 1c24 BB82     		strh	r3, [r7, #20]	@ movhi
2712:../src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 5628              		.loc 1 2712 0
 5629 1c26 FB88     		ldrh	r3, [r7, #6]	@ movhi
 5630 1c28 4FEA0313 		lsl	r3, r3, #4
 5631 1c2c 9AB2     		uxth	r2, r3
 5632 1c2e 3B89     		ldrh	r3, [r7, #8]	@ movhi
 5633 1c30 1343     		orrs	r3, r3, r2
 5634 1c32 9AB2     		uxth	r2, r3
 5635 1c34 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 5636 1c36 1343     		orrs	r3, r3, r2
 5637 1c38 BB82     		strh	r3, [r7, #20]	@ movhi
2713:../src/stm32f10x_tim.c ****   
2714:../src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 5638              		.loc 1 2714 0
 5639 1c3a FA68     		ldr	r2, [r7, #12]
 5640 1c3c 4FF43053 		mov	r3, #11264
 5641 1c40 C4F20103 		movt	r3, 16385
 5642 1c44 9A42     		cmp	r2, r3
 5643 1c46 1FD0     		beq	.L160
 5644              		.loc 1 2714 0 is_stmt 0 discriminator 1
 5645 1c48 FA68     		ldr	r2, [r7, #12]
 5646 1c4a 4FF45053 		mov	r3, #13312
 5647 1c4e C4F20103 		movt	r3, 16385
 5648 1c52 9A42     		cmp	r2, r3
 5649 1c54 18D0     		beq	.L160
 5650 1c56 FB68     		ldr	r3, [r7, #12]
 5651 1c58 B3F1804F 		cmp	r3, #1073741824
 5652 1c5c 14D0     		beq	.L160
 5653 1c5e FA68     		ldr	r2, [r7, #12]
 5654 1c60 4FF48063 		mov	r3, #1024
 5655 1c64 C4F20003 		movt	r3, 16384
 5656 1c68 9A42     		cmp	r2, r3
 5657 1c6a 0DD0     		beq	.L160
 5658 1c6c FA68     		ldr	r2, [r7, #12]
 5659 1c6e 4FF40063 		mov	r3, #2048
 5660 1c72 C4F20003 		movt	r3, 16384
 5661 1c76 9A42     		cmp	r2, r3
 5662 1c78 06D0     		beq	.L160
2715:../src/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
 5663              		.loc 1 2715 0 is_stmt 1
 5664 1c7a FA68     		ldr	r2, [r7, #12]
 5665 1c7c 4FF44063 		mov	r3, #3072
 5666 1c80 C4F20003 		movt	r3, 16384
 5667 1c84 9A42     		cmp	r2, r3
 5668 1c86 0BD1     		bne	.L161
 5669              	.L160:
2716:../src/stm32f10x_tim.c ****   {
2717:../src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC1E Bit */
2718:../src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P));
 5670              		.loc 1 2718 0
 5671 1c88 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5672 1c8a 23F00203 		bic	r3, r3, #2
 5673 1c8e FB82     		strh	r3, [r7, #22]	@ movhi
2719:../src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 5674              		.loc 1 2719 0
 5675 1c90 7A89     		ldrh	r2, [r7, #10]	@ movhi
 5676 1c92 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5677 1c94 1343     		orrs	r3, r3, r2
 5678 1c96 9BB2     		uxth	r3, r3
 5679 1c98 43F00103 		orr	r3, r3, #1
 5680 1c9c FB82     		strh	r3, [r7, #22]	@ movhi
 5681 1c9e 0AE0     		b	.L162
 5682              	.L161:
2720:../src/stm32f10x_tim.c ****   }
2721:../src/stm32f10x_tim.c ****   else
2722:../src/stm32f10x_tim.c ****   {
2723:../src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC1E Bit */
2724:../src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
 5683              		.loc 1 2724 0
 5684 1ca0 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5685 1ca2 23F00A03 		bic	r3, r3, #10
 5686 1ca6 FB82     		strh	r3, [r7, #22]	@ movhi
2725:../src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 5687              		.loc 1 2725 0
 5688 1ca8 7A89     		ldrh	r2, [r7, #10]	@ movhi
 5689 1caa FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5690 1cac 1343     		orrs	r3, r3, r2
 5691 1cae 9BB2     		uxth	r3, r3
 5692 1cb0 43F00103 		orr	r3, r3, #1
 5693 1cb4 FB82     		strh	r3, [r7, #22]	@ movhi
 5694              	.L162:
2726:../src/stm32f10x_tim.c ****   }
2727:../src/stm32f10x_tim.c **** 
2728:../src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
2729:../src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 5695              		.loc 1 2729 0
 5696 1cb6 FB68     		ldr	r3, [r7, #12]
 5697 1cb8 BA8A     		ldrh	r2, [r7, #20]	@ movhi
 5698 1cba 1A83     		strh	r2, [r3, #24]	@ movhi
2730:../src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 5699              		.loc 1 2730 0
 5700 1cbc FB68     		ldr	r3, [r7, #12]
 5701 1cbe FA8A     		ldrh	r2, [r7, #22]	@ movhi
 5702 1cc0 1A84     		strh	r2, [r3, #32]	@ movhi
2731:../src/stm32f10x_tim.c **** }
 5703              		.loc 1 2731 0
 5704 1cc2 07F11C07 		add	r7, r7, #28
 5705 1cc6 BD46     		mov	sp, r7
 5706 1cc8 80BC     		pop	{r7}
 5707 1cca 7047     		bx	lr
 5708              		.cfi_endproc
 5709              	.LFE116:
 5711              		.align	2
 5712              		.thumb
 5713              		.thumb_func
 5715              	TI2_Config:
 5716              	.LFB117:
2732:../src/stm32f10x_tim.c **** 
2733:../src/stm32f10x_tim.c **** /**
2734:../src/stm32f10x_tim.c ****   * @brief  Configure the TI2 as Input.
2735:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2736:../src/stm32f10x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
2737:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2738:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
2739:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
2740:../src/stm32f10x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
2741:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2742:../src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_DirectTI: TIM Input 2 is selected to be connected to IC2.
2743:../src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_IndirectTI: TIM Input 2 is selected to be connected to IC1.
2744:../src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_TRC: TIM Input 2 is selected to be connected to TRC.
2745:../src/stm32f10x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
2746:../src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2747:../src/stm32f10x_tim.c ****   * @retval None
2748:../src/stm32f10x_tim.c ****   */
2749:../src/stm32f10x_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2750:../src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter)
2751:../src/stm32f10x_tim.c **** {
 5717              		.loc 1 2751 0
 5718              		.cfi_startproc
 5719              		@ args = 0, pretend = 0, frame = 24
 5720              		@ frame_needed = 1, uses_anonymous_args = 0
 5721              		@ link register save eliminated.
 5722 1ccc 80B4     		push	{r7}
 5723              	.LCFI264:
 5724              		.cfi_def_cfa_offset 4
 5725              		.cfi_offset 7, -4
 5726 1cce 87B0     		sub	sp, sp, #28
 5727              	.LCFI265:
 5728              		.cfi_def_cfa_offset 32
 5729 1cd0 00AF     		add	r7, sp, #0
 5730              	.LCFI266:
 5731              		.cfi_def_cfa_register 7
 5732 1cd2 F860     		str	r0, [r7, #12]
 5733 1cd4 7981     		strh	r1, [r7, #10]	@ movhi
 5734 1cd6 3A81     		strh	r2, [r7, #8]	@ movhi
 5735 1cd8 FB80     		strh	r3, [r7, #6]	@ movhi
2752:../src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 5736              		.loc 1 2752 0
 5737 1cda 4FF00003 		mov	r3, #0
 5738 1cde BB82     		strh	r3, [r7, #20]	@ movhi
 5739 1ce0 4FF00003 		mov	r3, #0
 5740 1ce4 FB82     		strh	r3, [r7, #22]	@ movhi
 5741 1ce6 4FF00003 		mov	r3, #0
 5742 1cea 7B82     		strh	r3, [r7, #18]	@ movhi
2753:../src/stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
2754:../src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
 5743              		.loc 1 2754 0
 5744 1cec FB68     		ldr	r3, [r7, #12]
 5745 1cee 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 5746 1cf0 9BB2     		uxth	r3, r3
 5747 1cf2 23F01003 		bic	r3, r3, #16
 5748 1cf6 9AB2     		uxth	r2, r3
 5749 1cf8 FB68     		ldr	r3, [r7, #12]
 5750 1cfa 1A84     		strh	r2, [r3, #32]	@ movhi
2755:../src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 5751              		.loc 1 2755 0
 5752 1cfc FB68     		ldr	r3, [r7, #12]
 5753 1cfe 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 5754 1d00 BB82     		strh	r3, [r7, #20]	@ movhi
2756:../src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 5755              		.loc 1 2756 0
 5756 1d02 FB68     		ldr	r3, [r7, #12]
 5757 1d04 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 5758 1d06 FB82     		strh	r3, [r7, #22]	@ movhi
2757:../src/stm32f10x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 4);
 5759              		.loc 1 2757 0
 5760 1d08 7B89     		ldrh	r3, [r7, #10]	@ movhi
 5761 1d0a 4FEA0313 		lsl	r3, r3, #4
 5762 1d0e 7B82     		strh	r3, [r7, #18]	@ movhi
2758:../src/stm32f10x_tim.c ****   /* Select the Input and set the filter */
2759:../src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1
 5763              		.loc 1 2759 0
 5764 1d10 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 5765 1d12 23F44073 		bic	r3, r3, #768
 5766 1d16 4FEA0353 		lsl	r3, r3, #20
 5767 1d1a 4FEA1353 		lsr	r3, r3, #20
 5768 1d1e BB82     		strh	r3, [r7, #20]	@ movhi
2760:../src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 5769              		.loc 1 2760 0
 5770 1d20 FB88     		ldrh	r3, [r7, #6]	@ movhi
 5771 1d22 4FEA0333 		lsl	r3, r3, #12
 5772 1d26 9AB2     		uxth	r2, r3
 5773 1d28 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 5774 1d2a 1343     		orrs	r3, r3, r2
 5775 1d2c BB82     		strh	r3, [r7, #20]	@ movhi
2761:../src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 5776              		.loc 1 2761 0
 5777 1d2e 3B89     		ldrh	r3, [r7, #8]	@ movhi
 5778 1d30 4FEA0323 		lsl	r3, r3, #8
 5779 1d34 9AB2     		uxth	r2, r3
 5780 1d36 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 5781 1d38 1343     		orrs	r3, r3, r2
 5782 1d3a BB82     		strh	r3, [r7, #20]	@ movhi
2762:../src/stm32f10x_tim.c ****   
2763:../src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 5783              		.loc 1 2763 0
 5784 1d3c FA68     		ldr	r2, [r7, #12]
 5785 1d3e 4FF43053 		mov	r3, #11264
 5786 1d42 C4F20103 		movt	r3, 16385
 5787 1d46 9A42     		cmp	r2, r3
 5788 1d48 1FD0     		beq	.L164
 5789              		.loc 1 2763 0 is_stmt 0 discriminator 1
 5790 1d4a FA68     		ldr	r2, [r7, #12]
 5791 1d4c 4FF45053 		mov	r3, #13312
 5792 1d50 C4F20103 		movt	r3, 16385
 5793 1d54 9A42     		cmp	r2, r3
 5794 1d56 18D0     		beq	.L164
 5795 1d58 FB68     		ldr	r3, [r7, #12]
 5796 1d5a B3F1804F 		cmp	r3, #1073741824
 5797 1d5e 14D0     		beq	.L164
 5798 1d60 FA68     		ldr	r2, [r7, #12]
 5799 1d62 4FF48063 		mov	r3, #1024
 5800 1d66 C4F20003 		movt	r3, 16384
 5801 1d6a 9A42     		cmp	r2, r3
 5802 1d6c 0DD0     		beq	.L164
 5803 1d6e FA68     		ldr	r2, [r7, #12]
 5804 1d70 4FF40063 		mov	r3, #2048
 5805 1d74 C4F20003 		movt	r3, 16384
 5806 1d78 9A42     		cmp	r2, r3
 5807 1d7a 06D0     		beq	.L164
2764:../src/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
 5808              		.loc 1 2764 0 is_stmt 1
 5809 1d7c FA68     		ldr	r2, [r7, #12]
 5810 1d7e 4FF44063 		mov	r3, #3072
 5811 1d82 C4F20003 		movt	r3, 16384
 5812 1d86 9A42     		cmp	r2, r3
 5813 1d88 0BD1     		bne	.L165
 5814              	.L164:
2765:../src/stm32f10x_tim.c ****   {
2766:../src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC2E Bit */
2767:../src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P));
 5815              		.loc 1 2767 0
 5816 1d8a FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5817 1d8c 23F02003 		bic	r3, r3, #32
 5818 1d90 FB82     		strh	r3, [r7, #22]	@ movhi
2768:../src/stm32f10x_tim.c ****     tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 5819              		.loc 1 2768 0
 5820 1d92 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 5821 1d94 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5822 1d96 1343     		orrs	r3, r3, r2
 5823 1d98 9BB2     		uxth	r3, r3
 5824 1d9a 43F01003 		orr	r3, r3, #16
 5825 1d9e FB82     		strh	r3, [r7, #22]	@ movhi
 5826 1da0 0AE0     		b	.L166
 5827              	.L165:
2769:../src/stm32f10x_tim.c ****   }
2770:../src/stm32f10x_tim.c ****   else
2771:../src/stm32f10x_tim.c ****   {
2772:../src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC2E Bit */
2773:../src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
 5828              		.loc 1 2773 0
 5829 1da2 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5830 1da4 23F0A003 		bic	r3, r3, #160
 5831 1da8 FB82     		strh	r3, [r7, #22]	@ movhi
2774:../src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC2E);
 5832              		.loc 1 2774 0
 5833 1daa 7A89     		ldrh	r2, [r7, #10]	@ movhi
 5834 1dac FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5835 1dae 1343     		orrs	r3, r3, r2
 5836 1db0 9BB2     		uxth	r3, r3
 5837 1db2 43F01003 		orr	r3, r3, #16
 5838 1db6 FB82     		strh	r3, [r7, #22]	@ movhi
 5839              	.L166:
2775:../src/stm32f10x_tim.c ****   }
2776:../src/stm32f10x_tim.c ****   
2777:../src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
2778:../src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1 ;
 5840              		.loc 1 2778 0
 5841 1db8 FB68     		ldr	r3, [r7, #12]
 5842 1dba BA8A     		ldrh	r2, [r7, #20]	@ movhi
 5843 1dbc 1A83     		strh	r2, [r3, #24]	@ movhi
2779:../src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 5844              		.loc 1 2779 0
 5845 1dbe FB68     		ldr	r3, [r7, #12]
 5846 1dc0 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 5847 1dc2 1A84     		strh	r2, [r3, #32]	@ movhi
2780:../src/stm32f10x_tim.c **** }
 5848              		.loc 1 2780 0
 5849 1dc4 07F11C07 		add	r7, r7, #28
 5850 1dc8 BD46     		mov	sp, r7
 5851 1dca 80BC     		pop	{r7}
 5852 1dcc 7047     		bx	lr
 5853              		.cfi_endproc
 5854              	.LFE117:
 5856 1dce 00BF     		.align	2
 5857              		.thumb
 5858              		.thumb_func
 5860              	TI3_Config:
 5861              	.LFB118:
2781:../src/stm32f10x_tim.c **** 
2782:../src/stm32f10x_tim.c **** /**
2783:../src/stm32f10x_tim.c ****   * @brief  Configure the TI3 as Input.
2784:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2785:../src/stm32f10x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
2786:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2787:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
2788:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
2789:../src/stm32f10x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
2790:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2791:../src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_DirectTI: TIM Input 3 is selected to be connected to IC3.
2792:../src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_IndirectTI: TIM Input 3 is selected to be connected to IC4.
2793:../src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_TRC: TIM Input 3 is selected to be connected to TRC.
2794:../src/stm32f10x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
2795:../src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2796:../src/stm32f10x_tim.c ****   * @retval None
2797:../src/stm32f10x_tim.c ****   */
2798:../src/stm32f10x_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2799:../src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter)
2800:../src/stm32f10x_tim.c **** {
 5862              		.loc 1 2800 0
 5863              		.cfi_startproc
 5864              		@ args = 0, pretend = 0, frame = 24
 5865              		@ frame_needed = 1, uses_anonymous_args = 0
 5866              		@ link register save eliminated.
 5867 1dd0 80B4     		push	{r7}
 5868              	.LCFI267:
 5869              		.cfi_def_cfa_offset 4
 5870              		.cfi_offset 7, -4
 5871 1dd2 87B0     		sub	sp, sp, #28
 5872              	.LCFI268:
 5873              		.cfi_def_cfa_offset 32
 5874 1dd4 00AF     		add	r7, sp, #0
 5875              	.LCFI269:
 5876              		.cfi_def_cfa_register 7
 5877 1dd6 F860     		str	r0, [r7, #12]
 5878 1dd8 7981     		strh	r1, [r7, #10]	@ movhi
 5879 1dda 3A81     		strh	r2, [r7, #8]	@ movhi
 5880 1ddc FB80     		strh	r3, [r7, #6]	@ movhi
2801:../src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 5881              		.loc 1 2801 0
 5882 1dde 4FF00003 		mov	r3, #0
 5883 1de2 BB82     		strh	r3, [r7, #20]	@ movhi
 5884 1de4 4FF00003 		mov	r3, #0
 5885 1de8 FB82     		strh	r3, [r7, #22]	@ movhi
 5886 1dea 4FF00003 		mov	r3, #0
 5887 1dee 7B82     		strh	r3, [r7, #18]	@ movhi
2802:../src/stm32f10x_tim.c ****   /* Disable the Channel 3: Reset the CC3E Bit */
2803:../src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
 5888              		.loc 1 2803 0
 5889 1df0 FB68     		ldr	r3, [r7, #12]
 5890 1df2 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 5891 1df4 9BB2     		uxth	r3, r3
 5892 1df6 23F48073 		bic	r3, r3, #256
 5893 1dfa 9AB2     		uxth	r2, r3
 5894 1dfc FB68     		ldr	r3, [r7, #12]
 5895 1dfe 1A84     		strh	r2, [r3, #32]	@ movhi
2804:../src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 5896              		.loc 1 2804 0
 5897 1e00 FB68     		ldr	r3, [r7, #12]
 5898 1e02 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 5899 1e04 BB82     		strh	r3, [r7, #20]	@ movhi
2805:../src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 5900              		.loc 1 2805 0
 5901 1e06 FB68     		ldr	r3, [r7, #12]
 5902 1e08 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 5903 1e0a FB82     		strh	r3, [r7, #22]	@ movhi
2806:../src/stm32f10x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 8);
 5904              		.loc 1 2806 0
 5905 1e0c 7B89     		ldrh	r3, [r7, #10]	@ movhi
 5906 1e0e 4FEA0323 		lsl	r3, r3, #8
 5907 1e12 7B82     		strh	r3, [r7, #18]	@ movhi
2807:../src/stm32f10x_tim.c ****   /* Select the Input and set the filter */
2808:../src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2
 5908              		.loc 1 2808 0
 5909 1e14 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 5910 1e16 23F0F303 		bic	r3, r3, #243
 5911 1e1a BB82     		strh	r3, [r7, #20]	@ movhi
2809:../src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 5912              		.loc 1 2809 0
 5913 1e1c FB88     		ldrh	r3, [r7, #6]	@ movhi
 5914 1e1e 4FEA0313 		lsl	r3, r3, #4
 5915 1e22 9AB2     		uxth	r2, r3
 5916 1e24 3B89     		ldrh	r3, [r7, #8]	@ movhi
 5917 1e26 1343     		orrs	r3, r3, r2
 5918 1e28 9AB2     		uxth	r2, r3
 5919 1e2a BB8A     		ldrh	r3, [r7, #20]	@ movhi
 5920 1e2c 1343     		orrs	r3, r3, r2
 5921 1e2e BB82     		strh	r3, [r7, #20]	@ movhi
2810:../src/stm32f10x_tim.c ****     
2811:../src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 5922              		.loc 1 2811 0
 5923 1e30 FA68     		ldr	r2, [r7, #12]
 5924 1e32 4FF43053 		mov	r3, #11264
 5925 1e36 C4F20103 		movt	r3, 16385
 5926 1e3a 9A42     		cmp	r2, r3
 5927 1e3c 1FD0     		beq	.L168
 5928              		.loc 1 2811 0 is_stmt 0 discriminator 1
 5929 1e3e FA68     		ldr	r2, [r7, #12]
 5930 1e40 4FF45053 		mov	r3, #13312
 5931 1e44 C4F20103 		movt	r3, 16385
 5932 1e48 9A42     		cmp	r2, r3
 5933 1e4a 18D0     		beq	.L168
 5934 1e4c FB68     		ldr	r3, [r7, #12]
 5935 1e4e B3F1804F 		cmp	r3, #1073741824
 5936 1e52 14D0     		beq	.L168
 5937 1e54 FA68     		ldr	r2, [r7, #12]
 5938 1e56 4FF48063 		mov	r3, #1024
 5939 1e5a C4F20003 		movt	r3, 16384
 5940 1e5e 9A42     		cmp	r2, r3
 5941 1e60 0DD0     		beq	.L168
 5942 1e62 FA68     		ldr	r2, [r7, #12]
 5943 1e64 4FF40063 		mov	r3, #2048
 5944 1e68 C4F20003 		movt	r3, 16384
 5945 1e6c 9A42     		cmp	r2, r3
 5946 1e6e 06D0     		beq	.L168
2812:../src/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
 5947              		.loc 1 2812 0 is_stmt 1
 5948 1e70 FA68     		ldr	r2, [r7, #12]
 5949 1e72 4FF44063 		mov	r3, #3072
 5950 1e76 C4F20003 		movt	r3, 16384
 5951 1e7a 9A42     		cmp	r2, r3
 5952 1e7c 0BD1     		bne	.L169
 5953              	.L168:
2813:../src/stm32f10x_tim.c ****   {
2814:../src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC3E Bit */
2815:../src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P));
 5954              		.loc 1 2815 0
 5955 1e7e FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5956 1e80 23F40073 		bic	r3, r3, #512
 5957 1e84 FB82     		strh	r3, [r7, #22]	@ movhi
2816:../src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 5958              		.loc 1 2816 0
 5959 1e86 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 5960 1e88 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5961 1e8a 1343     		orrs	r3, r3, r2
 5962 1e8c 9BB2     		uxth	r3, r3
 5963 1e8e 43F48073 		orr	r3, r3, #256
 5964 1e92 FB82     		strh	r3, [r7, #22]	@ movhi
 5965 1e94 0AE0     		b	.L170
 5966              	.L169:
2817:../src/stm32f10x_tim.c ****   }
2818:../src/stm32f10x_tim.c ****   else
2819:../src/stm32f10x_tim.c ****   {
2820:../src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC3E Bit */
2821:../src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP));
 5967              		.loc 1 2821 0
 5968 1e96 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5969 1e98 23F42063 		bic	r3, r3, #2560
 5970 1e9c FB82     		strh	r3, [r7, #22]	@ movhi
2822:../src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC3E);
 5971              		.loc 1 2822 0
 5972 1e9e 7A89     		ldrh	r2, [r7, #10]	@ movhi
 5973 1ea0 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5974 1ea2 1343     		orrs	r3, r3, r2
 5975 1ea4 9BB2     		uxth	r3, r3
 5976 1ea6 43F48073 		orr	r3, r3, #256
 5977 1eaa FB82     		strh	r3, [r7, #22]	@ movhi
 5978              	.L170:
2823:../src/stm32f10x_tim.c ****   }
2824:../src/stm32f10x_tim.c ****   
2825:../src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
2826:../src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 5979              		.loc 1 2826 0
 5980 1eac FB68     		ldr	r3, [r7, #12]
 5981 1eae BA8A     		ldrh	r2, [r7, #20]	@ movhi
 5982 1eb0 9A83     		strh	r2, [r3, #28]	@ movhi
2827:../src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 5983              		.loc 1 2827 0
 5984 1eb2 FB68     		ldr	r3, [r7, #12]
 5985 1eb4 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 5986 1eb6 1A84     		strh	r2, [r3, #32]	@ movhi
2828:../src/stm32f10x_tim.c **** }
 5987              		.loc 1 2828 0
 5988 1eb8 07F11C07 		add	r7, r7, #28
 5989 1ebc BD46     		mov	sp, r7
 5990 1ebe 80BC     		pop	{r7}
 5991 1ec0 7047     		bx	lr
 5992              		.cfi_endproc
 5993              	.LFE118:
 5995 1ec2 00BF     		.align	2
 5996              		.thumb
 5997              		.thumb_func
 5999              	TI4_Config:
 6000              	.LFB119:
2829:../src/stm32f10x_tim.c **** 
2830:../src/stm32f10x_tim.c **** /**
2831:../src/stm32f10x_tim.c ****   * @brief  Configure the TI4 as Input.
2832:../src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2833:../src/stm32f10x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
2834:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2835:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
2836:../src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
2837:../src/stm32f10x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
2838:../src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2839:../src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_DirectTI: TIM Input 4 is selected to be connected to IC4.
2840:../src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_IndirectTI: TIM Input 4 is selected to be connected to IC3.
2841:../src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_TRC: TIM Input 4 is selected to be connected to TRC.
2842:../src/stm32f10x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
2843:../src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2844:../src/stm32f10x_tim.c ****   * @retval None
2845:../src/stm32f10x_tim.c ****   */
2846:../src/stm32f10x_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2847:../src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter)
2848:../src/stm32f10x_tim.c **** {
 6001              		.loc 1 2848 0
 6002              		.cfi_startproc
 6003              		@ args = 0, pretend = 0, frame = 24
 6004              		@ frame_needed = 1, uses_anonymous_args = 0
 6005              		@ link register save eliminated.
 6006 1ec4 80B4     		push	{r7}
 6007              	.LCFI270:
 6008              		.cfi_def_cfa_offset 4
 6009              		.cfi_offset 7, -4
 6010 1ec6 87B0     		sub	sp, sp, #28
 6011              	.LCFI271:
 6012              		.cfi_def_cfa_offset 32
 6013 1ec8 00AF     		add	r7, sp, #0
 6014              	.LCFI272:
 6015              		.cfi_def_cfa_register 7
 6016 1eca F860     		str	r0, [r7, #12]
 6017 1ecc 7981     		strh	r1, [r7, #10]	@ movhi
 6018 1ece 3A81     		strh	r2, [r7, #8]	@ movhi
 6019 1ed0 FB80     		strh	r3, [r7, #6]	@ movhi
2849:../src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 6020              		.loc 1 2849 0
 6021 1ed2 4FF00003 		mov	r3, #0
 6022 1ed6 BB82     		strh	r3, [r7, #20]	@ movhi
 6023 1ed8 4FF00003 		mov	r3, #0
 6024 1edc FB82     		strh	r3, [r7, #22]	@ movhi
 6025 1ede 4FF00003 		mov	r3, #0
 6026 1ee2 7B82     		strh	r3, [r7, #18]	@ movhi
2850:../src/stm32f10x_tim.c **** 
2851:../src/stm32f10x_tim.c ****    /* Disable the Channel 4: Reset the CC4E Bit */
2852:../src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E);
 6027              		.loc 1 2852 0
 6028 1ee4 FB68     		ldr	r3, [r7, #12]
 6029 1ee6 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 6030 1ee8 9BB2     		uxth	r3, r3
 6031 1eea 23F48053 		bic	r3, r3, #4096
 6032 1eee 9AB2     		uxth	r2, r3
 6033 1ef0 FB68     		ldr	r3, [r7, #12]
 6034 1ef2 1A84     		strh	r2, [r3, #32]	@ movhi
2853:../src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 6035              		.loc 1 2853 0
 6036 1ef4 FB68     		ldr	r3, [r7, #12]
 6037 1ef6 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 6038 1ef8 BB82     		strh	r3, [r7, #20]	@ movhi
2854:../src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 6039              		.loc 1 2854 0
 6040 1efa FB68     		ldr	r3, [r7, #12]
 6041 1efc 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 6042 1efe FB82     		strh	r3, [r7, #22]	@ movhi
2855:../src/stm32f10x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 12);
 6043              		.loc 1 2855 0
 6044 1f00 7B89     		ldrh	r3, [r7, #10]	@ movhi
 6045 1f02 4FEA0333 		lsl	r3, r3, #12
 6046 1f06 7B82     		strh	r3, [r7, #18]	@ movhi
2856:../src/stm32f10x_tim.c ****   /* Select the Input and set the filter */
2857:../src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_I
 6047              		.loc 1 2857 0
 6048 1f08 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6049 1f0a 23F44073 		bic	r3, r3, #768
 6050 1f0e 4FEA0353 		lsl	r3, r3, #20
 6051 1f12 4FEA1353 		lsr	r3, r3, #20
 6052 1f16 BB82     		strh	r3, [r7, #20]	@ movhi
2858:../src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 6053              		.loc 1 2858 0
 6054 1f18 3B89     		ldrh	r3, [r7, #8]	@ movhi
 6055 1f1a 4FEA0323 		lsl	r3, r3, #8
 6056 1f1e 9AB2     		uxth	r2, r3
 6057 1f20 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6058 1f22 1343     		orrs	r3, r3, r2
 6059 1f24 BB82     		strh	r3, [r7, #20]	@ movhi
2859:../src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 6060              		.loc 1 2859 0
 6061 1f26 FB88     		ldrh	r3, [r7, #6]	@ movhi
 6062 1f28 4FEA0333 		lsl	r3, r3, #12
 6063 1f2c 9AB2     		uxth	r2, r3
 6064 1f2e BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6065 1f30 1343     		orrs	r3, r3, r2
 6066 1f32 BB82     		strh	r3, [r7, #20]	@ movhi
2860:../src/stm32f10x_tim.c ****   
2861:../src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 6067              		.loc 1 2861 0
 6068 1f34 FA68     		ldr	r2, [r7, #12]
 6069 1f36 4FF43053 		mov	r3, #11264
 6070 1f3a C4F20103 		movt	r3, 16385
 6071 1f3e 9A42     		cmp	r2, r3
 6072 1f40 1FD0     		beq	.L172
 6073              		.loc 1 2861 0 is_stmt 0 discriminator 1
 6074 1f42 FA68     		ldr	r2, [r7, #12]
 6075 1f44 4FF45053 		mov	r3, #13312
 6076 1f48 C4F20103 		movt	r3, 16385
 6077 1f4c 9A42     		cmp	r2, r3
 6078 1f4e 18D0     		beq	.L172
 6079 1f50 FB68     		ldr	r3, [r7, #12]
 6080 1f52 B3F1804F 		cmp	r3, #1073741824
 6081 1f56 14D0     		beq	.L172
 6082 1f58 FA68     		ldr	r2, [r7, #12]
 6083 1f5a 4FF48063 		mov	r3, #1024
 6084 1f5e C4F20003 		movt	r3, 16384
 6085 1f62 9A42     		cmp	r2, r3
 6086 1f64 0DD0     		beq	.L172
 6087 1f66 FA68     		ldr	r2, [r7, #12]
 6088 1f68 4FF40063 		mov	r3, #2048
 6089 1f6c C4F20003 		movt	r3, 16384
 6090 1f70 9A42     		cmp	r2, r3
 6091 1f72 06D0     		beq	.L172
2862:../src/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
 6092              		.loc 1 2862 0 is_stmt 1
 6093 1f74 FA68     		ldr	r2, [r7, #12]
 6094 1f76 4FF44063 		mov	r3, #3072
 6095 1f7a C4F20003 		movt	r3, 16384
 6096 1f7e 9A42     		cmp	r2, r3
 6097 1f80 0BD1     		bne	.L173
 6098              	.L172:
2863:../src/stm32f10x_tim.c ****   {
2864:../src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC4E Bit */
2865:../src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC4P));
 6099              		.loc 1 2865 0
 6100 1f82 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6101 1f84 23F40053 		bic	r3, r3, #8192
 6102 1f88 FB82     		strh	r3, [r7, #22]	@ movhi
2866:../src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 6103              		.loc 1 2866 0
 6104 1f8a 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 6105 1f8c FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6106 1f8e 1343     		orrs	r3, r3, r2
 6107 1f90 9BB2     		uxth	r3, r3
 6108 1f92 43F48053 		orr	r3, r3, #4096
 6109 1f96 FB82     		strh	r3, [r7, #22]	@ movhi
 6110 1f98 0EE0     		b	.L174
 6111              	.L173:
2867:../src/stm32f10x_tim.c ****   }
2868:../src/stm32f10x_tim.c ****   else
2869:../src/stm32f10x_tim.c ****   {
2870:../src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC4E Bit */
2871:../src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
 6112              		.loc 1 2871 0
 6113 1f9a FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6114 1f9c 23F40073 		bic	r3, r3, #512
 6115 1fa0 4FEA4343 		lsl	r3, r3, #17
 6116 1fa4 4FEA5343 		lsr	r3, r3, #17
 6117 1fa8 FB82     		strh	r3, [r7, #22]	@ movhi
2872:../src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E);
 6118              		.loc 1 2872 0
 6119 1faa 7A89     		ldrh	r2, [r7, #10]	@ movhi
 6120 1fac FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6121 1fae 1343     		orrs	r3, r3, r2
 6122 1fb0 9BB2     		uxth	r3, r3
 6123 1fb2 43F48053 		orr	r3, r3, #4096
 6124 1fb6 FB82     		strh	r3, [r7, #22]	@ movhi
 6125              	.L174:
2873:../src/stm32f10x_tim.c ****   }
2874:../src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
2875:../src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 6126              		.loc 1 2875 0
 6127 1fb8 FB68     		ldr	r3, [r7, #12]
 6128 1fba BA8A     		ldrh	r2, [r7, #20]	@ movhi
 6129 1fbc 9A83     		strh	r2, [r3, #28]	@ movhi
2876:../src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 6130              		.loc 1 2876 0
 6131 1fbe FB68     		ldr	r3, [r7, #12]
 6132 1fc0 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 6133 1fc2 1A84     		strh	r2, [r3, #32]	@ movhi
2877:../src/stm32f10x_tim.c **** }
 6134              		.loc 1 2877 0
 6135 1fc4 07F11C07 		add	r7, r7, #28
 6136 1fc8 BD46     		mov	sp, r7
 6137 1fca 80BC     		pop	{r7}
 6138 1fcc 7047     		bx	lr
 6139              		.cfi_endproc
 6140              	.LFE119:
 6142              	.Letext0:
 6143              		.file 2 "/home/jachu/elektronika/STM32/gcc-arm-none-eabi-4_6-2012q4/bin/../lib/gcc/arm-none-eabi/4
 6144              		.file 3 "/home/jachu/workspaceSTM/Sumo_STM/src/stm32f10x.h"
 6145              		.file 4 "/home/jachu/elektronika/STM32/STM32F10x_StdPeriph_Lib_V3.5.0/Libraries/STM32F10x_StdPerip
 6146              		.file 5 "/home/jachu/elektronika/STM32/STM32F10x_StdPeriph_Lib_V3.5.0/Libraries/CMSIS/CM3/CoreSupp
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_tim.c
     /tmp/ccdcMC6l.s:18     .text:00000000 $t
     /tmp/ccdcMC6l.s:23     .text:00000000 TIM_DeInit
     /tmp/ccdcMC6l.s:323    .text:000002b0 TIM_TimeBaseInit
     /tmp/ccdcMC6l.s:481    .text:000003cc TIM_OC1Init
     /tmp/ccdcMC6l.s:657    .text:000004f4 TIM_OC2Init
     /tmp/ccdcMC6l.s:831    .text:0000061c TIM_OC3Init
     /tmp/ccdcMC6l.s:1003   .text:0000073c TIM_OC4Init
     /tmp/ccdcMC6l.s:1141   .text:0000081c TIM_ICInit
     /tmp/ccdcMC6l.s:5582   .text:00001be8 TI1_Config
     /tmp/ccdcMC6l.s:4903   .text:00001938 TIM_SetIC1Prescaler
     /tmp/ccdcMC6l.s:5715   .text:00001ccc TI2_Config
     /tmp/ccdcMC6l.s:4953   .text:00001970 TIM_SetIC2Prescaler
     /tmp/ccdcMC6l.s:5860   .text:00001dd0 TI3_Config
     /tmp/ccdcMC6l.s:5005   .text:000019ac TIM_SetIC3Prescaler
     /tmp/ccdcMC6l.s:5999   .text:00001ec4 TI4_Config
     /tmp/ccdcMC6l.s:5055   .text:000019e4 TIM_SetIC4Prescaler
     /tmp/ccdcMC6l.s:1270   .text:000008c4 TIM_PWMIConfig
     /tmp/ccdcMC6l.s:1403   .text:00000988 TIM_BDTRConfig
     /tmp/ccdcMC6l.s:1474   .text:000009d8 TIM_TimeBaseStructInit
     /tmp/ccdcMC6l.s:1525   .text:00000a14 TIM_OCStructInit
     /tmp/ccdcMC6l.s:1588   .text:00000a68 TIM_ICStructInit
     /tmp/ccdcMC6l.s:1639   .text:00000aa4 TIM_BDTRStructInit
     /tmp/ccdcMC6l.s:1698   .text:00000af0 TIM_Cmd
     /tmp/ccdcMC6l.s:1754   .text:00000b30 TIM_CtrlPWMOutputs
     /tmp/ccdcMC6l.s:1812   .text:00000b80 TIM_ITConfig
     /tmp/ccdcMC6l.s:1874   .text:00000bc8 TIM_GenerateEvent
     /tmp/ccdcMC6l.s:1911   .text:00000be4 TIM_DMAConfig
     /tmp/ccdcMC6l.s:1953   .text:00000c0c TIM_DMACmd
     /tmp/ccdcMC6l.s:2015   .text:00000c54 TIM_InternalClockConfig
     /tmp/ccdcMC6l.s:2054   .text:00000c78 TIM_ITRxExternalClockConfig
     /tmp/ccdcMC6l.s:2437   .text:00000e34 TIM_SelectInputTrigger
     /tmp/ccdcMC6l.s:2099   .text:00000ca8 TIM_TIxExternalClockConfig
     /tmp/ccdcMC6l.s:2166   .text:00000d00 TIM_ETRClockMode1Config
     /tmp/ccdcMC6l.s:2279   .text:00000d88 TIM_ETRConfig
     /tmp/ccdcMC6l.s:2232   .text:00000d54 TIM_ETRClockMode2Config
     /tmp/ccdcMC6l.s:2341   .text:00000dd4 TIM_PrescalerConfig
     /tmp/ccdcMC6l.s:2384   .text:00000dfc TIM_CounterModeConfig
     /tmp/ccdcMC6l.s:2490   .text:00000e6c TIM_EncoderInterfaceConfig
     /tmp/ccdcMC6l.s:2590   .text:00000f00 TIM_ForcedOC1Config
     /tmp/ccdcMC6l.s:2643   .text:00000f38 TIM_ForcedOC2Config
     /tmp/ccdcMC6l.s:2698   .text:00000f78 TIM_ForcedOC3Config
     /tmp/ccdcMC6l.s:2751   .text:00000fb0 TIM_ForcedOC4Config
     /tmp/ccdcMC6l.s:2806   .text:00000ff0 TIM_ARRPreloadConfig
     /tmp/ccdcMC6l.s:2862   .text:00001030 TIM_SelectCOM
     /tmp/ccdcMC6l.s:2918   .text:00001070 TIM_SelectCCDMA
     /tmp/ccdcMC6l.s:2974   .text:000010b0 TIM_CCPreloadControl
     /tmp/ccdcMC6l.s:3030   .text:000010f0 TIM_OC1PreloadConfig
     /tmp/ccdcMC6l.s:3083   .text:00001128 TIM_OC2PreloadConfig
     /tmp/ccdcMC6l.s:3138   .text:00001168 TIM_OC3PreloadConfig
     /tmp/ccdcMC6l.s:3191   .text:000011a0 TIM_OC4PreloadConfig
     /tmp/ccdcMC6l.s:3246   .text:000011e0 TIM_OC1FastConfig
     /tmp/ccdcMC6l.s:3299   .text:00001218 TIM_OC2FastConfig
     /tmp/ccdcMC6l.s:3354   .text:00001258 TIM_OC3FastConfig
     /tmp/ccdcMC6l.s:3407   .text:00001290 TIM_OC4FastConfig
     /tmp/ccdcMC6l.s:3462   .text:000012d0 TIM_ClearOC1Ref
     /tmp/ccdcMC6l.s:3515   .text:00001308 TIM_ClearOC2Ref
     /tmp/ccdcMC6l.s:3571   .text:0000134c TIM_ClearOC3Ref
     /tmp/ccdcMC6l.s:3624   .text:00001384 TIM_ClearOC4Ref
     /tmp/ccdcMC6l.s:3680   .text:000013c8 TIM_OC1PolarityConfig
     /tmp/ccdcMC6l.s:3733   .text:00001400 TIM_OC1NPolarityConfig
     /tmp/ccdcMC6l.s:3786   .text:00001438 TIM_OC2PolarityConfig
     /tmp/ccdcMC6l.s:3841   .text:00001478 TIM_OC2NPolarityConfig
     /tmp/ccdcMC6l.s:3896   .text:000014b8 TIM_OC3PolarityConfig
     /tmp/ccdcMC6l.s:3951   .text:000014f8 TIM_OC3NPolarityConfig
     /tmp/ccdcMC6l.s:4006   .text:00001538 TIM_OC4PolarityConfig
     /tmp/ccdcMC6l.s:4061   .text:00001578 TIM_CCxCmd
     /tmp/ccdcMC6l.s:4127   .text:000015d4 TIM_CCxNCmd
     /tmp/ccdcMC6l.s:4193   .text:00001630 TIM_SelectOCxM
     /tmp/ccdcMC6l.s:4313   .text:000016ec TIM_UpdateDisableConfig
     /tmp/ccdcMC6l.s:4369   .text:0000172c TIM_UpdateRequestConfig
     /tmp/ccdcMC6l.s:4425   .text:0000176c TIM_SelectHallSensor
     /tmp/ccdcMC6l.s:4481   .text:000017ac TIM_SelectOnePulseMode
     /tmp/ccdcMC6l.s:4531   .text:000017e4 TIM_SelectOutputTrigger
     /tmp/ccdcMC6l.s:4581   .text:0000181c TIM_SelectSlaveMode
     /tmp/ccdcMC6l.s:4631   .text:00001854 TIM_SelectMasterSlaveMode
     /tmp/ccdcMC6l.s:4681   .text:0000188c TIM_SetCounter
     /tmp/ccdcMC6l.s:4718   .text:000018a8 TIM_SetAutoreload
     /tmp/ccdcMC6l.s:4755   .text:000018c4 TIM_SetCompare1
     /tmp/ccdcMC6l.s:4792   .text:000018e0 TIM_SetCompare2
     /tmp/ccdcMC6l.s:4829   .text:000018fc TIM_SetCompare3
     /tmp/ccdcMC6l.s:4866   .text:00001918 TIM_SetCompare4
     /tmp/ccdcMC6l.s:5107   .text:00001a20 TIM_SetClockDivision
     /tmp/ccdcMC6l.s:5157   .text:00001a58 TIM_GetCapture1
     /tmp/ccdcMC6l.s:5193   .text:00001a74 TIM_GetCapture2
     /tmp/ccdcMC6l.s:5229   .text:00001a90 TIM_GetCapture3
     /tmp/ccdcMC6l.s:5265   .text:00001aac TIM_GetCapture4
     /tmp/ccdcMC6l.s:5301   .text:00001ac8 TIM_GetCounter
     /tmp/ccdcMC6l.s:5337   .text:00001ae4 TIM_GetPrescaler
     /tmp/ccdcMC6l.s:5373   .text:00001b00 TIM_GetFlagStatus
     /tmp/ccdcMC6l.s:5430   .text:00001b40 TIM_ClearFlag
     /tmp/ccdcMC6l.s:5469   .text:00001b64 TIM_GetITStatus
     /tmp/ccdcMC6l.s:5544   .text:00001bc4 TIM_ClearITPendingBit
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
RCC_APB1PeriphResetCmd
