# GRU AI Accelerator with Verilog RTL

## Cordic architecture

![pipeline](https://github.com/zznjupt/GRU_AI_Accelerator/blob/main/fig/pipeline.png?raw=true)
