Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar 31 13:35:44 2020
| Host         : DESKTOP-TM8D8VH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 41 register/latch pins with no clock driven by root clock pin: btn[1] (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: btn[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 83 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.759        0.000                      0                  157        0.138        0.000                      0                  157        3.000        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_in                           {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clk_out2_design_1_clk_wiz_0_0  {0.000 6.250}        12.500          80.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       70.050        0.000                      0                  146        0.241        0.000                      0                  146       49.500        0.000                       0                    84  
  clk_out2_design_1_clk_wiz_0_0        9.849        0.000                      0                   11        0.271        0.000                      0                   11        5.750        0.000                       0                    13  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0        8.759        0.000                      0                    3        0.138        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       70.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             70.050ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        29.680ns  (logic 14.232ns (47.952%)  route 15.448ns (52.048%))
  Logic Levels:           31  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 98.672 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.661    -0.697    design_1_i/BTNs_test_0/inst/clk
    SLICE_X31Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.241 r  design_1_i/BTNs_test_0/inst/H_reg[7]/Q
                         net (fo=25, routed)          1.549     1.308    design_1_i/hsv_to_rgb_0/inst/H[7]
    SLICE_X34Y47         LUT3 (Prop_lut3_I0_O)        0.146     1.454 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1/O
                         net (fo=6, routed)           0.636     2.090    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1_n_0
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.328     2.418 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4/O
                         net (fo=1, routed)           0.000     2.418    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.998 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry/O[2]
                         net (fo=1, routed)           0.949     3.947    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_n_5
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.302     4.249 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.249    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.499 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0/O[2]
                         net (fo=4, routed)           1.022     5.521    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_n_5
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.301     5.822 r  design_1_i/hsv_to_rgb_0/inst/R2__1_i_3/O
                         net (fo=1, routed)           0.770     6.592    design_1_i/hsv_to_rgb_0/inst/R2__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.443 r  design_1_i/hsv_to_rgb_0/inst/R2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.445    design_1_i/hsv_to_rgb_0/inst/R2__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.963 r  design_1_i/hsv_to_rgb_0/inst/R2__2/P[2]
                         net (fo=15, routed)          2.330    14.293    design_1_i/hsv_to_rgb_0/inst/R2__2_n_103
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.152    14.445 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_3/O
                         net (fo=4, routed)           0.848    15.293    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_3_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I0_O)        0.326    15.619 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_7/O
                         net (fo=1, routed)           0.000    15.619    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_7_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.152 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.152    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.467 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__6/O[3]
                         net (fo=2, routed)           1.097    17.564    design_1_i/hsv_to_rgb_0/inst/R1_carry__6_n_4
    SLICE_X22Y42         LUT3 (Prop_lut3_I2_O)        0.337    17.901 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_1/O
                         net (fo=2, routed)           0.648    18.550    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I3_O)        0.327    18.877 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_5/O
                         net (fo=1, routed)           0.000    18.877    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_5_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.278 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.278    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.501 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__5/O[0]
                         net (fo=6, routed)           1.410    20.911    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__5_n_7
    SLICE_X23Y39         LUT2 (Prop_lut2_I1_O)        0.299    21.210 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.210    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_i_2_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.608 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.608    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.847 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1/O[2]
                         net (fo=3, routed)           1.008    22.855    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_n_5
    SLICE_X24Y40         LUT4 (Prop_lut4_I2_O)        0.302    23.157 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_i_6/O
                         net (fo=1, routed)           0.000    23.157    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_i_6_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.537 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.537    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.654 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.654    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__2_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.771 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.771    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__3_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.888 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.888    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.005 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    24.005    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.162 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6/CO[1]
                         net (fo=15, routed)          1.719    25.881    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6_n_2
    SLICE_X36Y42         LUT6 (Prop_lut6_I4_O)        0.332    26.213 r  design_1_i/hsv_to_rgb_0/inst/R0_carry_i_7/O
                         net (fo=1, routed)           0.000    26.213    design_1_i/hsv_to_rgb_0/inst/R0_carry_i_7_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.763 r  design_1_i/hsv_to_rgb_0/inst/R0_carry/CO[3]
                         net (fo=1, routed)           0.000    26.763    design_1_i/hsv_to_rgb_0/inst/R0_carry_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.097 r  design_1_i/hsv_to_rgb_0/inst/R0_carry__0/O[1]
                         net (fo=1, routed)           0.647    27.743    design_1_i/hsv_to_rgb_0/inst/data3[5]
    SLICE_X35Y44         LUT6 (Prop_lut6_I5_O)        0.303    28.046 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_3/O
                         net (fo=3, routed)           0.812    28.858    design_1_i/hsv_to_rgb_0/inst/R[5]_i_3_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I0_O)        0.124    28.982 r  design_1_i/hsv_to_rgb_0/inst/B[5]_i_1/O
                         net (fo=1, routed)           0.000    28.982    design_1_i/hsv_to_rgb_0/inst/B[5]_i_1_n_0
    SLICE_X34Y44         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.503    98.672    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X34Y44         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
                         clock pessimism              0.473    99.145    
                         clock uncertainty           -0.190    98.955    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)        0.077    99.032    design_1_i/hsv_to_rgb_0/inst/B_reg[5]
  -------------------------------------------------------------------
                         required time                         99.032    
                         arrival time                         -28.982    
  -------------------------------------------------------------------
                         slack                                 70.050    

Slack (MET) :             70.053ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        29.752ns  (logic 14.098ns (47.385%)  route 15.654ns (52.615%))
  Logic Levels:           31  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 98.747 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.661    -0.697    design_1_i/BTNs_test_0/inst/clk
    SLICE_X31Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.241 r  design_1_i/BTNs_test_0/inst/H_reg[7]/Q
                         net (fo=25, routed)          1.549     1.308    design_1_i/hsv_to_rgb_0/inst/H[7]
    SLICE_X34Y47         LUT3 (Prop_lut3_I0_O)        0.146     1.454 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1/O
                         net (fo=6, routed)           0.636     2.090    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1_n_0
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.328     2.418 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4/O
                         net (fo=1, routed)           0.000     2.418    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.998 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry/O[2]
                         net (fo=1, routed)           0.949     3.947    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_n_5
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.302     4.249 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.249    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.499 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0/O[2]
                         net (fo=4, routed)           1.022     5.521    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_n_5
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.301     5.822 r  design_1_i/hsv_to_rgb_0/inst/R2__1_i_3/O
                         net (fo=1, routed)           0.770     6.592    design_1_i/hsv_to_rgb_0/inst/R2__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.443 r  design_1_i/hsv_to_rgb_0/inst/R2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.445    design_1_i/hsv_to_rgb_0/inst/R2__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.963 r  design_1_i/hsv_to_rgb_0/inst/R2__2/P[2]
                         net (fo=15, routed)          2.330    14.293    design_1_i/hsv_to_rgb_0/inst/R2__2_n_103
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.152    14.445 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_3/O
                         net (fo=4, routed)           0.848    15.293    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_3_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I0_O)        0.326    15.619 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_7/O
                         net (fo=1, routed)           0.000    15.619    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_7_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.152 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.152    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.467 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__6/O[3]
                         net (fo=2, routed)           1.097    17.564    design_1_i/hsv_to_rgb_0/inst/R1_carry__6_n_4
    SLICE_X22Y42         LUT3 (Prop_lut3_I2_O)        0.337    17.901 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_1/O
                         net (fo=2, routed)           0.648    18.550    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I3_O)        0.327    18.877 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_5/O
                         net (fo=1, routed)           0.000    18.877    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_5_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.278 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.278    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.501 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__5/O[0]
                         net (fo=6, routed)           1.410    20.911    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__5_n_7
    SLICE_X23Y39         LUT2 (Prop_lut2_I1_O)        0.299    21.210 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.210    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_i_2_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.608 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.608    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.847 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1/O[2]
                         net (fo=3, routed)           1.008    22.855    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_n_5
    SLICE_X24Y40         LUT4 (Prop_lut4_I2_O)        0.302    23.157 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_i_6/O
                         net (fo=1, routed)           0.000    23.157    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_i_6_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.537 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.537    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.654 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.654    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__2_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.771 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.771    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__3_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.888 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.888    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.005 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    24.005    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.162 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6/CO[1]
                         net (fo=15, routed)          1.924    26.086    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6_n_2
    SLICE_X35Y42         LUT6 (Prop_lut6_I1_O)        0.332    26.418 r  design_1_i/hsv_to_rgb_0/inst/R0__21_carry_i_4/O
                         net (fo=1, routed)           0.000    26.418    design_1_i/hsv_to_rgb_0/inst/R0__21_carry_i_4_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.950 r  design_1_i/hsv_to_rgb_0/inst/R0__21_carry/CO[3]
                         net (fo=1, routed)           0.000    26.950    design_1_i/hsv_to_rgb_0/inst/R0__21_carry_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.172 r  design_1_i/hsv_to_rgb_0/inst/R0__21_carry__0/O[0]
                         net (fo=1, routed)           0.409    27.581    design_1_i/hsv_to_rgb_0/inst/data1[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I5_O)        0.299    27.880 r  design_1_i/hsv_to_rgb_0/inst/R[4]_i_2/O
                         net (fo=3, routed)           1.051    28.931    design_1_i/hsv_to_rgb_0/inst/R[4]_i_2_n_0
    SLICE_X38Y43         LUT5 (Prop_lut5_I2_O)        0.124    29.055 r  design_1_i/hsv_to_rgb_0/inst/B[4]_i_1/O
                         net (fo=1, routed)           0.000    29.055    design_1_i/hsv_to_rgb_0/inst/B[4]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.578    98.747    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y43         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[4]/C
                         clock pessimism              0.473    99.220    
                         clock uncertainty           -0.190    99.030    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.077    99.107    design_1_i/hsv_to_rgb_0/inst/B_reg[4]
  -------------------------------------------------------------------
                         required time                         99.107    
                         arrival time                         -29.055    
  -------------------------------------------------------------------
                         slack                                 70.053    

Slack (MET) :             70.065ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        29.744ns  (logic 14.098ns (47.398%)  route 15.646ns (52.602%))
  Logic Levels:           31  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 98.747 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.661    -0.697    design_1_i/BTNs_test_0/inst/clk
    SLICE_X31Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.241 r  design_1_i/BTNs_test_0/inst/H_reg[7]/Q
                         net (fo=25, routed)          1.549     1.308    design_1_i/hsv_to_rgb_0/inst/H[7]
    SLICE_X34Y47         LUT3 (Prop_lut3_I0_O)        0.146     1.454 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1/O
                         net (fo=6, routed)           0.636     2.090    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1_n_0
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.328     2.418 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4/O
                         net (fo=1, routed)           0.000     2.418    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.998 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry/O[2]
                         net (fo=1, routed)           0.949     3.947    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_n_5
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.302     4.249 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.249    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.499 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0/O[2]
                         net (fo=4, routed)           1.022     5.521    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_n_5
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.301     5.822 r  design_1_i/hsv_to_rgb_0/inst/R2__1_i_3/O
                         net (fo=1, routed)           0.770     6.592    design_1_i/hsv_to_rgb_0/inst/R2__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.443 r  design_1_i/hsv_to_rgb_0/inst/R2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.445    design_1_i/hsv_to_rgb_0/inst/R2__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.963 r  design_1_i/hsv_to_rgb_0/inst/R2__2/P[2]
                         net (fo=15, routed)          2.330    14.293    design_1_i/hsv_to_rgb_0/inst/R2__2_n_103
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.152    14.445 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_3/O
                         net (fo=4, routed)           0.848    15.293    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_3_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I0_O)        0.326    15.619 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_7/O
                         net (fo=1, routed)           0.000    15.619    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_7_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.152 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.152    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.467 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__6/O[3]
                         net (fo=2, routed)           1.097    17.564    design_1_i/hsv_to_rgb_0/inst/R1_carry__6_n_4
    SLICE_X22Y42         LUT3 (Prop_lut3_I2_O)        0.337    17.901 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_1/O
                         net (fo=2, routed)           0.648    18.550    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I3_O)        0.327    18.877 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_5/O
                         net (fo=1, routed)           0.000    18.877    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_5_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.278 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.278    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.501 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__5/O[0]
                         net (fo=6, routed)           1.410    20.911    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__5_n_7
    SLICE_X23Y39         LUT2 (Prop_lut2_I1_O)        0.299    21.210 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.210    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_i_2_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.608 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.608    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.847 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1/O[2]
                         net (fo=3, routed)           1.008    22.855    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_n_5
    SLICE_X24Y40         LUT4 (Prop_lut4_I2_O)        0.302    23.157 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_i_6/O
                         net (fo=1, routed)           0.000    23.157    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_i_6_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.537 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.537    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.654 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.654    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__2_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.771 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.771    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__3_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.888 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.888    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.005 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    24.005    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.162 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6/CO[1]
                         net (fo=15, routed)          1.924    26.086    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6_n_2
    SLICE_X35Y42         LUT6 (Prop_lut6_I1_O)        0.332    26.418 r  design_1_i/hsv_to_rgb_0/inst/R0__21_carry_i_4/O
                         net (fo=1, routed)           0.000    26.418    design_1_i/hsv_to_rgb_0/inst/R0__21_carry_i_4_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.950 r  design_1_i/hsv_to_rgb_0/inst/R0__21_carry/CO[3]
                         net (fo=1, routed)           0.000    26.950    design_1_i/hsv_to_rgb_0/inst/R0__21_carry_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.172 r  design_1_i/hsv_to_rgb_0/inst/R0__21_carry__0/O[0]
                         net (fo=1, routed)           0.409    27.581    design_1_i/hsv_to_rgb_0/inst/data1[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I5_O)        0.299    27.880 r  design_1_i/hsv_to_rgb_0/inst/R[4]_i_2/O
                         net (fo=3, routed)           1.043    28.923    design_1_i/hsv_to_rgb_0/inst/R[4]_i_2_n_0
    SLICE_X38Y43         LUT5 (Prop_lut5_I4_O)        0.124    29.047 r  design_1_i/hsv_to_rgb_0/inst/G[4]_i_1/O
                         net (fo=1, routed)           0.000    29.047    design_1_i/hsv_to_rgb_0/inst/G[4]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.578    98.747    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y43         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[4]/C
                         clock pessimism              0.473    99.220    
                         clock uncertainty           -0.190    99.030    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.081    99.111    design_1_i/hsv_to_rgb_0/inst/G_reg[4]
  -------------------------------------------------------------------
                         required time                         99.111    
                         arrival time                         -29.047    
  -------------------------------------------------------------------
                         slack                                 70.065    

Slack (MET) :             70.069ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        29.702ns  (logic 14.254ns (47.991%)  route 15.448ns (52.009%))
  Logic Levels:           31  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 98.672 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.661    -0.697    design_1_i/BTNs_test_0/inst/clk
    SLICE_X31Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.241 r  design_1_i/BTNs_test_0/inst/H_reg[7]/Q
                         net (fo=25, routed)          1.549     1.308    design_1_i/hsv_to_rgb_0/inst/H[7]
    SLICE_X34Y47         LUT3 (Prop_lut3_I0_O)        0.146     1.454 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1/O
                         net (fo=6, routed)           0.636     2.090    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1_n_0
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.328     2.418 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4/O
                         net (fo=1, routed)           0.000     2.418    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.998 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry/O[2]
                         net (fo=1, routed)           0.949     3.947    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_n_5
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.302     4.249 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.249    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.499 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0/O[2]
                         net (fo=4, routed)           1.022     5.521    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_n_5
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.301     5.822 r  design_1_i/hsv_to_rgb_0/inst/R2__1_i_3/O
                         net (fo=1, routed)           0.770     6.592    design_1_i/hsv_to_rgb_0/inst/R2__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.443 r  design_1_i/hsv_to_rgb_0/inst/R2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.445    design_1_i/hsv_to_rgb_0/inst/R2__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.963 r  design_1_i/hsv_to_rgb_0/inst/R2__2/P[2]
                         net (fo=15, routed)          2.330    14.293    design_1_i/hsv_to_rgb_0/inst/R2__2_n_103
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.152    14.445 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_3/O
                         net (fo=4, routed)           0.848    15.293    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_3_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I0_O)        0.326    15.619 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_7/O
                         net (fo=1, routed)           0.000    15.619    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_7_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.152 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.152    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.467 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__6/O[3]
                         net (fo=2, routed)           1.097    17.564    design_1_i/hsv_to_rgb_0/inst/R1_carry__6_n_4
    SLICE_X22Y42         LUT3 (Prop_lut3_I2_O)        0.337    17.901 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_1/O
                         net (fo=2, routed)           0.648    18.550    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I3_O)        0.327    18.877 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_5/O
                         net (fo=1, routed)           0.000    18.877    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_5_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.278 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.278    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.501 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__5/O[0]
                         net (fo=6, routed)           1.410    20.911    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__5_n_7
    SLICE_X23Y39         LUT2 (Prop_lut2_I1_O)        0.299    21.210 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.210    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_i_2_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.608 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.608    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.847 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1/O[2]
                         net (fo=3, routed)           1.008    22.855    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_n_5
    SLICE_X24Y40         LUT4 (Prop_lut4_I2_O)        0.302    23.157 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_i_6/O
                         net (fo=1, routed)           0.000    23.157    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_i_6_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.537 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.537    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.654 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.654    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__2_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.771 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.771    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__3_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.888 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.888    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.005 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    24.005    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.162 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6/CO[1]
                         net (fo=15, routed)          1.719    25.881    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6_n_2
    SLICE_X36Y42         LUT6 (Prop_lut6_I4_O)        0.332    26.213 r  design_1_i/hsv_to_rgb_0/inst/R0_carry_i_7/O
                         net (fo=1, routed)           0.000    26.213    design_1_i/hsv_to_rgb_0/inst/R0_carry_i_7_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.763 r  design_1_i/hsv_to_rgb_0/inst/R0_carry/CO[3]
                         net (fo=1, routed)           0.000    26.763    design_1_i/hsv_to_rgb_0/inst/R0_carry_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.097 r  design_1_i/hsv_to_rgb_0/inst/R0_carry__0/O[1]
                         net (fo=1, routed)           0.647    27.743    design_1_i/hsv_to_rgb_0/inst/data3[5]
    SLICE_X35Y44         LUT6 (Prop_lut6_I5_O)        0.303    28.046 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_3/O
                         net (fo=3, routed)           0.812    28.858    design_1_i/hsv_to_rgb_0/inst/R[5]_i_3_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I4_O)        0.146    29.004 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_1/O
                         net (fo=1, routed)           0.000    29.004    design_1_i/hsv_to_rgb_0/inst/R[5]_i_1_n_0
    SLICE_X34Y44         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.503    98.672    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X34Y44         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]/C
                         clock pessimism              0.473    99.145    
                         clock uncertainty           -0.190    98.955    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)        0.118    99.073    design_1_i/hsv_to_rgb_0/inst/R_reg[5]
  -------------------------------------------------------------------
                         required time                         99.073    
                         arrival time                         -29.004    
  -------------------------------------------------------------------
                         slack                                 70.069    

Slack (MET) :             70.072ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        29.774ns  (logic 14.120ns (47.424%)  route 15.654ns (52.576%))
  Logic Levels:           31  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 98.747 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.661    -0.697    design_1_i/BTNs_test_0/inst/clk
    SLICE_X31Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.241 r  design_1_i/BTNs_test_0/inst/H_reg[7]/Q
                         net (fo=25, routed)          1.549     1.308    design_1_i/hsv_to_rgb_0/inst/H[7]
    SLICE_X34Y47         LUT3 (Prop_lut3_I0_O)        0.146     1.454 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1/O
                         net (fo=6, routed)           0.636     2.090    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1_n_0
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.328     2.418 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4/O
                         net (fo=1, routed)           0.000     2.418    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.998 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry/O[2]
                         net (fo=1, routed)           0.949     3.947    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_n_5
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.302     4.249 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.249    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.499 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0/O[2]
                         net (fo=4, routed)           1.022     5.521    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_n_5
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.301     5.822 r  design_1_i/hsv_to_rgb_0/inst/R2__1_i_3/O
                         net (fo=1, routed)           0.770     6.592    design_1_i/hsv_to_rgb_0/inst/R2__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.443 r  design_1_i/hsv_to_rgb_0/inst/R2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.445    design_1_i/hsv_to_rgb_0/inst/R2__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.963 r  design_1_i/hsv_to_rgb_0/inst/R2__2/P[2]
                         net (fo=15, routed)          2.330    14.293    design_1_i/hsv_to_rgb_0/inst/R2__2_n_103
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.152    14.445 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_3/O
                         net (fo=4, routed)           0.848    15.293    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_3_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I0_O)        0.326    15.619 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_7/O
                         net (fo=1, routed)           0.000    15.619    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_7_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.152 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.152    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.467 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__6/O[3]
                         net (fo=2, routed)           1.097    17.564    design_1_i/hsv_to_rgb_0/inst/R1_carry__6_n_4
    SLICE_X22Y42         LUT3 (Prop_lut3_I2_O)        0.337    17.901 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_1/O
                         net (fo=2, routed)           0.648    18.550    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I3_O)        0.327    18.877 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_5/O
                         net (fo=1, routed)           0.000    18.877    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_5_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.278 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.278    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.501 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__5/O[0]
                         net (fo=6, routed)           1.410    20.911    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__5_n_7
    SLICE_X23Y39         LUT2 (Prop_lut2_I1_O)        0.299    21.210 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.210    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_i_2_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.608 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.608    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.847 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1/O[2]
                         net (fo=3, routed)           1.008    22.855    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_n_5
    SLICE_X24Y40         LUT4 (Prop_lut4_I2_O)        0.302    23.157 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_i_6/O
                         net (fo=1, routed)           0.000    23.157    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_i_6_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.537 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.537    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.654 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.654    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__2_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.771 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.771    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__3_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.888 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.888    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.005 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    24.005    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.162 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6/CO[1]
                         net (fo=15, routed)          1.924    26.086    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6_n_2
    SLICE_X35Y42         LUT6 (Prop_lut6_I1_O)        0.332    26.418 r  design_1_i/hsv_to_rgb_0/inst/R0__21_carry_i_4/O
                         net (fo=1, routed)           0.000    26.418    design_1_i/hsv_to_rgb_0/inst/R0__21_carry_i_4_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.950 r  design_1_i/hsv_to_rgb_0/inst/R0__21_carry/CO[3]
                         net (fo=1, routed)           0.000    26.950    design_1_i/hsv_to_rgb_0/inst/R0__21_carry_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.172 r  design_1_i/hsv_to_rgb_0/inst/R0__21_carry__0/O[0]
                         net (fo=1, routed)           0.409    27.581    design_1_i/hsv_to_rgb_0/inst/data1[4]
    SLICE_X35Y44         LUT6 (Prop_lut6_I5_O)        0.299    27.880 r  design_1_i/hsv_to_rgb_0/inst/R[4]_i_2/O
                         net (fo=3, routed)           1.051    28.931    design_1_i/hsv_to_rgb_0/inst/R[4]_i_2_n_0
    SLICE_X38Y43         LUT5 (Prop_lut5_I0_O)        0.146    29.077 r  design_1_i/hsv_to_rgb_0/inst/R[4]_i_1/O
                         net (fo=1, routed)           0.000    29.077    design_1_i/hsv_to_rgb_0/inst/R[4]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.578    98.747    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y43         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[4]/C
                         clock pessimism              0.473    99.220    
                         clock uncertainty           -0.190    99.030    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.118    99.148    design_1_i/hsv_to_rgb_0/inst/R_reg[4]
  -------------------------------------------------------------------
                         required time                         99.148    
                         arrival time                         -29.077    
  -------------------------------------------------------------------
                         slack                                 70.072    

Slack (MET) :             70.124ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        29.632ns  (logic 14.118ns (47.644%)  route 15.514ns (52.356%))
  Logic Levels:           31  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 98.747 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.661    -0.697    design_1_i/BTNs_test_0/inst/clk
    SLICE_X31Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.241 r  design_1_i/BTNs_test_0/inst/H_reg[7]/Q
                         net (fo=25, routed)          1.549     1.308    design_1_i/hsv_to_rgb_0/inst/H[7]
    SLICE_X34Y47         LUT3 (Prop_lut3_I0_O)        0.146     1.454 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1/O
                         net (fo=6, routed)           0.636     2.090    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1_n_0
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.328     2.418 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4/O
                         net (fo=1, routed)           0.000     2.418    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.998 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry/O[2]
                         net (fo=1, routed)           0.949     3.947    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_n_5
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.302     4.249 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.249    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.499 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0/O[2]
                         net (fo=4, routed)           1.022     5.521    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_n_5
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.301     5.822 r  design_1_i/hsv_to_rgb_0/inst/R2__1_i_3/O
                         net (fo=1, routed)           0.770     6.592    design_1_i/hsv_to_rgb_0/inst/R2__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.443 r  design_1_i/hsv_to_rgb_0/inst/R2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.445    design_1_i/hsv_to_rgb_0/inst/R2__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.963 r  design_1_i/hsv_to_rgb_0/inst/R2__2/P[2]
                         net (fo=15, routed)          2.330    14.293    design_1_i/hsv_to_rgb_0/inst/R2__2_n_103
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.152    14.445 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_3/O
                         net (fo=4, routed)           0.848    15.293    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_3_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I0_O)        0.326    15.619 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_7/O
                         net (fo=1, routed)           0.000    15.619    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_7_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.152 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.152    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.467 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__6/O[3]
                         net (fo=2, routed)           1.097    17.564    design_1_i/hsv_to_rgb_0/inst/R1_carry__6_n_4
    SLICE_X22Y42         LUT3 (Prop_lut3_I2_O)        0.337    17.901 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_1/O
                         net (fo=2, routed)           0.648    18.550    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I3_O)        0.327    18.877 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_5/O
                         net (fo=1, routed)           0.000    18.877    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_5_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.278 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.278    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.501 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__5/O[0]
                         net (fo=6, routed)           1.410    20.911    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__5_n_7
    SLICE_X23Y39         LUT2 (Prop_lut2_I1_O)        0.299    21.210 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.210    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_i_2_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.608 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.608    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.847 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1/O[2]
                         net (fo=3, routed)           1.008    22.855    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_n_5
    SLICE_X24Y40         LUT4 (Prop_lut4_I2_O)        0.302    23.157 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_i_6/O
                         net (fo=1, routed)           0.000    23.157    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_i_6_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.537 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.537    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.654 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.654    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__2_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.771 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.771    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__3_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.888 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.888    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.005 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    24.005    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.162 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6/CO[1]
                         net (fo=15, routed)          1.924    26.086    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6_n_2
    SLICE_X35Y42         LUT6 (Prop_lut6_I1_O)        0.332    26.418 r  design_1_i/hsv_to_rgb_0/inst/R0__21_carry_i_4/O
                         net (fo=1, routed)           0.000    26.418    design_1_i/hsv_to_rgb_0/inst/R0__21_carry_i_4_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.950 r  design_1_i/hsv_to_rgb_0/inst/R0__21_carry/CO[3]
                         net (fo=1, routed)           0.000    26.950    design_1_i/hsv_to_rgb_0/inst/R0__21_carry_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.189 r  design_1_i/hsv_to_rgb_0/inst/R0__21_carry__0/O[2]
                         net (fo=1, routed)           0.644    27.833    design_1_i/hsv_to_rgb_0/inst/data1[6]
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.302    28.135 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_2/O
                         net (fo=3, routed)           0.676    28.811    design_1_i/hsv_to_rgb_0/inst/R[6]_i_2_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I2_O)        0.124    28.935 r  design_1_i/hsv_to_rgb_0/inst/B[6]_i_1/O
                         net (fo=1, routed)           0.000    28.935    design_1_i/hsv_to_rgb_0/inst/B[6]_i_1_n_0
    SLICE_X37Y45         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.578    98.747    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[6]/C
                         clock pessimism              0.473    99.220    
                         clock uncertainty           -0.190    99.030    
    SLICE_X37Y45         FDRE (Setup_fdre_C_D)        0.029    99.059    design_1_i/hsv_to_rgb_0/inst/B_reg[6]
  -------------------------------------------------------------------
                         required time                         99.059    
                         arrival time                         -28.935    
  -------------------------------------------------------------------
                         slack                                 70.124    

Slack (MET) :             70.128ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        29.630ns  (logic 14.118ns (47.647%)  route 15.512ns (52.353%))
  Logic Levels:           31  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 98.747 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.661    -0.697    design_1_i/BTNs_test_0/inst/clk
    SLICE_X31Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.241 r  design_1_i/BTNs_test_0/inst/H_reg[7]/Q
                         net (fo=25, routed)          1.549     1.308    design_1_i/hsv_to_rgb_0/inst/H[7]
    SLICE_X34Y47         LUT3 (Prop_lut3_I0_O)        0.146     1.454 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1/O
                         net (fo=6, routed)           0.636     2.090    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1_n_0
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.328     2.418 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4/O
                         net (fo=1, routed)           0.000     2.418    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.998 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry/O[2]
                         net (fo=1, routed)           0.949     3.947    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_n_5
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.302     4.249 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.249    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.499 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0/O[2]
                         net (fo=4, routed)           1.022     5.521    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_n_5
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.301     5.822 r  design_1_i/hsv_to_rgb_0/inst/R2__1_i_3/O
                         net (fo=1, routed)           0.770     6.592    design_1_i/hsv_to_rgb_0/inst/R2__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.443 r  design_1_i/hsv_to_rgb_0/inst/R2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.445    design_1_i/hsv_to_rgb_0/inst/R2__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.963 r  design_1_i/hsv_to_rgb_0/inst/R2__2/P[2]
                         net (fo=15, routed)          2.330    14.293    design_1_i/hsv_to_rgb_0/inst/R2__2_n_103
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.152    14.445 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_3/O
                         net (fo=4, routed)           0.848    15.293    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_3_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I0_O)        0.326    15.619 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_7/O
                         net (fo=1, routed)           0.000    15.619    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_7_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.152 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.152    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.467 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__6/O[3]
                         net (fo=2, routed)           1.097    17.564    design_1_i/hsv_to_rgb_0/inst/R1_carry__6_n_4
    SLICE_X22Y42         LUT3 (Prop_lut3_I2_O)        0.337    17.901 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_1/O
                         net (fo=2, routed)           0.648    18.550    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I3_O)        0.327    18.877 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_5/O
                         net (fo=1, routed)           0.000    18.877    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_5_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.278 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.278    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.501 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__5/O[0]
                         net (fo=6, routed)           1.410    20.911    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__5_n_7
    SLICE_X23Y39         LUT2 (Prop_lut2_I1_O)        0.299    21.210 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.210    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_i_2_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.608 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.608    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.847 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1/O[2]
                         net (fo=3, routed)           1.008    22.855    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_n_5
    SLICE_X24Y40         LUT4 (Prop_lut4_I2_O)        0.302    23.157 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_i_6/O
                         net (fo=1, routed)           0.000    23.157    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_i_6_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.537 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.537    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.654 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.654    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__2_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.771 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.771    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__3_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.888 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.888    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.005 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    24.005    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.162 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6/CO[1]
                         net (fo=15, routed)          1.924    26.086    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6_n_2
    SLICE_X35Y42         LUT6 (Prop_lut6_I1_O)        0.332    26.418 r  design_1_i/hsv_to_rgb_0/inst/R0__21_carry_i_4/O
                         net (fo=1, routed)           0.000    26.418    design_1_i/hsv_to_rgb_0/inst/R0__21_carry_i_4_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.950 r  design_1_i/hsv_to_rgb_0/inst/R0__21_carry/CO[3]
                         net (fo=1, routed)           0.000    26.950    design_1_i/hsv_to_rgb_0/inst/R0__21_carry_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.189 r  design_1_i/hsv_to_rgb_0/inst/R0__21_carry__0/O[2]
                         net (fo=1, routed)           0.644    27.833    design_1_i/hsv_to_rgb_0/inst/data1[6]
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.302    28.135 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_2/O
                         net (fo=3, routed)           0.674    28.809    design_1_i/hsv_to_rgb_0/inst/R[6]_i_2_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.124    28.933 r  design_1_i/hsv_to_rgb_0/inst/G[6]_i_1/O
                         net (fo=1, routed)           0.000    28.933    design_1_i/hsv_to_rgb_0/inst/G[6]_i_1_n_0
    SLICE_X37Y45         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.578    98.747    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[6]/C
                         clock pessimism              0.473    99.220    
                         clock uncertainty           -0.190    99.030    
    SLICE_X37Y45         FDRE (Setup_fdre_C_D)        0.031    99.061    design_1_i/hsv_to_rgb_0/inst/G_reg[6]
  -------------------------------------------------------------------
                         required time                         99.061    
                         arrival time                         -28.933    
  -------------------------------------------------------------------
                         slack                                 70.128    

Slack (MET) :             70.144ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        29.658ns  (logic 14.144ns (47.690%)  route 15.514ns (52.310%))
  Logic Levels:           31  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 98.747 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.661    -0.697    design_1_i/BTNs_test_0/inst/clk
    SLICE_X31Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.241 r  design_1_i/BTNs_test_0/inst/H_reg[7]/Q
                         net (fo=25, routed)          1.549     1.308    design_1_i/hsv_to_rgb_0/inst/H[7]
    SLICE_X34Y47         LUT3 (Prop_lut3_I0_O)        0.146     1.454 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1/O
                         net (fo=6, routed)           0.636     2.090    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1_n_0
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.328     2.418 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4/O
                         net (fo=1, routed)           0.000     2.418    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.998 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry/O[2]
                         net (fo=1, routed)           0.949     3.947    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_n_5
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.302     4.249 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.249    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.499 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0/O[2]
                         net (fo=4, routed)           1.022     5.521    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_n_5
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.301     5.822 r  design_1_i/hsv_to_rgb_0/inst/R2__1_i_3/O
                         net (fo=1, routed)           0.770     6.592    design_1_i/hsv_to_rgb_0/inst/R2__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.443 r  design_1_i/hsv_to_rgb_0/inst/R2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.445    design_1_i/hsv_to_rgb_0/inst/R2__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.963 r  design_1_i/hsv_to_rgb_0/inst/R2__2/P[2]
                         net (fo=15, routed)          2.330    14.293    design_1_i/hsv_to_rgb_0/inst/R2__2_n_103
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.152    14.445 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_3/O
                         net (fo=4, routed)           0.848    15.293    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_3_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I0_O)        0.326    15.619 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_7/O
                         net (fo=1, routed)           0.000    15.619    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_7_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.152 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.152    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.467 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__6/O[3]
                         net (fo=2, routed)           1.097    17.564    design_1_i/hsv_to_rgb_0/inst/R1_carry__6_n_4
    SLICE_X22Y42         LUT3 (Prop_lut3_I2_O)        0.337    17.901 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_1/O
                         net (fo=2, routed)           0.648    18.550    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I3_O)        0.327    18.877 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_5/O
                         net (fo=1, routed)           0.000    18.877    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_5_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.278 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.278    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.501 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__5/O[0]
                         net (fo=6, routed)           1.410    20.911    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__5_n_7
    SLICE_X23Y39         LUT2 (Prop_lut2_I1_O)        0.299    21.210 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.210    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_i_2_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.608 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.608    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.847 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1/O[2]
                         net (fo=3, routed)           1.008    22.855    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_n_5
    SLICE_X24Y40         LUT4 (Prop_lut4_I2_O)        0.302    23.157 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_i_6/O
                         net (fo=1, routed)           0.000    23.157    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_i_6_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.537 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.537    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.654 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.654    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__2_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.771 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.771    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__3_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.888 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.888    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.005 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    24.005    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.162 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6/CO[1]
                         net (fo=15, routed)          1.924    26.086    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6_n_2
    SLICE_X35Y42         LUT6 (Prop_lut6_I1_O)        0.332    26.418 r  design_1_i/hsv_to_rgb_0/inst/R0__21_carry_i_4/O
                         net (fo=1, routed)           0.000    26.418    design_1_i/hsv_to_rgb_0/inst/R0__21_carry_i_4_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.950 r  design_1_i/hsv_to_rgb_0/inst/R0__21_carry/CO[3]
                         net (fo=1, routed)           0.000    26.950    design_1_i/hsv_to_rgb_0/inst/R0__21_carry_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.189 r  design_1_i/hsv_to_rgb_0/inst/R0__21_carry__0/O[2]
                         net (fo=1, routed)           0.644    27.833    design_1_i/hsv_to_rgb_0/inst/data1[6]
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.302    28.135 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_2/O
                         net (fo=3, routed)           0.676    28.811    design_1_i/hsv_to_rgb_0/inst/R[6]_i_2_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I0_O)        0.150    28.961 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1/O
                         net (fo=1, routed)           0.000    28.961    design_1_i/hsv_to_rgb_0/inst/R[6]_i_1_n_0
    SLICE_X37Y45         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.578    98.747    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X37Y45         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]/C
                         clock pessimism              0.473    99.220    
                         clock uncertainty           -0.190    99.030    
    SLICE_X37Y45         FDRE (Setup_fdre_C_D)        0.075    99.105    design_1_i/hsv_to_rgb_0/inst/R_reg[6]
  -------------------------------------------------------------------
                         required time                         99.105    
                         arrival time                         -28.961    
  -------------------------------------------------------------------
                         slack                                 70.144    

Slack (MET) :             70.204ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        29.553ns  (logic 14.196ns (48.036%)  route 15.357ns (51.964%))
  Logic Levels:           31  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 98.747 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.661    -0.697    design_1_i/BTNs_test_0/inst/clk
    SLICE_X31Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.241 r  design_1_i/BTNs_test_0/inst/H_reg[7]/Q
                         net (fo=25, routed)          1.549     1.308    design_1_i/hsv_to_rgb_0/inst/H[7]
    SLICE_X34Y47         LUT3 (Prop_lut3_I0_O)        0.146     1.454 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1/O
                         net (fo=6, routed)           0.636     2.090    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1_n_0
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.328     2.418 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4/O
                         net (fo=1, routed)           0.000     2.418    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.998 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry/O[2]
                         net (fo=1, routed)           0.949     3.947    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_n_5
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.302     4.249 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.249    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.499 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0/O[2]
                         net (fo=4, routed)           1.022     5.521    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_n_5
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.301     5.822 r  design_1_i/hsv_to_rgb_0/inst/R2__1_i_3/O
                         net (fo=1, routed)           0.770     6.592    design_1_i/hsv_to_rgb_0/inst/R2__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.443 r  design_1_i/hsv_to_rgb_0/inst/R2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.445    design_1_i/hsv_to_rgb_0/inst/R2__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.963 r  design_1_i/hsv_to_rgb_0/inst/R2__2/P[2]
                         net (fo=15, routed)          2.330    14.293    design_1_i/hsv_to_rgb_0/inst/R2__2_n_103
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.152    14.445 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_3/O
                         net (fo=4, routed)           0.848    15.293    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_3_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I0_O)        0.326    15.619 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_7/O
                         net (fo=1, routed)           0.000    15.619    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_7_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.152 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.152    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.467 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__6/O[3]
                         net (fo=2, routed)           1.097    17.564    design_1_i/hsv_to_rgb_0/inst/R1_carry__6_n_4
    SLICE_X22Y42         LUT3 (Prop_lut3_I2_O)        0.337    17.901 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_1/O
                         net (fo=2, routed)           0.648    18.550    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I3_O)        0.327    18.877 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_5/O
                         net (fo=1, routed)           0.000    18.877    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_5_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.278 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.278    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.501 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__5/O[0]
                         net (fo=6, routed)           1.410    20.911    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__5_n_7
    SLICE_X23Y39         LUT2 (Prop_lut2_I1_O)        0.299    21.210 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.210    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_i_2_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.608 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.608    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.847 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1/O[2]
                         net (fo=3, routed)           1.008    22.855    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_n_5
    SLICE_X24Y40         LUT4 (Prop_lut4_I2_O)        0.302    23.157 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_i_6/O
                         net (fo=1, routed)           0.000    23.157    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_i_6_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.537 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.537    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.654 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.654    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__2_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.771 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.771    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__3_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.888 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.888    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.005 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    24.005    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.162 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6/CO[1]
                         net (fo=15, routed)          1.924    26.086    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6_n_2
    SLICE_X35Y42         LUT6 (Prop_lut6_I1_O)        0.332    26.418 r  design_1_i/hsv_to_rgb_0/inst/R0__21_carry_i_4/O
                         net (fo=1, routed)           0.000    26.418    design_1_i/hsv_to_rgb_0/inst/R0__21_carry_i_4_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.950 r  design_1_i/hsv_to_rgb_0/inst/R0__21_carry/CO[3]
                         net (fo=1, routed)           0.000    26.950    design_1_i/hsv_to_rgb_0/inst/R0__21_carry_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.263 r  design_1_i/hsv_to_rgb_0/inst/R0__21_carry__0/O[3]
                         net (fo=1, routed)           0.667    27.930    design_1_i/hsv_to_rgb_0/inst/data1[7]
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.306    28.236 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_2/O
                         net (fo=3, routed)           0.495    28.731    design_1_i/hsv_to_rgb_0/inst/R[7]_i_2_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I2_O)        0.124    28.855 r  design_1_i/hsv_to_rgb_0/inst/B[7]_i_1/O
                         net (fo=1, routed)           0.000    28.855    design_1_i/hsv_to_rgb_0/inst/B[7]_i_1_n_0
    SLICE_X36Y44         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.578    98.747    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y44         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[7]/C
                         clock pessimism              0.473    99.220    
                         clock uncertainty           -0.190    99.030    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.029    99.059    design_1_i/hsv_to_rgb_0/inst/B_reg[7]
  -------------------------------------------------------------------
                         required time                         99.059    
                         arrival time                         -28.855    
  -------------------------------------------------------------------
                         slack                                 70.204    

Slack (MET) :             70.230ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        29.452ns  (logic 14.232ns (48.323%)  route 15.220ns (51.677%))
  Logic Levels:           31  (CARRY4=16 DSP48E1=2 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 98.672 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.697ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.661    -0.697    design_1_i/BTNs_test_0/inst/clk
    SLICE_X31Y50         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.241 r  design_1_i/BTNs_test_0/inst/H_reg[7]/Q
                         net (fo=25, routed)          1.549     1.308    design_1_i/hsv_to_rgb_0/inst/H[7]
    SLICE_X34Y47         LUT3 (Prop_lut3_I0_O)        0.146     1.454 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1/O
                         net (fo=6, routed)           0.636     2.090    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_1_n_0
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.328     2.418 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4/O
                         net (fo=1, routed)           0.000     2.418    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_i_4_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.998 r  design_1_i/hsv_to_rgb_0/inst/R3__60_carry/O[2]
                         net (fo=1, routed)           0.949     3.947    design_1_i/hsv_to_rgb_0/inst/R3__60_carry_n_5
    SLICE_X32Y48         LUT2 (Prop_lut2_I1_O)        0.302     4.249 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1/O
                         net (fo=1, routed)           0.000     4.249    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     4.499 r  design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0/O[2]
                         net (fo=4, routed)           1.022     5.521    design_1_i/hsv_to_rgb_0/inst/R3__64_carry__0_n_5
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.301     5.822 r  design_1_i/hsv_to_rgb_0/inst/R2__1_i_3/O
                         net (fo=1, routed)           0.770     6.592    design_1_i/hsv_to_rgb_0/inst/R2__1_i_3_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.443 r  design_1_i/hsv_to_rgb_0/inst/R2__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.445    design_1_i/hsv_to_rgb_0/inst/R2__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.963 r  design_1_i/hsv_to_rgb_0/inst/R2__2/P[2]
                         net (fo=15, routed)          2.330    14.293    design_1_i/hsv_to_rgb_0/inst/R2__2_n_103
    SLICE_X21Y44         LUT3 (Prop_lut3_I0_O)        0.152    14.445 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_3/O
                         net (fo=4, routed)           0.848    15.293    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_3_n_0
    SLICE_X20Y43         LUT4 (Prop_lut4_I0_O)        0.326    15.619 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_7/O
                         net (fo=1, routed)           0.000    15.619    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_i_7_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.152 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.152    design_1_i/hsv_to_rgb_0/inst/R1_carry__5_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.467 r  design_1_i/hsv_to_rgb_0/inst/R1_carry__6/O[3]
                         net (fo=2, routed)           1.097    17.564    design_1_i/hsv_to_rgb_0/inst/R1_carry__6_n_4
    SLICE_X22Y42         LUT3 (Prop_lut3_I2_O)        0.337    17.901 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_1/O
                         net (fo=2, routed)           0.648    18.550    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_1_n_0
    SLICE_X22Y42         LUT4 (Prop_lut4_I3_O)        0.327    18.877 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_5/O
                         net (fo=1, routed)           0.000    18.877    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_i_5_n_0
    SLICE_X22Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.278 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.278    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__4_n_0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.501 r  design_1_i/hsv_to_rgb_0/inst/R1__174_carry__5/O[0]
                         net (fo=6, routed)           1.410    20.911    design_1_i/hsv_to_rgb_0/inst/R1__174_carry__5_n_7
    SLICE_X23Y39         LUT2 (Prop_lut2_I1_O)        0.299    21.210 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.210    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_i_2_n_0
    SLICE_X23Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.608 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.608    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__0_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.847 r  design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1/O[2]
                         net (fo=3, routed)           1.008    22.855    design_1_i/hsv_to_rgb_0/inst/R1__286_carry__1_n_5
    SLICE_X24Y40         LUT4 (Prop_lut4_I2_O)        0.302    23.157 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_i_6/O
                         net (fo=1, routed)           0.000    23.157    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_i_6_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.537 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.537    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__1_n_0
    SLICE_X24Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.654 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.654    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__2_n_0
    SLICE_X24Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.771 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__3/CO[3]
                         net (fo=1, routed)           0.000    23.771    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__3_n_0
    SLICE_X24Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.888 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4/CO[3]
                         net (fo=1, routed)           0.000    23.888    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__4_n_0
    SLICE_X24Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.005 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    24.005    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__5_n_0
    SLICE_X24Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.162 r  design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6/CO[1]
                         net (fo=15, routed)          1.719    25.881    design_1_i/hsv_to_rgb_0/inst/R1__369_carry__6_n_2
    SLICE_X36Y42         LUT6 (Prop_lut6_I4_O)        0.332    26.213 r  design_1_i/hsv_to_rgb_0/inst/R0_carry_i_7/O
                         net (fo=1, routed)           0.000    26.213    design_1_i/hsv_to_rgb_0/inst/R0_carry_i_7_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.763 r  design_1_i/hsv_to_rgb_0/inst/R0_carry/CO[3]
                         net (fo=1, routed)           0.000    26.763    design_1_i/hsv_to_rgb_0/inst/R0_carry_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.097 r  design_1_i/hsv_to_rgb_0/inst/R0_carry__0/O[1]
                         net (fo=1, routed)           0.647    27.743    design_1_i/hsv_to_rgb_0/inst/data3[5]
    SLICE_X35Y44         LUT6 (Prop_lut6_I5_O)        0.303    28.046 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_3/O
                         net (fo=3, routed)           0.584    28.630    design_1_i/hsv_to_rgb_0/inst/R[5]_i_3_n_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I2_O)        0.124    28.754 r  design_1_i/hsv_to_rgb_0/inst/G[5]_i_1/O
                         net (fo=1, routed)           0.000    28.754    design_1_i/hsv_to_rgb_0/inst/G[5]_i_1_n_0
    SLICE_X35Y44         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.503    98.672    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X35Y44         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                         clock pessimism              0.473    99.145    
                         clock uncertainty           -0.190    98.955    
    SLICE_X35Y44         FDRE (Setup_fdre_C_D)        0.029    98.984    design_1_i/hsv_to_rgb_0/inst/G_reg[5]
  -------------------------------------------------------------------
                         required time                         98.984    
                         arrival time                         -28.754    
  -------------------------------------------------------------------
                         slack                                 70.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/H_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.566    -0.494    design_1_i/BTNs_test_0/inst/clk
    SLICE_X33Y47         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  design_1_i/BTNs_test_0/inst/H_reg[0]/Q
                         net (fo=4, routed)           0.078    -0.275    design_1_i/BTNs_test_0/inst/H[0]
    SLICE_X33Y47         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.151 r  design_1_i/BTNs_test_0/inst/h0_carry_i_1/O[1]
                         net (fo=3, routed)           0.000    -0.151    design_1_i/BTNs_test_0/inst/h2[1]
    SLICE_X33Y47         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.834    -0.729    design_1_i/BTNs_test_0/inst/clk
    SLICE_X33Y47         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[1]/C
                         clock pessimism              0.234    -0.494    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.102    -0.392    design_1_i/BTNs_test_0/inst/H_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.556    -0.504    design_1_i/BTNs_test_0/inst/clk
    SLICE_X24Y54         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  design_1_i/BTNs_test_0/inst/counter1_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.215    design_1_i/BTNs_test_0/inst/counter1_reg[10]
    SLICE_X24Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.105 r  design_1_i/BTNs_test_0/inst/counter1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.105    design_1_i/BTNs_test_0/inst/counter1_reg[8]_i_1_n_5
    SLICE_X24Y54         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.825    -0.738    design_1_i/BTNs_test_0/inst/clk
    SLICE_X24Y54         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[10]/C
                         clock pessimism              0.233    -0.504    
    SLICE_X24Y54         FDRE (Hold_fdre_C_D)         0.134    -0.370    design_1_i/BTNs_test_0/inst/counter1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.556    -0.504    design_1_i/BTNs_test_0/inst/clk
    SLICE_X24Y55         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  design_1_i/BTNs_test_0/inst/counter1_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.215    design_1_i/BTNs_test_0/inst/counter1_reg[14]
    SLICE_X24Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.105 r  design_1_i/BTNs_test_0/inst/counter1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.105    design_1_i/BTNs_test_0/inst/counter1_reg[12]_i_1_n_5
    SLICE_X24Y55         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.825    -0.738    design_1_i/BTNs_test_0/inst/clk
    SLICE_X24Y55         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[14]/C
                         clock pessimism              0.233    -0.504    
    SLICE_X24Y55         FDRE (Hold_fdre_C_D)         0.134    -0.370    design_1_i/BTNs_test_0/inst/counter1_reg[14]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.556    -0.504    design_1_i/BTNs_test_0/inst/clk
    SLICE_X24Y56         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  design_1_i/BTNs_test_0/inst/counter1_reg[18]/Q
                         net (fo=2, routed)           0.125    -0.215    design_1_i/BTNs_test_0/inst/counter1_reg[18]
    SLICE_X24Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.105 r  design_1_i/BTNs_test_0/inst/counter1_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.105    design_1_i/BTNs_test_0/inst/counter1_reg[16]_i_1_n_5
    SLICE_X24Y56         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.825    -0.738    design_1_i/BTNs_test_0/inst/clk
    SLICE_X24Y56         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[18]/C
                         clock pessimism              0.233    -0.504    
    SLICE_X24Y56         FDRE (Hold_fdre_C_D)         0.134    -0.370    design_1_i/BTNs_test_0/inst/counter1_reg[18]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.555    -0.505    design_1_i/BTNs_test_0/inst/clk
    SLICE_X24Y57         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  design_1_i/BTNs_test_0/inst/counter1_reg[22]/Q
                         net (fo=2, routed)           0.125    -0.216    design_1_i/BTNs_test_0/inst/counter1_reg[22]
    SLICE_X24Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.106 r  design_1_i/BTNs_test_0/inst/counter1_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.106    design_1_i/BTNs_test_0/inst/counter1_reg[20]_i_1_n_5
    SLICE_X24Y57         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.824    -0.739    design_1_i/BTNs_test_0/inst/clk
    SLICE_X24Y57         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[22]/C
                         clock pessimism              0.233    -0.505    
    SLICE_X24Y57         FDRE (Hold_fdre_C_D)         0.134    -0.371    design_1_i/BTNs_test_0/inst/counter1_reg[22]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.555    -0.505    design_1_i/BTNs_test_0/inst/clk
    SLICE_X24Y58         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  design_1_i/BTNs_test_0/inst/counter1_reg[26]/Q
                         net (fo=2, routed)           0.125    -0.216    design_1_i/BTNs_test_0/inst/counter1_reg[26]
    SLICE_X24Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.106 r  design_1_i/BTNs_test_0/inst/counter1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.106    design_1_i/BTNs_test_0/inst/counter1_reg[24]_i_1_n_5
    SLICE_X24Y58         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.824    -0.739    design_1_i/BTNs_test_0/inst/clk
    SLICE_X24Y58         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[26]/C
                         clock pessimism              0.233    -0.505    
    SLICE_X24Y58         FDRE (Hold_fdre_C_D)         0.134    -0.371    design_1_i/BTNs_test_0/inst/counter1_reg[26]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.555    -0.505    design_1_i/BTNs_test_0/inst/clk
    SLICE_X24Y59         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  design_1_i/BTNs_test_0/inst/counter1_reg[30]/Q
                         net (fo=2, routed)           0.125    -0.216    design_1_i/BTNs_test_0/inst/counter1_reg[30]
    SLICE_X24Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.106 r  design_1_i/BTNs_test_0/inst/counter1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.106    design_1_i/BTNs_test_0/inst/counter1_reg[28]_i_1_n_5
    SLICE_X24Y59         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.824    -0.739    design_1_i/BTNs_test_0/inst/clk
    SLICE_X24Y59         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[30]/C
                         clock pessimism              0.233    -0.505    
    SLICE_X24Y59         FDRE (Hold_fdre_C_D)         0.134    -0.371    design_1_i/BTNs_test_0/inst/counter1_reg[30]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.556    -0.504    design_1_i/BTNs_test_0/inst/clk
    SLICE_X24Y53         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  design_1_i/BTNs_test_0/inst/counter1_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.215    design_1_i/BTNs_test_0/inst/counter1_reg[6]
    SLICE_X24Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.105 r  design_1_i/BTNs_test_0/inst/counter1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.105    design_1_i/BTNs_test_0/inst/counter1_reg[4]_i_1_n_5
    SLICE_X24Y53         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.825    -0.738    design_1_i/BTNs_test_0/inst/clk
    SLICE_X24Y53         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[6]/C
                         clock pessimism              0.233    -0.504    
    SLICE_X24Y53         FDRE (Hold_fdre_C_D)         0.134    -0.370    design_1_i/BTNs_test_0/inst/counter1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.556    -0.504    design_1_i/BTNs_test_0/inst/clk
    SLICE_X24Y54         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  design_1_i/BTNs_test_0/inst/counter1_reg[10]/Q
                         net (fo=2, routed)           0.125    -0.215    design_1_i/BTNs_test_0/inst/counter1_reg[10]
    SLICE_X24Y54         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.069 r  design_1_i/BTNs_test_0/inst/counter1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.069    design_1_i/BTNs_test_0/inst/counter1_reg[8]_i_1_n_4
    SLICE_X24Y54         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.825    -0.738    design_1_i/BTNs_test_0/inst/clk
    SLICE_X24Y54         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/C
                         clock pessimism              0.233    -0.504    
    SLICE_X24Y54         FDRE (Hold_fdre_C_D)         0.134    -0.370    design_1_i/BTNs_test_0/inst/counter1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.556    -0.504    design_1_i/BTNs_test_0/inst/clk
    SLICE_X24Y55         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  design_1_i/BTNs_test_0/inst/counter1_reg[14]/Q
                         net (fo=2, routed)           0.125    -0.215    design_1_i/BTNs_test_0/inst/counter1_reg[14]
    SLICE_X24Y55         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.069 r  design_1_i/BTNs_test_0/inst/counter1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.069    design_1_i/BTNs_test_0/inst/counter1_reg[12]_i_1_n_4
    SLICE_X24Y55         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.825    -0.738    design_1_i/BTNs_test_0/inst/clk
    SLICE_X24Y55         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[15]/C
                         clock pessimism              0.233    -0.504    
    SLICE_X24Y55         FDRE (Hold_fdre_C_D)         0.134    -0.370    design_1_i/BTNs_test_0/inst/counter1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X33Y47     design_1_i/BTNs_test_0/inst/H_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X33Y47     design_1_i/BTNs_test_0/inst/H_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y49     design_1_i/BTNs_test_0/inst/H_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y49     design_1_i/BTNs_test_0/inst/H_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y49     design_1_i/BTNs_test_0/inst/H_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y49     design_1_i/BTNs_test_0/inst/H_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y50     design_1_i/BTNs_test_0/inst/H_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y50     design_1_i/BTNs_test_0/inst/H_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X33Y47     design_1_i/BTNs_test_0/inst/H_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X33Y47     design_1_i/BTNs_test_0/inst/H_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y49     design_1_i/BTNs_test_0/inst/H_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y49     design_1_i/BTNs_test_0/inst/H_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y49     design_1_i/BTNs_test_0/inst/H_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y49     design_1_i/BTNs_test_0/inst/H_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y50     design_1_i/BTNs_test_0/inst/H_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y50     design_1_i/BTNs_test_0/inst/H_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y50     design_1_i/BTNs_test_0/inst/H_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X24Y54     design_1_i/BTNs_test_0/inst/counter1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y53     design_1_i/BTNs_test_0/inst/h_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y53     design_1_i/BTNs_test_0/inst/h_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y53     design_1_i/BTNs_test_0/inst/h_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y53     design_1_i/BTNs_test_0/inst/h_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y54     design_1_i/BTNs_test_0/inst/h_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y54     design_1_i/BTNs_test_0/inst/h_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y54     design_1_i/BTNs_test_0/inst/h_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X28Y54     design_1_i/BTNs_test_0/inst/h_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y55     design_1_i/BTNs_test_0/inst/h_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y55     design_1_i/BTNs_test_0/inst/h_reg[27]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.849ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 1.323ns (58.620%)  route 0.934ns (41.380%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 11.248 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.755    -0.603    design_1_i/PWM_0/inst/clk
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.478    -0.125 r  design_1_i/PWM_0/inst/counter_reg[2]/Q
                         net (fo=11, routed)          0.934     0.809    design_1_i/PWM_0/inst/counter_reg__0[2]
    SLICE_X40Y44         LUT4 (Prop_lut4_I1_O)        0.295     1.104 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.104    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_6_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.654 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.654    design_1_i/PWM_0/inst/p_0_in[0]
    SLICE_X40Y44         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.579    11.248    design_1_i/PWM_0/inst/clk
    SLICE_X40Y44         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.588    11.836    
                         clock uncertainty           -0.135    11.701    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)       -0.198    11.503    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.503    
                         arrival time                          -1.654    
  -------------------------------------------------------------------
                         slack                                  9.849    

Slack (MET) :             9.957ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 1.116ns (51.998%)  route 1.030ns (48.002%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 11.247 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.757    -0.601    design_1_i/PWM_0/inst/clk
    SLICE_X41Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.419    -0.182 r  design_1_i/PWM_0/inst/counter_reg[4]/Q
                         net (fo=9, routed)           1.030     0.848    design_1_i/PWM_0/inst/counter_reg__0[4]
    SLICE_X39Y44         LUT4 (Prop_lut4_I1_O)        0.299     1.147 r  design_1_i/PWM_0/inst/rgb_led_tri_o0__7_carry_i_5/O
                         net (fo=1, routed)           0.000     1.147    design_1_i/PWM_0/inst/rgb_led_tri_o0__7_carry_i_5_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.545 r  design_1_i/PWM_0/inst/rgb_led_tri_o0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     1.545    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X39Y44         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.578    11.247    design_1_i/PWM_0/inst/clk
    SLICE_X39Y44         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.588    11.835    
                         clock uncertainty           -0.135    11.700    
    SLICE_X39Y44         FDRE (Setup_fdre_C_D)       -0.198    11.502    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                         11.502    
                         arrival time                          -1.545    
  -------------------------------------------------------------------
                         slack                                  9.957    

Slack (MET) :             10.003ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.766ns (32.850%)  route 1.566ns (67.150%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 11.248 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.755    -0.603    design_1_i/PWM_0/inst/clk
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.085 r  design_1_i/PWM_0/inst/counter_reg[1]/Q
                         net (fo=12, routed)          0.899     0.814    design_1_i/PWM_0/inst/counter_reg__0[1]
    SLICE_X41Y44         LUT6 (Prop_lut6_I2_O)        0.124     0.938 r  design_1_i/PWM_0/inst/counter[7]_i_2/O
                         net (fo=2, routed)           0.667     1.605    design_1_i/PWM_0/inst/counter[7]_i_2_n_0
    SLICE_X41Y44         LUT2 (Prop_lut2_I0_O)        0.124     1.729 r  design_1_i/PWM_0/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.729    design_1_i/PWM_0/inst/p_0_in__0[6]
    SLICE_X41Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.579    11.248    design_1_i/PWM_0/inst/clk
    SLICE_X41Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
                         clock pessimism              0.588    11.836    
                         clock uncertainty           -0.135    11.701    
    SLICE_X41Y44         FDRE (Setup_fdre_C_D)        0.031    11.732    design_1_i/PWM_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         11.732    
                         arrival time                          -1.729    
  -------------------------------------------------------------------
                         slack                                 10.003    

Slack (MET) :             10.019ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.794ns (33.646%)  route 1.566ns (66.354%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 11.248 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.755    -0.603    design_1_i/PWM_0/inst/clk
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.085 r  design_1_i/PWM_0/inst/counter_reg[1]/Q
                         net (fo=12, routed)          0.899     0.814    design_1_i/PWM_0/inst/counter_reg__0[1]
    SLICE_X41Y44         LUT6 (Prop_lut6_I2_O)        0.124     0.938 r  design_1_i/PWM_0/inst/counter[7]_i_2/O
                         net (fo=2, routed)           0.667     1.605    design_1_i/PWM_0/inst/counter[7]_i_2_n_0
    SLICE_X41Y44         LUT3 (Prop_lut3_I0_O)        0.152     1.757 r  design_1_i/PWM_0/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.757    design_1_i/PWM_0/inst/p_0_in__0[7]
    SLICE_X41Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.579    11.248    design_1_i/PWM_0/inst/clk
    SLICE_X41Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/C
                         clock pessimism              0.588    11.836    
                         clock uncertainty           -0.135    11.701    
    SLICE_X41Y44         FDRE (Setup_fdre_C_D)        0.075    11.776    design_1_i/PWM_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         11.776    
                         arrival time                          -1.757    
  -------------------------------------------------------------------
                         slack                                 10.019    

Slack (MET) :             10.042ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 1.306ns (60.788%)  route 0.842ns (39.212%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 11.247 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.755    -0.603    design_1_i/PWM_0/inst/clk
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.478    -0.125 r  design_1_i/PWM_0/inst/counter_reg[2]/Q
                         net (fo=11, routed)          0.842     0.717    design_1_i/PWM_0/inst/counter_reg__0[2]
    SLICE_X38Y44         LUT4 (Prop_lut4_I1_O)        0.295     1.012 r  design_1_i/PWM_0/inst/rgb_led_tri_o0__3_carry_i_6/O
                         net (fo=1, routed)           0.000     1.012    design_1_i/PWM_0/inst/rgb_led_tri_o0__3_carry_i_6_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.545 r  design_1_i/PWM_0/inst/rgb_led_tri_o0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.545    design_1_i/PWM_0/inst/p_0_in[1]
    SLICE_X38Y44         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.578    11.247    design_1_i/PWM_0/inst/clk
    SLICE_X38Y44         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.625    11.872    
                         clock uncertainty           -0.135    11.737    
    SLICE_X38Y44         FDRE (Setup_fdre_C_D)       -0.150    11.587    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                          -1.545    
  -------------------------------------------------------------------
                         slack                                 10.042    

Slack (MET) :             10.403ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.773ns (40.050%)  route 1.157ns (59.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 11.248 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.755    -0.603    design_1_i/PWM_0/inst/clk
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.478    -0.125 r  design_1_i/PWM_0/inst/counter_reg[2]/Q
                         net (fo=11, routed)          1.157     1.032    design_1_i/PWM_0/inst/counter_reg__0[2]
    SLICE_X41Y44         LUT4 (Prop_lut4_I2_O)        0.295     1.327 r  design_1_i/PWM_0/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.327    design_1_i/PWM_0/inst/p_0_in__0[3]
    SLICE_X41Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.579    11.248    design_1_i/PWM_0/inst/clk
    SLICE_X41Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/C
                         clock pessimism              0.588    11.836    
                         clock uncertainty           -0.135    11.701    
    SLICE_X41Y44         FDRE (Setup_fdre_C_D)        0.029    11.730    design_1_i/PWM_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                          -1.327    
  -------------------------------------------------------------------
                         slack                                 10.403    

Slack (MET) :             10.421ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.801ns (40.908%)  route 1.157ns (59.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 11.248 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.755    -0.603    design_1_i/PWM_0/inst/clk
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.478    -0.125 r  design_1_i/PWM_0/inst/counter_reg[2]/Q
                         net (fo=11, routed)          1.157     1.032    design_1_i/PWM_0/inst/counter_reg__0[2]
    SLICE_X41Y44         LUT5 (Prop_lut5_I0_O)        0.323     1.355 r  design_1_i/PWM_0/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.355    design_1_i/PWM_0/inst/p_0_in__0[4]
    SLICE_X41Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.579    11.248    design_1_i/PWM_0/inst/clk
    SLICE_X41Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/C
                         clock pessimism              0.588    11.836    
                         clock uncertainty           -0.135    11.701    
    SLICE_X41Y44         FDRE (Setup_fdre_C_D)        0.075    11.776    design_1_i/PWM_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         11.776    
                         arrival time                          -1.355    
  -------------------------------------------------------------------
                         slack                                 10.421    

Slack (MET) :             10.799ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.642ns (41.800%)  route 0.894ns (58.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 11.248 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.755    -0.603    design_1_i/PWM_0/inst/clk
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.085 r  design_1_i/PWM_0/inst/counter_reg[1]/Q
                         net (fo=12, routed)          0.894     0.809    design_1_i/PWM_0/inst/counter_reg__0[1]
    SLICE_X41Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.933 r  design_1_i/PWM_0/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.933    design_1_i/PWM_0/inst/p_0_in__0[5]
    SLICE_X41Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.579    11.248    design_1_i/PWM_0/inst/clk
    SLICE_X41Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
                         clock pessimism              0.588    11.836    
                         clock uncertainty           -0.135    11.701    
    SLICE_X41Y44         FDRE (Setup_fdre_C_D)        0.031    11.732    design_1_i/PWM_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         11.732    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                 10.799    

Slack (MET) :             11.091ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.351ns  (logic 0.642ns (47.532%)  route 0.709ns (52.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 11.247 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.755    -0.603    design_1_i/PWM_0/inst/clk
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.085 r  design_1_i/PWM_0/inst/counter_reg[0]/Q
                         net (fo=13, routed)          0.709     0.623    design_1_i/PWM_0/inst/counter_reg__0[0]
    SLICE_X38Y45         LUT2 (Prop_lut2_I0_O)        0.124     0.747 r  design_1_i/PWM_0/inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.747    design_1_i/PWM_0/inst/p_0_in__0[1]
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.578    11.247    design_1_i/PWM_0/inst/clk
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
                         clock pessimism              0.650    11.897    
                         clock uncertainty           -0.135    11.762    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.077    11.839    design_1_i/PWM_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.839    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                 11.091    

Slack (MET) :             11.103ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.642ns (47.815%)  route 0.701ns (52.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 11.247 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.755    -0.603    design_1_i/PWM_0/inst/clk
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.085 f  design_1_i/PWM_0/inst/counter_reg[0]/Q
                         net (fo=13, routed)          0.701     0.615    design_1_i/PWM_0/inst/counter_reg__0[0]
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.124     0.739 r  design_1_i/PWM_0/inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.739    design_1_i/PWM_0/inst/counter[0]_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.578    11.247    design_1_i/PWM_0/inst/clk
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
                         clock pessimism              0.650    11.897    
                         clock uncertainty           -0.135    11.762    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.081    11.843    design_1_i/PWM_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.843    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                 11.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.171%)  route 0.177ns (48.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.594    -0.466    design_1_i/PWM_0/inst/clk
    SLICE_X41Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  design_1_i/PWM_0/inst/counter_reg[3]/Q
                         net (fo=10, routed)          0.177    -0.148    design_1_i/PWM_0/inst/counter_reg__0[3]
    SLICE_X41Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.103 r  design_1_i/PWM_0/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    design_1_i/PWM_0/inst/p_0_in__0[5]
    SLICE_X41Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.863    -0.700    design_1_i/PWM_0/inst/clk
    SLICE_X41Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
                         clock pessimism              0.233    -0.466    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.092    -0.374    design_1_i/PWM_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.249ns (61.256%)  route 0.157ns (38.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.592    -0.468    design_1_i/PWM_0/inst/clk
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.148    -0.320 r  design_1_i/PWM_0/inst/counter_reg[2]/Q
                         net (fo=11, routed)          0.157    -0.163    design_1_i/PWM_0/inst/counter_reg__0[2]
    SLICE_X38Y45         LUT3 (Prop_lut3_I2_O)        0.101    -0.062 r  design_1_i/PWM_0/inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.062    design_1_i/PWM_0/inst/p_0_in__0[2]
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.861    -0.702    design_1_i/PWM_0/inst/clk
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
                         clock pessimism              0.233    -0.468    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.131    -0.337    design_1_i/PWM_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.592    -0.468    design_1_i/PWM_0/inst/clk
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  design_1_i/PWM_0/inst/counter_reg[1]/Q
                         net (fo=12, routed)          0.200    -0.105    design_1_i/PWM_0/inst/counter_reg__0[1]
    SLICE_X38Y45         LUT2 (Prop_lut2_I1_O)        0.045    -0.060 r  design_1_i/PWM_0/inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.060    design_1_i/PWM_0/inst/p_0_in__0[1]
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.861    -0.702    design_1_i/PWM_0/inst/clk
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
                         clock pessimism              0.233    -0.468    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.120    -0.348    design_1_i/PWM_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.210ns (46.809%)  route 0.239ns (53.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.592    -0.468    design_1_i/PWM_0/inst/clk
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  design_1_i/PWM_0/inst/counter_reg[0]/Q
                         net (fo=13, routed)          0.239    -0.066    design_1_i/PWM_0/inst/counter_reg__0[0]
    SLICE_X41Y44         LUT5 (Prop_lut5_I1_O)        0.046    -0.020 r  design_1_i/PWM_0/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.020    design_1_i/PWM_0/inst/p_0_in__0[4]
    SLICE_X41Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.863    -0.700    design_1_i/PWM_0/inst/clk
    SLICE_X41Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/C
                         clock pessimism              0.269    -0.430    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.107    -0.323    design_1_i/PWM_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.690%)  route 0.239ns (53.310%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.592    -0.468    design_1_i/PWM_0/inst/clk
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  design_1_i/PWM_0/inst/counter_reg[0]/Q
                         net (fo=13, routed)          0.239    -0.066    design_1_i/PWM_0/inst/counter_reg__0[0]
    SLICE_X41Y44         LUT4 (Prop_lut4_I1_O)        0.045    -0.021 r  design_1_i/PWM_0/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.021    design_1_i/PWM_0/inst/p_0_in__0[3]
    SLICE_X41Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.863    -0.700    design_1_i/PWM_0/inst/clk
    SLICE_X41Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/C
                         clock pessimism              0.269    -0.430    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.091    -0.339    design_1_i/PWM_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.184ns (43.158%)  route 0.242ns (56.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.594    -0.466    design_1_i/PWM_0/inst/clk
    SLICE_X41Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  design_1_i/PWM_0/inst/counter_reg[6]/Q
                         net (fo=5, routed)           0.242    -0.083    design_1_i/PWM_0/inst/counter_reg__0[6]
    SLICE_X41Y44         LUT3 (Prop_lut3_I1_O)        0.043    -0.040 r  design_1_i/PWM_0/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.040    design_1_i/PWM_0/inst/p_0_in__0[7]
    SLICE_X41Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.863    -0.700    design_1_i/PWM_0/inst/clk
    SLICE_X41Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/C
                         clock pessimism              0.233    -0.466    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.107    -0.359    design_1_i/PWM_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.423%)  route 0.242ns (56.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.594    -0.466    design_1_i/PWM_0/inst/clk
    SLICE_X41Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  design_1_i/PWM_0/inst/counter_reg[6]/Q
                         net (fo=5, routed)           0.242    -0.083    design_1_i/PWM_0/inst/counter_reg__0[6]
    SLICE_X41Y44         LUT2 (Prop_lut2_I1_O)        0.045    -0.038 r  design_1_i/PWM_0/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.038    design_1_i/PWM_0/inst/p_0_in__0[6]
    SLICE_X41Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.863    -0.700    design_1_i/PWM_0/inst/clk
    SLICE_X41Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
                         clock pessimism              0.233    -0.466    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.092    -0.374    design_1_i/PWM_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.301ns (78.442%)  route 0.083ns (21.558%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.594    -0.466    design_1_i/PWM_0/inst/clk
    SLICE_X41Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/PWM_0/inst/counter_reg[6]/Q
                         net (fo=5, routed)           0.083    -0.243    design_1_i/PWM_0/inst/counter_reg__0[6]
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.045    -0.198 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.198    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_4_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.083 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.083    design_1_i/PWM_0/inst/p_0_in[0]
    SLICE_X40Y44         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.863    -0.700    design_1_i/PWM_0/inst/clk
    SLICE_X40Y44         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.246    -0.453    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.026    -0.427    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.209ns (43.754%)  route 0.269ns (56.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.592    -0.468    design_1_i/PWM_0/inst/clk
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.304 f  design_1_i/PWM_0/inst/counter_reg[0]/Q
                         net (fo=13, routed)          0.269    -0.036    design_1_i/PWM_0/inst/counter_reg__0[0]
    SLICE_X38Y45         LUT1 (Prop_lut1_I0_O)        0.045     0.009 r  design_1_i/PWM_0/inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.009    design_1_i/PWM_0/inst/counter[0]_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.861    -0.702    design_1_i/PWM_0/inst/clk
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
                         clock pessimism              0.233    -0.468    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.121    -0.347    design_1_i/PWM_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.274ns (51.922%)  route 0.254ns (48.078%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.594    -0.466    design_1_i/PWM_0/inst/clk
    SLICE_X41Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.325 f  design_1_i/PWM_0/inst/counter_reg[5]/Q
                         net (fo=8, routed)           0.254    -0.072    design_1_i/PWM_0/inst/counter_reg__0[5]
    SLICE_X38Y44         LUT4 (Prop_lut4_I2_O)        0.049    -0.023 r  design_1_i/PWM_0/inst/rgb_led_tri_o0__3_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.023    design_1_i/PWM_0/inst/rgb_led_tri_o0__3_carry_i_1_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084     0.061 r  design_1_i/PWM_0/inst/rgb_led_tri_o0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.061    design_1_i/PWM_0/inst/p_0_in[1]
    SLICE_X38Y44         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.861    -0.702    design_1_i/PWM_0/inst/clk
    SLICE_X38Y44         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.269    -0.432    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.055    -0.377    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.439    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X38Y45     design_1_i/PWM_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X38Y45     design_1_i/PWM_0/inst/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X38Y45     design_1_i/PWM_0/inst/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X41Y44     design_1_i/PWM_0/inst/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X41Y44     design_1_i/PWM_0/inst/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X41Y44     design_1_i/PWM_0/inst/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X41Y44     design_1_i/PWM_0/inst/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X41Y44     design_1_i/PWM_0/inst/counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y44     design_1_i/PWM_0/inst/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y44     design_1_i/PWM_0/inst/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y44     design_1_i/PWM_0/inst/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y44     design_1_i/PWM_0/inst/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y44     design_1_i/PWM_0/inst/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y44     design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X38Y45     design_1_i/PWM_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X38Y45     design_1_i/PWM_0/inst/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X38Y45     design_1_i/PWM_0/inst/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y44     design_1_i/PWM_0/inst/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X38Y45     design_1_i/PWM_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X38Y45     design_1_i/PWM_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X38Y45     design_1_i/PWM_0/inst/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X38Y45     design_1_i/PWM_0/inst/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X38Y45     design_1_i/PWM_0/inst/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X38Y45     design_1_i/PWM_0/inst/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y44     design_1_i/PWM_0/inst/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y44     design_1_i/PWM_0/inst/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y44     design_1_i/PWM_0/inst/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y44     design_1_i/PWM_0/inst/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.759ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 1.323ns (44.628%)  route 1.642ns (55.372%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 11.248 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.677    -0.681    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X34Y44         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.478    -0.203 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]/Q
                         net (fo=2, routed)           1.642     1.438    design_1_i/PWM_0/inst/R[3]
    SLICE_X40Y44         LUT4 (Prop_lut4_I2_O)        0.295     1.733 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.733    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_6_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.283 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.283    design_1_i/PWM_0/inst/p_0_in[0]
    SLICE_X40Y44         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.579    11.248    design_1_i/PWM_0/inst/clk
    SLICE_X40Y44         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.303    11.550    
                         clock uncertainty           -0.310    11.241    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)       -0.198    11.043    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.043    
                         arrival time                          -2.283    
  -------------------------------------------------------------------
                         slack                                  8.759    

Slack (MET) :             8.941ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.752ns  (logic 1.231ns (44.731%)  route 1.521ns (55.269%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 11.247 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.755    -0.603    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X37Y44         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.419    -0.184 r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/Q
                         net (fo=2, routed)           1.521     1.337    design_1_i/PWM_0/inst/G[1]
    SLICE_X38Y44         LUT4 (Prop_lut4_I2_O)        0.299     1.636 r  design_1_i/PWM_0/inst/rgb_led_tri_o0__3_carry_i_7/O
                         net (fo=1, routed)           0.000     1.636    design_1_i/PWM_0/inst/rgb_led_tri_o0__3_carry_i_7_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.149 r  design_1_i/PWM_0/inst/rgb_led_tri_o0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     2.149    design_1_i/PWM_0/inst/p_0_in[1]
    SLICE_X38Y44         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.578    11.247    design_1_i/PWM_0/inst/clk
    SLICE_X38Y44         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.303    11.549    
                         clock uncertainty           -0.310    11.240    
    SLICE_X38Y44         FDRE (Setup_fdre_C_D)       -0.150    11.090    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                         11.090    
                         arrival time                          -2.149    
  -------------------------------------------------------------------
                         slack                                  8.941    

Slack (MET) :             9.091ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.978ns (38.303%)  route 1.575ns (61.697%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 11.247 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          1.755    -0.603    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y44         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.147 r  design_1_i/hsv_to_rgb_0/inst/B_reg[7]/Q
                         net (fo=2, routed)           1.575     1.428    design_1_i/PWM_0/inst/B[5]
    SLICE_X39Y44         LUT4 (Prop_lut4_I2_O)        0.124     1.552 r  design_1_i/PWM_0/inst/rgb_led_tri_o0__7_carry_i_5/O
                         net (fo=1, routed)           0.000     1.552    design_1_i/PWM_0/inst/rgb_led_tri_o0__7_carry_i_5_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.950 r  design_1_i/PWM_0/inst/rgb_led_tri_o0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     1.950    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X39Y44         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          1.578    11.247    design_1_i/PWM_0/inst/clk
    SLICE_X39Y44         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.303    11.549    
                         clock uncertainty           -0.310    11.240    
    SLICE_X39Y44         FDRE (Setup_fdre_C_D)       -0.198    11.042    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                         11.042    
                         arrival time                          -1.950    
  -------------------------------------------------------------------
                         slack                                  9.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.317ns (39.912%)  route 0.477ns (60.088%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.592    -0.468    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y43         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/Q
                         net (fo=2, routed)           0.477     0.150    design_1_i/PWM_0/inst/R[0]
    SLICE_X40Y44         LUT4 (Prop_lut4_I0_O)        0.044     0.194 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.194    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_3_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.326 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.326    design_1_i/PWM_0/inst/p_0_in[0]
    SLICE_X40Y44         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.863    -0.700    design_1_i/PWM_0/inst/clk
    SLICE_X40Y44         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.552    -0.148    
                         clock uncertainty            0.310     0.162    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.026     0.188    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.319ns (38.128%)  route 0.518ns (61.872%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.592    -0.468    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y43         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  design_1_i/hsv_to_rgb_0/inst/G_reg[4]/Q
                         net (fo=2, routed)           0.518     0.213    design_1_i/PWM_0/inst/G[2]
    SLICE_X38Y44         LUT4 (Prop_lut4_I0_O)        0.044     0.257 r  design_1_i/PWM_0/inst/rgb_led_tri_o0__3_carry_i_2/O
                         net (fo=1, routed)           0.000     0.257    design_1_i/PWM_0/inst/rgb_led_tri_o0__3_carry_i_2_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     0.368 r  design_1_i/PWM_0/inst/rgb_led_tri_o0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.368    design_1_i/PWM_0/inst/p_0_in[1]
    SLICE_X38Y44         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.861    -0.702    design_1_i/PWM_0/inst/clk
    SLICE_X38Y44         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.552    -0.150    
                         clock uncertainty            0.310     0.160    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.055     0.215    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.326ns (38.851%)  route 0.513ns (61.149%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=82, routed)          0.565    -0.495    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X34Y44         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  design_1_i/hsv_to_rgb_0/inst/B_reg[5]/Q
                         net (fo=2, routed)           0.513     0.182    design_1_i/PWM_0/inst/B[3]
    SLICE_X39Y44         LUT4 (Prop_lut4_I3_O)        0.043     0.225 r  design_1_i/PWM_0/inst/rgb_led_tri_o0__7_carry_i_2/O
                         net (fo=1, routed)           0.000     0.225    design_1_i/PWM_0/inst/rgb_led_tri_o0__7_carry_i_2_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     0.344 r  design_1_i/PWM_0/inst/rgb_led_tri_o0__7_carry/CO[3]
                         net (fo=1, routed)           0.000     0.344    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X39Y44         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=11, routed)          0.861    -0.702    design_1_i/PWM_0/inst/clk
    SLICE_X39Y44         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.552    -0.150    
                         clock uncertainty            0.310     0.160    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.026     0.186    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.158    





