0.6
2016.3
Oct 10 2016
19:46:48
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_13_skiplist_prefetch/skip_list_prefetch/solution1/sim/verilog/AESL_axi_master_A_BUS.v,1589960466,systemVerilog,,,,AESL_axi_master_A_BUS,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_13_skiplist_prefetch/skip_list_prefetch/solution1/sim/verilog/AESL_axi_slave_CFG.v,1589960466,systemVerilog,,,,AESL_axi_slave_CFG,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_13_skiplist_prefetch/skip_list_prefetch/solution1/sim/verilog/skip_list_prefetch.autotb.v,1589960466,systemVerilog,,,,apatb_skip_list_prefetch_top,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_13_skiplist_prefetch/skip_list_prefetch/solution1/sim/verilog/skip_list_prefetch.v,1589960439,systemVerilog,,,,skip_list_prefetch,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_13_skiplist_prefetch/skip_list_prefetch/solution1/sim/verilog/skip_list_prefetch_A_BUS_m_axi.v,1589960440,systemVerilog,,,,skip_list_prefetch_A_BUS_m_axi;skip_list_prefetch_A_BUS_m_axi_buffer;skip_list_prefetch_A_BUS_m_axi_decoder;skip_list_prefetch_A_BUS_m_axi_fifo;skip_list_prefetch_A_BUS_m_axi_read;skip_list_prefetch_A_BUS_m_axi_reg_slice;skip_list_prefetch_A_BUS_m_axi_throttl;skip_list_prefetch_A_BUS_m_axi_write,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_13_skiplist_prefetch/skip_list_prefetch/solution1/sim/verilog/skip_list_prefetch_CFG_s_axi.v,1589960439,systemVerilog,,,,skip_list_prefetch_CFG_s_axi,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
