Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 25 22:25:14 2025
| Host         : Kahu running 64-bit major release  (build 9200)
| Command      : report_utilization -file toplevel_utilization_placed.rpt -pb toplevel_utilization_placed.pb
| Design       : toplevel
| Device       : xczu1cg-sbva484-1-e
| Speed File   : -1
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 2720 |     0 |          0 |     37440 |  7.26 |
|   LUT as Logic             | 2648 |     0 |          0 |     37440 |  7.07 |
|   LUT as Memory            |   72 |     0 |          0 |     15840 |  0.45 |
|     LUT as Distributed RAM |   72 |     0 |            |           |       |
|     LUT as Shift Register  |    0 |     0 |            |           |       |
| CLB Registers              | 2043 |     0 |          0 |     74880 |  2.73 |
|   Register as Flip Flop    | 2043 |     0 |          0 |     74880 |  2.73 |
|   Register as Latch        |    0 |     0 |          0 |     74880 |  0.00 |
| CARRY8                     |   98 |     0 |          0 |      4680 |  2.09 |
| F7 Muxes                   |    0 |     0 |          0 |     18720 |  0.00 |
| F8 Muxes                   |    0 |     0 |          0 |      9360 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |      4680 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 147   |          Yes |         Set |            - |
| 1896  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        |  564 |     0 |          0 |      4680 | 12.05 |
|   CLBL                                     |  368 |     0 |            |           |       |
|   CLBM                                     |  196 |     0 |            |           |       |
| LUT as Logic                               | 2648 |     0 |          0 |     37440 |  7.07 |
|   using O5 output only                     |   31 |       |            |           |       |
|   using O6 output only                     | 2005 |       |            |           |       |
|   using O5 and O6                          |  612 |       |            |           |       |
| LUT as Memory                              |   72 |     0 |          0 |     15840 |  0.45 |
|   LUT as Distributed RAM                   |   72 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    0 |       |            |           |       |
|     using O5 and O6                        |   72 |       |            |           |       |
|   LUT as Shift Register                    |    0 |     0 |            |           |       |
| CLB Registers                              | 2043 |     0 |          0 |     74880 |  2.73 |
|   Register driven from within the CLB      | 1121 |       |            |           |       |
|   Register driven from outside the CLB     |  922 |       |            |           |       |
|     LUT in front of the register is unused |  373 |       |            |           |       |
|     LUT in front of the register is used   |  549 |       |            |           |       |
| Unique Control Sets                        |  118 |       |          0 |      9360 |  1.26 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   40 |     0 |          0 |       108 | 37.04 |
|   RAMB36/FIFO*    |   40 |     0 |          0 |       108 | 37.04 |
|     RAMB36E2 only |   40 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       216 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       216 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   17 |    17 |          0 |        82 | 20.73 |
| HPIOB_M          |    2 |     2 |          0 |        26 |  7.69 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    2 |       |            |           |       |
| HPIOB_S          |    1 |     1 |          0 |        26 |  3.85 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    1 |       |            |           |       |
| HDIOB_M          |    9 |     9 |          0 |        12 | 75.00 |
|   INPUT          |    3 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    6 |       |            |           |       |
| HDIOB_S          |    5 |     5 |          0 |        12 | 41.67 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    3 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        12 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |       936 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |          0 |       184 |  1.63 |
|   BUFGCE             |    2 |     0 |          0 |        76 |  2.63 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        24 |  0.00 |
| PLL                  |    0 |     0 |          0 |         6 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         3 | 33.33 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+------------+-----------+--------+
| Site Type | Used | Fixed | Prohibited | Available |  Util% |
+-----------+------+-------+------------+-----------+--------+
| PS8       |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |          0 |         1 |   0.00 |
+-----------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 1896 |            Register |
| LUT6       | 1188 |                 CLB |
| LUT4       |  966 |                 CLB |
| LUT5       |  503 |                 CLB |
| LUT2       |  294 |                 CLB |
| LUT3       |  273 |                 CLB |
| FDSE       |  147 |            Register |
| RAMD32     |  124 |                 CLB |
| CARRY8     |   98 |                 CLB |
| RAMB36E2   |   40 |            BLOCKRAM |
| LUT1       |   36 |                 CLB |
| RAMS32     |   20 |                 CLB |
| INBUF      |   15 |                 I/O |
| IBUFCTRL   |   15 |              Others |
| OBUFT      |   12 |                 I/O |
| OBUF       |    2 |                 I/O |
| BUFGCE     |    2 |               Clock |
| PS8        |    1 |            Advanced |
| MMCME4_ADV |    1 |               Clock |
| BUFG_PS    |    1 |               Clock |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------------+------+
|               Ref Name              | Used |
+-------------------------------------+------+
| zynqTOclkwizard_zynq_ultra_ps_e_0_0 |    1 |
| zynqTOclkwizard_clk_wiz_0_0         |    1 |
| aee_rom                             |    1 |
+-------------------------------------+------+


