git clone --depth 1 --no-tags https://github.com/AlyamanMas/dd1-proj2.git f:/verilog_sva_gh_scraper/data/full_repos/728750925
git clone --depth 1 --no-tags https://github.com/govardhnn/Low_Power_Multidimensional_Sorters.git f:/verilog_sva_gh_scraper/data/full_repos/726146498
git clone --depth 1 --no-tags https://github.com/Qglddd111/cnn_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/727633684
git clone --depth 1 --no-tags https://github.com/117XinyuLi/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/727302408
git clone --depth 1 --no-tags https://github.com/MachineKiller36/Simple_Verilog_Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/732318630
git clone --depth 1 --no-tags https://github.com/meeeeet/Single-Cycle-MIPS32-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/732176964
git clone --depth 1 --no-tags https://github.com/OmarMongy/Fast_Adders.git f:/verilog_sva_gh_scraper/data/full_repos/726134233
git clone --depth 1 --no-tags https://github.com/abhilash306/8-bit-Cordic-Algoritm-to-calculate-Cosine-and-Sine.git f:/verilog_sva_gh_scraper/data/full_repos/728088532
git clone --depth 1 --no-tags https://github.com/KenSu2003/alu_registerfile.git f:/verilog_sva_gh_scraper/data/full_repos/730755295
git clone --depth 1 --no-tags https://github.com/DWARAKRAM/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/732357858
git clone --depth 1 --no-tags https://github.com/haoranyan2022/simple_RISC_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/725469033
git clone --depth 1 --no-tags https://github.com/ARUNEMB3101/100_Days_Of_RTL_Target.git f:/verilog_sva_gh_scraper/data/full_repos/728243053
git clone --depth 1 --no-tags https://github.com/Abhirecket/Round-Robin-Arbiter-Fixed-Time-Sclices.git f:/verilog_sva_gh_scraper/data/full_repos/724455068
git clone --depth 1 --no-tags https://github.com/Hir0Yat0/Verilog-8-Bit-Simple-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/730220801
git clone --depth 1 --no-tags https://github.com/vinis001/SPI-PROTOCOL-DESIGNING.git f:/verilog_sva_gh_scraper/data/full_repos/732271765
git clone --depth 1 --no-tags https://github.com/6902140/cpu_design_verilog-xjtu-version-.git f:/verilog_sva_gh_scraper/data/full_repos/728807300
git clone --depth 1 --no-tags https://github.com/tasneem-elhady/8259-PIC.git f:/verilog_sva_gh_scraper/data/full_repos/731048811
git clone --depth 1 --no-tags https://github.com/Ammar-Bin-Amir/I2C.git f:/verilog_sva_gh_scraper/data/full_repos/724991380
git clone --depth 1 --no-tags https://github.com/sprsr/4xSA_Cache.git f:/verilog_sva_gh_scraper/data/full_repos/723947186
git clone --depth 1 --no-tags https://github.com/Layheng-Hok/Digital-Piano.git f:/verilog_sva_gh_scraper/data/full_repos/726389661
git clone --depth 1 --no-tags https://github.com/sprsr/spek_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/728024503
git clone --depth 1 --no-tags https://github.com/m1geo/Pi5-Artix-FPGA-Hat.git f:/verilog_sva_gh_scraper/data/full_repos/730899936
git clone --depth 1 --no-tags https://github.com/Abhirecket/Divide-by-three.git f:/verilog_sva_gh_scraper/data/full_repos/724526146
git clone --depth 1 --no-tags https://github.com/Rajneesh-pine/AES_128_Encryption_Standard.git f:/verilog_sva_gh_scraper/data/full_repos/726372105
git clone --depth 1 --no-tags https://github.com/KenSu2003/cpu_controller.git f:/verilog_sva_gh_scraper/data/full_repos/730756456
git clone --depth 1 --no-tags https://github.com/ldsj-05/Tetris.git f:/verilog_sva_gh_scraper/data/full_repos/727783356
git clone --depth 1 --no-tags https://github.com/Cili/Right_Note_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/727278685
git clone --depth 1 --no-tags https://github.com/LiSeafood/BookCPU.git f:/verilog_sva_gh_scraper/data/full_repos/731618870
git clone --depth 1 --no-tags https://github.com/BigPig-Bro/Pango.git f:/verilog_sva_gh_scraper/data/full_repos/729634225
git clone --depth 1 --no-tags https://github.com/babarose/CSE3215_TermProject_2023.git f:/verilog_sva_gh_scraper/data/full_repos/724761660
git clone --depth 1 --no-tags https://github.com/Joy-Zhe/FPGA-Communication.git f:/verilog_sva_gh_scraper/data/full_repos/724015279
git clone --depth 1 --no-tags https://github.com/yceachan/Single-Cycle-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/726414839
git clone --depth 1 --no-tags https://github.com/Buzz2Z/EDA_clock.git f:/verilog_sva_gh_scraper/data/full_repos/728164493
git clone --depth 1 --no-tags https://github.com/AidanNowa/EC551_Project.git f:/verilog_sva_gh_scraper/data/full_repos/724854753
git clone --depth 1 --no-tags https://github.com/Nimesh-Singh/DD_Project.git f:/verilog_sva_gh_scraper/data/full_repos/726922970
git clone --depth 1 --no-tags https://github.com/SoheilHajianManesh/Computer-Architecture-Project.git f:/verilog_sva_gh_scraper/data/full_repos/725768830
git clone --depth 1 --no-tags https://github.com/6430003421-koraphat-nickname-is-nine/Pong-Project.git f:/verilog_sva_gh_scraper/data/full_repos/728932215
git clone --depth 1 --no-tags https://github.com/Cborgg/Elevator-Control-System.git f:/verilog_sva_gh_scraper/data/full_repos/731075458
git clone --depth 1 --no-tags https://github.com/Leonard2310/Verilog_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/727116136
git clone --depth 1 --no-tags https://github.com/xNTsai/CA_FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/729091066
git clone --depth 1 --no-tags https://github.com/VisonEmbedder/VisionEmbedder.git f:/verilog_sva_gh_scraper/data/full_repos/727101966
git clone --depth 1 --no-tags https://github.com/telos27/rvrtl.git f:/verilog_sva_gh_scraper/data/full_repos/728611573
git clone --depth 1 --no-tags https://github.com/franksking4/Plinkoboard.git f:/verilog_sva_gh_scraper/data/full_repos/732510858
git clone --depth 1 --no-tags https://github.com/Yixin-Gong/karatsuba_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/730559895
git clone --depth 1 --no-tags https://github.com/Lasya-G/FPGA_Modified-CSR-based-Sparse-matrix-Vector-Multliplication.git f:/verilog_sva_gh_scraper/data/full_repos/725478724
git clone --depth 1 --no-tags https://github.com/AUDIY/AUDIY_Verilog_IP.git f:/verilog_sva_gh_scraper/data/full_repos/729711880
git clone --depth 1 --no-tags https://github.com/Ragenot/RISCV-single-cycle.git f:/verilog_sva_gh_scraper/data/full_repos/724280759
git clone --depth 1 --no-tags https://github.com/AryaTripathi/CryptoProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/724925222
git clone --depth 1 --no-tags https://github.com/alejandrasot23/anarquia.git f:/verilog_sva_gh_scraper/data/full_repos/723954626
git clone --depth 1 --no-tags https://github.com/justinliu1118/enigma.git f:/verilog_sva_gh_scraper/data/full_repos/725042910
git clone --depth 1 --no-tags https://github.com/MilkMilk233/MIPS-integration.git f:/verilog_sva_gh_scraper/data/full_repos/725081800
git clone --depth 1 --no-tags https://github.com/dgravier/Bebedero-para-mascotas.git f:/verilog_sva_gh_scraper/data/full_repos/725579150
git clone --depth 1 --no-tags https://github.com/MeenakshiShankar/ESDC-23-Project.git f:/verilog_sva_gh_scraper/data/full_repos/725761096
git clone --depth 1 --no-tags https://github.com/SebastianGrillo/Proyecto-Electr-nica-Digital-I.git f:/verilog_sva_gh_scraper/data/full_repos/725364476
git clone --depth 1 --no-tags https://github.com/rpreciga/ProyectoDigital1.git f:/verilog_sva_gh_scraper/data/full_repos/725311385
git clone --depth 1 --no-tags https://github.com/Nancy0192/VGA-DISPLAY.git f:/verilog_sva_gh_scraper/data/full_repos/725560689
git clone --depth 1 --no-tags https://github.com/V-Pranathi/FPGA_PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/725679062
git clone --depth 1 --no-tags https://github.com/priyankahembram/8bit-microcontroller-unit.git f:/verilog_sva_gh_scraper/data/full_repos/726356143
git clone --depth 1 --no-tags https://github.com/AbdulMoizSheikh1/Conv_Accel_2.git f:/verilog_sva_gh_scraper/data/full_repos/727153697
git clone --depth 1 --no-tags https://github.com/PlutoPuppy/Pong.git f:/verilog_sva_gh_scraper/data/full_repos/727319453
git clone --depth 1 --no-tags https://github.com/WilliamJWen/JumpingPony.git f:/verilog_sva_gh_scraper/data/full_repos/727349767
git clone --depth 1 --no-tags https://github.com/urielcho/OQPSK_A_GFMPW1.git f:/verilog_sva_gh_scraper/data/full_repos/727809919
git clone --depth 1 --no-tags https://github.com/reaahuja/ECE241_Project.git f:/verilog_sva_gh_scraper/data/full_repos/727851835
git clone --depth 1 --no-tags https://github.com/meilleur04/verilog-game.git f:/verilog_sva_gh_scraper/data/full_repos/727965485
git clone --depth 1 --no-tags https://github.com/DanielBarrios2190/OpenLane_in_Actions.git f:/verilog_sva_gh_scraper/data/full_repos/725766385
git clone --depth 1 --no-tags https://github.com/dnjayasinghe/SASEBO-GIII-CLKDivider.git f:/verilog_sva_gh_scraper/data/full_repos/727983785
git clone --depth 1 --no-tags https://github.com/cigtry/code.git f:/verilog_sva_gh_scraper/data/full_repos/729393084
git clone --depth 1 --no-tags https://github.com/Sibonji/sha-256.git f:/verilog_sva_gh_scraper/data/full_repos/729139555
git clone --depth 1 --no-tags https://github.com/addp4/ppu.git f:/verilog_sva_gh_scraper/data/full_repos/729436101
git clone --depth 1 --no-tags https://github.com/Myplestory/32bitALU.git f:/verilog_sva_gh_scraper/data/full_repos/728852721
git clone --depth 1 --no-tags https://github.com/LKirila/UA-ECE480.git f:/verilog_sva_gh_scraper/data/full_repos/729892149
git clone --depth 1 --no-tags https://github.com/ConstantineWang/2048_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/724304562
git clone --depth 1 --no-tags https://github.com/GayatriVemuri/ECE540_FinalProject_Car_Racing.git f:/verilog_sva_gh_scraper/data/full_repos/727561021
git clone --depth 1 --no-tags https://github.com/Mond45/Pong.git f:/verilog_sva_gh_scraper/data/full_repos/729934420
git clone --depth 1 --no-tags https://github.com/wallento/gfmpw-1.git f:/verilog_sva_gh_scraper/data/full_repos/730261452
git clone --depth 1 --no-tags https://github.com/TGWil/reconfinal.git f:/verilog_sva_gh_scraper/data/full_repos/730957229
git clone --depth 1 --no-tags https://github.com/ngocrc3108/test.git f:/verilog_sva_gh_scraper/data/full_repos/731016348
git clone --depth 1 --no-tags https://github.com/rs545837/UnUltimate-Tic-Tac-Toe.git f:/verilog_sva_gh_scraper/data/full_repos/728432692
git clone --depth 1 --no-tags https://github.com/jaydonalexis/RISC-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/731514114
git clone --depth 1 --no-tags https://github.com/gonzafernan/cese-mys-zynq7.git f:/verilog_sva_gh_scraper/data/full_repos/731088310
git clone --depth 1 --no-tags https://github.com/AhmedBaraka50/ASIC-implementation-of-8-bit-UART-communication-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/731128490
git clone --depth 1 --no-tags https://github.com/bogimaneeshkumar/interiit-project.git f:/verilog_sva_gh_scraper/data/full_repos/727655926
git clone --depth 1 --no-tags https://github.com/PolianaTome/projsensor.git f:/verilog_sva_gh_scraper/data/full_repos/731747407
git clone --depth 1 --no-tags https://github.com/proppy/xls-openmpw-tapeouts.git f:/verilog_sva_gh_scraper/data/full_repos/728554992
git clone --depth 1 --no-tags https://github.com/keisuke0821/el_encoder.git f:/verilog_sva_gh_scraper/data/full_repos/729749820
git clone --depth 1 --no-tags https://github.com/SamanMohseni/FCDNNAccelerator.git f:/verilog_sva_gh_scraper/data/full_repos/731937167
git clone --depth 1 --no-tags https://github.com/Gmann620/ECE_287_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/726298120
git clone --depth 1 --no-tags https://github.com/feltsja/ECE287-Simon-Says.git f:/verilog_sva_gh_scraper/data/full_repos/730483803
git clone --depth 1 --no-tags https://github.com/hmcdougall/missile-command.git f:/verilog_sva_gh_scraper/data/full_repos/728247422
git clone --depth 1 --no-tags https://github.com/Tincan0325/final_project.git f:/verilog_sva_gh_scraper/data/full_repos/730130264
git clone --depth 1 --no-tags https://github.com/omarkashif/RISC-V-Implementation-.git f:/verilog_sva_gh_scraper/data/full_repos/732511912
git clone --depth 1 --no-tags https://github.com/hibx/FROGGER.git f:/verilog_sva_gh_scraper/data/full_repos/732358297
git clone --depth 1 --no-tags https://github.com/sokungz01/nguchock-projai-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/728838603
git clone --depth 1 --no-tags https://github.com/DeepLogicCore/FPGA-UART.git f:/verilog_sva_gh_scraper/data/full_repos/729469501
git clone --depth 1 --no-tags https://github.com/Cerulime/SUSTech_CS211_Project.git f:/verilog_sva_gh_scraper/data/full_repos/726809148
git clone --depth 1 --no-tags https://github.com/0xkerem/digital_design_of_calculator.git f:/verilog_sva_gh_scraper/data/full_repos/732369542
git clone --depth 1 --no-tags https://github.com/ALanStewart47/Altera_EP4CE10.git f:/verilog_sva_gh_scraper/data/full_repos/732350509
git clone --depth 1 --no-tags https://github.com/RMalone8/EC311_FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/727758260
git clone --depth 1 --no-tags https://github.com/24x7fpga/iVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/724308123
git clone --depth 1 --no-tags https://github.com/GorakhiyaDrashti/RTL_Coding.git f:/verilog_sva_gh_scraper/data/full_repos/726146549
