{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1526544757389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1526544757389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 17 11:12:37 2018 " "Processing started: Thu May 17 11:12:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1526544757389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1526544757389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1526544757389 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1526544757937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/maora/desktop/github/architecture-of-cpu-projects/lab3/vhdl/add_sub_fpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/maora/desktop/github/architecture-of-cpu-projects/lab3/vhdl/add_sub_fpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD_SUB_FPU-gate_level " "Found design unit 1: ADD_SUB_FPU-gate_level" {  } { { "../../LAB3/VHDL/ADD_SUB_FPU.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB3/VHDL/ADD_SUB_FPU.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1526544758739 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_FPU " "Found entity 1: ADD_SUB_FPU" {  } { { "../../LAB3/VHDL/ADD_SUB_FPU.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/LAB3/VHDL/ADD_SUB_FPU.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1526544758739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1526544758739 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../LAB 2/VHDL/LeadingZeros_counter.vhd " "Can't analyze file -- file ../LAB 2/VHDL/LeadingZeros_counter.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1526544758755 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../LAB 2/VHDL/MUL_FPU.vhd " "Can't analyze file -- file ../LAB 2/VHDL/MUL_FPU.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1526544758758 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../LAB 2/VHDL/FloatingPointConvertor.vhd " "Can't analyze file -- file ../LAB 2/VHDL/FloatingPointConvertor.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1526544758760 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../LAB 2/VHDL/7-Segment_8_bit.vhd " "Can't analyze file -- file ../LAB 2/VHDL/7-Segment_8_bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1526544758760 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../LAB 2/VHDL/FPGA_design.vhd " "Can't analyze file -- file ../LAB 2/VHDL/FPGA_design.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1526544758760 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../LAB 2/VHDL/ALU.vhd " "Can't analyze file -- file ../LAB 2/VHDL/ALU.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1526544758760 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../LAB 2/VHDL/ADD.vhd " "Can't analyze file -- file ../LAB 2/VHDL/ADD.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1526544758760 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../LAB 2/VHDL/Arithmetic_selector.vhd " "Can't analyze file -- file ../LAB 2/VHDL/Arithmetic_selector.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1526544758776 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../LAB 2/VHDL/FPU_selector.vhd " "Can't analyze file -- file ../LAB 2/VHDL/FPU_selector.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1526544758776 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../LAB 2/VHDL/FPU_Unit.vhd " "Can't analyze file -- file ../LAB 2/VHDL/FPU_Unit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1526544758776 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../LAB 2/VHDL/full_adder.vhd " "Can't analyze file -- file ../LAB 2/VHDL/full_adder.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1526544758776 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../LAB 2/VHDL/MAX_MIN.vhd " "Can't analyze file -- file ../LAB 2/VHDL/MAX_MIN.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1526544758791 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../LAB 2/VHDL/MUL.vhd " "Can't analyze file -- file ../LAB 2/VHDL/MUL.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1526544758791 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../LAB 2/VHDL/MUX_Nbits.vhd " "Can't analyze file -- file ../LAB 2/VHDL/MUX_Nbits.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1526544758791 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../LAB 2/VHDL/N_dff.vhd " "Can't analyze file -- file ../LAB 2/VHDL/N_dff.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1526544758791 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../LAB 2/VHDL/Output_Selector.vhd " "Can't analyze file -- file ../LAB 2/VHDL/Output_Selector.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1526544758791 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../LAB 2/VHDL/shift_Nbits.vhd " "Can't analyze file -- file ../LAB 2/VHDL/shift_Nbits.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1526544758807 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../LAB 2/VHDL/shift_unit.vhd " "Can't analyze file -- file ../LAB 2/VHDL/shift_unit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1526544758807 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../LAB 2/VHDL/Swap.vhd " "Can't analyze file -- file ../LAB 2/VHDL/Swap.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1526544758807 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../LAB 2/VHDL/xor.vhd " "Can't analyze file -- file ../LAB 2/VHDL/xor.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1526544758807 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../LAB 2/VHDL/Arithmetic_Unit.vhd " "Can't analyze file -- file ../LAB 2/VHDL/Arithmetic_Unit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1526544758807 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../LAB 2/VHDL/MAC.vhd " "Can't analyze file -- file ../LAB 2/VHDL/MAC.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1526544758822 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../LAB 2/VHDL/dff_1bit.vhd " "Can't analyze file -- file ../LAB 2/VHDL/dff_1bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1526544758822 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../LAB 2/VHDL/ADD_SUB.vhd " "Can't analyze file -- file ../LAB 2/VHDL/ADD_SUB.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1526544758822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q/fpga_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file q/fpga_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_test-structural " "Found design unit 1: FPGA_test-structural" {  } { { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Designing ALU with FPU to FPGA/QUARTUS - PERFORMENCE test part/q/FPGA_test.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1526544758822 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_test " "Found entity 1: FPGA_test" {  } { { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Designing ALU with FPU to FPGA/QUARTUS - PERFORMENCE test part/q/FPGA_test.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1526544758822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1526544758822 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_test " "Elaborating entity \"FPGA_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1526544758991 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "STATUS FPGA_test.vhd(29) " "VHDL Signal Declaration warning at FPGA_test.vhd(29): used implicit default value for signal \"STATUS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Designing ALU with FPU to FPGA/QUARTUS - PERFORMENCE test part/q/FPGA_test.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1526544758991 "|FPGA_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "STATUS_from_ALU FPGA_test.vhd(66) " "Verilog HDL or VHDL warning at FPGA_test.vhd(66): object \"STATUS_from_ALU\" assigned a value but never read" {  } { { "q/FPGA_test.vhd" "" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Designing ALU with FPU to FPGA/QUARTUS - PERFORMENCE test part/q/FPGA_test.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1526544758991 "|FPGA_test"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg1 N_dff " "Node instance \"reg1\" instantiates undefined entity \"N_dff\"" {  } { { "q/FPGA_test.vhd" "reg1" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Designing ALU with FPU to FPGA/QUARTUS - PERFORMENCE test part/q/FPGA_test.vhd" 70 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1 1526544759038 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg2 N_dff " "Node instance \"reg2\" instantiates undefined entity \"N_dff\"" {  } { { "q/FPGA_test.vhd" "reg2" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Designing ALU with FPU to FPGA/QUARTUS - PERFORMENCE test part/q/FPGA_test.vhd" 71 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1 1526544759038 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg3 N_dff " "Node instance \"reg3\" instantiates undefined entity \"N_dff\"" {  } { { "q/FPGA_test.vhd" "reg3" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Designing ALU with FPU to FPGA/QUARTUS - PERFORMENCE test part/q/FPGA_test.vhd" 72 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1 1526544759038 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "reg4 N_dff " "Node instance \"reg4\" instantiates undefined entity \"N_dff\"" {  } { { "q/FPGA_test.vhd" "reg4" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Designing ALU with FPU to FPGA/QUARTUS - PERFORMENCE test part/q/FPGA_test.vhd" 73 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1 1526544759038 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ALU_op ALU " "Node instance \"ALU_op\" instantiates undefined entity \"ALU\"" {  } { { "q/FPGA_test.vhd" "ALU_op" { Text "C:/Users/MaorA/Desktop/github/Architecture-of-CPU-projects/Designing ALU with FPU to FPGA/QUARTUS - PERFORMENCE test part/q/FPGA_test.vhd" 76 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1 1526544759038 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 26 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 5 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1526544759277 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 17 11:12:39 2018 " "Processing ended: Thu May 17 11:12:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1526544759277 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1526544759277 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1526544759277 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1526544759277 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 26 s " "Quartus II Full Compilation was unsuccessful. 7 errors, 26 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1526544759960 ""}
