{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 28 17:54:06 2024 " "Info: Processing started: Wed Feb 28 17:54:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off contador_2 -c contador_2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off contador_2 -c contador_2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "temporizador:inst\|inst11~latch " "Warning: Node \"temporizador:inst\|inst11~latch\" is a latch" {  } { { "../Practica_3/temporizador.bdf" "" { Schematic "E:/Proyecto/Practica_3/temporizador.bdf" { { 88 1072 1136 168 "inst11" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "contador_2.bdf" "" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 192 160 328 208 "CLOCK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "temporizador:inst\|inst11~latch " "Info: Detected ripple clock \"temporizador:inst\|inst11~latch\" as buffer" {  } { { "../Practica_3/temporizador.bdf" "" { Schematic "E:/Proyecto/Practica_3/temporizador.bdf" { { 88 1072 1136 168 "inst11" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "temporizador:inst\|inst11~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "temporizador:inst\|74160:inst6\|8 " "Info: Detected ripple clock \"temporizador:inst\|74160:inst6\|8\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "temporizador:inst\|74160:inst6\|8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "temporizador:inst\|74160:inst6\|6 " "Info: Detected ripple clock \"temporizador:inst\|74160:inst6\|6\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "temporizador:inst\|74160:inst6\|6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "temporizador:inst\|74160:inst6\|7 " "Info: Detected ripple clock \"temporizador:inst\|74160:inst6\|7\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "temporizador:inst\|74160:inst6\|7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "temporizador:inst\|74160:inst6\|9 " "Info: Detected ripple clock \"temporizador:inst\|74160:inst6\|9\" as buffer" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "temporizador:inst\|74160:inst6\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "temporizador:inst\|inst8~0 " "Info: Detected gated clock \"temporizador:inst\|inst8~0\" as buffer" {  } { { "../Practica_3/temporizador.bdf" "" { Schematic "E:/Proyecto/Practica_3/temporizador.bdf" { { 144 920 984 224 "inst8" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "temporizador:inst\|inst8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "temporizador:inst\|inst7~0 " "Info: Detected gated clock \"temporizador:inst\|inst7~0\" as buffer" {  } { { "../Practica_3/temporizador.bdf" "" { Schematic "E:/Proyecto/Practica_3/temporizador.bdf" { { 32 920 984 112 "inst7" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "temporizador:inst\|inst7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "temporizador:inst\|inst11~head_lut " "Info: Detected gated clock \"temporizador:inst\|inst11~head_lut\" as buffer" {  } { { "../Practica_3/temporizador.bdf" "" { Schematic "E:/Proyecto/Practica_3/temporizador.bdf" { { 88 1072 1136 168 "inst11" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "temporizador:inst\|inst11~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK register temporizador:inst\|74161:inst\|f74161:sub\|99 register temporizador:inst\|74160:inst5\|8 310.66 MHz 3.219 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 310.66 MHz between source register \"temporizador:inst\|74161:inst\|f74161:sub\|99\" and destination register \"temporizador:inst\|74160:inst5\|8\" (period= 3.219 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.994 ns + Longest register register " "Info: + Longest register to register delay is 2.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temporizador:inst\|74161:inst\|f74161:sub\|99 1 REG LCFF_X49_Y12_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y12_N9; Fanout = 3; REG Node = 'temporizador:inst\|74161:inst\|f74161:sub\|99'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { temporizador:inst|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.410 ns) 0.933 ns temporizador:inst\|74161:inst\|f74161:sub\|104 2 COMB LCCOMB_X49_Y12_N20 5 " "Info: 2: + IC(0.523 ns) + CELL(0.410 ns) = 0.933 ns; Loc. = LCCOMB_X49_Y12_N20; Fanout = 5; COMB Node = 'temporizador:inst\|74161:inst\|f74161:sub\|104'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { temporizador:inst|74161:inst|f74161:sub|99 temporizador:inst|74161:inst|f74161:sub|104 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 872 320 384 912 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.275 ns) 1.493 ns temporizador:inst\|74160:inst2\|45 3 COMB LCCOMB_X49_Y12_N6 6 " "Info: 3: + IC(0.285 ns) + CELL(0.275 ns) = 1.493 ns; Loc. = LCCOMB_X49_Y12_N6; Fanout = 6; COMB Node = 'temporizador:inst\|74160:inst2\|45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { temporizador:inst|74161:inst|f74161:sub|104 temporizador:inst|74160:inst2|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.150 ns) 1.911 ns temporizador:inst\|74160:inst4\|45~0 4 COMB LCCOMB_X49_Y12_N28 6 " "Info: 4: + IC(0.268 ns) + CELL(0.150 ns) = 1.911 ns; Loc. = LCCOMB_X49_Y12_N28; Fanout = 6; COMB Node = 'temporizador:inst\|74160:inst4\|45~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.418 ns" { temporizador:inst|74160:inst2|45 temporizador:inst|74160:inst4|45~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 2.322 ns temporizador:inst\|74160:inst5\|45~0 5 COMB LCCOMB_X49_Y12_N18 3 " "Info: 5: + IC(0.261 ns) + CELL(0.150 ns) = 2.322 ns; Loc. = LCCOMB_X49_Y12_N18; Fanout = 3; COMB Node = 'temporizador:inst\|74160:inst5\|45~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { temporizador:inst|74160:inst4|45~0 temporizador:inst|74160:inst5|45~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.150 ns) 2.910 ns temporizador:inst\|74160:inst5\|8~0 6 COMB LCCOMB_X50_Y12_N24 1 " "Info: 6: + IC(0.438 ns) + CELL(0.150 ns) = 2.910 ns; Loc. = LCCOMB_X50_Y12_N24; Fanout = 1; COMB Node = 'temporizador:inst\|74160:inst5\|8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { temporizador:inst|74160:inst5|45~0 temporizador:inst|74160:inst5|8~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.994 ns temporizador:inst\|74160:inst5\|8 7 REG LCFF_X50_Y12_N25 2 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 2.994 ns; Loc. = LCFF_X50_Y12_N25; Fanout = 2; REG Node = 'temporizador:inst\|74160:inst5\|8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { temporizador:inst|74160:inst5|8~0 temporizador:inst|74160:inst5|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.219 ns ( 40.71 % ) " "Info: Total cell delay = 1.219 ns ( 40.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.775 ns ( 59.29 % ) " "Info: Total interconnect delay = 1.775 ns ( 59.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.994 ns" { temporizador:inst|74161:inst|f74161:sub|99 temporizador:inst|74161:inst|f74161:sub|104 temporizador:inst|74160:inst2|45 temporizador:inst|74160:inst4|45~0 temporizador:inst|74160:inst5|45~0 temporizador:inst|74160:inst5|8~0 temporizador:inst|74160:inst5|8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.994 ns" { temporizador:inst|74161:inst|f74161:sub|99 {} temporizador:inst|74161:inst|f74161:sub|104 {} temporizador:inst|74160:inst2|45 {} temporizador:inst|74160:inst4|45~0 {} temporizador:inst|74160:inst5|45~0 {} temporizador:inst|74160:inst5|8~0 {} temporizador:inst|74160:inst5|8 {} } { 0.000ns 0.523ns 0.285ns 0.268ns 0.261ns 0.438ns 0.000ns } { 0.000ns 0.410ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.011 ns - Smallest " "Info: - Smallest clock skew is -0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.618 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 5; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "contador_2.bdf" "" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 192 160 328 208 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK~clkctrl 2 COMB CLKCTRL_G11 24 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 24; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "contador_2.bdf" "" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 192 160 328 208 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.537 ns) 2.618 ns temporizador:inst\|74160:inst5\|8 3 REG LCFF_X50_Y12_N25 2 " "Info: 3: + IC(0.989 ns) + CELL(0.537 ns) = 2.618 ns; Loc. = LCFF_X50_Y12_N25; Fanout = 2; REG Node = 'temporizador:inst\|74160:inst5\|8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { CLOCK~clkctrl temporizador:inst|74160:inst5|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.91 % ) " "Info: Total cell delay = 1.516 ns ( 57.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.102 ns ( 42.09 % ) " "Info: Total interconnect delay = 1.102 ns ( 42.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { CLOCK CLOCK~clkctrl temporizador:inst|74160:inst5|8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} temporizador:inst|74160:inst5|8 {} } { 0.000ns 0.000ns 0.113ns 0.989ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.629 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 2.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 5; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "contador_2.bdf" "" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 192 160 328 208 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK~clkctrl 2 COMB CLKCTRL_G11 24 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 24; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "contador_2.bdf" "" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 192 160 328 208 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 2.629 ns temporizador:inst\|74161:inst\|f74161:sub\|99 3 REG LCFF_X49_Y12_N9 3 " "Info: 3: + IC(1.000 ns) + CELL(0.537 ns) = 2.629 ns; Loc. = LCFF_X49_Y12_N9; Fanout = 3; REG Node = 'temporizador:inst\|74161:inst\|f74161:sub\|99'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { CLOCK~clkctrl temporizador:inst|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.66 % ) " "Info: Total cell delay = 1.516 ns ( 57.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.113 ns ( 42.34 % ) " "Info: Total interconnect delay = 1.113 ns ( 42.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { CLOCK CLOCK~clkctrl temporizador:inst|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} temporizador:inst|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 0.113ns 1.000ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { CLOCK CLOCK~clkctrl temporizador:inst|74160:inst5|8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} temporizador:inst|74160:inst5|8 {} } { 0.000ns 0.000ns 0.113ns 0.989ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { CLOCK CLOCK~clkctrl temporizador:inst|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} temporizador:inst|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 0.113ns 1.000ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.994 ns" { temporizador:inst|74161:inst|f74161:sub|99 temporizador:inst|74161:inst|f74161:sub|104 temporizador:inst|74160:inst2|45 temporizador:inst|74160:inst4|45~0 temporizador:inst|74160:inst5|45~0 temporizador:inst|74160:inst5|8~0 temporizador:inst|74160:inst5|8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.994 ns" { temporizador:inst|74161:inst|f74161:sub|99 {} temporizador:inst|74161:inst|f74161:sub|104 {} temporizador:inst|74160:inst2|45 {} temporizador:inst|74160:inst4|45~0 {} temporizador:inst|74160:inst5|45~0 {} temporizador:inst|74160:inst5|8~0 {} temporizador:inst|74160:inst5|8 {} } { 0.000ns 0.523ns 0.285ns 0.268ns 0.261ns 0.438ns 0.000ns } { 0.000ns 0.410ns 0.275ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { CLOCK CLOCK~clkctrl temporizador:inst|74160:inst5|8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} temporizador:inst|74160:inst5|8 {} } { 0.000ns 0.000ns 0.113ns 0.989ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { CLOCK CLOCK~clkctrl temporizador:inst|74161:inst|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} temporizador:inst|74161:inst|f74161:sub|99 {} } { 0.000ns 0.000ns 0.113ns 1.000ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK 20 " "Warning: Circuit may not operate. Detected 20 non-operational path(s) clocked by clock \"CLOCK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "74160:inst1\|9 74160:inst1\|9 CLOCK 469 ps " "Info: Found hold time violation between source  pin or register \"74160:inst1\|9\" and destination pin or register \"74160:inst1\|9\" for clock \"CLOCK\" (Hold time is 469 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.860 ns + Largest " "Info: + Largest clock skew is 0.860 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 8.902 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 8.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 5; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "contador_2.bdf" "" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 192 160 328 208 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.044 ns) + CELL(0.787 ns) 3.810 ns temporizador:inst\|74160:inst6\|9 2 REG LCFF_X49_Y12_N27 4 " "Info: 2: + IC(2.044 ns) + CELL(0.787 ns) = 3.810 ns; Loc. = LCFF_X49_Y12_N27; Fanout = 4; REG Node = 'temporizador:inst\|74160:inst6\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { CLOCK temporizador:inst|74160:inst6|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.398 ns) 4.973 ns temporizador:inst\|inst7~0 3 COMB LCCOMB_X51_Y12_N4 2 " "Info: 3: + IC(0.765 ns) + CELL(0.398 ns) = 4.973 ns; Loc. = LCCOMB_X51_Y12_N4; Fanout = 2; COMB Node = 'temporizador:inst\|inst7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { temporizador:inst|74160:inst6|9 temporizador:inst|inst7~0 } "NODE_NAME" } } { "../Practica_3/temporizador.bdf" "" { Schematic "E:/Proyecto/Practica_3/temporizador.bdf" { { 32 920 984 112 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 5.504 ns temporizador:inst\|inst11~head_lut 4 COMB LCCOMB_X51_Y12_N24 3 " "Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 5.504 ns; Loc. = LCCOMB_X51_Y12_N24; Fanout = 3; COMB Node = 'temporizador:inst\|inst11~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { temporizador:inst|inst7~0 temporizador:inst|inst11~head_lut } "NODE_NAME" } } { "../Practica_3/temporizador.bdf" "" { Schematic "E:/Proyecto/Practica_3/temporizador.bdf" { { 88 1072 1136 168 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.831 ns) + CELL(0.000 ns) 7.335 ns temporizador:inst\|inst11~head_lutclkctrl 5 COMB CLKCTRL_G5 12 " "Info: 5: + IC(1.831 ns) + CELL(0.000 ns) = 7.335 ns; Loc. = CLKCTRL_G5; Fanout = 12; COMB Node = 'temporizador:inst\|inst11~head_lutclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { temporizador:inst|inst11~head_lut temporizador:inst|inst11~head_lutclkctrl } "NODE_NAME" } } { "../Practica_3/temporizador.bdf" "" { Schematic "E:/Proyecto/Practica_3/temporizador.bdf" { { 88 1072 1136 168 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 8.902 ns 74160:inst1\|9 6 REG LCFF_X60_Y3_N1 9 " "Info: 6: + IC(1.030 ns) + CELL(0.537 ns) = 8.902 ns; Loc. = LCFF_X60_Y3_N1; Fanout = 9; REG Node = '74160:inst1\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { temporizador:inst|inst11~head_lutclkctrl 74160:inst1|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.976 ns ( 33.43 % ) " "Info: Total cell delay = 2.976 ns ( 33.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.926 ns ( 66.57 % ) " "Info: Total interconnect delay = 5.926 ns ( 66.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.902 ns" { CLOCK temporizador:inst|74160:inst6|9 temporizador:inst|inst7~0 temporizador:inst|inst11~head_lut temporizador:inst|inst11~head_lutclkctrl 74160:inst1|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.902 ns" { CLOCK {} CLOCK~combout {} temporizador:inst|74160:inst6|9 {} temporizador:inst|inst7~0 {} temporizador:inst|inst11~head_lut {} temporizador:inst|inst11~head_lutclkctrl {} 74160:inst1|9 {} } { 0.000ns 0.000ns 2.044ns 0.765ns 0.256ns 1.831ns 1.030ns } { 0.000ns 0.979ns 0.787ns 0.398ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 8.042 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to source register is 8.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 5; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "contador_2.bdf" "" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 192 160 328 208 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.009 ns) + CELL(0.787 ns) 3.775 ns temporizador:inst\|74160:inst6\|8 2 REG LCFF_X51_Y12_N19 4 " "Info: 2: + IC(2.009 ns) + CELL(0.787 ns) = 3.775 ns; Loc. = LCFF_X51_Y12_N19; Fanout = 4; REG Node = 'temporizador:inst\|74160:inst6\|8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { CLOCK temporizador:inst|74160:inst6|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.150 ns) 4.247 ns temporizador:inst\|inst8~0 3 COMB LCCOMB_X51_Y12_N30 2 " "Info: 3: + IC(0.322 ns) + CELL(0.150 ns) = 4.247 ns; Loc. = LCCOMB_X51_Y12_N30; Fanout = 2; COMB Node = 'temporizador:inst\|inst8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { temporizador:inst|74160:inst6|8 temporizador:inst|inst8~0 } "NODE_NAME" } } { "../Practica_3/temporizador.bdf" "" { Schematic "E:/Proyecto/Practica_3/temporizador.bdf" { { 144 920 984 224 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 4.644 ns temporizador:inst\|inst11~head_lut 4 COMB LCCOMB_X51_Y12_N24 3 " "Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 4.644 ns; Loc. = LCCOMB_X51_Y12_N24; Fanout = 3; COMB Node = 'temporizador:inst\|inst11~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { temporizador:inst|inst8~0 temporizador:inst|inst11~head_lut } "NODE_NAME" } } { "../Practica_3/temporizador.bdf" "" { Schematic "E:/Proyecto/Practica_3/temporizador.bdf" { { 88 1072 1136 168 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.831 ns) + CELL(0.000 ns) 6.475 ns temporizador:inst\|inst11~head_lutclkctrl 5 COMB CLKCTRL_G5 12 " "Info: 5: + IC(1.831 ns) + CELL(0.000 ns) = 6.475 ns; Loc. = CLKCTRL_G5; Fanout = 12; COMB Node = 'temporizador:inst\|inst11~head_lutclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { temporizador:inst|inst11~head_lut temporizador:inst|inst11~head_lutclkctrl } "NODE_NAME" } } { "../Practica_3/temporizador.bdf" "" { Schematic "E:/Proyecto/Practica_3/temporizador.bdf" { { 88 1072 1136 168 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 8.042 ns 74160:inst1\|9 6 REG LCFF_X60_Y3_N1 9 " "Info: 6: + IC(1.030 ns) + CELL(0.537 ns) = 8.042 ns; Loc. = LCFF_X60_Y3_N1; Fanout = 9; REG Node = '74160:inst1\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { temporizador:inst|inst11~head_lutclkctrl 74160:inst1|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.603 ns ( 32.37 % ) " "Info: Total cell delay = 2.603 ns ( 32.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.439 ns ( 67.63 % ) " "Info: Total interconnect delay = 5.439 ns ( 67.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.042 ns" { CLOCK temporizador:inst|74160:inst6|8 temporizador:inst|inst8~0 temporizador:inst|inst11~head_lut temporizador:inst|inst11~head_lutclkctrl 74160:inst1|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.042 ns" { CLOCK {} CLOCK~combout {} temporizador:inst|74160:inst6|8 {} temporizador:inst|inst8~0 {} temporizador:inst|inst11~head_lut {} temporizador:inst|inst11~head_lutclkctrl {} 74160:inst1|9 {} } { 0.000ns 0.000ns 2.009ns 0.322ns 0.247ns 1.831ns 1.030ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.902 ns" { CLOCK temporizador:inst|74160:inst6|9 temporizador:inst|inst7~0 temporizador:inst|inst11~head_lut temporizador:inst|inst11~head_lutclkctrl 74160:inst1|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.902 ns" { CLOCK {} CLOCK~combout {} temporizador:inst|74160:inst6|9 {} temporizador:inst|inst7~0 {} temporizador:inst|inst11~head_lut {} temporizador:inst|inst11~head_lutclkctrl {} 74160:inst1|9 {} } { 0.000ns 0.000ns 2.044ns 0.765ns 0.256ns 1.831ns 1.030ns } { 0.000ns 0.979ns 0.787ns 0.398ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.042 ns" { CLOCK temporizador:inst|74160:inst6|8 temporizador:inst|inst8~0 temporizador:inst|inst11~head_lut temporizador:inst|inst11~head_lutclkctrl 74160:inst1|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.042 ns" { CLOCK {} CLOCK~combout {} temporizador:inst|74160:inst6|8 {} temporizador:inst|inst8~0 {} temporizador:inst|inst11~head_lut {} temporizador:inst|inst11~head_lutclkctrl {} 74160:inst1|9 {} } { 0.000ns 0.000ns 2.009ns 0.322ns 0.247ns 1.831ns 1.030ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74160:inst1\|9 1 REG LCFF_X60_Y3_N1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y3_N1; Fanout = 9; REG Node = '74160:inst1\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74160:inst1|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns 74160:inst1\|9~0 2 COMB LCCOMB_X60_Y3_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X60_Y3_N0; Fanout = 1; COMB Node = '74160:inst1\|9~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { 74160:inst1|9 74160:inst1|9~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns 74160:inst1\|9 3 REG LCFF_X60_Y3_N1 9 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X60_Y3_N1; Fanout = 9; REG Node = '74160:inst1\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { 74160:inst1|9~0 74160:inst1|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { 74160:inst1|9 74160:inst1|9~0 74160:inst1|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { 74160:inst1|9 {} 74160:inst1|9~0 {} 74160:inst1|9 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.902 ns" { CLOCK temporizador:inst|74160:inst6|9 temporizador:inst|inst7~0 temporizador:inst|inst11~head_lut temporizador:inst|inst11~head_lutclkctrl 74160:inst1|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.902 ns" { CLOCK {} CLOCK~combout {} temporizador:inst|74160:inst6|9 {} temporizador:inst|inst7~0 {} temporizador:inst|inst11~head_lut {} temporizador:inst|inst11~head_lutclkctrl {} 74160:inst1|9 {} } { 0.000ns 0.000ns 2.044ns 0.765ns 0.256ns 1.831ns 1.030ns } { 0.000ns 0.979ns 0.787ns 0.398ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.042 ns" { CLOCK temporizador:inst|74160:inst6|8 temporizador:inst|inst8~0 temporizador:inst|inst11~head_lut temporizador:inst|inst11~head_lutclkctrl 74160:inst1|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.042 ns" { CLOCK {} CLOCK~combout {} temporizador:inst|74160:inst6|8 {} temporizador:inst|inst8~0 {} temporizador:inst|inst11~head_lut {} temporizador:inst|inst11~head_lutclkctrl {} 74160:inst1|9 {} } { 0.000ns 0.000ns 2.009ns 0.322ns 0.247ns 1.831ns 1.030ns } { 0.000ns 0.979ns 0.787ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { 74160:inst1|9 74160:inst1|9~0 74160:inst1|9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { 74160:inst1|9 {} 74160:inst1|9~0 {} 74160:inst1|9 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK BUS 74160:inst1\|6 15.883 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"BUS\" through register \"74160:inst1\|6\" is 15.883 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 8.902 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 8.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 5; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "contador_2.bdf" "" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 192 160 328 208 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.044 ns) + CELL(0.787 ns) 3.810 ns temporizador:inst\|74160:inst6\|9 2 REG LCFF_X49_Y12_N27 4 " "Info: 2: + IC(2.044 ns) + CELL(0.787 ns) = 3.810 ns; Loc. = LCFF_X49_Y12_N27; Fanout = 4; REG Node = 'temporizador:inst\|74160:inst6\|9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { CLOCK temporizador:inst|74160:inst6|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.398 ns) 4.973 ns temporizador:inst\|inst7~0 3 COMB LCCOMB_X51_Y12_N4 2 " "Info: 3: + IC(0.765 ns) + CELL(0.398 ns) = 4.973 ns; Loc. = LCCOMB_X51_Y12_N4; Fanout = 2; COMB Node = 'temporizador:inst\|inst7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.163 ns" { temporizador:inst|74160:inst6|9 temporizador:inst|inst7~0 } "NODE_NAME" } } { "../Practica_3/temporizador.bdf" "" { Schematic "E:/Proyecto/Practica_3/temporizador.bdf" { { 32 920 984 112 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 5.504 ns temporizador:inst\|inst11~head_lut 4 COMB LCCOMB_X51_Y12_N24 3 " "Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 5.504 ns; Loc. = LCCOMB_X51_Y12_N24; Fanout = 3; COMB Node = 'temporizador:inst\|inst11~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { temporizador:inst|inst7~0 temporizador:inst|inst11~head_lut } "NODE_NAME" } } { "../Practica_3/temporizador.bdf" "" { Schematic "E:/Proyecto/Practica_3/temporizador.bdf" { { 88 1072 1136 168 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.831 ns) + CELL(0.000 ns) 7.335 ns temporizador:inst\|inst11~head_lutclkctrl 5 COMB CLKCTRL_G5 12 " "Info: 5: + IC(1.831 ns) + CELL(0.000 ns) = 7.335 ns; Loc. = CLKCTRL_G5; Fanout = 12; COMB Node = 'temporizador:inst\|inst11~head_lutclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { temporizador:inst|inst11~head_lut temporizador:inst|inst11~head_lutclkctrl } "NODE_NAME" } } { "../Practica_3/temporizador.bdf" "" { Schematic "E:/Proyecto/Practica_3/temporizador.bdf" { { 88 1072 1136 168 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 8.902 ns 74160:inst1\|6 6 REG LCFF_X60_Y3_N19 13 " "Info: 6: + IC(1.030 ns) + CELL(0.537 ns) = 8.902 ns; Loc. = LCFF_X60_Y3_N19; Fanout = 13; REG Node = '74160:inst1\|6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { temporizador:inst|inst11~head_lutclkctrl 74160:inst1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.976 ns ( 33.43 % ) " "Info: Total cell delay = 2.976 ns ( 33.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.926 ns ( 66.57 % ) " "Info: Total interconnect delay = 5.926 ns ( 66.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.902 ns" { CLOCK temporizador:inst|74160:inst6|9 temporizador:inst|inst7~0 temporizador:inst|inst11~head_lut temporizador:inst|inst11~head_lutclkctrl 74160:inst1|6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.902 ns" { CLOCK {} CLOCK~combout {} temporizador:inst|74160:inst6|9 {} temporizador:inst|inst7~0 {} temporizador:inst|inst11~head_lut {} temporizador:inst|inst11~head_lutclkctrl {} 74160:inst1|6 {} } { 0.000ns 0.000ns 2.044ns 0.765ns 0.256ns 1.831ns 1.030ns } { 0.000ns 0.979ns 0.787ns 0.398ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.731 ns + Longest register pin " "Info: + Longest register to pin delay is 6.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74160:inst1\|6 1 REG LCFF_X60_Y3_N19 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y3_N19; Fanout = 13; REG Node = '74160:inst1\|6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74160:inst1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.787 ns) + CELL(0.437 ns) 1.224 ns 7447:inst3\|82~0 2 COMB LCCOMB_X59_Y3_N22 1 " "Info: 2: + IC(0.787 ns) + CELL(0.437 ns) = 1.224 ns; Loc. = LCCOMB_X59_Y3_N22; Fanout = 1; COMB Node = '7447:inst3\|82~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { 74160:inst1|6 7447:inst3|82~0 } "NODE_NAME" } } { "7447.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/7447.bdf" { { 248 680 744 288 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.739 ns) + CELL(2.768 ns) 6.731 ns BUS 3 PIN PIN_AB12 0 " "Info: 3: + IC(2.739 ns) + CELL(2.768 ns) = 6.731 ns; Loc. = PIN_AB12; Fanout = 0; PIN Node = 'BUS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.507 ns" { 7447:inst3|82~0 BUS } "NODE_NAME" } } { "contador_2.bdf" "" { Schematic "E:/Proyecto/Practica_Tarea_3/contador_2.bdf" { { 88 752 928 104 "BUS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.205 ns ( 47.62 % ) " "Info: Total cell delay = 3.205 ns ( 47.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.526 ns ( 52.38 % ) " "Info: Total interconnect delay = 3.526 ns ( 52.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.731 ns" { 74160:inst1|6 7447:inst3|82~0 BUS } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.731 ns" { 74160:inst1|6 {} 7447:inst3|82~0 {} BUS {} } { 0.000ns 0.787ns 2.739ns } { 0.000ns 0.437ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.902 ns" { CLOCK temporizador:inst|74160:inst6|9 temporizador:inst|inst7~0 temporizador:inst|inst11~head_lut temporizador:inst|inst11~head_lutclkctrl 74160:inst1|6 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.902 ns" { CLOCK {} CLOCK~combout {} temporizador:inst|74160:inst6|9 {} temporizador:inst|inst7~0 {} temporizador:inst|inst11~head_lut {} temporizador:inst|inst11~head_lutclkctrl {} 74160:inst1|6 {} } { 0.000ns 0.000ns 2.044ns 0.765ns 0.256ns 1.831ns 1.030ns } { 0.000ns 0.979ns 0.787ns 0.398ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.731 ns" { 74160:inst1|6 7447:inst3|82~0 BUS } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.731 ns" { 74160:inst1|6 {} 7447:inst3|82~0 {} BUS {} } { 0.000ns 0.787ns 2.739ns } { 0.000ns 0.437ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 28 17:54:12 2024 " "Info: Processing ended: Wed Feb 28 17:54:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
