{"sha": "42500d835522f0858fb899b17d9b9ffb9efa71d9", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NDI1MDBkODM1NTIyZjA4NThmYjg5OWIxN2Q5YjlmZmI5ZWZhNzFkOQ==", "commit": {"author": {"name": "H.J. Lu", "email": "hongjiu.lu@intel.com", "date": "2019-05-15T15:14:03Z"}, "committer": {"name": "H.J. Lu", "email": "hjl@gcc.gnu.org", "date": "2019-05-15T15:14:03Z"}, "message": "i386: Emulate MMX mmx_pinsrw with SSE\n\nEmulate MMX mmx_pinsrw with SSE.  Only SSE register destination operand\nis allowed.\n\n\tPR target/89021\n\t* config/i386/mmx.md (mmx_pinsrw): Also check TARGET_MMX and\n\tTARGET_MMX_WITH_SSE.\n\t(*mmx_pinsrw): Add SSE emulation.\n\nFrom-SVN: r271230", "tree": {"sha": "fe1f817015f1371ac33733ab17e84594d60708fe", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/fe1f817015f1371ac33733ab17e84594d60708fe"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/42500d835522f0858fb899b17d9b9ffb9efa71d9", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/42500d835522f0858fb899b17d9b9ffb9efa71d9", "html_url": "https://github.com/Rust-GCC/gccrs/commit/42500d835522f0858fb899b17d9b9ffb9efa71d9", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/42500d835522f0858fb899b17d9b9ffb9efa71d9/comments", "author": {"login": "hjl-tools", "id": 1072356, "node_id": "MDQ6VXNlcjEwNzIzNTY=", "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4", "gravatar_id": "", "url": "https://api.github.com/users/hjl-tools", "html_url": "https://github.com/hjl-tools", "followers_url": "https://api.github.com/users/hjl-tools/followers", "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}", "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}", "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions", "organizations_url": "https://api.github.com/users/hjl-tools/orgs", "repos_url": "https://api.github.com/users/hjl-tools/repos", "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}", "received_events_url": "https://api.github.com/users/hjl-tools/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "f2c2a6fb1e5742d8dac7c906decb7764602d301c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f2c2a6fb1e5742d8dac7c906decb7764602d301c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f2c2a6fb1e5742d8dac7c906decb7764602d301c"}], "stats": {"total": 40, "additions": 30, "deletions": 10}, "files": [{"sha": "039be8f8dbc855382f63cd2fad2a7a52a3e2fd19", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/42500d835522f0858fb899b17d9b9ffb9efa71d9/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/42500d835522f0858fb899b17d9b9ffb9efa71d9/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=42500d835522f0858fb899b17d9b9ffb9efa71d9", "patch": "@@ -1,3 +1,10 @@\n+2019-05-15  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\tPR target/89021\n+\t* config/i386/mmx.md (mmx_pinsrw): Also check TARGET_MMX and\n+\tTARGET_MMX_WITH_SSE.\n+\t(*mmx_pinsrw): Add SSE emulation.\n+\n 2019-05-15  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR target/89021"}, {"sha": "1f4bf1eab430000124da52feca29d28848c0d858", "filename": "gcc/config/i386/mmx.md", "status": "modified", "additions": 23, "deletions": 10, "changes": 33, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/42500d835522f0858fb899b17d9b9ffb9efa71d9/gcc%2Fconfig%2Fi386%2Fmmx.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/42500d835522f0858fb899b17d9b9ffb9efa71d9/gcc%2Fconfig%2Fi386%2Fmmx.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fmmx.md?ref=42500d835522f0858fb899b17d9b9ffb9efa71d9", "patch": "@@ -1307,32 +1307,45 @@\n             (match_operand:SI 2 \"nonimmediate_operand\"))\n \t  (match_operand:V4HI 1 \"register_operand\")\n           (match_operand:SI 3 \"const_0_to_3_operand\")))]\n-  \"TARGET_SSE || TARGET_3DNOW_A\"\n+  \"(TARGET_MMX || TARGET_MMX_WITH_SSE)\n+   && (TARGET_SSE || TARGET_3DNOW_A)\"\n {\n   operands[2] = gen_lowpart (HImode, operands[2]);\n   operands[3] = GEN_INT (1 << INTVAL (operands[3]));\n })\n \n (define_insn \"*mmx_pinsrw\"\n-  [(set (match_operand:V4HI 0 \"register_operand\" \"=y\")\n+  [(set (match_operand:V4HI 0 \"register_operand\" \"=y,x,Yv\")\n         (vec_merge:V4HI\n           (vec_duplicate:V4HI\n-            (match_operand:HI 2 \"nonimmediate_operand\" \"rm\"))\n-\t  (match_operand:V4HI 1 \"register_operand\" \"0\")\n+            (match_operand:HI 2 \"nonimmediate_operand\" \"rm,rm,rm\"))\n+\t  (match_operand:V4HI 1 \"register_operand\" \"0,0,Yv\")\n           (match_operand:SI 3 \"const_int_operand\")))]\n-  \"(TARGET_SSE || TARGET_3DNOW_A)\n+  \"(TARGET_MMX || TARGET_MMX_WITH_SSE)\n+   && (TARGET_SSE || TARGET_3DNOW_A)\n    && ((unsigned) exact_log2 (INTVAL (operands[3]))\n        < GET_MODE_NUNITS (V4HImode))\"\n {\n   operands[3] = GEN_INT (exact_log2 (INTVAL (operands[3])));\n-  if (MEM_P (operands[2]))\n-    return \"pinsrw\\t{%3, %2, %0|%0, %2, %3}\";\n+  if (TARGET_MMX_WITH_SSE && TARGET_AVX)\n+    {\n+      if (MEM_P (operands[2]))\n+\treturn \"vpinsrw\\t{%3, %2, %1, %0|%0, %1, %2, %3}\";\n+      else\n+\treturn \"vpinsrw\\t{%3, %k2, %1, %0|%0, %1, %k2, %3}\";\n+    }\n   else\n-    return \"pinsrw\\t{%3, %k2, %0|%0, %k2, %3}\";\n+    {\n+      if (MEM_P (operands[2]))\n+\treturn \"pinsrw\\t{%3, %2, %0|%0, %2, %3}\";\n+      else\n+\treturn \"pinsrw\\t{%3, %k2, %0|%0, %k2, %3}\";\n+    }\n }\n-  [(set_attr \"type\" \"mmxcvt\")\n+  [(set_attr \"mmx_isa\" \"native,x64_noavx,x64_avx\")\n+   (set_attr \"type\" \"mmxcvt,sselog,sselog\")\n    (set_attr \"length_immediate\" \"1\")\n-   (set_attr \"mode\" \"DI\")])\n+   (set_attr \"mode\" \"DI,TI,TI\")])\n \n (define_insn \"mmx_pextrw\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r,r\")"}]}