--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Data\Xilinx_ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 2 -n 3 -fastpaths -xml scrolling_display.twx scrolling_display.ncd -o
scrolling_display.twr scrolling_display.pcf -ucf scrolling_display.ucf

Design file:              scrolling_display.ncd
Physical constraint file: scrolling_display.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3421 paths analyzed, 1204 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.379ns.
--------------------------------------------------------------------------------

Paths for end point ascii_buf_31_177 (SLICE_X14Y59.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ds_sreg_0 (FF)
  Destination:          ascii_buf_31_177 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.342ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.746 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ds_sreg_0 to ascii_buf_31_177
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y20.AQ       Tcko                  0.476   ds_sreg<1>
                                                       ds_sreg_0
    SLICE_X7Y20.D1       net (fanout=3)        1.403   ds_sreg<0>
    SLICE_X7Y20.D        Tilo                  0.259   clr_sreg<1>
                                                       _n0434_inv1
    SLICE_X14Y59.CE      net (fanout=71)       3.890   _n0434_inv
    SLICE_X14Y59.CLK     Tceck                 0.314   ascii_buf_31<180>
                                                       ascii_buf_31_177
    -------------------------------------------------  ---------------------------
    Total                                      6.342ns (1.049ns logic, 5.293ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               init (FF)
  Destination:          ascii_buf_31_177 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.123ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.746 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: init to ascii_buf_31_177
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y29.AQ       Tcko                  0.525   init
                                                       init
    SLICE_X7Y20.D3       net (fanout=238)      1.135   init
    SLICE_X7Y20.D        Tilo                  0.259   clr_sreg<1>
                                                       _n0434_inv1
    SLICE_X14Y59.CE      net (fanout=71)       3.890   _n0434_inv
    SLICE_X14Y59.CLK     Tceck                 0.314   ascii_buf_31<180>
                                                       ascii_buf_31_177
    -------------------------------------------------  ---------------------------
    Total                                      6.123ns (1.098ns logic, 5.025ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clr_sreg_0 (FF)
  Destination:          ascii_buf_31_177 (FF)
  Requirement:          31.250ns
  Data Path Delay:      5.825ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.746 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clr_sreg_0 to ascii_buf_31_177
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.AQ       Tcko                  0.430   clr_sreg<1>
                                                       clr_sreg_0
    SLICE_X7Y20.D4       net (fanout=4)        0.932   clr_sreg<0>
    SLICE_X7Y20.D        Tilo                  0.259   clr_sreg<1>
                                                       _n0434_inv1
    SLICE_X14Y59.CE      net (fanout=71)       3.890   _n0434_inv
    SLICE_X14Y59.CLK     Tceck                 0.314   ascii_buf_31<180>
                                                       ascii_buf_31_177
    -------------------------------------------------  ---------------------------
    Total                                      5.825ns (1.003ns logic, 4.822ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point ascii_buf_31_180 (SLICE_X14Y59.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ds_sreg_0 (FF)
  Destination:          ascii_buf_31_180 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.319ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.746 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ds_sreg_0 to ascii_buf_31_180
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y20.AQ       Tcko                  0.476   ds_sreg<1>
                                                       ds_sreg_0
    SLICE_X7Y20.D1       net (fanout=3)        1.403   ds_sreg<0>
    SLICE_X7Y20.D        Tilo                  0.259   clr_sreg<1>
                                                       _n0434_inv1
    SLICE_X14Y59.CE      net (fanout=71)       3.890   _n0434_inv
    SLICE_X14Y59.CLK     Tceck                 0.291   ascii_buf_31<180>
                                                       ascii_buf_31_180
    -------------------------------------------------  ---------------------------
    Total                                      6.319ns (1.026ns logic, 5.293ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               init (FF)
  Destination:          ascii_buf_31_180 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.100ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.746 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: init to ascii_buf_31_180
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y29.AQ       Tcko                  0.525   init
                                                       init
    SLICE_X7Y20.D3       net (fanout=238)      1.135   init
    SLICE_X7Y20.D        Tilo                  0.259   clr_sreg<1>
                                                       _n0434_inv1
    SLICE_X14Y59.CE      net (fanout=71)       3.890   _n0434_inv
    SLICE_X14Y59.CLK     Tceck                 0.291   ascii_buf_31<180>
                                                       ascii_buf_31_180
    -------------------------------------------------  ---------------------------
    Total                                      6.100ns (1.075ns logic, 5.025ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clr_sreg_0 (FF)
  Destination:          ascii_buf_31_180 (FF)
  Requirement:          31.250ns
  Data Path Delay:      5.802ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.746 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clr_sreg_0 to ascii_buf_31_180
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.AQ       Tcko                  0.430   clr_sreg<1>
                                                       clr_sreg_0
    SLICE_X7Y20.D4       net (fanout=4)        0.932   clr_sreg<0>
    SLICE_X7Y20.D        Tilo                  0.259   clr_sreg<1>
                                                       _n0434_inv1
    SLICE_X14Y59.CE      net (fanout=71)       3.890   _n0434_inv
    SLICE_X14Y59.CLK     Tceck                 0.291   ascii_buf_31<180>
                                                       ascii_buf_31_180
    -------------------------------------------------  ---------------------------
    Total                                      5.802ns (0.980ns logic, 4.822ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point ascii_buf_31_179 (SLICE_X14Y59.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ds_sreg_0 (FF)
  Destination:          ascii_buf_31_179 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.317ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.746 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ds_sreg_0 to ascii_buf_31_179
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y20.AQ       Tcko                  0.476   ds_sreg<1>
                                                       ds_sreg_0
    SLICE_X7Y20.D1       net (fanout=3)        1.403   ds_sreg<0>
    SLICE_X7Y20.D        Tilo                  0.259   clr_sreg<1>
                                                       _n0434_inv1
    SLICE_X14Y59.CE      net (fanout=71)       3.890   _n0434_inv
    SLICE_X14Y59.CLK     Tceck                 0.289   ascii_buf_31<180>
                                                       ascii_buf_31_179
    -------------------------------------------------  ---------------------------
    Total                                      6.317ns (1.024ns logic, 5.293ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               init (FF)
  Destination:          ascii_buf_31_179 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.098ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.746 - 0.752)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: init to ascii_buf_31_179
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y29.AQ       Tcko                  0.525   init
                                                       init
    SLICE_X7Y20.D3       net (fanout=238)      1.135   init
    SLICE_X7Y20.D        Tilo                  0.259   clr_sreg<1>
                                                       _n0434_inv1
    SLICE_X14Y59.CE      net (fanout=71)       3.890   _n0434_inv
    SLICE_X14Y59.CLK     Tceck                 0.289   ascii_buf_31<180>
                                                       ascii_buf_31_179
    -------------------------------------------------  ---------------------------
    Total                                      6.098ns (1.073ns logic, 5.025ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clr_sreg_0 (FF)
  Destination:          ascii_buf_31_179 (FF)
  Requirement:          31.250ns
  Data Path Delay:      5.800ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.746 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clr_sreg_0 to ascii_buf_31_179
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.AQ       Tcko                  0.430   clr_sreg<1>
                                                       clr_sreg_0
    SLICE_X7Y20.D4       net (fanout=4)        0.932   clr_sreg<0>
    SLICE_X7Y20.D        Tilo                  0.259   clr_sreg<1>
                                                       _n0434_inv1
    SLICE_X14Y59.CE      net (fanout=71)       3.890   _n0434_inv
    SLICE_X14Y59.CLK     Tceck                 0.289   ascii_buf_31<180>
                                                       ascii_buf_31_179
    -------------------------------------------------  ---------------------------
    Total                                      5.800ns (0.978ns logic, 4.822ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ascii_buf_31_1 (SLICE_X2Y49.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ascii_buf_31_1 (FF)
  Destination:          ascii_buf_31_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ascii_buf_31_1 to ascii_buf_31_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y49.AQ       Tcko                  0.200   ascii_buf_31<4>
                                                       ascii_buf_31_1
    SLICE_X2Y49.A6       net (fanout=5)        0.023   ascii_buf_31<1>
    SLICE_X2Y49.CLK      Tah         (-Th)    -0.190   ascii_buf_31<4>
                                                       ascii_buf[0][7]_GND_1_o_mux_49_OUT<1>1
                                                       ascii_buf_31_1
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point ascii_buf_31_60 (SLICE_X10Y58.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ascii_buf_31_60 (FF)
  Destination:          ascii_buf_31_60 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ascii_buf_31_60 to ascii_buf_31_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y58.DQ      Tcko                  0.200   ascii_buf_31<60>
                                                       ascii_buf_31_60
    SLICE_X10Y58.D6      net (fanout=5)        0.024   ascii_buf_31<60>
    SLICE_X10Y58.CLK     Tah         (-Th)    -0.190   ascii_buf_31<60>
                                                       ascii_buf[0][7]_GND_1_o_mux_49_OUT<60>1
                                                       ascii_buf_31_60
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point ascii_buf_31_77 (SLICE_X2Y52.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ascii_buf_31_77 (FF)
  Destination:          ascii_buf_31_77 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ascii_buf_31_77 to ascii_buf_31_77
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y52.AQ       Tcko                  0.200   ascii_buf_31<81>
                                                       ascii_buf_31_77
    SLICE_X2Y52.A6       net (fanout=5)        0.026   ascii_buf_31<77>
    SLICE_X2Y52.CLK      Tah         (-Th)    -0.190   ascii_buf_31<81>
                                                       ascii_buf[0][7]_GND_1_o_mux_49_OUT<77>1
                                                       ascii_buf_31_77
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.584ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: four_hz/counter<3>/CLK
  Logical resource: four_hz/counter_0/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: four_hz/counter<3>/SR
  Logical resource: four_hz/counter_0/SR
  Location pin: SLICE_X12Y11.SR
  Clock network: init_glue_set
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.379|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3421 paths, 0 nets, and 1132 connections

Design statistics:
   Minimum period:   6.379ns{1}   (Maximum frequency: 156.764MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 23 11:56:02 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



