============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Oct 05 2021  02:33:10 am
  Module:                 axis_accelerator_asic
  Operating conditions:   BC0D88COM 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
-----------------------------------------------------------------------
            Category            Number   %   Average Toggle Saving %   
-----------------------------------------------------------------------
 RC Clock Gating Instances         124  100            69.66           
 Non-RC Clock Gating Instances       0    0            0.00            
-----------------------------------------------------------------------
 RC Gated Flip-flops             38401  100            66.78           
 Non-RC Gated Flip-flops             0    0            0.00            
-----------------------------------------------------------------------
 Total Ungated Flip-flops          124    0              -             
 Enable not found                   55   44              -             
 Register bank width too small      69   56              -             
-----------------------------------------------------------------------
 Total Flip-flops                38525  100              -             
-----------------------------------------------------------------------

