(S (PP (IN In) (NP (DT the) (JJ recent) (NNS years))) (, ,) (NP (NP (NNS systems)) (VP (VBG using) (NP (NNP FPGAs) (, ,) (NNP GPUs)))) (VP (VBP have) (VP (VBN increased) (PP (JJ due) (TO to) (NP (NP (PRP$ their) (NNS advantages)) (PP (JJ such) (IN as) (NP (NP (NN power) (NN efficiency)) (PP (VBN compared) (PP (TO to) (NP (NNP CPUs)))))))))) (. .))
(S (ADVP (RB However)) (, ,) (NP (NP (NN use)) (PP (IN in) (NP (NP (NNS systems)) (PP (JJ such) (IN as) (NP (NNP FPGAs) (CC and) (NNP GPUs)))))) (VP (VBZ requires) (S (VP (VP (JJ understanding) (NP (NP (JJ hardware-specific) (JJ technical) (NNS specifications)) (PP (JJ such) (IN as) (NP (NNP HDL) (CC and) (NNP CUDA))))) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (NP (DT a) (JJ high) (NN hurdle)))))))) (. .))
(S (PP (VBN Based) (PP (IN on) (NP (DT this) (NN background)))) (, ,) (NP (PRP I)) (ADVP (RB previously)) (VP (VBD proposed) (NP (NP (NN environment) (NN adaptive) (NN software)) (SBAR (WHNP (WDT that)) (S (VP (VBZ enables) (NP (NP (NP (NP (JJ automatic) (NX (NN conversion))) (, ,) (NP (NN configuration)) (, ,) (CC and) (NP (NN high-performance) (NN operation))) (PP (IN of) (NP (ADJP (RB once) (VBN written)) (NN code)))) (PP (VBG according) (PP (TO to) (NP (NP (DT the) (NN hardware)) (SBAR (S (VP (TO to) (VP (VB be) (VP (VBN placed))))))))))))))) (. .))
(S (PP (IN As) (NP (NP (DT an) (NN element)) (PP (IN of) (NP (DT the) (NN concept))))) (, ,) (NP (PRP I)) (VP (VBD proposed) (NP (NP (DT a) (NN method)) (SBAR (S (VP (TO to) (VP (ADVP (RB automatically)) (VB offload) (NP (NP (JJ loop) (NNS statements)) (PP (IN of) (NP (NP (NN application) (NN source) (NN code)) (PP (IN for) (NP (NNP CPU)))))) (PP (TO to) (NP (NNP FPGA) (CC and) (NNP GPU))))))))) (. .))
(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (PRP I)) (VP (VBP propose) (CC and) (VBP evaluate) (NP (NP (DT a) (NN method)) (PP (IN for) (S (VP (VBG offloading) (NP (NP (NP (DT a) (NN function) (NN block)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (NP (DT a) (JJR larger) (NN unit))))) (, ,)) (PP (RB instead) (IN of) (NP (NP (JJ individual) (NN loop) (NNS statements)) (PP (IN in) (NP (DT an) (NN application)))))) (, ,) (S (VP (TO to) (VP (VB achieve) (NP (JJR higher) (NN speed)) (PP (IN by) (NP (NP (JJ automatic) (NN offloading)) (PP (TO to) (NP (NNP GPU) (CC and) (NNP FPGA))))))))))))) (. .))
(S (NP (PRP I)) (VP (VP (VBP implement) (NP (DT the) (VBN proposed) (NN method))) (CC and) (VP (VB evaluate) (PP (IN with) (S (NP (VBG existing) (NNS applications)) (VP (VBG offloading) (PP (TO to) (NP (NNP GPU)))))))) (. .))
