#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Jun 12 07:56:07 2017
# Process ID: 12472
# Current directory: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11412 C:\Users\dylan_000\Desktop\ENSEA\Projet\Alarme\Alarme.xpr
# Log file: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/vivado.log
# Journal file: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 664.676 ; gain = 58.691
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Cerberus
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:13 ; elapsed = 00:24:27 . Memory (MB): peak = 760.602 ; gain = 551.414
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Cerberus' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd:45]
INFO: [Synth 8-638] synthesizing module 'DFM' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'DFM' (1#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd:42]
INFO: [Synth 8-638] synthesizing module 'attente' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/attente.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'attente' (2#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/attente.vhd:42]
INFO: [Synth 8-638] synthesizing module 'CLK_50Hz' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'CLK_50Hz' (3#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Alarme' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Alarme' (4#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd:46]
INFO: [Synth 8-638] synthesizing module 'NEOPIXEL' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd:43]
INFO: [Synth 8-638] synthesizing module 'LEDS' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd:53]
WARNING: [Synth 8-614] signal 'B_OFF' is read in the process but is not in the sensitivity list [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LEDS' (5#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd:53]
INFO: [Synth 8-638] synthesizing module 'CMPT4' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CMPT4' (6#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd:44]
INFO: [Synth 8-638] synthesizing module 'GEN_NPSIGNAL' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd:47]
INFO: [Synth 8-638] synthesizing module 'Attente_1_front' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'Attente_1_front' (7#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd:42]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_FDE' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_FDE' (8#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd:41]
INFO: [Synth 8-638] synthesizing module 'TEMPO_50us' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Commande_Compteur' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'Commande_Compteur' (9#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Compteur' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd:44]
	Parameter N bound to: 2500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Compteur' (10#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Detection_FIN' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd:42]
	Parameter N bound to: 2500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Detection_FIN' (11#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'TEMPO_50us' (12#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd:40]
INFO: [Synth 8-638] synthesizing module 'GEST_gen' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'GEST_gen' (13#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd:42]
INFO: [Synth 8-638] synthesizing module 'CMPT_1toNmax' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CMPT_1toNmax' (14#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd:44]
INFO: [Synth 8-638] synthesizing module 'GEN_BitSignal' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'GEN_BitSignal' (15#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd:43]
INFO: [Synth 8-638] synthesizing module 'CMPT1' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CMPT1' (16#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd:44]
INFO: [Synth 8-638] synthesizing module 'CMPT2' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CMPT2' (17#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd:44]
INFO: [Synth 8-638] synthesizing module 'CMPT3' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CMPT3' (18#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'GEN_NPSIGNAL' (19#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'NEOPIXEL' (20#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd:43]
INFO: [Synth 8-638] synthesizing module 'FDE2' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'FDE2' (21#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Cerberus' (22#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd:45]
WARNING: [Synth 8-3331] design LEDS has unconnected port nextOctet
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:16 ; elapsed = 00:24:32 . Memory (MB): peak = 792.723 ; gain = 583.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:16 ; elapsed = 00:24:33 . Memory (MB): peak = 792.723 ; gain = 583.535
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/constrs_1/new/Cerbere.xdc]
Finished Parsing XDC File [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/constrs_1/new/Cerbere.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:03:58 ; elapsed = 00:25:12 . Memory (MB): peak = 1084.777 ; gain = 875.590
50 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1084.777 ; gain = 369.219
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 15 15:11:43 2017...
