// Seed: 2012165263
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [-1 : 1] id_8;
  tri0 id_9 = -1;
  wire id_10;
  logic id_11;
  logic [7:0] id_12;
  assign id_12[1] = id_5;
  always #1;
endmodule
module module_1 (
    output uwire id_0,
    input  wire  id_1
);
  always @(-1);
  parameter id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire id_4;
endmodule
