<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/twi7.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">twi7.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="twi7_8h__dep__incl.svg" width="756" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="twi7_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a7582ae241e7f59d5877b802562514047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi7_8h.xhtml#a7582ae241e7f59d5877b802562514047">REG_TWI7_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40034600U)</td></tr>
<tr class="memdesc:a7582ae241e7f59d5877b802562514047"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI7) TWI Control Register  <a href="#a7582ae241e7f59d5877b802562514047">More...</a><br /></td></tr>
<tr class="separator:a7582ae241e7f59d5877b802562514047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9e913a302900d64bd2d6a9f4885cb5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi7_8h.xhtml#ad9e913a302900d64bd2d6a9f4885cb5c">REG_TWI7_MMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034604U)</td></tr>
<tr class="memdesc:ad9e913a302900d64bd2d6a9f4885cb5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI7) TWI Master Mode Register  <a href="#ad9e913a302900d64bd2d6a9f4885cb5c">More...</a><br /></td></tr>
<tr class="separator:ad9e913a302900d64bd2d6a9f4885cb5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2774e4d5e595b86f05c8c78a9d08493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi7_8h.xhtml#ab2774e4d5e595b86f05c8c78a9d08493">REG_TWI7_SMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034608U)</td></tr>
<tr class="memdesc:ab2774e4d5e595b86f05c8c78a9d08493"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI7) TWI Slave Mode Register  <a href="#ab2774e4d5e595b86f05c8c78a9d08493">More...</a><br /></td></tr>
<tr class="separator:ab2774e4d5e595b86f05c8c78a9d08493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72d16f7969cef45647e2a2e985c54722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi7_8h.xhtml#a72d16f7969cef45647e2a2e985c54722">REG_TWI7_IADR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003460CU)</td></tr>
<tr class="memdesc:a72d16f7969cef45647e2a2e985c54722"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI7) TWI Internal Address Register  <a href="#a72d16f7969cef45647e2a2e985c54722">More...</a><br /></td></tr>
<tr class="separator:a72d16f7969cef45647e2a2e985c54722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59db8cc08a19d684a22a7872cea0a41d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi7_8h.xhtml#a59db8cc08a19d684a22a7872cea0a41d">REG_TWI7_CWGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034610U)</td></tr>
<tr class="memdesc:a59db8cc08a19d684a22a7872cea0a41d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI7) TWI Clock Waveform Generator Register  <a href="#a59db8cc08a19d684a22a7872cea0a41d">More...</a><br /></td></tr>
<tr class="separator:a59db8cc08a19d684a22a7872cea0a41d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad234eca555b3db149d8d014d3b998399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi7_8h.xhtml#ad234eca555b3db149d8d014d3b998399">REG_TWI7_SR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034620U)</td></tr>
<tr class="memdesc:ad234eca555b3db149d8d014d3b998399"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI7) TWI Status Register  <a href="#ad234eca555b3db149d8d014d3b998399">More...</a><br /></td></tr>
<tr class="separator:ad234eca555b3db149d8d014d3b998399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adedc791ff459f46542fabf9d92be9fe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi7_8h.xhtml#adedc791ff459f46542fabf9d92be9fe2">REG_TWI7_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40034624U)</td></tr>
<tr class="memdesc:adedc791ff459f46542fabf9d92be9fe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI7) TWI Interrupt Enable Register  <a href="#adedc791ff459f46542fabf9d92be9fe2">More...</a><br /></td></tr>
<tr class="separator:adedc791ff459f46542fabf9d92be9fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ea40cca76106c658140743831563ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi7_8h.xhtml#a9ea40cca76106c658140743831563ee1">REG_TWI7_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40034628U)</td></tr>
<tr class="memdesc:a9ea40cca76106c658140743831563ee1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI7) TWI Interrupt Disable Register  <a href="#a9ea40cca76106c658140743831563ee1">More...</a><br /></td></tr>
<tr class="separator:a9ea40cca76106c658140743831563ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29073e1cfbf4071a0db7b96515b26b12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi7_8h.xhtml#a29073e1cfbf4071a0db7b96515b26b12">REG_TWI7_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4003462CU)</td></tr>
<tr class="memdesc:a29073e1cfbf4071a0db7b96515b26b12"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI7) TWI Interrupt Mask Register  <a href="#a29073e1cfbf4071a0db7b96515b26b12">More...</a><br /></td></tr>
<tr class="separator:a29073e1cfbf4071a0db7b96515b26b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5b8e51e99cd53f666d8ff8e9d6b88e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi7_8h.xhtml#ab5b8e51e99cd53f666d8ff8e9d6b88e4">REG_TWI7_RHR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034630U)</td></tr>
<tr class="memdesc:ab5b8e51e99cd53f666d8ff8e9d6b88e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI7) TWI Receive Holding Register  <a href="#ab5b8e51e99cd53f666d8ff8e9d6b88e4">More...</a><br /></td></tr>
<tr class="separator:ab5b8e51e99cd53f666d8ff8e9d6b88e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaa8681dd6fb191e382a798beb57fc3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi7_8h.xhtml#aeaa8681dd6fb191e382a798beb57fc3c">REG_TWI7_THR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40034634U)</td></tr>
<tr class="memdesc:aeaa8681dd6fb191e382a798beb57fc3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI7) TWI Transmit Holding Register  <a href="#aeaa8681dd6fb191e382a798beb57fc3c">More...</a><br /></td></tr>
<tr class="separator:aeaa8681dd6fb191e382a798beb57fc3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a927cbf5a05f7b337f20f41749d593b30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi7_8h.xhtml#a927cbf5a05f7b337f20f41749d593b30">REG_TWI7_SMBTR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034638U)</td></tr>
<tr class="memdesc:a927cbf5a05f7b337f20f41749d593b30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI7) TWI SMBus Timing Register  <a href="#a927cbf5a05f7b337f20f41749d593b30">More...</a><br /></td></tr>
<tr class="separator:a927cbf5a05f7b337f20f41749d593b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70c328ca6a14a8d04fc185dbe296762f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi7_8h.xhtml#a70c328ca6a14a8d04fc185dbe296762f">REG_TWI7_ACR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034640U)</td></tr>
<tr class="memdesc:a70c328ca6a14a8d04fc185dbe296762f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI7) TWI Alternative Command Register  <a href="#a70c328ca6a14a8d04fc185dbe296762f">More...</a><br /></td></tr>
<tr class="separator:a70c328ca6a14a8d04fc185dbe296762f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15306713fdd58683f37185a94c53dbd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi7_8h.xhtml#a15306713fdd58683f37185a94c53dbd1">REG_TWI7_FILTR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034644U)</td></tr>
<tr class="memdesc:a15306713fdd58683f37185a94c53dbd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI7) TWI Filter Register  <a href="#a15306713fdd58683f37185a94c53dbd1">More...</a><br /></td></tr>
<tr class="separator:a15306713fdd58683f37185a94c53dbd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a044e810033685f69d01ddb2e778fd5b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi7_8h.xhtml#a044e810033685f69d01ddb2e778fd5b7">REG_TWI7_SWMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003464CU)</td></tr>
<tr class="memdesc:a044e810033685f69d01ddb2e778fd5b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI7) TWI SleepWalking Matching Register  <a href="#a044e810033685f69d01ddb2e778fd5b7">More...</a><br /></td></tr>
<tr class="separator:a044e810033685f69d01ddb2e778fd5b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aaa694b9a8594dd2dda1a4b6ac021a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi7_8h.xhtml#a5aaa694b9a8594dd2dda1a4b6ac021a5">REG_TWI7_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400346E4U)</td></tr>
<tr class="memdesc:a5aaa694b9a8594dd2dda1a4b6ac021a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI7) TWI Write Protection Mode Register  <a href="#a5aaa694b9a8594dd2dda1a4b6ac021a5">More...</a><br /></td></tr>
<tr class="separator:a5aaa694b9a8594dd2dda1a4b6ac021a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a22a1af20871255f58a5a9c784c48ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi7_8h.xhtml#a4a22a1af20871255f58a5a9c784c48ea">REG_TWI7_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400346E8U)</td></tr>
<tr class="memdesc:a4a22a1af20871255f58a5a9c784c48ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI7) TWI Write Protection Status Register  <a href="#a4a22a1af20871255f58a5a9c784c48ea">More...</a><br /></td></tr>
<tr class="separator:a4a22a1af20871255f58a5a9c784c48ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2b233510333e06b406a196f6ddfbb96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi7_8h.xhtml#af2b233510333e06b406a196f6ddfbb96">REG_TWI7_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034700U)</td></tr>
<tr class="memdesc:af2b233510333e06b406a196f6ddfbb96"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI7) Receive Pointer Register  <a href="#af2b233510333e06b406a196f6ddfbb96">More...</a><br /></td></tr>
<tr class="separator:af2b233510333e06b406a196f6ddfbb96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0f7bffd3f262bfb0c8bd0c18ab11ba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi7_8h.xhtml#ae0f7bffd3f262bfb0c8bd0c18ab11ba8">REG_TWI7_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034704U)</td></tr>
<tr class="memdesc:ae0f7bffd3f262bfb0c8bd0c18ab11ba8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI7) Receive Counter Register  <a href="#ae0f7bffd3f262bfb0c8bd0c18ab11ba8">More...</a><br /></td></tr>
<tr class="separator:ae0f7bffd3f262bfb0c8bd0c18ab11ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42b8279636addc41a32004173da0c7f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi7_8h.xhtml#a42b8279636addc41a32004173da0c7f0">REG_TWI7_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034708U)</td></tr>
<tr class="memdesc:a42b8279636addc41a32004173da0c7f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI7) Transmit Pointer Register  <a href="#a42b8279636addc41a32004173da0c7f0">More...</a><br /></td></tr>
<tr class="separator:a42b8279636addc41a32004173da0c7f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6df8ed0223f5b74a613ae95160ed17d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi7_8h.xhtml#ab6df8ed0223f5b74a613ae95160ed17d">REG_TWI7_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003470CU)</td></tr>
<tr class="memdesc:ab6df8ed0223f5b74a613ae95160ed17d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI7) Transmit Counter Register  <a href="#ab6df8ed0223f5b74a613ae95160ed17d">More...</a><br /></td></tr>
<tr class="separator:ab6df8ed0223f5b74a613ae95160ed17d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dd44f9ac271f30a4d0a0c2fcae82c01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi7_8h.xhtml#a1dd44f9ac271f30a4d0a0c2fcae82c01">REG_TWI7_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034710U)</td></tr>
<tr class="memdesc:a1dd44f9ac271f30a4d0a0c2fcae82c01"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI7) Receive Next Pointer Register  <a href="#a1dd44f9ac271f30a4d0a0c2fcae82c01">More...</a><br /></td></tr>
<tr class="separator:a1dd44f9ac271f30a4d0a0c2fcae82c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a820df42395ac0b303c122e98d846e8f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi7_8h.xhtml#a820df42395ac0b303c122e98d846e8f1">REG_TWI7_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034714U)</td></tr>
<tr class="memdesc:a820df42395ac0b303c122e98d846e8f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI7) Receive Next Counter Register  <a href="#a820df42395ac0b303c122e98d846e8f1">More...</a><br /></td></tr>
<tr class="separator:a820df42395ac0b303c122e98d846e8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e5b106bfe9291a37c659cfdca62f600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi7_8h.xhtml#a4e5b106bfe9291a37c659cfdca62f600">REG_TWI7_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034718U)</td></tr>
<tr class="memdesc:a4e5b106bfe9291a37c659cfdca62f600"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI7) Transmit Next Pointer Register  <a href="#a4e5b106bfe9291a37c659cfdca62f600">More...</a><br /></td></tr>
<tr class="separator:a4e5b106bfe9291a37c659cfdca62f600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ddd5111474341cb860df80b876a6d64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi7_8h.xhtml#a2ddd5111474341cb860df80b876a6d64">REG_TWI7_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003471CU)</td></tr>
<tr class="memdesc:a2ddd5111474341cb860df80b876a6d64"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI7) Transmit Next Counter Register  <a href="#a2ddd5111474341cb860df80b876a6d64">More...</a><br /></td></tr>
<tr class="separator:a2ddd5111474341cb860df80b876a6d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adde0d864a03f2b5d786d10511034e0b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi7_8h.xhtml#adde0d864a03f2b5d786d10511034e0b0">REG_TWI7_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40034720U)</td></tr>
<tr class="memdesc:adde0d864a03f2b5d786d10511034e0b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI7) Transfer Control Register  <a href="#adde0d864a03f2b5d786d10511034e0b0">More...</a><br /></td></tr>
<tr class="separator:adde0d864a03f2b5d786d10511034e0b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4605a6b7ccf5089a7236f9dfd37243c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="twi7_8h.xhtml#ab4605a6b7ccf5089a7236f9dfd37243c">REG_TWI7_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034724U)</td></tr>
<tr class="memdesc:ab4605a6b7ccf5089a7236f9dfd37243c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TWI7) Transfer Status Register  <a href="#ab4605a6b7ccf5089a7236f9dfd37243c">More...</a><br /></td></tr>
<tr class="separator:ab4605a6b7ccf5089a7236f9dfd37243c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a70c328ca6a14a8d04fc185dbe296762f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70c328ca6a14a8d04fc185dbe296762f">&sect;&nbsp;</a></span>REG_TWI7_ACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI7_ACR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034640U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI7) TWI Alternative Command Register </p>

</div>
</div>
<a id="a7582ae241e7f59d5877b802562514047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7582ae241e7f59d5877b802562514047">&sect;&nbsp;</a></span>REG_TWI7_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI7_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40034600U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI7) TWI Control Register </p>

</div>
</div>
<a id="a59db8cc08a19d684a22a7872cea0a41d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59db8cc08a19d684a22a7872cea0a41d">&sect;&nbsp;</a></span>REG_TWI7_CWGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI7_CWGR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034610U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI7) TWI Clock Waveform Generator Register </p>

</div>
</div>
<a id="a15306713fdd58683f37185a94c53dbd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15306713fdd58683f37185a94c53dbd1">&sect;&nbsp;</a></span>REG_TWI7_FILTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI7_FILTR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034644U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI7) TWI Filter Register </p>

</div>
</div>
<a id="a72d16f7969cef45647e2a2e985c54722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72d16f7969cef45647e2a2e985c54722">&sect;&nbsp;</a></span>REG_TWI7_IADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI7_IADR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003460CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI7) TWI Internal Address Register </p>

</div>
</div>
<a id="a9ea40cca76106c658140743831563ee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ea40cca76106c658140743831563ee1">&sect;&nbsp;</a></span>REG_TWI7_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI7_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40034628U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI7) TWI Interrupt Disable Register </p>

</div>
</div>
<a id="adedc791ff459f46542fabf9d92be9fe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adedc791ff459f46542fabf9d92be9fe2">&sect;&nbsp;</a></span>REG_TWI7_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI7_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40034624U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI7) TWI Interrupt Enable Register </p>

</div>
</div>
<a id="a29073e1cfbf4071a0db7b96515b26b12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29073e1cfbf4071a0db7b96515b26b12">&sect;&nbsp;</a></span>REG_TWI7_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI7_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4003462CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI7) TWI Interrupt Mask Register </p>

</div>
</div>
<a id="ad9e913a302900d64bd2d6a9f4885cb5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9e913a302900d64bd2d6a9f4885cb5c">&sect;&nbsp;</a></span>REG_TWI7_MMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI7_MMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034604U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI7) TWI Master Mode Register </p>

</div>
</div>
<a id="adde0d864a03f2b5d786d10511034e0b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adde0d864a03f2b5d786d10511034e0b0">&sect;&nbsp;</a></span>REG_TWI7_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI7_PTCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40034720U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI7) Transfer Control Register </p>

</div>
</div>
<a id="ab4605a6b7ccf5089a7236f9dfd37243c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4605a6b7ccf5089a7236f9dfd37243c">&sect;&nbsp;</a></span>REG_TWI7_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI7_PTSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034724U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI7) Transfer Status Register </p>

</div>
</div>
<a id="ae0f7bffd3f262bfb0c8bd0c18ab11ba8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0f7bffd3f262bfb0c8bd0c18ab11ba8">&sect;&nbsp;</a></span>REG_TWI7_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI7_RCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034704U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI7) Receive Counter Register </p>

</div>
</div>
<a id="ab5b8e51e99cd53f666d8ff8e9d6b88e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5b8e51e99cd53f666d8ff8e9d6b88e4">&sect;&nbsp;</a></span>REG_TWI7_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI7_RHR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034630U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI7) TWI Receive Holding Register </p>

</div>
</div>
<a id="a820df42395ac0b303c122e98d846e8f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a820df42395ac0b303c122e98d846e8f1">&sect;&nbsp;</a></span>REG_TWI7_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI7_RNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034714U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI7) Receive Next Counter Register </p>

</div>
</div>
<a id="a1dd44f9ac271f30a4d0a0c2fcae82c01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dd44f9ac271f30a4d0a0c2fcae82c01">&sect;&nbsp;</a></span>REG_TWI7_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI7_RNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034710U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI7) Receive Next Pointer Register </p>

</div>
</div>
<a id="af2b233510333e06b406a196f6ddfbb96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2b233510333e06b406a196f6ddfbb96">&sect;&nbsp;</a></span>REG_TWI7_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI7_RPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034700U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI7) Receive Pointer Register </p>

</div>
</div>
<a id="a927cbf5a05f7b337f20f41749d593b30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a927cbf5a05f7b337f20f41749d593b30">&sect;&nbsp;</a></span>REG_TWI7_SMBTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI7_SMBTR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034638U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI7) TWI SMBus Timing Register </p>

</div>
</div>
<a id="ab2774e4d5e595b86f05c8c78a9d08493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2774e4d5e595b86f05c8c78a9d08493">&sect;&nbsp;</a></span>REG_TWI7_SMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI7_SMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034608U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI7) TWI Slave Mode Register </p>

</div>
</div>
<a id="ad234eca555b3db149d8d014d3b998399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad234eca555b3db149d8d014d3b998399">&sect;&nbsp;</a></span>REG_TWI7_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI7_SR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034620U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI7) TWI Status Register </p>

</div>
</div>
<a id="a044e810033685f69d01ddb2e778fd5b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a044e810033685f69d01ddb2e778fd5b7">&sect;&nbsp;</a></span>REG_TWI7_SWMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI7_SWMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003464CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI7) TWI SleepWalking Matching Register </p>

</div>
</div>
<a id="ab6df8ed0223f5b74a613ae95160ed17d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6df8ed0223f5b74a613ae95160ed17d">&sect;&nbsp;</a></span>REG_TWI7_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI7_TCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003470CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI7) Transmit Counter Register </p>

</div>
</div>
<a id="aeaa8681dd6fb191e382a798beb57fc3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaa8681dd6fb191e382a798beb57fc3c">&sect;&nbsp;</a></span>REG_TWI7_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI7_THR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40034634U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI7) TWI Transmit Holding Register </p>

</div>
</div>
<a id="a2ddd5111474341cb860df80b876a6d64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ddd5111474341cb860df80b876a6d64">&sect;&nbsp;</a></span>REG_TWI7_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI7_TNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003471CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI7) Transmit Next Counter Register </p>

</div>
</div>
<a id="a4e5b106bfe9291a37c659cfdca62f600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e5b106bfe9291a37c659cfdca62f600">&sect;&nbsp;</a></span>REG_TWI7_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI7_TNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034718U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI7) Transmit Next Pointer Register </p>

</div>
</div>
<a id="a42b8279636addc41a32004173da0c7f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42b8279636addc41a32004173da0c7f0">&sect;&nbsp;</a></span>REG_TWI7_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI7_TPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034708U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI7) Transmit Pointer Register </p>

</div>
</div>
<a id="a5aaa694b9a8594dd2dda1a4b6ac021a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aaa694b9a8594dd2dda1a4b6ac021a5">&sect;&nbsp;</a></span>REG_TWI7_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI7_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400346E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI7) TWI Write Protection Mode Register </p>

</div>
</div>
<a id="a4a22a1af20871255f58a5a9c784c48ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a22a1af20871255f58a5a9c784c48ea">&sect;&nbsp;</a></span>REG_TWI7_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TWI7_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400346E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TWI7) TWI Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
