Classic Timing Analyzer report for lab6-2-1
Mon Apr 10 12:50:15 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Hold: 'CLK'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From           ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 2.009 ns                                       ; Button         ; inst4          ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 25.909 ns                                      ; 74393:inst1|30 ; C2             ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -1.099 ns                                      ; Button         ; inst4          ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74393:inst1|30 ; 74393:inst1|30 ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; 74393:inst1|28 ; 74393:inst1|28 ; CLK        ; CLK      ; 8            ;
; Total number of failed paths ;                                          ;               ;                                                ;                ;                ;            ;          ; 8            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                   ; To                                                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; 74393:inst1|30                                                                         ; 74393:inst1|30                                                                         ; CLK        ; CLK      ; None                        ; None                      ; 1.273 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; 74393:inst1|31                                                                         ; 74393:inst1|31                                                                         ; CLK        ; CLK      ; None                        ; None                      ; 1.261 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.610 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.610 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.610 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.610 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; 74393:inst1|29                                                                         ; 74393:inst1|30                                                                         ; CLK        ; CLK      ; None                        ; None                      ; 1.155 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; 74393:inst1|29                                                                         ; 74393:inst1|31                                                                         ; CLK        ; CLK      ; None                        ; None                      ; 1.150 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; 74393:inst1|29                                                                         ; 74393:inst1|29                                                                         ; CLK        ; CLK      ; None                        ; None                      ; 1.148 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.497 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.497 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.497 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.497 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.451 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.451 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.451 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.451 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.451 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.420 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.420 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.420 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.420 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.420 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.415 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.415 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.415 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.415 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; 74393:inst1|30                                                                         ; 74393:inst1|31                                                                         ; CLK        ; CLK      ; None                        ; None                      ; 1.029 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.348 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.348 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.348 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.348 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.297 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.297 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.297 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.297 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; 74393:inst1|28                                                                         ; 74393:inst1|29                                                                         ; CLK        ; CLK      ; None                        ; None                      ; 0.910 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; 74393:inst1|28                                                                         ; 74393:inst1|31                                                                         ; CLK        ; CLK      ; None                        ; None                      ; 0.909 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; 74393:inst1|28                                                                         ; 74393:inst1|30                                                                         ; CLK        ; CLK      ; None                        ; None                      ; 0.903 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; 74393:inst1|28                                                                         ; 74393:inst1|28                                                                         ; CLK        ; CLK      ; None                        ; None                      ; 0.892 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.271 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.271 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.271 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.271 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.271 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.266 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.266 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.266 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.266 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.266 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; CLK        ; CLK      ; None                        ; None                      ; 2.266 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; CLK        ; CLK      ; None                        ; None                      ; 2.266 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; CLK        ; CLK      ; None                        ; None                      ; 2.266 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; CLK        ; CLK      ; None                        ; None                      ; 2.266 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; 74393:inst1|3                                                                          ; 74393:inst1|5                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 1.345 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; 74393:inst1|3                                                                          ; 74393:inst1|3                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 1.342 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; 74393:inst1|3                                                                          ; 74393:inst1|9                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 1.342 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.196 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.196 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.196 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.196 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.196 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.192 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; CLK        ; CLK      ; None                        ; None                      ; 2.192 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; CLK        ; CLK      ; None                        ; None                      ; 2.192 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; CLK        ; CLK      ; None                        ; None                      ; 2.192 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; CLK        ; CLK      ; None                        ; None                      ; 2.192 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.188 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.188 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.188 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.188 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.184 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.184 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.184 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.184 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.184 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; CLK        ; CLK      ; None                        ; None                      ; 2.184 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; CLK        ; CLK      ; None                        ; None                      ; 2.184 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; CLK        ; CLK      ; None                        ; None                      ; 2.184 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; CLK        ; CLK      ; None                        ; None                      ; 2.184 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.176 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.176 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.176 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.176 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.099 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.099 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.099 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.099 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.099 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.051 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.051 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; CLK        ; CLK      ; None                        ; None                      ; 2.051 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; 74393:inst1|5                                                                          ; 74393:inst1|9                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 1.142 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; 74393:inst1|5                                                                          ; 74393:inst1|5                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 1.137 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 1.976 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; CLK        ; CLK      ; None                        ; None                      ; 1.975 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 1.971 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; CLK        ; CLK      ; None                        ; None                      ; 1.971 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; CLK        ; CLK      ; None                        ; None                      ; 1.971 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; CLK        ; CLK      ; None                        ; None                      ; 1.971 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; CLK        ; CLK      ; None                        ; None                      ; 1.971 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; CLK        ; CLK      ; None                        ; None                      ; 1.969 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 1.969 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; CLK        ; CLK      ; None                        ; None                      ; 1.969 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; 74393:inst1|1                                                                          ; 74393:inst1|5                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 1.101 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; 74393:inst1|1                                                                          ; 74393:inst1|9                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 1.099 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; 74393:inst1|1                                                                          ; 74393:inst1|3                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 1.096 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 1.953 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 1.953 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 1.953 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 1.953 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 1.953 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; CLK        ; CLK      ; None                        ; None                      ; 1.953 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; CLK        ; CLK      ; None                        ; None                      ; 1.953 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; CLK        ; CLK      ; None                        ; None                      ; 1.953 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; CLK        ; CLK      ; None                        ; None                      ; 1.953 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; 74393:inst1|1                                                                          ; 74393:inst1|1                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 1.092 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; CLK        ; CLK      ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; CLK        ; CLK      ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; CLK        ; CLK      ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; CLK        ; CLK      ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; CLK        ; CLK      ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; CLK        ; CLK      ; None                        ; None                      ; 1.896 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; CLK        ; CLK      ; None                        ; None                      ; 1.895 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 1.891 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; CLK        ; CLK      ; None                        ; None                      ; 1.891 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; CLK        ; CLK      ; None                        ; None                      ; 1.891 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; CLK        ; CLK      ; None                        ; None                      ; 1.891 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.891 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 1.890 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] ; CLK        ; CLK      ; None                        ; None                      ; 1.889 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; CLK        ; CLK      ; None                        ; None                      ; 1.889 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; CLK        ; CLK      ; None                        ; None                      ; 1.889 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; CLK        ; CLK      ; None                        ; None                      ; 1.889 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 1.809 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; CLK        ; CLK      ; None                        ; None                      ; 1.809 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; CLK        ; CLK      ; None                        ; None                      ; 1.809 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.809 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14] ; CLK        ; CLK      ; None                        ; None                      ; 1.732 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]  ; CLK        ; CLK      ; None                        ; None                      ; 1.732 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 1.729 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; CLK        ; CLK      ; None                        ; None                      ; 1.729 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; CLK        ; CLK      ; None                        ; None                      ; 1.729 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.729 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 1.726 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; 74393:inst1|9                                                                          ; 74393:inst1|9                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.859 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 1.273 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]  ; CLK        ; CLK      ; None                        ; None                      ; 1.272 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 1.271 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16] ; CLK        ; CLK      ; None                        ; None                      ; 1.267 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12] ; CLK        ; CLK      ; None                        ; None                      ; 1.267 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11] ; CLK        ; CLK      ; None                        ; None                      ; 1.267 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]  ; CLK        ; CLK      ; None                        ; None                      ; 1.267 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]  ; CLK        ; CLK      ; None                        ; None                      ; 1.267 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17] ; CLK        ; CLK      ; None                        ; None                      ; 1.266 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                        ;                                                                                        ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                       ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From           ; To             ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; 74393:inst1|28 ; 74393:inst1|28 ; CLK        ; CLK      ; None                       ; None                       ; 0.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74393:inst1|28 ; 74393:inst1|30 ; CLK        ; CLK      ; None                       ; None                       ; 0.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74393:inst1|28 ; 74393:inst1|31 ; CLK        ; CLK      ; None                       ; None                       ; 0.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74393:inst1|28 ; 74393:inst1|29 ; CLK        ; CLK      ; None                       ; None                       ; 0.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74393:inst1|30 ; 74393:inst1|31 ; CLK        ; CLK      ; None                       ; None                       ; 1.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74393:inst1|29 ; 74393:inst1|29 ; CLK        ; CLK      ; None                       ; None                       ; 1.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74393:inst1|29 ; 74393:inst1|31 ; CLK        ; CLK      ; None                       ; None                       ; 1.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74393:inst1|29 ; 74393:inst1|30 ; CLK        ; CLK      ; None                       ; None                       ; 1.155 ns                 ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+--------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To    ; To Clock ;
+-------+--------------+------------+--------+-------+----------+
; N/A   ; None         ; 2.009 ns   ; Button ; inst4 ; CLK      ;
+-------+--------------+------------+--------+-------+----------+


+------------------------------------------------------------------------+
; tco                                                                    ;
+-------+--------------+------------+----------------+------+------------+
; Slack ; Required tco ; Actual tco ; From           ; To   ; From Clock ;
+-------+--------------+------------+----------------+------+------------+
; N/A   ; None         ; 25.909 ns  ; 74393:inst1|30 ; C2   ; CLK        ;
; N/A   ; None         ; 25.771 ns  ; 74393:inst1|30 ; D2   ; CLK        ;
; N/A   ; None         ; 25.771 ns  ; 74393:inst1|30 ; B2   ; CLK        ;
; N/A   ; None         ; 25.770 ns  ; 74393:inst1|30 ; A2   ; CLK        ;
; N/A   ; None         ; 25.744 ns  ; 74393:inst1|29 ; C2   ; CLK        ;
; N/A   ; None         ; 25.659 ns  ; 74393:inst1|29 ; E2   ; CLK        ;
; N/A   ; None         ; 25.655 ns  ; 74393:inst1|28 ; C2   ; CLK        ;
; N/A   ; None         ; 25.618 ns  ; 74393:inst1|29 ; B2   ; CLK        ;
; N/A   ; None         ; 25.612 ns  ; 74393:inst1|29 ; D2   ; CLK        ;
; N/A   ; None         ; 25.605 ns  ; 74393:inst1|29 ; A2   ; CLK        ;
; N/A   ; None         ; 25.513 ns  ; 74393:inst1|28 ; A2   ; CLK        ;
; N/A   ; None         ; 25.511 ns  ; 74393:inst1|28 ; D2   ; CLK        ;
; N/A   ; None         ; 25.511 ns  ; 74393:inst1|28 ; B2   ; CLK        ;
; N/A   ; None         ; 25.485 ns  ; 74393:inst1|28 ; LED3 ; CLK        ;
; N/A   ; None         ; 25.450 ns  ; 74393:inst1|30 ; G2   ; CLK        ;
; N/A   ; None         ; 25.445 ns  ; 74393:inst1|30 ; F2   ; CLK        ;
; N/A   ; None         ; 25.426 ns  ; 74393:inst1|31 ; C2   ; CLK        ;
; N/A   ; None         ; 25.363 ns  ; 74393:inst1|30 ; E2   ; CLK        ;
; N/A   ; None         ; 25.294 ns  ; 74393:inst1|31 ; B2   ; CLK        ;
; N/A   ; None         ; 25.289 ns  ; 74393:inst1|29 ; F2   ; CLK        ;
; N/A   ; None         ; 25.287 ns  ; 74393:inst1|31 ; D2   ; CLK        ;
; N/A   ; None         ; 25.287 ns  ; 74393:inst1|31 ; A2   ; CLK        ;
; N/A   ; None         ; 25.280 ns  ; 74393:inst1|29 ; G2   ; CLK        ;
; N/A   ; None         ; 25.224 ns  ; 74393:inst1|28 ; LED2 ; CLK        ;
; N/A   ; None         ; 25.218 ns  ; 74393:inst1|28 ; LED1 ; CLK        ;
; N/A   ; None         ; 25.204 ns  ; 74393:inst1|28 ; E2   ; CLK        ;
; N/A   ; None         ; 25.194 ns  ; 74393:inst1|28 ; G2   ; CLK        ;
; N/A   ; None         ; 25.186 ns  ; 74393:inst1|28 ; F2   ; CLK        ;
; N/A   ; None         ; 24.965 ns  ; 74393:inst1|31 ; F2   ; CLK        ;
; N/A   ; None         ; 24.958 ns  ; 74393:inst1|31 ; G2   ; CLK        ;
; N/A   ; None         ; 19.463 ns  ; 74393:inst1|3  ; E1   ; CLK        ;
; N/A   ; None         ; 19.414 ns  ; 74393:inst1|3  ; D1   ; CLK        ;
; N/A   ; None         ; 19.242 ns  ; 74393:inst1|1  ; D1   ; CLK        ;
; N/A   ; None         ; 19.221 ns  ; 74393:inst1|3  ; B1   ; CLK        ;
; N/A   ; None         ; 19.197 ns  ; 74393:inst1|9  ; LED3 ; CLK        ;
; N/A   ; None         ; 19.196 ns  ; 74393:inst1|3  ; F1   ; CLK        ;
; N/A   ; None         ; 19.195 ns  ; 74393:inst1|3  ; C1   ; CLK        ;
; N/A   ; None         ; 19.192 ns  ; 74393:inst1|3  ; G1   ; CLK        ;
; N/A   ; None         ; 19.183 ns  ; 74393:inst1|1  ; E1   ; CLK        ;
; N/A   ; None         ; 19.082 ns  ; 74393:inst1|9  ; D1   ; CLK        ;
; N/A   ; None         ; 19.056 ns  ; 74393:inst1|1  ; B1   ; CLK        ;
; N/A   ; None         ; 19.028 ns  ; 74393:inst1|1  ; C1   ; CLK        ;
; N/A   ; None         ; 19.026 ns  ; 74393:inst1|1  ; G1   ; CLK        ;
; N/A   ; None         ; 19.026 ns  ; 74393:inst1|1  ; F1   ; CLK        ;
; N/A   ; None         ; 18.962 ns  ; 74393:inst1|5  ; E1   ; CLK        ;
; N/A   ; None         ; 18.913 ns  ; 74393:inst1|5  ; D1   ; CLK        ;
; N/A   ; None         ; 18.885 ns  ; 74393:inst1|9  ; B1   ; CLK        ;
; N/A   ; None         ; 18.866 ns  ; 74393:inst1|5  ; LED2 ; CLK        ;
; N/A   ; None         ; 18.863 ns  ; 74393:inst1|9  ; C1   ; CLK        ;
; N/A   ; None         ; 18.862 ns  ; 74393:inst1|9  ; F1   ; CLK        ;
; N/A   ; None         ; 18.861 ns  ; 74393:inst1|9  ; G1   ; CLK        ;
; N/A   ; None         ; 18.708 ns  ; 74393:inst1|5  ; B1   ; CLK        ;
; N/A   ; None         ; 18.694 ns  ; 74393:inst1|5  ; F1   ; CLK        ;
; N/A   ; None         ; 18.691 ns  ; 74393:inst1|5  ; G1   ; CLK        ;
; N/A   ; None         ; 18.686 ns  ; 74393:inst1|5  ; C1   ; CLK        ;
; N/A   ; None         ; 18.630 ns  ; 74393:inst1|9  ; A1   ; CLK        ;
; N/A   ; None         ; 18.505 ns  ; 74393:inst1|1  ; A1   ; CLK        ;
; N/A   ; None         ; 18.407 ns  ; 74393:inst1|5  ; A1   ; CLK        ;
; N/A   ; None         ; 18.390 ns  ; 74393:inst1|3  ; LED2 ; CLK        ;
; N/A   ; None         ; 18.385 ns  ; 74393:inst1|3  ; LED1 ; CLK        ;
; N/A   ; None         ; 18.220 ns  ; 74393:inst1|3  ; A1   ; CLK        ;
; N/A   ; None         ; 17.352 ns  ; 74393:inst1|1  ; LED0 ; CLK        ;
+-------+--------------+------------+----------------+------+------------+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+--------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To    ; To Clock ;
+---------------+-------------+-----------+--------+-------+----------+
; N/A           ; None        ; -1.099 ns ; Button ; inst4 ; CLK      ;
+---------------+-------------+-----------+--------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Apr 10 12:50:11 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab6-2-1 -c lab6-2-1 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 52 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "74393:inst1|9" as buffer
    Info: Detected ripple clock "74393:inst1|5" as buffer
    Info: Detected ripple clock "74393:inst1|3" as buffer
    Info: Detected gated clock "inst15" as buffer
    Info: Detected ripple clock "inst4" as buffer
    Info: Detected ripple clock "74393:inst1|1" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella1~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella2~COUTCOUT1_3" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella1~COUT" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella2~COUT" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[5]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella6~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[6]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella7~COUTCOUT1_3" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella6~COUT" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[7]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella7~COUT" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[8]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella3~COUTCOUT1_3" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella3~COUT" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[10]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella11~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[11]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella12~COUTCOUT1_3" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella11~COUT" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[12]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella12~COUT" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[13]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella8~COUTCOUT1_3" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella8~COUT" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella4~COUT" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[9]" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[15]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella16~COUTCOUT1_3" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[16]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella16~COUT" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[17]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella17~COUTCOUT1_3" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella17~COUT" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella13~COUTCOUT1_3" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella13~COUT" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella9~COUT" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[14]" as buffer
    Info: Detected ripple clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18]" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella18~COUTCOUT1_3" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella18~COUT" as buffer
    Info: Detected gated clock "lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella14~COUT" as buffer
Info: Clock "CLK" Internal fmax is restricted to 275.03 MHz between source register "74393:inst1|30" and destination register "74393:inst1|30"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.273 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y13_N9; Fanout = 9; REG Node = '74393:inst1|30'
            Info: 2: + IC(0.535 ns) + CELL(0.738 ns) = 1.273 ns; Loc. = LC_X21_Y13_N9; Fanout = 9; REG Node = '74393:inst1|30'
            Info: Total cell delay = 0.738 ns ( 57.97 % )
            Info: Total interconnect delay = 0.535 ns ( 42.03 % )
        Info: - Smallest clock skew is -1.386 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 18.632 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 19; CLK Node = 'CLK'
                Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X16_Y4_N8; Fanout = 3; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18]'
                Info: 3: + IC(0.507 ns) + CELL(0.423 ns) = 3.897 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella18~COUT'
                Info: 4: + IC(0.000 ns) + CELL(0.604 ns) = 4.501 ns; Loc. = LC_X16_Y4_N9; Fanout = 1; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|cout'
                Info: 5: + IC(1.247 ns) + CELL(0.935 ns) = 6.683 ns; Loc. = LC_X15_Y5_N2; Fanout = 4; REG Node = 'inst4'
                Info: 6: + IC(4.802 ns) + CELL(0.935 ns) = 12.420 ns; Loc. = LC_X26_Y13_N3; Fanout = 11; REG Node = '74393:inst1|9'
                Info: 7: + IC(0.551 ns) + CELL(0.114 ns) = 13.085 ns; Loc. = LC_X26_Y13_N8; Fanout = 5; COMB Node = 'inst15'
                Info: 8: + IC(4.836 ns) + CELL(0.711 ns) = 18.632 ns; Loc. = LC_X21_Y13_N9; Fanout = 9; REG Node = '74393:inst1|30'
                Info: Total cell delay = 6.126 ns ( 32.88 % )
                Info: Total interconnect delay = 12.506 ns ( 67.12 % )
            Info: - Longest clock path from clock "CLK" to source register is 20.018 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 19; CLK Node = 'CLK'
                Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X16_Y5_N1; Fanout = 3; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]'
                Info: 3: + IC(0.529 ns) + CELL(0.564 ns) = 4.060 ns; Loc. = LC_X16_Y5_N1; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella1~COUT'
                Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 4.138 ns; Loc. = LC_X16_Y5_N2; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella2~COUT'
                Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 4.216 ns; Loc. = LC_X16_Y5_N3; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella3~COUT'
                Info: 6: + IC(0.000 ns) + CELL(0.178 ns) = 4.394 ns; Loc. = LC_X16_Y5_N4; Fanout = 6; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella4~COUT'
                Info: 7: + IC(0.000 ns) + CELL(0.208 ns) = 4.602 ns; Loc. = LC_X16_Y5_N9; Fanout = 6; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella9~COUT'
                Info: 8: + IC(0.000 ns) + CELL(0.136 ns) = 4.738 ns; Loc. = LC_X16_Y4_N4; Fanout = 5; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella14~COUT'
                Info: 9: + IC(0.000 ns) + CELL(0.621 ns) = 5.359 ns; Loc. = LC_X16_Y4_N9; Fanout = 1; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|cout'
                Info: 10: + IC(1.247 ns) + CELL(0.935 ns) = 7.541 ns; Loc. = LC_X15_Y5_N2; Fanout = 4; REG Node = 'inst4'
                Info: 11: + IC(4.802 ns) + CELL(0.935 ns) = 13.278 ns; Loc. = LC_X26_Y13_N9; Fanout = 14; REG Node = '74393:inst1|3'
                Info: 12: + IC(0.603 ns) + CELL(0.590 ns) = 14.471 ns; Loc. = LC_X26_Y13_N8; Fanout = 5; COMB Node = 'inst15'
                Info: 13: + IC(4.836 ns) + CELL(0.711 ns) = 20.018 ns; Loc. = LC_X21_Y13_N9; Fanout = 9; REG Node = '74393:inst1|30'
                Info: Total cell delay = 7.438 ns ( 37.16 % )
                Info: Total interconnect delay = 12.580 ns ( 62.84 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "74393:inst1|28" and destination pin or register "74393:inst1|28" for clock "CLK" (Hold time is 285 ps)
    Info: + Largest clock skew is 1.386 ns
        Info: + Longest clock path from clock "CLK" to destination register is 20.018 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 19; CLK Node = 'CLK'
            Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X16_Y5_N1; Fanout = 3; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]'
            Info: 3: + IC(0.529 ns) + CELL(0.564 ns) = 4.060 ns; Loc. = LC_X16_Y5_N1; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella1~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 4.138 ns; Loc. = LC_X16_Y5_N2; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella2~COUT'
            Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 4.216 ns; Loc. = LC_X16_Y5_N3; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella3~COUT'
            Info: 6: + IC(0.000 ns) + CELL(0.178 ns) = 4.394 ns; Loc. = LC_X16_Y5_N4; Fanout = 6; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella4~COUT'
            Info: 7: + IC(0.000 ns) + CELL(0.208 ns) = 4.602 ns; Loc. = LC_X16_Y5_N9; Fanout = 6; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella9~COUT'
            Info: 8: + IC(0.000 ns) + CELL(0.136 ns) = 4.738 ns; Loc. = LC_X16_Y4_N4; Fanout = 5; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella14~COUT'
            Info: 9: + IC(0.000 ns) + CELL(0.621 ns) = 5.359 ns; Loc. = LC_X16_Y4_N9; Fanout = 1; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|cout'
            Info: 10: + IC(1.247 ns) + CELL(0.935 ns) = 7.541 ns; Loc. = LC_X15_Y5_N2; Fanout = 4; REG Node = 'inst4'
            Info: 11: + IC(4.802 ns) + CELL(0.935 ns) = 13.278 ns; Loc. = LC_X26_Y13_N9; Fanout = 14; REG Node = '74393:inst1|3'
            Info: 12: + IC(0.603 ns) + CELL(0.590 ns) = 14.471 ns; Loc. = LC_X26_Y13_N8; Fanout = 5; COMB Node = 'inst15'
            Info: 13: + IC(4.836 ns) + CELL(0.711 ns) = 20.018 ns; Loc. = LC_X21_Y13_N5; Fanout = 16; REG Node = '74393:inst1|28'
            Info: Total cell delay = 7.438 ns ( 37.16 % )
            Info: Total interconnect delay = 12.580 ns ( 62.84 % )
        Info: - Shortest clock path from clock "CLK" to source register is 18.632 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 19; CLK Node = 'CLK'
            Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X16_Y4_N8; Fanout = 3; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18]'
            Info: 3: + IC(0.507 ns) + CELL(0.423 ns) = 3.897 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella18~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.604 ns) = 4.501 ns; Loc. = LC_X16_Y4_N9; Fanout = 1; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|cout'
            Info: 5: + IC(1.247 ns) + CELL(0.935 ns) = 6.683 ns; Loc. = LC_X15_Y5_N2; Fanout = 4; REG Node = 'inst4'
            Info: 6: + IC(4.802 ns) + CELL(0.935 ns) = 12.420 ns; Loc. = LC_X26_Y13_N3; Fanout = 11; REG Node = '74393:inst1|9'
            Info: 7: + IC(0.551 ns) + CELL(0.114 ns) = 13.085 ns; Loc. = LC_X26_Y13_N8; Fanout = 5; COMB Node = 'inst15'
            Info: 8: + IC(4.836 ns) + CELL(0.711 ns) = 18.632 ns; Loc. = LC_X21_Y13_N5; Fanout = 16; REG Node = '74393:inst1|28'
            Info: Total cell delay = 6.126 ns ( 32.88 % )
            Info: Total interconnect delay = 12.506 ns ( 67.12 % )
    Info: - Micro clock to output delay of source is 0.224 ns
    Info: - Shortest register to register delay is 0.892 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y13_N5; Fanout = 16; REG Node = '74393:inst1|28'
        Info: 2: + IC(0.583 ns) + CELL(0.309 ns) = 0.892 ns; Loc. = LC_X21_Y13_N5; Fanout = 16; REG Node = '74393:inst1|28'
        Info: Total cell delay = 0.309 ns ( 34.64 % )
        Info: Total interconnect delay = 0.583 ns ( 65.36 % )
    Info: + Micro hold delay of destination is 0.015 ns
Info: tsu for register "inst4" (data pin = "Button", clock pin = "CLK") is 2.009 ns
    Info: + Longest pin to register delay is 8.431 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_37; Fanout = 1; PIN Node = 'Button'
        Info: 2: + IC(6.647 ns) + CELL(0.309 ns) = 8.431 ns; Loc. = LC_X15_Y5_N2; Fanout = 4; REG Node = 'inst4'
        Info: Total cell delay = 1.784 ns ( 21.16 % )
        Info: Total interconnect delay = 6.647 ns ( 78.84 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 6.459 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 19; CLK Node = 'CLK'
        Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X16_Y4_N8; Fanout = 3; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18]'
        Info: 3: + IC(0.507 ns) + CELL(0.423 ns) = 3.897 ns; Loc. = LC_X16_Y4_N8; Fanout = 1; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella18~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.604 ns) = 4.501 ns; Loc. = LC_X16_Y4_N9; Fanout = 1; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|cout'
        Info: 5: + IC(1.247 ns) + CELL(0.711 ns) = 6.459 ns; Loc. = LC_X15_Y5_N2; Fanout = 4; REG Node = 'inst4'
        Info: Total cell delay = 4.142 ns ( 64.13 % )
        Info: Total interconnect delay = 2.317 ns ( 35.87 % )
Info: tco from clock "CLK" to destination pin "C2" through register "74393:inst1|30" is 25.909 ns
    Info: + Longest clock path from clock "CLK" to source register is 20.018 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 19; CLK Node = 'CLK'
        Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X16_Y5_N1; Fanout = 3; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]'
        Info: 3: + IC(0.529 ns) + CELL(0.564 ns) = 4.060 ns; Loc. = LC_X16_Y5_N1; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 4.138 ns; Loc. = LC_X16_Y5_N2; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 4.216 ns; Loc. = LC_X16_Y5_N3; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.178 ns) = 4.394 ns; Loc. = LC_X16_Y5_N4; Fanout = 6; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella4~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.208 ns) = 4.602 ns; Loc. = LC_X16_Y5_N9; Fanout = 6; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella9~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.136 ns) = 4.738 ns; Loc. = LC_X16_Y4_N4; Fanout = 5; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella14~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.621 ns) = 5.359 ns; Loc. = LC_X16_Y4_N9; Fanout = 1; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|cout'
        Info: 10: + IC(1.247 ns) + CELL(0.935 ns) = 7.541 ns; Loc. = LC_X15_Y5_N2; Fanout = 4; REG Node = 'inst4'
        Info: 11: + IC(4.802 ns) + CELL(0.935 ns) = 13.278 ns; Loc. = LC_X26_Y13_N9; Fanout = 14; REG Node = '74393:inst1|3'
        Info: 12: + IC(0.603 ns) + CELL(0.590 ns) = 14.471 ns; Loc. = LC_X26_Y13_N8; Fanout = 5; COMB Node = 'inst15'
        Info: 13: + IC(4.836 ns) + CELL(0.711 ns) = 20.018 ns; Loc. = LC_X21_Y13_N9; Fanout = 9; REG Node = '74393:inst1|30'
        Info: Total cell delay = 7.438 ns ( 37.16 % )
        Info: Total interconnect delay = 12.580 ns ( 62.84 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 5.667 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y13_N9; Fanout = 9; REG Node = '74393:inst1|30'
        Info: 2: + IC(1.269 ns) + CELL(0.590 ns) = 1.859 ns; Loc. = LC_X21_Y13_N3; Fanout = 1; COMB Node = '74247:inst5|82~0'
        Info: 3: + IC(1.684 ns) + CELL(2.124 ns) = 5.667 ns; Loc. = PIN_108; Fanout = 0; PIN Node = 'C2'
        Info: Total cell delay = 2.714 ns ( 47.89 % )
        Info: Total interconnect delay = 2.953 ns ( 52.11 % )
Info: th for register "inst4" (data pin = "Button", clock pin = "CLK") is -1.099 ns
    Info: + Longest clock path from clock "CLK" to destination register is 7.317 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 19; CLK Node = 'CLK'
        Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X16_Y5_N1; Fanout = 3; REG Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[1]'
        Info: 3: + IC(0.529 ns) + CELL(0.564 ns) = 4.060 ns; Loc. = LC_X16_Y5_N1; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 4.138 ns; Loc. = LC_X16_Y5_N2; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 4.216 ns; Loc. = LC_X16_Y5_N3; Fanout = 2; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.178 ns) = 4.394 ns; Loc. = LC_X16_Y5_N4; Fanout = 6; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella4~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.208 ns) = 4.602 ns; Loc. = LC_X16_Y5_N9; Fanout = 6; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella9~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.136 ns) = 4.738 ns; Loc. = LC_X16_Y4_N4; Fanout = 5; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella14~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.621 ns) = 5.359 ns; Loc. = LC_X16_Y4_N9; Fanout = 1; COMB Node = 'lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|cout'
        Info: 10: + IC(1.247 ns) + CELL(0.711 ns) = 7.317 ns; Loc. = LC_X15_Y5_N2; Fanout = 4; REG Node = 'inst4'
        Info: Total cell delay = 4.978 ns ( 68.03 % )
        Info: Total interconnect delay = 2.339 ns ( 31.97 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 8.431 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_37; Fanout = 1; PIN Node = 'Button'
        Info: 2: + IC(6.647 ns) + CELL(0.309 ns) = 8.431 ns; Loc. = LC_X15_Y5_N2; Fanout = 4; REG Node = 'inst4'
        Info: Total cell delay = 1.784 ns ( 21.16 % )
        Info: Total interconnect delay = 6.647 ns ( 78.84 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 125 megabytes
    Info: Processing ended: Mon Apr 10 12:50:15 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


