Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Mar 15 15:19:19 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (70)
5. checking no_input_delay (7)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Clear_DB/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Min_DB/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Run_DB/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Sec_DB/r_1khz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_Fnd_Ctrl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (70)
-------------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.997        0.000                      0                  279        0.217        0.000                      0                  279        4.500        0.000                       0                   196  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.997        0.000                      0                  279        0.217        0.000                      0                  279        4.500        0.000                       0                   196  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 U_Btn_Sec_DB/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Sec_DB/r_1khz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 1.127ns (29.332%)  route 2.715ns (70.668%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.553     5.074    U_Btn_Sec_DB/clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  U_Btn_Sec_DB/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.478     5.552 r  U_Btn_Sec_DB/counter_reg[15]/Q
                         net (fo=2, routed)           1.018     6.571    U_Btn_Sec_DB/counter_reg_n_0_[15]
    SLICE_X56Y23         LUT5 (Prop_lut5_I1_O)        0.321     6.892 f  U_Btn_Sec_DB/counter[16]_i_3__2/O
                         net (fo=1, routed)           0.594     7.485    U_Btn_Sec_DB/counter[16]_i_3__2_n_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I4_O)        0.328     7.813 r  U_Btn_Sec_DB/counter[16]_i_2__2/O
                         net (fo=17, routed)          1.103     8.916    U_Btn_Sec_DB/r_1khz
    SLICE_X57Y26         FDCE                                         r  U_Btn_Sec_DB/r_1khz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.438    14.779    U_Btn_Sec_DB/clk_IBUF_BUFG
    SLICE_X57Y26         FDCE                                         r  U_Btn_Sec_DB/r_1khz_reg/C
                         clock pessimism              0.273    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X57Y26         FDCE (Setup_fdce_C_D)       -0.103    14.914    U_Btn_Sec_DB/r_1khz_reg
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 U_Btn_Sec_DB/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Sec_DB/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 1.251ns (31.336%)  route 2.741ns (68.664%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.553     5.074    U_Btn_Sec_DB/clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  U_Btn_Sec_DB/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.478     5.552 f  U_Btn_Sec_DB/counter_reg[15]/Q
                         net (fo=2, routed)           1.018     6.571    U_Btn_Sec_DB/counter_reg_n_0_[15]
    SLICE_X56Y23         LUT5 (Prop_lut5_I1_O)        0.321     6.892 r  U_Btn_Sec_DB/counter[16]_i_3__2/O
                         net (fo=1, routed)           0.594     7.485    U_Btn_Sec_DB/counter[16]_i_3__2_n_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I4_O)        0.328     7.813 f  U_Btn_Sec_DB/counter[16]_i_2__2/O
                         net (fo=17, routed)          1.129     8.942    U_Btn_Sec_DB/r_1khz
    SLICE_X56Y26         LUT2 (Prop_lut2_I0_O)        0.124     9.066 r  U_Btn_Sec_DB/counter[14]_i_1__2/O
                         net (fo=1, routed)           0.000     9.066    U_Btn_Sec_DB/counter[14]
    SLICE_X56Y26         FDCE                                         r  U_Btn_Sec_DB/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.438    14.779    U_Btn_Sec_DB/clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  U_Btn_Sec_DB/counter_reg[14]/C
                         clock pessimism              0.295    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X56Y26         FDCE (Setup_fdce_C_D)        0.081    15.120    U_Btn_Sec_DB/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.963ns (24.595%)  route 2.952ns (75.405%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.621     5.142    U_Fnd_Ctrl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X65Y22         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 f  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[16]/Q
                         net (fo=2, routed)           1.142     6.704    U_Fnd_Ctrl/U_Clk_Divider/r_counter[16]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.296     7.000 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_3/O
                         net (fo=1, routed)           0.787     7.786    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_3_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.910 f  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_2/O
                         net (fo=18, routed)          1.024     8.934    U_Fnd_Ctrl/U_Clk_Divider/r_clk
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.058 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.058    U_Fnd_Ctrl/U_Clk_Divider/r_counter_0[10]
    SLICE_X65Y21         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.507    14.848    U_Fnd_Ctrl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X65Y21         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y21         FDCE (Setup_fdce_C_D)        0.029    15.116    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.058    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 0.963ns (24.588%)  route 2.954ns (75.412%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.621     5.142    U_Fnd_Ctrl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X65Y22         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 f  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[16]/Q
                         net (fo=2, routed)           1.142     6.704    U_Fnd_Ctrl/U_Clk_Divider/r_counter[16]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.296     7.000 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_3/O
                         net (fo=1, routed)           0.787     7.786    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_3_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.910 f  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_2/O
                         net (fo=18, routed)          1.025     8.935    U_Fnd_Ctrl/U_Clk_Divider/r_clk
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.059 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.059    U_Fnd_Ctrl/U_Clk_Divider/r_counter_0[11]
    SLICE_X65Y21         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.507    14.848    U_Fnd_Ctrl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X65Y21         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[11]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y21         FDCE (Setup_fdce_C_D)        0.031    15.118    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 U_Btn_Sec_DB/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_Sec_DB/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 1.277ns (31.781%)  route 2.741ns (68.219%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.553     5.074    U_Btn_Sec_DB/clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  U_Btn_Sec_DB/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.478     5.552 f  U_Btn_Sec_DB/counter_reg[15]/Q
                         net (fo=2, routed)           1.018     6.571    U_Btn_Sec_DB/counter_reg_n_0_[15]
    SLICE_X56Y23         LUT5 (Prop_lut5_I1_O)        0.321     6.892 r  U_Btn_Sec_DB/counter[16]_i_3__2/O
                         net (fo=1, routed)           0.594     7.485    U_Btn_Sec_DB/counter[16]_i_3__2_n_0
    SLICE_X56Y24         LUT6 (Prop_lut6_I4_O)        0.328     7.813 f  U_Btn_Sec_DB/counter[16]_i_2__2/O
                         net (fo=17, routed)          1.129     8.942    U_Btn_Sec_DB/r_1khz
    SLICE_X56Y26         LUT2 (Prop_lut2_I0_O)        0.150     9.092 r  U_Btn_Sec_DB/counter[16]_i_1__2/O
                         net (fo=1, routed)           0.000     9.092    U_Btn_Sec_DB/counter[16]
    SLICE_X56Y26         FDCE                                         r  U_Btn_Sec_DB/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.438    14.779    U_Btn_Sec_DB/clk_IBUF_BUFG
    SLICE_X56Y26         FDCE                                         r  U_Btn_Sec_DB/counter_reg[16]/C
                         clock pessimism              0.295    15.074    
                         clock uncertainty           -0.035    15.039    
    SLICE_X56Y26         FDCE (Setup_fdce_C_D)        0.118    15.157    U_Btn_Sec_DB/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 0.991ns (25.123%)  route 2.954ns (74.877%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.621     5.142    U_Fnd_Ctrl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X65Y22         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 f  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[16]/Q
                         net (fo=2, routed)           1.142     6.704    U_Fnd_Ctrl/U_Clk_Divider/r_counter[16]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.296     7.000 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_3/O
                         net (fo=1, routed)           0.787     7.786    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_3_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.910 f  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_2/O
                         net (fo=18, routed)          1.025     8.935    U_Fnd_Ctrl/U_Clk_Divider/r_clk
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.152     9.087 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.087    U_Fnd_Ctrl/U_Clk_Divider/r_counter_0[12]
    SLICE_X65Y21         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.507    14.848    U_Fnd_Ctrl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X65Y21         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[12]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y21         FDCE (Setup_fdce_C_D)        0.075    15.162    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.991ns (25.130%)  route 2.952ns (74.870%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.621     5.142    U_Fnd_Ctrl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X65Y22         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.419     5.561 f  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[16]/Q
                         net (fo=2, routed)           1.142     6.704    U_Fnd_Ctrl/U_Clk_Divider/r_counter[16]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.296     7.000 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_3/O
                         net (fo=1, routed)           0.787     7.786    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_3_n_0
    SLICE_X65Y19         LUT6 (Prop_lut6_I4_O)        0.124     7.910 f  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_2/O
                         net (fo=18, routed)          1.024     8.934    U_Fnd_Ctrl/U_Clk_Divider/r_clk
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.152     9.086 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.086    U_Fnd_Ctrl/U_Clk_Divider/r_counter_0[13]
    SLICE_X65Y21         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.507    14.848    U_Fnd_Ctrl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X65Y21         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[13]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y21         FDCE (Setup_fdce_C_D)        0.075    15.162    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  6.076    

Slack (MET) :             6.112ns  (required time - arrival time)
  Source:                 U_StopWatch_dp/U_CLK_Div/count_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_CLK_Div/count_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 1.090ns (28.067%)  route 2.794ns (71.933%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.619     5.140    U_StopWatch_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  U_StopWatch_dp/U_CLK_Div/count_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 f  U_StopWatch_dp/U_CLK_Div/count_reg_reg[19]/Q
                         net (fo=2, routed)           0.951     6.511    U_StopWatch_dp/U_CLK_Div/count_reg_reg_n_0_[19]
    SLICE_X61Y25         LUT4 (Prop_lut4_I0_O)        0.299     6.810 r  U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_7/O
                         net (fo=1, routed)           0.407     7.217    U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_7_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.341 r  U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_5/O
                         net (fo=1, routed)           0.317     7.658    U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_5_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.782 f  U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_3/O
                         net (fo=20, routed)          1.118     8.900    U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_3_n_0
    SLICE_X61Y26         LUT3 (Prop_lut3_I0_O)        0.124     9.024 r  U_StopWatch_dp/U_CLK_Div/count_reg[14]_i_1__0/O
                         net (fo=1, routed)           0.000     9.024    U_StopWatch_dp/U_CLK_Div/count_reg[14]_i_1__0_n_0
    SLICE_X61Y26         FDCE                                         r  U_StopWatch_dp/U_CLK_Div/count_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.503    14.844    U_StopWatch_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  U_StopWatch_dp/U_CLK_Div/count_reg_reg[14]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X61Y26         FDCE (Setup_fdce_C_D)        0.031    15.136    U_StopWatch_dp/U_CLK_Div/count_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  6.112    

Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 U_StopWatch_dp/U_CLK_Div/count_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_CLK_Div/count_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 1.090ns (28.103%)  route 2.789ns (71.897%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.619     5.140    U_StopWatch_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  U_StopWatch_dp/U_CLK_Div/count_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 f  U_StopWatch_dp/U_CLK_Div/count_reg_reg[19]/Q
                         net (fo=2, routed)           0.951     6.511    U_StopWatch_dp/U_CLK_Div/count_reg_reg_n_0_[19]
    SLICE_X61Y25         LUT4 (Prop_lut4_I0_O)        0.299     6.810 r  U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_7/O
                         net (fo=1, routed)           0.407     7.217    U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_7_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.341 r  U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_5/O
                         net (fo=1, routed)           0.317     7.658    U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_5_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.782 f  U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_3/O
                         net (fo=20, routed)          1.113     8.895    U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_3_n_0
    SLICE_X61Y26         LUT3 (Prop_lut3_I0_O)        0.124     9.019 r  U_StopWatch_dp/U_CLK_Div/count_reg[10]_i_1__0/O
                         net (fo=1, routed)           0.000     9.019    U_StopWatch_dp/U_CLK_Div/count_reg[10]_i_1__0_n_0
    SLICE_X61Y26         FDCE                                         r  U_StopWatch_dp/U_CLK_Div/count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.503    14.844    U_StopWatch_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  U_StopWatch_dp/U_CLK_Div/count_reg_reg[10]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X61Y26         FDCE (Setup_fdce_C_D)        0.029    15.134    U_StopWatch_dp/U_CLK_Div/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -9.019    
  -------------------------------------------------------------------
                         slack                                  6.115    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 U_StopWatch_dp/U_CLK_Div/count_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_CLK_Div/count_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 1.118ns (28.582%)  route 2.794ns (71.418%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.619     5.140    U_StopWatch_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  U_StopWatch_dp/U_CLK_Div/count_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.419     5.559 f  U_StopWatch_dp/U_CLK_Div/count_reg_reg[19]/Q
                         net (fo=2, routed)           0.951     6.511    U_StopWatch_dp/U_CLK_Div/count_reg_reg_n_0_[19]
    SLICE_X61Y25         LUT4 (Prop_lut4_I0_O)        0.299     6.810 r  U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_7/O
                         net (fo=1, routed)           0.407     7.217    U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_7_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.341 r  U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_5/O
                         net (fo=1, routed)           0.317     7.658    U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_5_n_0
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.782 f  U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_3/O
                         net (fo=20, routed)          1.118     8.900    U_StopWatch_dp/U_CLK_Div/count_reg[19]_i_3_n_0
    SLICE_X61Y26         LUT3 (Prop_lut3_I0_O)        0.152     9.052 r  U_StopWatch_dp/U_CLK_Div/count_reg[17]_i_1__0/O
                         net (fo=1, routed)           0.000     9.052    U_StopWatch_dp/U_CLK_Div/count_reg[17]_i_1__0_n_0
    SLICE_X61Y26         FDCE                                         r  U_StopWatch_dp/U_CLK_Div/count_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.503    14.844    U_StopWatch_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  U_StopWatch_dp/U_CLK_Div/count_reg_reg[17]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X61Y26         FDCE (Setup_fdce_C_D)        0.075    15.180    U_StopWatch_dp/U_CLK_Div/count_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  6.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U_clock_dp/U_Time_Sec/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_dp/U_Time_Sec/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.177%)  route 0.123ns (39.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.587     1.470    U_clock_dp/U_Time_Sec/clk_IBUF_BUFG
    SLICE_X63Y30         FDCE                                         r  U_clock_dp/U_Time_Sec/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_clock_dp/U_Time_Sec/count_reg_reg[1]/Q
                         net (fo=7, routed)           0.123     1.734    U_clock_dp/U_Time_Sec/w_watch_sec[1]
    SLICE_X63Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.779 r  U_clock_dp/U_Time_Sec/count_reg[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.779    U_clock_dp/U_Time_Sec/count_next[4]
    SLICE_X63Y30         FDCE                                         r  U_clock_dp/U_Time_Sec/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.856     1.983    U_clock_dp/U_Time_Sec/clk_IBUF_BUFG
    SLICE_X63Y30         FDCE                                         r  U_clock_dp/U_Time_Sec/count_reg_reg[4]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y30         FDCE (Hold_fdce_C_D)         0.092     1.562    U_clock_dp/U_Time_Sec/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Min/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Min/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.155%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.584     1.467    U_StopWatch_dp/U_Time_Min/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDCE (Prop_fdce_C_Q)         0.128     1.595 r  U_StopWatch_dp/U_Time_Min/count_reg_reg[0]/Q
                         net (fo=5, routed)           0.083     1.678    U_StopWatch_dp/U_Time_Min/Q[0]
    SLICE_X61Y28         LUT3 (Prop_lut3_I1_O)        0.099     1.777 r  U_StopWatch_dp/U_Time_Min/count_reg[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.777    U_StopWatch_dp/U_Time_Min/count_reg[1]_i_1__2_n_0
    SLICE_X61Y28         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.852     1.979    U_StopWatch_dp/U_Time_Min/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[1]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y28         FDCE (Hold_fdce_C_D)         0.092     1.559    U_StopWatch_dp/U_Time_Min/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Hour/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Hour/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.584     1.467    U_StopWatch_dp/U_Time_Hour/clk_IBUF_BUFG
    SLICE_X58Y27         FDCE                                         r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDCE (Prop_fdce_C_Q)         0.128     1.595 r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[2]/Q
                         net (fo=4, routed)           0.089     1.684    U_StopWatch_dp/U_Time_Hour/count_reg_reg[4]_0[2]
    SLICE_X58Y27         LUT6 (Prop_lut6_I1_O)        0.099     1.783 r  U_StopWatch_dp/U_Time_Hour/count_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.783    U_StopWatch_dp/U_Time_Hour/count_next[4]
    SLICE_X58Y27         FDCE                                         r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.851     1.978    U_StopWatch_dp/U_Time_Hour/clk_IBUF_BUFG
    SLICE_X58Y27         FDCE                                         r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[4]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X58Y27         FDCE (Hold_fdce_C_D)         0.092     1.559    U_StopWatch_dp/U_Time_Hour/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Msec/count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Msec/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.780%)  route 0.173ns (48.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.586     1.469    U_StopWatch_dp/U_Time_Msec/clk_IBUF_BUFG
    SLICE_X65Y29         FDCE                                         r  U_StopWatch_dp/U_Time_Msec/count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_StopWatch_dp/U_Time_Msec/count_reg_reg[4]/Q
                         net (fo=7, routed)           0.173     1.783    U_StopWatch_dp/U_Time_Msec/Q[4]
    SLICE_X64Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.828 r  U_StopWatch_dp/U_Time_Msec/count_reg[5]_i_1__5/O
                         net (fo=1, routed)           0.000     1.828    U_StopWatch_dp/U_Time_Msec/count_reg[5]_i_1__5_n_0
    SLICE_X64Y29         FDCE                                         r  U_StopWatch_dp/U_Time_Msec/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.855     1.982    U_StopWatch_dp/U_Time_Msec/clk_IBUF_BUFG
    SLICE_X64Y29         FDCE                                         r  U_StopWatch_dp/U_Time_Msec/count_reg_reg[5]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X64Y29         FDCE (Hold_fdce_C_D)         0.120     1.602    U_StopWatch_dp/U_Time_Msec/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Min/count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Min/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.204%)  route 0.184ns (49.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.584     1.467    U_StopWatch_dp/U_Time_Min/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  U_StopWatch_dp/U_Time_Min/count_reg_reg[5]/Q
                         net (fo=8, routed)           0.184     1.793    U_StopWatch_dp/U_Time_Min/Q[5]
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.838 r  U_StopWatch_dp/U_Time_Min/count_reg[3]_i_1__4/O
                         net (fo=1, routed)           0.000     1.838    U_StopWatch_dp/U_Time_Min/count_reg[3]_i_1__4_n_0
    SLICE_X60Y29         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.853     1.980    U_StopWatch_dp/U_Time_Min/clk_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[3]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y29         FDCE (Hold_fdce_C_D)         0.120     1.602    U_StopWatch_dp/U_Time_Min/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Min/count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Min/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.668%)  route 0.188ns (50.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.584     1.467    U_StopWatch_dp/U_Time_Min/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  U_StopWatch_dp/U_Time_Min/count_reg_reg[5]/Q
                         net (fo=8, routed)           0.188     1.797    U_StopWatch_dp/U_Time_Min/Q[5]
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.045     1.842 r  U_StopWatch_dp/U_Time_Min/count_reg[4]_i_1__6/O
                         net (fo=1, routed)           0.000     1.842    U_StopWatch_dp/U_Time_Min/count_reg[4]_i_1__6_n_0
    SLICE_X60Y29         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.853     1.980    U_StopWatch_dp/U_Time_Min/clk_IBUF_BUFG
    SLICE_X60Y29         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[4]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y29         FDCE (Hold_fdce_C_D)         0.121     1.603    U_StopWatch_dp/U_Time_Min/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U_clock_dp/U_Time_Min/count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_dp/U_Time_Min/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.112%)  route 0.145ns (43.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.586     1.469    U_clock_dp/U_Time_Min/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  U_clock_dp/U_Time_Min/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_clock_dp/U_Time_Min/count_reg_reg[5]/Q
                         net (fo=8, routed)           0.145     1.756    U_clock_dp/U_Time_Min/w_watch_min[5]
    SLICE_X59Y30         LUT6 (Prop_lut6_I5_O)        0.045     1.801 r  U_clock_dp/U_Time_Min/count_reg[5]_i_2__0/O
                         net (fo=1, routed)           0.000     1.801    U_clock_dp/U_Time_Min/count_next[5]
    SLICE_X59Y30         FDCE                                         r  U_clock_dp/U_Time_Min/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.854     1.981    U_clock_dp/U_Time_Min/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  U_clock_dp/U_Time_Min/count_reg_reg[5]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X59Y30         FDCE (Hold_fdce_C_D)         0.092     1.561    U_clock_dp/U_Time_Min/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U_clock_dp/U_Time_Min/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_dp/U_Time_Min/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.989%)  route 0.159ns (46.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.586     1.469    U_clock_dp/U_Time_Min/clk_IBUF_BUFG
    SLICE_X59Y30         FDCE                                         r  U_clock_dp/U_Time_Min/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_clock_dp/U_Time_Min/count_reg_reg[0]/Q
                         net (fo=8, routed)           0.159     1.769    U_clock_dp/U_Time_Min/Q[0]
    SLICE_X59Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.814 r  U_clock_dp/U_Time_Min/count_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.814    U_clock_dp/U_Time_Min/count_next[2]
    SLICE_X59Y29         FDCE                                         r  U_clock_dp/U_Time_Min/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.853     1.980    U_clock_dp/U_Time_Min/clk_IBUF_BUFG
    SLICE_X59Y29         FDCE                                         r  U_clock_dp/U_Time_Min/count_reg_reg[2]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X59Y29         FDCE (Hold_fdce_C_D)         0.092     1.574    U_clock_dp/U_Time_Min/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Msec/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Msec/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.189ns (48.743%)  route 0.199ns (51.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.586     1.469    U_StopWatch_dp/U_Time_Msec/clk_IBUF_BUFG
    SLICE_X65Y29         FDCE                                         r  U_StopWatch_dp/U_Time_Msec/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 f  U_StopWatch_dp/U_Time_Msec/count_reg_reg[1]/Q
                         net (fo=9, routed)           0.199     1.809    U_StopWatch_dp/U_Time_Msec/Q[1]
    SLICE_X64Y30         LUT5 (Prop_lut5_I2_O)        0.048     1.857 r  U_StopWatch_dp/U_Time_Msec/count_reg[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.857    U_StopWatch_dp/U_Time_Msec/count_reg[2]_i_1__3_n_0
    SLICE_X64Y30         FDCE                                         r  U_StopWatch_dp/U_Time_Msec/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.856     1.983    U_StopWatch_dp/U_Time_Msec/clk_IBUF_BUFG
    SLICE_X64Y30         FDCE                                         r  U_StopWatch_dp/U_Time_Msec/count_reg_reg[2]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X64Y30         FDCE (Hold_fdce_C_D)         0.133     1.617    U_StopWatch_dp/U_Time_Msec/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U_clock_dp/U_Time_Msec/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_dp/U_Time_Msec/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.189ns (46.579%)  route 0.217ns (53.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.584     1.467    U_clock_dp/U_Time_Msec/clk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  U_clock_dp/U_Time_Msec/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_clock_dp/U_Time_Msec/count_reg_reg[1]/Q
                         net (fo=6, routed)           0.217     1.825    U_clock_dp/U_Time_Msec/count_reg_reg_n_0_[1]
    SLICE_X64Y27         LUT5 (Prop_lut5_I2_O)        0.048     1.873 r  U_clock_dp/U_Time_Msec/count_reg[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.873    U_clock_dp/U_Time_Msec/count_next[4]
    SLICE_X64Y27         FDCE                                         r  U_clock_dp/U_Time_Msec/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.853     1.980    U_clock_dp/U_Time_Msec/clk_IBUF_BUFG
    SLICE_X64Y27         FDCE                                         r  U_clock_dp/U_Time_Msec/count_reg_reg[4]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X64Y27         FDCE (Hold_fdce_C_D)         0.131     1.633    U_clock_dp/U_Time_Msec/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y21   U_Btn_Clear_DB/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y22   U_Btn_Clear_DB/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y22   U_Btn_Clear_DB/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y22   U_Btn_Clear_DB/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y22   U_Btn_Clear_DB/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y19   U_Btn_Clear_DB/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y19   U_Btn_Clear_DB/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y19   U_Btn_Clear_DB/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y19   U_Btn_Clear_DB/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   U_StopWatch_dp/U_Time_Min/count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   U_StopWatch_dp/U_Time_Min/count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   U_StopWatch_dp/U_Time_Sec/tick_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   U_Btn_Min_DB/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   U_Btn_Min_DB/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   U_Btn_Min_DB/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   U_Btn_Min_DB/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   U_Btn_Min_DB/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   U_StopWatch_dp/U_Time_Min/count_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   U_clock_dp/U_Time_Min/count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y21   U_Btn_Clear_DB/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   U_Btn_Clear_DB/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   U_Btn_Clear_DB/counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   U_Btn_Clear_DB/counter_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y22   U_Btn_Clear_DB/counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y19   U_Btn_Clear_DB/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y19   U_Btn_Clear_DB/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y19   U_Btn_Clear_DB/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y19   U_Btn_Clear_DB/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y20   U_Btn_Clear_DB/counter_reg[5]/C



