\hypertarget{classv8_1_1internal_1_1MemOperand}{}\doxysection{v8\+::internal\+::Mem\+Operand Class Reference}
\label{classv8_1_1internal_1_1MemOperand}\index{v8::internal::MemOperand@{v8::internal::MemOperand}}


{\ttfamily \#include $<$assembler-\/arm.\+h$>$}



Inheritance diagram for v8\+::internal\+::Mem\+Operand\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{classv8_1_1internal_1_1MemOperand__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for v8\+::internal\+::Mem\+Operand\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1MemOperand__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8}{Offset\+Addend}} \{ \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a3bacf3264cf97c0dc8454f26c0ca966c}{offset\+\_\+minus\+\_\+one}} = -\/1
, \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a087198305fcfa43574df3ef31a8f3339}{offset\+\_\+zero}} = 0
, \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a3bacf3264cf97c0dc8454f26c0ca966c}{offset\+\_\+minus\+\_\+one}} = -\/1
, \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a087198305fcfa43574df3ef31a8f3339}{offset\+\_\+zero}} = 0
 \}
\item 
enum \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8}{Offset\+Addend}} \{ \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a3bacf3264cf97c0dc8454f26c0ca966c}{offset\+\_\+minus\+\_\+one}} = -\/1
, \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a087198305fcfa43574df3ef31a8f3339}{offset\+\_\+zero}} = 0
, \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a3bacf3264cf97c0dc8454f26c0ca966c}{offset\+\_\+minus\+\_\+one}} = -\/1
, \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a087198305fcfa43574df3ef31a8f3339}{offset\+\_\+zero}} = 0
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a1f1fc1cae4a474495925a17e06e9fac5}{Mem\+Operand}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a27806f72f187fecccdc7235eb009172a}{rn}}, int32\+\_\+t \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}}=0, \mbox{\hyperlink{namespacev8_1_1internal_a34b2f9167dd96bb343a9c0877b8c61be}{Addr\+Mode}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_aeace4301e1700d1bb02b1c3c674be3ba}{am}}=\mbox{\hyperlink{namespacev8_1_1internal_a3d8bef490db0b5b71efc19be04821f36}{Offset}})
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a18e6a1d3aeef9c7bd7d74479c6b8eb7a}{Mem\+Operand}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a27806f72f187fecccdc7235eb009172a}{rn}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_adf280517e8da86a76e84772a44865e82}{rm}}, \mbox{\hyperlink{namespacev8_1_1internal_a34b2f9167dd96bb343a9c0877b8c61be}{Addr\+Mode}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_aeace4301e1700d1bb02b1c3c674be3ba}{am}}=\mbox{\hyperlink{namespacev8_1_1internal_a3d8bef490db0b5b71efc19be04821f36}{Offset}})
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a8d0dcd20fceec7994a405f7fbbbae791}{Mem\+Operand}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a27806f72f187fecccdc7235eb009172a}{rn}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_adf280517e8da86a76e84772a44865e82}{rm}}, \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1ShiftOp}{Shift\+Op}} \mbox{\hyperlink{classv8_1_1internal_1_1Operand_ab6360936c1ec6ab289c1a2fe3b9d9191}{shift\+\_\+op}}, \mbox{\hyperlink{classint}{int}} shift\+\_\+imm, \mbox{\hyperlink{namespacev8_1_1internal_a34b2f9167dd96bb343a9c0877b8c61be}{Addr\+Mode}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_aeace4301e1700d1bb02b1c3c674be3ba}{am}}=\mbox{\hyperlink{namespacev8_1_1internal_a3d8bef490db0b5b71efc19be04821f36}{Offset}})
\item 
\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a277ad341b6c1f1adca6adb157be230d8}{Is\+Immediate\+Offset}} () const
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a30ece25e1514815c1f3d5777126d312c}{set\+\_\+offset}} (int32\+\_\+t \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}})
\item 
int32\+\_\+t \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}} () const
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a27806f72f187fecccdc7235eb009172a}{rn}} () const
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_adf280517e8da86a76e84772a44865e82}{rm}} () const
\item 
\mbox{\hyperlink{namespacev8_1_1internal_a34b2f9167dd96bb343a9c0877b8c61be}{Addr\+Mode}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_aeace4301e1700d1bb02b1c3c674be3ba}{am}} () const
\item 
\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a75b767518fa53c30f527dd38025b6142}{Offset\+Is\+Uint12\+Encodable}} () const
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a4ad5a1ad55298c73f6c1cfdcb990773d}{Mem\+Operand}} ()
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ae9fd00bb795a6167aad166523c3638cd}{Mem\+Operand}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_aa1c94e8470808fc3da808eec593df34e}{base}}, int64\+\_\+t \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}}=0, \mbox{\hyperlink{namespacev8_1_1internal_a34b2f9167dd96bb343a9c0877b8c61be}{Addr\+Mode}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a5be03e20755c06a8bef45f4de9747ba3}{addrmode}}=\mbox{\hyperlink{namespacev8_1_1internal_a3d8bef490db0b5b71efc19be04821f36}{Offset}})
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a562e2fbd4b0504f796639ef844aa1e50}{Mem\+Operand}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_aa1c94e8470808fc3da808eec593df34e}{base}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a0800c27d8a5f1e2166df09a62fff6821}{regoffset}}, \mbox{\hyperlink{namespacev8_1_1internal_a3c6f6b55e6b7d2539747d039ebbdfe48}{Shift}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a6232388ddfc9ba22292611eb5391364a}{shift}}=\mbox{\hyperlink{namespacev8_1_1internal_a4ccd07be6b8a2102dd3b1481df78691d}{LSL}}, unsigned \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ad743279b9dd39be55260d0e842f2393c}{shift\+\_\+amount}}=0)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a55149be1fde3109b1c4cbdd7b7dfa288}{Mem\+Operand}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_aa1c94e8470808fc3da808eec593df34e}{base}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a0800c27d8a5f1e2166df09a62fff6821}{regoffset}}, \mbox{\hyperlink{namespacev8_1_1internal_a956f6310815ac27f5adf0098eb3dddf7}{Extend}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a70308462cc685323eed97e7519866866}{extend}}, unsigned \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ad743279b9dd39be55260d0e842f2393c}{shift\+\_\+amount}}=0)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a4fbd893ed38c7cf0c5516997eecefd20}{Mem\+Operand}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_aa1c94e8470808fc3da808eec593df34e}{base}}, const \mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} \&\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}}, \mbox{\hyperlink{namespacev8_1_1internal_a34b2f9167dd96bb343a9c0877b8c61be}{Addr\+Mode}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a5be03e20755c06a8bef45f4de9747ba3}{addrmode}}=\mbox{\hyperlink{namespacev8_1_1internal_a3d8bef490db0b5b71efc19be04821f36}{Offset}})
\item 
const \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \& \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_aa1c94e8470808fc3da808eec593df34e}{base}} () const
\item 
const \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \& \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a0800c27d8a5f1e2166df09a62fff6821}{regoffset}} () const
\item 
int64\+\_\+t \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ac894707b1df2cf7c177a7800a8973868}{offset}} () const
\item 
\mbox{\hyperlink{namespacev8_1_1internal_a34b2f9167dd96bb343a9c0877b8c61be}{Addr\+Mode}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a5be03e20755c06a8bef45f4de9747ba3}{addrmode}} () const
\item 
\mbox{\hyperlink{namespacev8_1_1internal_a3c6f6b55e6b7d2539747d039ebbdfe48}{Shift}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a6232388ddfc9ba22292611eb5391364a}{shift}} () const
\item 
\mbox{\hyperlink{namespacev8_1_1internal_a956f6310815ac27f5adf0098eb3dddf7}{Extend}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a70308462cc685323eed97e7519866866}{extend}} () const
\item 
unsigned \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ad743279b9dd39be55260d0e842f2393c}{shift\+\_\+amount}} () const
\item 
\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a277ad341b6c1f1adca6adb157be230d8}{Is\+Immediate\+Offset}} () const
\item 
\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ad0ebfb82de726e4b9a521f68ac0e1f3d}{Is\+Register\+Offset}} () const
\item 
\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a872404ed1fd39ce7e412347f16540387}{Is\+Pre\+Index}} () const
\item 
\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a8402053a4da1ccb38efa00636c924052}{Is\+Post\+Index}} () const
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acdb9dc245342ad5f13d412e57252ae2a}{Mem\+Operand}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rj, int32\+\_\+t \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}}=0)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a894d09d8535c070e01633a9ff7cd0de7}{Mem\+Operand}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} rj, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}}=\mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\+\_\+reg}})
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a6b2946bccf2bd1ef5be1586bc663705a}{base}} () const
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a79f3385191d38a0c31fc097bad9a92e2}{index}} () const
\item 
int32\+\_\+t \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}} () const
\item 
\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_add7efdf989fa6f00306200233557cc0f}{has\+Index\+Reg}} () const
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a7edbeda729ce9248b7151164c72e41ef}{Mem\+Operand}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a27806f72f187fecccdc7235eb009172a}{rn}}, int32\+\_\+t \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}}=0)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a5cd48c156f36f5795f1982b2ccb52740}{Mem\+Operand}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a27806f72f187fecccdc7235eb009172a}{rn}}, int32\+\_\+t unit, int32\+\_\+t multiplier, \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8}{Offset\+Addend}} offset\+\_\+addend=\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a087198305fcfa43574df3ef31a8f3339}{offset\+\_\+zero}})
\item 
int32\+\_\+t \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}} () const
\item 
\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a016351742a376f0414a919173441163a}{Offset\+Is\+Int16\+Encodable}} () const
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a3360e1be291d0b7d79092d6bdab5b008}{Mem\+Operand}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a27806f72f187fecccdc7235eb009172a}{rn}}, int64\+\_\+t \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}}=0)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a71eb3b13579bd605099179bfa24bdef4}{Mem\+Operand}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_af891c2026dc63cca53ee07ad5f51d8ea}{ra}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a497c30ce37c5a313619a05f5eef7b80b}{rb}})
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_adc8577e76e58fb976f444b5fed4f1c65}{Mem\+Operand}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_af891c2026dc63cca53ee07ad5f51d8ea}{ra}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a497c30ce37c5a313619a05f5eef7b80b}{rb}}, int64\+\_\+t \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}})
\item 
int64\+\_\+t \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ac894707b1df2cf7c177a7800a8973868}{offset}} () const
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_af891c2026dc63cca53ee07ad5f51d8ea}{ra}} () const
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a497c30ce37c5a313619a05f5eef7b80b}{rb}} () const
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a7edbeda729ce9248b7151164c72e41ef}{Mem\+Operand}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a27806f72f187fecccdc7235eb009172a}{rn}}, int32\+\_\+t \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}}=0)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a5cd48c156f36f5795f1982b2ccb52740}{Mem\+Operand}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a27806f72f187fecccdc7235eb009172a}{rn}}, int32\+\_\+t unit, int32\+\_\+t multiplier, \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8}{Offset\+Addend}} offset\+\_\+addend=\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a087198305fcfa43574df3ef31a8f3339}{offset\+\_\+zero}})
\item 
int32\+\_\+t \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}} () const
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a30ece25e1514815c1f3d5777126d312c}{set\+\_\+offset}} (int32\+\_\+t \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}})
\item 
\mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a35dbec73b90f39d61a8c0acb4222005f}{Offset\+Is\+Int12\+Encodable}} () const
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a6a2e7e3fdb40f0c6a923ade8f071cca8}{Mem\+Operand}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_affeb222c1ee2ba39ca124239420ce4e7}{rx}}, \mbox{\hyperlink{namespacev8_1_1internal_a1955f9ed3054b9e45ffc0e20fea35445}{Disp}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}}=0)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a0eabdda14da4b3a04b3c3d57b8dd5705}{Mem\+Operand}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_affeb222c1ee2ba39ca124239420ce4e7}{rx}}, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a497c30ce37c5a313619a05f5eef7b80b}{rb}}, \mbox{\hyperlink{namespacev8_1_1internal_a1955f9ed3054b9e45ffc0e20fea35445}{Disp}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}}=0)
\item 
int32\+\_\+t \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}} () const
\item 
uint32\+\_\+t \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_af3e5746cc15bf2ed5daa3cd0eef8a645}{get\+Displacement}} () const
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a497c30ce37c5a313619a05f5eef7b80b}{rb}} () const
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a2c25cc7a3a736ec760fa79c2243ccf2d}{get\+Base\+Register}} () const
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_affeb222c1ee2ba39ca124239420ce4e7}{rx}} () const
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a4f16ad7e751f20f47d8953f4125fb1cb}{get\+Index\+Register}} () const
\end{DoxyCompactItemize}
\doxysubsection*{Static Public Member Functions}
\begin{DoxyCompactItemize}
\item 
static \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a6d5fcbbb3aaa09fd88ee73944ac40633}{Pointer\+Address\+From\+Smi\+Key}} (\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} array, \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{namespacev8_1_1internal_a67a51b6314a9bc8a8c44c5fe14149e6c}{key}}, \mbox{\hyperlink{namespacev8_1_1internal_a34b2f9167dd96bb343a9c0877b8c61be}{Addr\+Mode}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_aeace4301e1700d1bb02b1c3c674be3ba}{am}}=\mbox{\hyperlink{namespacev8_1_1internal_a3d8bef490db0b5b71efc19be04821f36}{Offset}})
\end{DoxyCompactItemize}
\doxysubsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_abe218c3a1e17cdde5e11cc448e935378}{rn\+\_\+}}
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a010c21cfaa012afe6cfc487158483aaa}{rm\+\_\+}}
\item 
int32\+\_\+t \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a2553a0ce9547a577c804bb4d129547ad}{offset\+\_\+}}
\item 
\mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1ShiftOp}{Shift\+Op}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a92c50cb5f759fdffac37e9c0fa60fa55}{shift\+\_\+op\+\_\+}}
\item 
\mbox{\hyperlink{classint}{int}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_add167660bd1f1ac7bc26c68a66523a3a}{shift\+\_\+imm\+\_\+}}
\item 
\mbox{\hyperlink{namespacev8_1_1internal_a34b2f9167dd96bb343a9c0877b8c61be}{Addr\+Mode}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a526fe22da969950ece085432d0e4aa30}{am\+\_\+}}
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a347f7a340d7798e00598e09346c0bb0b}{base\+\_\+}}
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a3d3033e9d618c81653b0f71a1ffd3f1c}{regoffset\+\_\+}}
\item 
int64\+\_\+t \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ae02df2507123ea1943d0363944a36b79}{offset\+\_\+}}
\item 
\mbox{\hyperlink{namespacev8_1_1internal_a34b2f9167dd96bb343a9c0877b8c61be}{Addr\+Mode}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a71d10ee125070f0e06849f7d3eba5f6d}{addrmode\+\_\+}}
\item 
\mbox{\hyperlink{namespacev8_1_1internal_a3c6f6b55e6b7d2539747d039ebbdfe48}{Shift}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a3b92114e6173513c4c1cd9d74f237966}{shift\+\_\+}}
\item 
\mbox{\hyperlink{namespacev8_1_1internal_a956f6310815ac27f5adf0098eb3dddf7}{Extend}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a51eb566ac0c5cbac53ba2e9a956fce79}{extend\+\_\+}}
\item 
unsigned \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a4e935d472424a2f9249aae6b8cc68b7d}{shift\+\_\+amount\+\_\+}}
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_aacb4a7e1403a5950cdc387f9f52b8fa0}{index\+\_\+}}
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a754789a00ff388ff504b8a44c00814f6}{ra\+\_\+}}
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a2a760f2f5bf555c78162df4ca208920a}{rb\+\_\+}}
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ab7d4e38ef4d9b54070873f53c45b1cc5}{base\+Register}}
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a4533132a207855a2fc51c5282372bfc8}{index\+Register}}
\end{DoxyCompactItemize}
\doxysubsection*{Friends}
\begin{DoxyCompactItemize}
\item 
class \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ab679df99d1569d09fdf3358620a4ad34}{Assembler}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line 187 of file assembler-\/arm.\+h.



\doxysubsection{Member Enumeration Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8}\label{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!OffsetAddend@{OffsetAddend}}
\index{OffsetAddend@{OffsetAddend}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{OffsetAddend}{OffsetAddend}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily enum v8\+::internal\+::\+Mem\+Operand\+::\+Offset\+Addend}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{offset\_minus\_one@{offset\_minus\_one}!v8::internal::MemOperand@{v8::internal::MemOperand}}\index{v8::internal::MemOperand@{v8::internal::MemOperand}!offset\_minus\_one@{offset\_minus\_one}}}\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a3bacf3264cf97c0dc8454f26c0ca966c}\label{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a3bacf3264cf97c0dc8454f26c0ca966c}} 
offset\+\_\+minus\+\_\+one&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{offset\_zero@{offset\_zero}!v8::internal::MemOperand@{v8::internal::MemOperand}}\index{v8::internal::MemOperand@{v8::internal::MemOperand}!offset\_zero@{offset\_zero}}}\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a087198305fcfa43574df3ef31a8f3339}\label{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a087198305fcfa43574df3ef31a8f3339}} 
offset\+\_\+zero&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{offset\_minus\_one@{offset\_minus\_one}!v8::internal::MemOperand@{v8::internal::MemOperand}}\index{v8::internal::MemOperand@{v8::internal::MemOperand}!offset\_minus\_one@{offset\_minus\_one}}}\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a3bacf3264cf97c0dc8454f26c0ca966c}\label{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a3bacf3264cf97c0dc8454f26c0ca966c}} 
offset\+\_\+minus\+\_\+one&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{offset\_zero@{offset\_zero}!v8::internal::MemOperand@{v8::internal::MemOperand}}\index{v8::internal::MemOperand@{v8::internal::MemOperand}!offset\_zero@{offset\_zero}}}\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a087198305fcfa43574df3ef31a8f3339}\label{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a087198305fcfa43574df3ef31a8f3339}} 
offset\+\_\+zero&\\
\hline

\end{DoxyEnumFields}


Definition at line 127 of file assembler-\/mips64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{127 \{ \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a3bacf3264cf97c0dc8454f26c0ca966c}{offset\_minus\_one}} = -\/1, \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a087198305fcfa43574df3ef31a8f3339}{offset\_zero}} = 0 \};}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8}\label{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!OffsetAddend@{OffsetAddend}}
\index{OffsetAddend@{OffsetAddend}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{OffsetAddend}{OffsetAddend}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily enum v8\+::internal\+::\+Mem\+Operand\+::\+Offset\+Addend}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{offset\_minus\_one@{offset\_minus\_one}!v8::internal::MemOperand@{v8::internal::MemOperand}}\index{v8::internal::MemOperand@{v8::internal::MemOperand}!offset\_minus\_one@{offset\_minus\_one}}}\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a3bacf3264cf97c0dc8454f26c0ca966c}\label{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a3bacf3264cf97c0dc8454f26c0ca966c}} 
offset\+\_\+minus\+\_\+one&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{offset\_zero@{offset\_zero}!v8::internal::MemOperand@{v8::internal::MemOperand}}\index{v8::internal::MemOperand@{v8::internal::MemOperand}!offset\_zero@{offset\_zero}}}\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a087198305fcfa43574df3ef31a8f3339}\label{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a087198305fcfa43574df3ef31a8f3339}} 
offset\+\_\+zero&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{offset\_minus\_one@{offset\_minus\_one}!v8::internal::MemOperand@{v8::internal::MemOperand}}\index{v8::internal::MemOperand@{v8::internal::MemOperand}!offset\_minus\_one@{offset\_minus\_one}}}\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a3bacf3264cf97c0dc8454f26c0ca966c}\label{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a3bacf3264cf97c0dc8454f26c0ca966c}} 
offset\+\_\+minus\+\_\+one&\\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{offset\_zero@{offset\_zero}!v8::internal::MemOperand@{v8::internal::MemOperand}}\index{v8::internal::MemOperand@{v8::internal::MemOperand}!offset\_zero@{offset\_zero}}}\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a087198305fcfa43574df3ef31a8f3339}\label{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a087198305fcfa43574df3ef31a8f3339}} 
offset\+\_\+zero&\\
\hline

\end{DoxyEnumFields}


Definition at line 159 of file assembler-\/riscv.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{159 \{ \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a3bacf3264cf97c0dc8454f26c0ca966c}{offset\_minus\_one}} = -\/1, \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a087198305fcfa43574df3ef31a8f3339}{offset\_zero}} = 0 \};}

\end{DoxyCode}


\doxysubsection{Constructor \& Destructor Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a1f1fc1cae4a474495925a17e06e9fac5}\label{classv8_1_1internal_1_1MemOperand_a1f1fc1cae4a474495925a17e06e9fac5}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!MemOperand@{MemOperand}}
\index{MemOperand@{MemOperand}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{MemOperand()}{MemOperand()}\hspace{0.1cm}{\footnotesize\ttfamily [1/19]}}
{\footnotesize\ttfamily v8\+::internal\+::\+Mem\+Operand\+::\+Mem\+Operand (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rn,  }\item[{int32\+\_\+t}]{offset = {\ttfamily 0},  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a34b2f9167dd96bb343a9c0877b8c61be}{Addr\+Mode}}}]{am = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a3d8bef490db0b5b71efc19be04821f36}{Offset}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [explicit]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a18e6a1d3aeef9c7bd7d74479c6b8eb7a}\label{classv8_1_1internal_1_1MemOperand_a18e6a1d3aeef9c7bd7d74479c6b8eb7a}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!MemOperand@{MemOperand}}
\index{MemOperand@{MemOperand}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{MemOperand()}{MemOperand()}\hspace{0.1cm}{\footnotesize\ttfamily [2/19]}}
{\footnotesize\ttfamily v8\+::internal\+::\+Mem\+Operand\+::\+Mem\+Operand (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rn,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rm,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a34b2f9167dd96bb343a9c0877b8c61be}{Addr\+Mode}}}]{am = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a3d8bef490db0b5b71efc19be04821f36}{Offset}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [explicit]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a8d0dcd20fceec7994a405f7fbbbae791}\label{classv8_1_1internal_1_1MemOperand_a8d0dcd20fceec7994a405f7fbbbae791}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!MemOperand@{MemOperand}}
\index{MemOperand@{MemOperand}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{MemOperand()}{MemOperand()}\hspace{0.1cm}{\footnotesize\ttfamily [3/19]}}
{\footnotesize\ttfamily v8\+::internal\+::\+Mem\+Operand\+::\+Mem\+Operand (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rn,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rm,  }\item[{\mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1ShiftOp}{Shift\+Op}}}]{shift\+\_\+op,  }\item[{\mbox{\hyperlink{classint}{int}}}]{shift\+\_\+imm,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a34b2f9167dd96bb343a9c0877b8c61be}{Addr\+Mode}}}]{am = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a3d8bef490db0b5b71efc19be04821f36}{Offset}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [explicit]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a4ad5a1ad55298c73f6c1cfdcb990773d}\label{classv8_1_1internal_1_1MemOperand_a4ad5a1ad55298c73f6c1cfdcb990773d}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!MemOperand@{MemOperand}}
\index{MemOperand@{MemOperand}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{MemOperand()}{MemOperand()}\hspace{0.1cm}{\footnotesize\ttfamily [4/19]}}
{\footnotesize\ttfamily v8\+::internal\+::\+Mem\+Operand\+::\+Mem\+Operand (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 369 of file assembler-\/arm64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{370     : \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a347f7a340d7798e00598e09346c0bb0b}{base\_}}(\mbox{\hyperlink{namespacev8_1_1internal_ae9308b945f70a8f3a363809af711874c}{NoReg}}),}
\DoxyCodeLine{371       \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a3d3033e9d618c81653b0f71a1ffd3f1c}{regoffset\_}}(\mbox{\hyperlink{namespacev8_1_1internal_ae9308b945f70a8f3a363809af711874c}{NoReg}}),}
\DoxyCodeLine{372       \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a2553a0ce9547a577c804bb4d129547ad}{offset\_}}(0),}
\DoxyCodeLine{373       \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a71d10ee125070f0e06849f7d3eba5f6d}{addrmode\_}}(\mbox{\hyperlink{namespacev8_1_1internal_a3d8bef490db0b5b71efc19be04821f36}{Offset}}),}
\DoxyCodeLine{374       \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a3b92114e6173513c4c1cd9d74f237966}{shift\_}}(\mbox{\hyperlink{namespacev8_1_1internal_a3c6f6b55e6b7d2539747d039ebbdfe48ae3e3c68a763db082d098be532676a0ac}{NO\_SHIFT}}),}
\DoxyCodeLine{375       \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a51eb566ac0c5cbac53ba2e9a956fce79}{extend\_}}(\mbox{\hyperlink{namespacev8_1_1internal_a956f6310815ac27f5adf0098eb3dddf7a65fc9f17b949931a6f60f68f55cf639f}{NO\_EXTEND}}),}
\DoxyCodeLine{376       \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a4e935d472424a2f9249aae6b8cc68b7d}{shift\_amount\_}}(0) \{\}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_ae9fd00bb795a6167aad166523c3638cd}\label{classv8_1_1internal_1_1MemOperand_ae9fd00bb795a6167aad166523c3638cd}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!MemOperand@{MemOperand}}
\index{MemOperand@{MemOperand}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{MemOperand()}{MemOperand()}\hspace{0.1cm}{\footnotesize\ttfamily [5/19]}}
{\footnotesize\ttfamily v8\+::internal\+::\+Mem\+Operand\+::\+Mem\+Operand (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{base,  }\item[{int64\+\_\+t}]{offset = {\ttfamily 0},  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a34b2f9167dd96bb343a9c0877b8c61be}{Addr\+Mode}}}]{addrmode = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a3d8bef490db0b5b71efc19be04821f36}{Offset}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [explicit]}}



Definition at line 378 of file assembler-\/arm64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{379     : \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a347f7a340d7798e00598e09346c0bb0b}{base\_}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_aa1c94e8470808fc3da808eec593df34e}{base}}),}
\DoxyCodeLine{380       \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a3d3033e9d618c81653b0f71a1ffd3f1c}{regoffset\_}}(\mbox{\hyperlink{namespacev8_1_1internal_ae9308b945f70a8f3a363809af711874c}{NoReg}}),}
\DoxyCodeLine{381       \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a2553a0ce9547a577c804bb4d129547ad}{offset\_}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}}),}
\DoxyCodeLine{382       \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a71d10ee125070f0e06849f7d3eba5f6d}{addrmode\_}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a5be03e20755c06a8bef45f4de9747ba3}{addrmode}}),}
\DoxyCodeLine{383       \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a3b92114e6173513c4c1cd9d74f237966}{shift\_}}(\mbox{\hyperlink{namespacev8_1_1internal_a3c6f6b55e6b7d2539747d039ebbdfe48ae3e3c68a763db082d098be532676a0ac}{NO\_SHIFT}}),}
\DoxyCodeLine{384       \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a51eb566ac0c5cbac53ba2e9a956fce79}{extend\_}}(\mbox{\hyperlink{namespacev8_1_1internal_a956f6310815ac27f5adf0098eb3dddf7a65fc9f17b949931a6f60f68f55cf639f}{NO\_EXTEND}}),}
\DoxyCodeLine{385       \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a4e935d472424a2f9249aae6b8cc68b7d}{shift\_amount\_}}(0) \{}
\DoxyCodeLine{386   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_aa1c94e8470808fc3da808eec593df34e}{base}}.\mbox{\hyperlink{classv8_1_1internal_1_1CPURegister_adbe94de441bbb93dfe0ebc991e437e4c}{Is64Bits}}() \&\& !\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_aa1c94e8470808fc3da808eec593df34e}{base}}.\mbox{\hyperlink{classv8_1_1internal_1_1CPURegister_a81a08d7680b51494ec84b0ea15ef1ca2}{IsZero}}());}
\DoxyCodeLine{387 \}}

\end{DoxyCode}


References base(), v8\+::internal\+::\+DCHECK(), v8\+::internal\+::\+CPURegister\+::\+Is64\+Bits(), and v8\+::internal\+::\+CPURegister\+::\+Is\+Zero().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1MemOperand_ae9fd00bb795a6167aad166523c3638cd_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a562e2fbd4b0504f796639ef844aa1e50}\label{classv8_1_1internal_1_1MemOperand_a562e2fbd4b0504f796639ef844aa1e50}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!MemOperand@{MemOperand}}
\index{MemOperand@{MemOperand}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{MemOperand()}{MemOperand()}\hspace{0.1cm}{\footnotesize\ttfamily [6/19]}}
{\footnotesize\ttfamily v8\+::internal\+::\+Mem\+Operand\+::\+Mem\+Operand (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{base,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{regoffset,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a3c6f6b55e6b7d2539747d039ebbdfe48}{Shift}}}]{shift = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a4ccd07be6b8a2102dd3b1481df78691d}{LSL}}},  }\item[{unsigned}]{shift\+\_\+amount = {\ttfamily 0} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [explicit]}}



Definition at line 406 of file assembler-\/arm64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{408     : \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a347f7a340d7798e00598e09346c0bb0b}{base\_}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_aa1c94e8470808fc3da808eec593df34e}{base}}),}
\DoxyCodeLine{409       \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a3d3033e9d618c81653b0f71a1ffd3f1c}{regoffset\_}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a0800c27d8a5f1e2166df09a62fff6821}{regoffset}}),}
\DoxyCodeLine{410       \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a2553a0ce9547a577c804bb4d129547ad}{offset\_}}(0),}
\DoxyCodeLine{411       \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a71d10ee125070f0e06849f7d3eba5f6d}{addrmode\_}}(\mbox{\hyperlink{namespacev8_1_1internal_a3d8bef490db0b5b71efc19be04821f36}{Offset}}),}
\DoxyCodeLine{412       \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a3b92114e6173513c4c1cd9d74f237966}{shift\_}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a6232388ddfc9ba22292611eb5391364a}{shift}}),}
\DoxyCodeLine{413       \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a51eb566ac0c5cbac53ba2e9a956fce79}{extend\_}}(\mbox{\hyperlink{namespacev8_1_1internal_a956f6310815ac27f5adf0098eb3dddf7a65fc9f17b949931a6f60f68f55cf639f}{NO\_EXTEND}}),}
\DoxyCodeLine{414       \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a4e935d472424a2f9249aae6b8cc68b7d}{shift\_amount\_}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ad743279b9dd39be55260d0e842f2393c}{shift\_amount}}) \{}
\DoxyCodeLine{415   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_aa1c94e8470808fc3da808eec593df34e}{base}}.\mbox{\hyperlink{classv8_1_1internal_1_1CPURegister_adbe94de441bbb93dfe0ebc991e437e4c}{Is64Bits}}() \&\& !\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_aa1c94e8470808fc3da808eec593df34e}{base}}.\mbox{\hyperlink{classv8_1_1internal_1_1CPURegister_a81a08d7680b51494ec84b0ea15ef1ca2}{IsZero}}());}
\DoxyCodeLine{416   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a0800c27d8a5f1e2166df09a62fff6821}{regoffset}}.\mbox{\hyperlink{classv8_1_1internal_1_1CPURegister_adbe94de441bbb93dfe0ebc991e437e4c}{Is64Bits}}() \&\& !\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a0800c27d8a5f1e2166df09a62fff6821}{regoffset}}.\mbox{\hyperlink{classv8_1_1internal_1_1CPURegister_ac5683ed6ce31a8b9bb8bf2e3e7c726f5}{IsSP}}());}
\DoxyCodeLine{417   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a6232388ddfc9ba22292611eb5391364a}{shift}} == \mbox{\hyperlink{namespacev8_1_1internal_a4ccd07be6b8a2102dd3b1481df78691d}{LSL}});}
\DoxyCodeLine{418 \}}

\end{DoxyCode}


References base(), v8\+::internal\+::\+DCHECK(), v8\+::internal\+::\+CPURegister\+::\+Is64\+Bits(), v8\+::internal\+::\+CPURegister\+::\+Is\+SP(), v8\+::internal\+::\+CPURegister\+::\+Is\+Zero(), v8\+::internal\+::\+LSL, regoffset(), and shift().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1MemOperand_a562e2fbd4b0504f796639ef844aa1e50_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a55149be1fde3109b1c4cbdd7b7dfa288}\label{classv8_1_1internal_1_1MemOperand_a55149be1fde3109b1c4cbdd7b7dfa288}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!MemOperand@{MemOperand}}
\index{MemOperand@{MemOperand}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{MemOperand()}{MemOperand()}\hspace{0.1cm}{\footnotesize\ttfamily [7/19]}}
{\footnotesize\ttfamily v8\+::internal\+::\+Mem\+Operand\+::\+Mem\+Operand (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{base,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{regoffset,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a956f6310815ac27f5adf0098eb3dddf7}{Extend}}}]{extend,  }\item[{unsigned}]{shift\+\_\+amount = {\ttfamily 0} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [explicit]}}



Definition at line 389 of file assembler-\/arm64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{391     : \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a347f7a340d7798e00598e09346c0bb0b}{base\_}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_aa1c94e8470808fc3da808eec593df34e}{base}}),}
\DoxyCodeLine{392       \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a3d3033e9d618c81653b0f71a1ffd3f1c}{regoffset\_}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a0800c27d8a5f1e2166df09a62fff6821}{regoffset}}),}
\DoxyCodeLine{393       \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a2553a0ce9547a577c804bb4d129547ad}{offset\_}}(0),}
\DoxyCodeLine{394       \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a71d10ee125070f0e06849f7d3eba5f6d}{addrmode\_}}(\mbox{\hyperlink{namespacev8_1_1internal_a3d8bef490db0b5b71efc19be04821f36}{Offset}}),}
\DoxyCodeLine{395       \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a3b92114e6173513c4c1cd9d74f237966}{shift\_}}(\mbox{\hyperlink{namespacev8_1_1internal_a3c6f6b55e6b7d2539747d039ebbdfe48ae3e3c68a763db082d098be532676a0ac}{NO\_SHIFT}}),}
\DoxyCodeLine{396       \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a51eb566ac0c5cbac53ba2e9a956fce79}{extend\_}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a70308462cc685323eed97e7519866866}{extend}}),}
\DoxyCodeLine{397       \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a4e935d472424a2f9249aae6b8cc68b7d}{shift\_amount\_}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ad743279b9dd39be55260d0e842f2393c}{shift\_amount}}) \{}
\DoxyCodeLine{398   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_aa1c94e8470808fc3da808eec593df34e}{base}}.\mbox{\hyperlink{classv8_1_1internal_1_1CPURegister_adbe94de441bbb93dfe0ebc991e437e4c}{Is64Bits}}() \&\& !\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_aa1c94e8470808fc3da808eec593df34e}{base}}.\mbox{\hyperlink{classv8_1_1internal_1_1CPURegister_a81a08d7680b51494ec84b0ea15ef1ca2}{IsZero}}());}
\DoxyCodeLine{399   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(!\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a0800c27d8a5f1e2166df09a62fff6821}{regoffset}}.\mbox{\hyperlink{classv8_1_1internal_1_1CPURegister_ac5683ed6ce31a8b9bb8bf2e3e7c726f5}{IsSP}}());}
\DoxyCodeLine{400   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}((\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a70308462cc685323eed97e7519866866}{extend}} == \mbox{\hyperlink{namespacev8_1_1internal_a956f6310815ac27f5adf0098eb3dddf7a8f6ea6ef20cbeff626538b96065fc670}{UXTW}}) || (\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a70308462cc685323eed97e7519866866}{extend}} == \mbox{\hyperlink{namespacev8_1_1internal_a956f6310815ac27f5adf0098eb3dddf7abfa3cd2221364fd850014b32be3171c8}{SXTW}}) || (\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a70308462cc685323eed97e7519866866}{extend}} == \mbox{\hyperlink{namespacev8_1_1internal_a956f6310815ac27f5adf0098eb3dddf7a0de184d6e7be74629e40250a1304deaf}{SXTX}}));}
\DoxyCodeLine{401 }
\DoxyCodeLine{402   \textcolor{comment}{// SXTX extend mode requires a 64-\/bit offset register.}}
\DoxyCodeLine{403   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a0800c27d8a5f1e2166df09a62fff6821}{regoffset}}.\mbox{\hyperlink{classv8_1_1internal_1_1CPURegister_adbe94de441bbb93dfe0ebc991e437e4c}{Is64Bits}}() || (\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a70308462cc685323eed97e7519866866}{extend}} != \mbox{\hyperlink{namespacev8_1_1internal_a956f6310815ac27f5adf0098eb3dddf7a0de184d6e7be74629e40250a1304deaf}{SXTX}}));}
\DoxyCodeLine{404 \}}

\end{DoxyCode}


References base(), v8\+::internal\+::\+DCHECK(), extend(), v8\+::internal\+::\+CPURegister\+::\+Is64\+Bits(), v8\+::internal\+::\+CPURegister\+::\+Is\+SP(), v8\+::internal\+::\+CPURegister\+::\+Is\+Zero(), regoffset(), v8\+::internal\+::\+SXTW, v8\+::internal\+::\+SXTX, and v8\+::internal\+::\+UXTW.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1MemOperand_a55149be1fde3109b1c4cbdd7b7dfa288_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a4fbd893ed38c7cf0c5516997eecefd20}\label{classv8_1_1internal_1_1MemOperand_a4fbd893ed38c7cf0c5516997eecefd20}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!MemOperand@{MemOperand}}
\index{MemOperand@{MemOperand}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{MemOperand()}{MemOperand()}\hspace{0.1cm}{\footnotesize\ttfamily [8/19]}}
{\footnotesize\ttfamily v8\+::internal\+::\+Mem\+Operand\+::\+Mem\+Operand (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{base,  }\item[{const \mbox{\hyperlink{classv8_1_1internal_1_1Operand}{Operand}} \&}]{offset,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a34b2f9167dd96bb343a9c0877b8c61be}{Addr\+Mode}}}]{addrmode = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a3d8bef490db0b5b71efc19be04821f36}{Offset}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [explicit]}}



Definition at line 420 of file assembler-\/arm64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{421     : \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a347f7a340d7798e00598e09346c0bb0b}{base\_}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_aa1c94e8470808fc3da808eec593df34e}{base}}), \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a3d3033e9d618c81653b0f71a1ffd3f1c}{regoffset\_}}(\mbox{\hyperlink{namespacev8_1_1internal_ae9308b945f70a8f3a363809af711874c}{NoReg}}), \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a71d10ee125070f0e06849f7d3eba5f6d}{addrmode\_}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a5be03e20755c06a8bef45f4de9747ba3}{addrmode}}) \{}
\DoxyCodeLine{422   \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_aa1c94e8470808fc3da808eec593df34e}{base}}.\mbox{\hyperlink{classv8_1_1internal_1_1CPURegister_adbe94de441bbb93dfe0ebc991e437e4c}{Is64Bits}}() \&\& !\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_aa1c94e8470808fc3da808eec593df34e}{base}}.\mbox{\hyperlink{classv8_1_1internal_1_1CPURegister_a81a08d7680b51494ec84b0ea15ef1ca2}{IsZero}}());}
\DoxyCodeLine{423 }
\DoxyCodeLine{424   \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}}.IsImmediate()) \{}
\DoxyCodeLine{425     \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a2553a0ce9547a577c804bb4d129547ad}{offset\_}} = \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}}.ImmediateValue();}
\DoxyCodeLine{426   \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}}.IsShiftedRegister()) \{}
\DoxyCodeLine{427     \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}((\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a5be03e20755c06a8bef45f4de9747ba3}{addrmode}} == \mbox{\hyperlink{namespacev8_1_1internal_a3d8bef490db0b5b71efc19be04821f36}{Offset}}) || (\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a5be03e20755c06a8bef45f4de9747ba3}{addrmode}} == \mbox{\hyperlink{namespacev8_1_1internal_ab961f5d8b37088ca3ea31ca076a9444c}{PostIndex}}));}
\DoxyCodeLine{428 }
\DoxyCodeLine{429     \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a3d3033e9d618c81653b0f71a1ffd3f1c}{regoffset\_}} = \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}}.reg();}
\DoxyCodeLine{430     \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a3b92114e6173513c4c1cd9d74f237966}{shift\_}} = \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}}.shift();}
\DoxyCodeLine{431     \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a4e935d472424a2f9249aae6b8cc68b7d}{shift\_amount\_}} = \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}}.shift\_amount();}
\DoxyCodeLine{432 }
\DoxyCodeLine{433     \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a51eb566ac0c5cbac53ba2e9a956fce79}{extend\_}} = \mbox{\hyperlink{namespacev8_1_1internal_a956f6310815ac27f5adf0098eb3dddf7a65fc9f17b949931a6f60f68f55cf639f}{NO\_EXTEND}};}
\DoxyCodeLine{434     \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a2553a0ce9547a577c804bb4d129547ad}{offset\_}} = 0;}
\DoxyCodeLine{435 }
\DoxyCodeLine{436     \textcolor{comment}{// These assertions match those in the shifted-\/register constructor.}}
\DoxyCodeLine{437     \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a3d3033e9d618c81653b0f71a1ffd3f1c}{regoffset\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1CPURegister_adbe94de441bbb93dfe0ebc991e437e4c}{Is64Bits}}() \&\& !\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a3d3033e9d618c81653b0f71a1ffd3f1c}{regoffset\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1CPURegister_ac5683ed6ce31a8b9bb8bf2e3e7c726f5}{IsSP}}());}
\DoxyCodeLine{438     \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a3b92114e6173513c4c1cd9d74f237966}{shift\_}} == \mbox{\hyperlink{namespacev8_1_1internal_a4ccd07be6b8a2102dd3b1481df78691d}{LSL}});}
\DoxyCodeLine{439   \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{440     \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}}.IsExtendedRegister());}
\DoxyCodeLine{441     \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a5be03e20755c06a8bef45f4de9747ba3}{addrmode}} == \mbox{\hyperlink{namespacev8_1_1internal_a3d8bef490db0b5b71efc19be04821f36}{Offset}});}
\DoxyCodeLine{442 }
\DoxyCodeLine{443     \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a3d3033e9d618c81653b0f71a1ffd3f1c}{regoffset\_}} = \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}}.reg();}
\DoxyCodeLine{444     \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a51eb566ac0c5cbac53ba2e9a956fce79}{extend\_}} = \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}}.extend();}
\DoxyCodeLine{445     \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a4e935d472424a2f9249aae6b8cc68b7d}{shift\_amount\_}} = \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}}.shift\_amount();}
\DoxyCodeLine{446 }
\DoxyCodeLine{447     \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a3b92114e6173513c4c1cd9d74f237966}{shift\_}} = \mbox{\hyperlink{namespacev8_1_1internal_a3c6f6b55e6b7d2539747d039ebbdfe48ae3e3c68a763db082d098be532676a0ac}{NO\_SHIFT}};}
\DoxyCodeLine{448     \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a2553a0ce9547a577c804bb4d129547ad}{offset\_}} = 0;}
\DoxyCodeLine{449 }
\DoxyCodeLine{450     \textcolor{comment}{// These assertions match those in the extended-\/register constructor.}}
\DoxyCodeLine{451     \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(!\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a3d3033e9d618c81653b0f71a1ffd3f1c}{regoffset\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1CPURegister_ac5683ed6ce31a8b9bb8bf2e3e7c726f5}{IsSP}}());}
\DoxyCodeLine{452     \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}((\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a51eb566ac0c5cbac53ba2e9a956fce79}{extend\_}} == \mbox{\hyperlink{namespacev8_1_1internal_a956f6310815ac27f5adf0098eb3dddf7a8f6ea6ef20cbeff626538b96065fc670}{UXTW}}) || (\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a51eb566ac0c5cbac53ba2e9a956fce79}{extend\_}} == \mbox{\hyperlink{namespacev8_1_1internal_a956f6310815ac27f5adf0098eb3dddf7abfa3cd2221364fd850014b32be3171c8}{SXTW}}) || (\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a51eb566ac0c5cbac53ba2e9a956fce79}{extend\_}} == \mbox{\hyperlink{namespacev8_1_1internal_a956f6310815ac27f5adf0098eb3dddf7a0de184d6e7be74629e40250a1304deaf}{SXTX}}));}
\DoxyCodeLine{453     \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}((\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a3d3033e9d618c81653b0f71a1ffd3f1c}{regoffset\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1CPURegister_adbe94de441bbb93dfe0ebc991e437e4c}{Is64Bits}}() || (\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a51eb566ac0c5cbac53ba2e9a956fce79}{extend\_}} != \mbox{\hyperlink{namespacev8_1_1internal_a956f6310815ac27f5adf0098eb3dddf7a0de184d6e7be74629e40250a1304deaf}{SXTX}})));}
\DoxyCodeLine{454   \}}
\DoxyCodeLine{455 \}}

\end{DoxyCode}


References addrmode(), base(), v8\+::internal\+::\+DCHECK(), extend\+\_\+, v8\+::internal\+::\+CPURegister\+::\+Is64\+Bits(), v8\+::internal\+::\+CPURegister\+::\+Is\+SP(), v8\+::internal\+::\+CPURegister\+::\+Is\+Zero(), v8\+::internal\+::\+LSL, v8\+::internal\+::\+NO\+\_\+\+EXTEND, v8\+::internal\+::\+NO\+\_\+\+SHIFT, offset(), v8\+::internal\+::\+Offset, offset\+\_\+, v8\+::internal\+::\+Post\+Index, regoffset\+\_\+, shift\+\_\+, shift\+\_\+amount\+\_\+, v8\+::internal\+::\+SXTW, v8\+::internal\+::\+SXTX, and v8\+::internal\+::\+UXTW.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1MemOperand_a4fbd893ed38c7cf0c5516997eecefd20_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_acdb9dc245342ad5f13d412e57252ae2a}\label{classv8_1_1internal_1_1MemOperand_acdb9dc245342ad5f13d412e57252ae2a}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!MemOperand@{MemOperand}}
\index{MemOperand@{MemOperand}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{MemOperand()}{MemOperand()}\hspace{0.1cm}{\footnotesize\ttfamily [9/19]}}
{\footnotesize\ttfamily v8\+::internal\+::\+Mem\+Operand\+::\+Mem\+Operand (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rj,  }\item[{int32\+\_\+t}]{offset = {\ttfamily 0} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [explicit]}}



Definition at line 235 of file assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{235                                                   : \mbox{\hyperlink{classv8_1_1internal_1_1Operand_ac68c2c2a20a8e3d960fc5a7e9d54dd1b}{Operand}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_adf280517e8da86a76e84772a44865e82}{rm}}) \{}
\DoxyCodeLine{236   \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a2553a0ce9547a577c804bb4d129547ad}{offset\_}} = \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}};}
\DoxyCodeLine{237 \}}

\end{DoxyCode}


References offset(), and offset\+\_\+.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1MemOperand_acdb9dc245342ad5f13d412e57252ae2a_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a894d09d8535c070e01633a9ff7cd0de7}\label{classv8_1_1internal_1_1MemOperand_a894d09d8535c070e01633a9ff7cd0de7}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!MemOperand@{MemOperand}}
\index{MemOperand@{MemOperand}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{MemOperand()}{MemOperand()}\hspace{0.1cm}{\footnotesize\ttfamily [10/19]}}
{\footnotesize\ttfamily v8\+::internal\+::\+Mem\+Operand\+::\+Mem\+Operand (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rj,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{offset = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\+\_\+reg}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [explicit]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a7edbeda729ce9248b7151164c72e41ef}\label{classv8_1_1internal_1_1MemOperand_a7edbeda729ce9248b7151164c72e41ef}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!MemOperand@{MemOperand}}
\index{MemOperand@{MemOperand}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{MemOperand()}{MemOperand()}\hspace{0.1cm}{\footnotesize\ttfamily [11/19]}}
{\footnotesize\ttfamily v8\+::internal\+::\+Mem\+Operand\+::\+Mem\+Operand (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rn,  }\item[{int32\+\_\+t}]{offset = {\ttfamily 0} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [explicit]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a5cd48c156f36f5795f1982b2ccb52740}\label{classv8_1_1internal_1_1MemOperand_a5cd48c156f36f5795f1982b2ccb52740}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!MemOperand@{MemOperand}}
\index{MemOperand@{MemOperand}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{MemOperand()}{MemOperand()}\hspace{0.1cm}{\footnotesize\ttfamily [12/19]}}
{\footnotesize\ttfamily v8\+::internal\+::\+Mem\+Operand\+::\+Mem\+Operand (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rn,  }\item[{int32\+\_\+t}]{unit,  }\item[{int32\+\_\+t}]{multiplier,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8}{Offset\+Addend}}}]{offset\+\_\+addend = {\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a087198305fcfa43574df3ef31a8f3339}{offset\+\_\+zero}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [explicit]}}



Definition at line 239 of file assembler-\/riscv.\+cc.


\begin{DoxyCode}{0}
\DoxyCodeLine{241     : \mbox{\hyperlink{classv8_1_1internal_1_1Operand_ac68c2c2a20a8e3d960fc5a7e9d54dd1b}{Operand}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_adf280517e8da86a76e84772a44865e82}{rm}}) \{}
\DoxyCodeLine{242   \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a2553a0ce9547a577c804bb4d129547ad}{offset\_}} = unit * multiplier + offset\_addend;}
\DoxyCodeLine{243 \}}

\end{DoxyCode}


References offset\+\_\+.

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a3360e1be291d0b7d79092d6bdab5b008}\label{classv8_1_1internal_1_1MemOperand_a3360e1be291d0b7d79092d6bdab5b008}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!MemOperand@{MemOperand}}
\index{MemOperand@{MemOperand}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{MemOperand()}{MemOperand()}\hspace{0.1cm}{\footnotesize\ttfamily [13/19]}}
{\footnotesize\ttfamily v8\+::internal\+::\+Mem\+Operand\+::\+Mem\+Operand (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rn,  }\item[{int64\+\_\+t}]{offset = {\ttfamily 0} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [explicit]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a71eb3b13579bd605099179bfa24bdef4}\label{classv8_1_1internal_1_1MemOperand_a71eb3b13579bd605099179bfa24bdef4}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!MemOperand@{MemOperand}}
\index{MemOperand@{MemOperand}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{MemOperand()}{MemOperand()}\hspace{0.1cm}{\footnotesize\ttfamily [14/19]}}
{\footnotesize\ttfamily v8\+::internal\+::\+Mem\+Operand\+::\+Mem\+Operand (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{ra,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rb }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [explicit]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_adc8577e76e58fb976f444b5fed4f1c65}\label{classv8_1_1internal_1_1MemOperand_adc8577e76e58fb976f444b5fed4f1c65}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!MemOperand@{MemOperand}}
\index{MemOperand@{MemOperand}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{MemOperand()}{MemOperand()}\hspace{0.1cm}{\footnotesize\ttfamily [15/19]}}
{\footnotesize\ttfamily v8\+::internal\+::\+Mem\+Operand\+::\+Mem\+Operand (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{ra,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rb,  }\item[{int64\+\_\+t}]{offset }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [explicit]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a7edbeda729ce9248b7151164c72e41ef}\label{classv8_1_1internal_1_1MemOperand_a7edbeda729ce9248b7151164c72e41ef}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!MemOperand@{MemOperand}}
\index{MemOperand@{MemOperand}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{MemOperand()}{MemOperand()}\hspace{0.1cm}{\footnotesize\ttfamily [16/19]}}
{\footnotesize\ttfamily v8\+::internal\+::\+Mem\+Operand\+::\+Mem\+Operand (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rn,  }\item[{int32\+\_\+t}]{offset = {\ttfamily 0} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [explicit]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a5cd48c156f36f5795f1982b2ccb52740}\label{classv8_1_1internal_1_1MemOperand_a5cd48c156f36f5795f1982b2ccb52740}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!MemOperand@{MemOperand}}
\index{MemOperand@{MemOperand}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{MemOperand()}{MemOperand()}\hspace{0.1cm}{\footnotesize\ttfamily [17/19]}}
{\footnotesize\ttfamily v8\+::internal\+::\+Mem\+Operand\+::\+Mem\+Operand (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rn,  }\item[{int32\+\_\+t}]{unit,  }\item[{int32\+\_\+t}]{multiplier,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8}{Offset\+Addend}}}]{offset\+\_\+addend = {\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ae497a6efbe9a0c02dd8ba0f2428f1bc8a087198305fcfa43574df3ef31a8f3339}{offset\+\_\+zero}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [explicit]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a6a2e7e3fdb40f0c6a923ade8f071cca8}\label{classv8_1_1internal_1_1MemOperand_a6a2e7e3fdb40f0c6a923ade8f071cca8}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!MemOperand@{MemOperand}}
\index{MemOperand@{MemOperand}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{MemOperand()}{MemOperand()}\hspace{0.1cm}{\footnotesize\ttfamily [18/19]}}
{\footnotesize\ttfamily v8\+::internal\+::\+Mem\+Operand\+::\+Mem\+Operand (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rx,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a1955f9ed3054b9e45ffc0e20fea35445}{Disp}}}]{offset = {\ttfamily 0} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [explicit]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a0eabdda14da4b3a04b3c3d57b8dd5705}\label{classv8_1_1internal_1_1MemOperand_a0eabdda14da4b3a04b3c3d57b8dd5705}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!MemOperand@{MemOperand}}
\index{MemOperand@{MemOperand}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{MemOperand()}{MemOperand()}\hspace{0.1cm}{\footnotesize\ttfamily [19/19]}}
{\footnotesize\ttfamily v8\+::internal\+::\+Mem\+Operand\+::\+Mem\+Operand (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rx,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{rb,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a1955f9ed3054b9e45ffc0e20fea35445}{Disp}}}]{offset = {\ttfamily 0} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [explicit]}}



\doxysubsection{Member Function Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a5be03e20755c06a8bef45f4de9747ba3}\label{classv8_1_1internal_1_1MemOperand_a5be03e20755c06a8bef45f4de9747ba3}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!addrmode@{addrmode}}
\index{addrmode@{addrmode}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{addrmode()}{addrmode()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a34b2f9167dd96bb343a9c0877b8c61be}{Addr\+Mode}} v8\+::internal\+::\+Mem\+Operand\+::addrmode (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 149 of file assembler-\/arm64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{149 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a71d10ee125070f0e06849f7d3eba5f6d}{addrmode\_}}; \}}

\end{DoxyCode}


References addrmode\+\_\+.



Referenced by Mem\+Operand(), and v8\+::internal\+::\+Macro\+Assembler\+::\+Smi\+Untag().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1MemOperand_a5be03e20755c06a8bef45f4de9747ba3_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_aeace4301e1700d1bb02b1c3c674be3ba}\label{classv8_1_1internal_1_1MemOperand_aeace4301e1700d1bb02b1c3c674be3ba}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!am@{am}}
\index{am@{am}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{am()}{am()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a34b2f9167dd96bb343a9c0877b8c61be}{Addr\+Mode}} v8\+::internal\+::\+Mem\+Operand\+::am (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 228 of file assembler-\/arm.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{228 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a526fe22da969950ece085432d0e4aa30}{am\_}}; \}}

\end{DoxyCode}


Referenced by v8\+::internal\+::maglev\+::\+Maglev\+Assembler\+::\+Jump\+If\+Not\+Hole\+Nan(), and v8\+::internal\+::maglev\+::\+Maglev\+Assembler\+::\+Load\+Address().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1MemOperand_aeace4301e1700d1bb02b1c3c674be3ba_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_aa1c94e8470808fc3da808eec593df34e}\label{classv8_1_1internal_1_1MemOperand_aa1c94e8470808fc3da808eec593df34e}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!base@{base}}
\index{base@{base}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{base()}{base()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily const \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}\& v8\+::internal\+::\+Mem\+Operand\+::base (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 146 of file assembler-\/arm64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{146 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a347f7a340d7798e00598e09346c0bb0b}{base\_}}; \}}

\end{DoxyCode}


References base\+\_\+.



Referenced by Mem\+Operand(), and v8\+::internal\+::\+Macro\+Assembler\+::\+Smi\+Untag().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1MemOperand_aa1c94e8470808fc3da808eec593df34e_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a6b2946bccf2bd1ef5be1586bc663705a}\label{classv8_1_1internal_1_1MemOperand_a6b2946bccf2bd1ef5be1586bc663705a}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!base@{base}}
\index{base@{base}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{base()}{base()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} v8\+::internal\+::\+Mem\+Operand\+::base (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 99 of file assembler-\/loong64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{99 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a347f7a340d7798e00598e09346c0bb0b}{base\_}}; \}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a70308462cc685323eed97e7519866866}\label{classv8_1_1internal_1_1MemOperand_a70308462cc685323eed97e7519866866}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!extend@{extend}}
\index{extend@{extend}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{extend()}{extend()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a956f6310815ac27f5adf0098eb3dddf7}{Extend}} v8\+::internal\+::\+Mem\+Operand\+::extend (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 151 of file assembler-\/arm64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{151 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a51eb566ac0c5cbac53ba2e9a956fce79}{extend\_}}; \}}

\end{DoxyCode}


References extend\+\_\+.



Referenced by Mem\+Operand().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1MemOperand_a70308462cc685323eed97e7519866866_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a2c25cc7a3a736ec760fa79c2243ccf2d}\label{classv8_1_1internal_1_1MemOperand_a2c25cc7a3a736ec760fa79c2243ccf2d}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!getBaseRegister@{getBaseRegister}}
\index{getBaseRegister@{getBaseRegister}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{getBaseRegister()}{getBaseRegister()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} v8\+::internal\+::\+Mem\+Operand\+::get\+Base\+Register (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 164 of file assembler-\/s390.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{164 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a497c30ce37c5a313619a05f5eef7b80b}{rb}}(); \}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_af3e5746cc15bf2ed5daa3cd0eef8a645}\label{classv8_1_1internal_1_1MemOperand_af3e5746cc15bf2ed5daa3cd0eef8a645}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!getDisplacement@{getDisplacement}}
\index{getDisplacement@{getDisplacement}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{getDisplacement()}{getDisplacement()}}
{\footnotesize\ttfamily uint32\+\_\+t v8\+::internal\+::\+Mem\+Operand\+::get\+Displacement (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 156 of file assembler-\/s390.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{156 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}}(); \}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a4f16ad7e751f20f47d8953f4125fb1cb}\label{classv8_1_1internal_1_1MemOperand_a4f16ad7e751f20f47d8953f4125fb1cb}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!getIndexRegister@{getIndexRegister}}
\index{getIndexRegister@{getIndexRegister}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{getIndexRegister()}{getIndexRegister()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} v8\+::internal\+::\+Mem\+Operand\+::get\+Index\+Register (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 171 of file assembler-\/s390.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{171 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_affeb222c1ee2ba39ca124239420ce4e7}{rx}}(); \}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_add7efdf989fa6f00306200233557cc0f}\label{classv8_1_1internal_1_1MemOperand_add7efdf989fa6f00306200233557cc0f}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!hasIndexReg@{hasIndexReg}}
\index{hasIndexReg@{hasIndexReg}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{hasIndexReg()}{hasIndexReg()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} v8\+::internal\+::\+Mem\+Operand\+::has\+Index\+Reg (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 103 of file assembler-\/loong64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{103 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_aacb4a7e1403a5950cdc387f9f52b8fa0}{index\_}} != \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}}; \}}

\end{DoxyCode}


References v8\+::internal\+::no\+\_\+reg.

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a79f3385191d38a0c31fc097bad9a92e2}\label{classv8_1_1internal_1_1MemOperand_a79f3385191d38a0c31fc097bad9a92e2}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!index@{index}}
\index{index@{index}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{index()}{index()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} v8\+::internal\+::\+Mem\+Operand\+::index (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 100 of file assembler-\/loong64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{100 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_aacb4a7e1403a5950cdc387f9f52b8fa0}{index\_}}; \}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a277ad341b6c1f1adca6adb157be230d8}\label{classv8_1_1internal_1_1MemOperand_a277ad341b6c1f1adca6adb157be230d8}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!IsImmediateOffset@{IsImmediateOffset}}
\index{IsImmediateOffset@{IsImmediateOffset}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{IsImmediateOffset()}{IsImmediateOffset()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} v8\+::internal\+::\+Mem\+Operand\+::\+Is\+Immediate\+Offset (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 214 of file assembler-\/arm.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{214 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a010c21cfaa012afe6cfc487158483aaa}{rm\_}} == \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}}; \}}

\end{DoxyCode}


References v8\+::internal\+::no\+\_\+reg.



Referenced by v8\+::internal\+::maglev\+::\+Maglev\+Assembler\+::\+Jump\+If\+Not\+Hole\+Nan(), and v8\+::internal\+::\+Macro\+Assembler\+::\+Smi\+Untag().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1MemOperand_a277ad341b6c1f1adca6adb157be230d8_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a277ad341b6c1f1adca6adb157be230d8}\label{classv8_1_1internal_1_1MemOperand_a277ad341b6c1f1adca6adb157be230d8}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!IsImmediateOffset@{IsImmediateOffset}}
\index{IsImmediateOffset@{IsImmediateOffset}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{IsImmediateOffset()}{IsImmediateOffset()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} v8\+::internal\+::\+Mem\+Operand\+::\+Is\+Immediate\+Offset (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a8402053a4da1ccb38efa00636c924052}\label{classv8_1_1internal_1_1MemOperand_a8402053a4da1ccb38efa00636c924052}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!IsPostIndex@{IsPostIndex}}
\index{IsPostIndex@{IsPostIndex}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{IsPostIndex()}{IsPostIndex()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} v8\+::internal\+::\+Mem\+Operand\+::\+Is\+Post\+Index (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 467 of file assembler-\/arm64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{467 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a71d10ee125070f0e06849f7d3eba5f6d}{addrmode\_}} == \mbox{\hyperlink{namespacev8_1_1internal_ab961f5d8b37088ca3ea31ca076a9444c}{PostIndex}}; \}}

\end{DoxyCode}


References addrmode\+\_\+, and v8\+::internal\+::\+Post\+Index.

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a872404ed1fd39ce7e412347f16540387}\label{classv8_1_1internal_1_1MemOperand_a872404ed1fd39ce7e412347f16540387}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!IsPreIndex@{IsPreIndex}}
\index{IsPreIndex@{IsPreIndex}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{IsPreIndex()}{IsPreIndex()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} v8\+::internal\+::\+Mem\+Operand\+::\+Is\+Pre\+Index (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 465 of file assembler-\/arm64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{465 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a71d10ee125070f0e06849f7d3eba5f6d}{addrmode\_}} == \mbox{\hyperlink{namespacev8_1_1internal_a05ff6361e8693eb61b1e69ecf721067d}{PreIndex}}; \}}

\end{DoxyCode}


References addrmode\+\_\+, and v8\+::internal\+::\+Pre\+Index.

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_ad0ebfb82de726e4b9a521f68ac0e1f3d}\label{classv8_1_1internal_1_1MemOperand_ad0ebfb82de726e4b9a521f68ac0e1f3d}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!IsRegisterOffset@{IsRegisterOffset}}
\index{IsRegisterOffset@{IsRegisterOffset}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{IsRegisterOffset()}{IsRegisterOffset()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} v8\+::internal\+::\+Mem\+Operand\+::\+Is\+Register\+Offset (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 461 of file assembler-\/arm64-\/inl.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{461                                         \{}
\DoxyCodeLine{462   \textcolor{keywordflow}{return} (\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a71d10ee125070f0e06849f7d3eba5f6d}{addrmode\_}} == \mbox{\hyperlink{namespacev8_1_1internal_a3d8bef490db0b5b71efc19be04821f36}{Offset}}) \&\& \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a3d3033e9d618c81653b0f71a1ffd3f1c}{regoffset\_}} != \mbox{\hyperlink{namespacev8_1_1internal_ae9308b945f70a8f3a363809af711874c}{NoReg}};}
\DoxyCodeLine{463 \}}

\end{DoxyCode}


References addrmode\+\_\+, v8\+::internal\+::\+No\+Reg, v8\+::internal\+::\+Offset, and regoffset\+\_\+.

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}\label{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!offset@{offset}}
\index{offset@{offset}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{offset()}{offset()}\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily int32\+\_\+t v8\+::internal\+::\+Mem\+Operand\+::offset (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 221 of file assembler-\/arm.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{221                          \{}
\DoxyCodeLine{222     \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a277ad341b6c1f1adca6adb157be230d8}{IsImmediateOffset}}());}
\DoxyCodeLine{223     \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a2553a0ce9547a577c804bb4d129547ad}{offset\_}};}
\DoxyCodeLine{224   \}}

\end{DoxyCode}


References v8\+::internal\+::\+DCHECK().



Referenced by v8\+::internal\+::\+Assembler\+::\+Adjust\+Base\+And\+Offset(), v8\+::internal\+::compiler\+::\+Code\+Generator\+::\+Assemble\+Move(), v8\+::internal\+::compiler\+::\+Code\+Generator\+::\+Assemble\+Swap(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Call\+CWith\+Stack\+Buffer(), v8\+::internal\+::wasm\+::\+Liftoff\+Stack\+Slots\+::\+Construct(), v8\+::internal\+::compiler\+::\+S390\+Operand\+Converter\+::\+Input\+Stack\+Slot32(), v8\+::internal\+::maglev\+::\+Maglev\+Assembler\+::\+Jump\+If\+Not\+Hole\+Nan(), v8\+::internal\+::\+Macro\+Assembler\+::\+Ll(), v8\+::internal\+::wasm\+::liftoff\+::\+Load(), v8\+::internal\+::maglev\+::\+Maglev\+Assembler\+::\+Load\+Address(), v8\+::internal\+::\+Macro\+Assembler\+::\+Load\+NBytes(), v8\+::internal\+::\+Macro\+Assembler\+::\+Load\+NBytes\+Overwriting\+Base\+Reg(), Mem\+Operand(), v8\+::internal\+::\+Assembler\+::\+Need\+Adjust\+Base\+And\+Offset(), v8\+::internal\+::\+Macro\+Assembler\+::\+Sc(), v8\+::internal\+::\+Macro\+Assembler\+::\+Smi\+Untag(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Spill(), v8\+::internal\+::wasm\+::liftoff\+::\+Store(), and v8\+::internal\+::\+Macro\+Assembler\+::\+Unaligned\+Store\+Helper().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_ac894707b1df2cf7c177a7800a8973868}\label{classv8_1_1internal_1_1MemOperand_ac894707b1df2cf7c177a7800a8973868}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!offset@{offset}}
\index{offset@{offset}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{offset()}{offset()}\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily int64\+\_\+t v8\+::internal\+::\+Mem\+Operand\+::offset (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 148 of file assembler-\/arm64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{148 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a2553a0ce9547a577c804bb4d129547ad}{offset\_}}; \}}

\end{DoxyCode}


References offset\+\_\+.

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}\label{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!offset@{offset}}
\index{offset@{offset}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{offset()}{offset()}\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily int32\+\_\+t v8\+::internal\+::\+Mem\+Operand\+::offset (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 101 of file assembler-\/loong64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{101 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a2553a0ce9547a577c804bb4d129547ad}{offset\_}}; \}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}\label{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!offset@{offset}}
\index{offset@{offset}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{offset()}{offset()}\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily int32\+\_\+t v8\+::internal\+::\+Mem\+Operand\+::offset (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 132 of file assembler-\/mips64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{132 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a2553a0ce9547a577c804bb4d129547ad}{offset\_}}; \}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_ac894707b1df2cf7c177a7800a8973868}\label{classv8_1_1internal_1_1MemOperand_ac894707b1df2cf7c177a7800a8973868}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!offset@{offset}}
\index{offset@{offset}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{offset()}{offset()}\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily int64\+\_\+t v8\+::internal\+::\+Mem\+Operand\+::offset (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 140 of file assembler-\/ppc.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{140 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a2553a0ce9547a577c804bb4d129547ad}{offset\_}}; \}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}\label{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!offset@{offset}}
\index{offset@{offset}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{offset()}{offset()}\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily int32\+\_\+t v8\+::internal\+::\+Mem\+Operand\+::offset (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 164 of file assembler-\/riscv.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{164 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a2553a0ce9547a577c804bb4d129547ad}{offset\_}}; \}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}\label{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!offset@{offset}}
\index{offset@{offset}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{offset()}{offset()}\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily int32\+\_\+t v8\+::internal\+::\+Mem\+Operand\+::offset (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 155 of file assembler-\/s390.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{155 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a2553a0ce9547a577c804bb4d129547ad}{offset\_}}; \}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a35dbec73b90f39d61a8c0acb4222005f}\label{classv8_1_1internal_1_1MemOperand_a35dbec73b90f39d61a8c0acb4222005f}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!OffsetIsInt12Encodable@{OffsetIsInt12Encodable}}
\index{OffsetIsInt12Encodable@{OffsetIsInt12Encodable}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{OffsetIsInt12Encodable()}{OffsetIsInt12Encodable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} v8\+::internal\+::\+Mem\+Operand\+::\+Offset\+Is\+Int12\+Encodable (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 168 of file assembler-\/riscv.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{168 \{ \textcolor{keywordflow}{return} is\_int12(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a2553a0ce9547a577c804bb4d129547ad}{offset\_}}); \}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a016351742a376f0414a919173441163a}\label{classv8_1_1internal_1_1MemOperand_a016351742a376f0414a919173441163a}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!OffsetIsInt16Encodable@{OffsetIsInt16Encodable}}
\index{OffsetIsInt16Encodable@{OffsetIsInt16Encodable}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{OffsetIsInt16Encodable()}{OffsetIsInt16Encodable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} v8\+::internal\+::\+Mem\+Operand\+::\+Offset\+Is\+Int16\+Encodable (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 134 of file assembler-\/mips64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{134 \{ \textcolor{keywordflow}{return} is\_int16(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a2553a0ce9547a577c804bb4d129547ad}{offset\_}}); \}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a75b767518fa53c30f527dd38025b6142}\label{classv8_1_1internal_1_1MemOperand_a75b767518fa53c30f527dd38025b6142}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!OffsetIsUint12Encodable@{OffsetIsUint12Encodable}}
\index{OffsetIsUint12Encodable@{OffsetIsUint12Encodable}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{OffsetIsUint12Encodable()}{OffsetIsUint12Encodable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a4e2118a7c0d730210e0cb87b511cba70}{bool}} v8\+::internal\+::\+Mem\+Operand\+::\+Offset\+Is\+Uint12\+Encodable (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 230 of file assembler-\/arm.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{230                                        \{}
\DoxyCodeLine{231     \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a2553a0ce9547a577c804bb4d129547ad}{offset\_}} >= 0 ? is\_uint12(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a2553a0ce9547a577c804bb4d129547ad}{offset\_}}) : is\_uint12(-\/\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a2553a0ce9547a577c804bb4d129547ad}{offset\_}});}
\DoxyCodeLine{232   \}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a6d5fcbbb3aaa09fd88ee73944ac40633}\label{classv8_1_1internal_1_1MemOperand_a6d5fcbbb3aaa09fd88ee73944ac40633}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!PointerAddressFromSmiKey@{PointerAddressFromSmiKey}}
\index{PointerAddressFromSmiKey@{PointerAddressFromSmiKey}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{PointerAddressFromSmiKey()}{PointerAddressFromSmiKey()}}
{\footnotesize\ttfamily static \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand}{Mem\+Operand}} v8\+::internal\+::\+Mem\+Operand\+::\+Pointer\+Address\+From\+Smi\+Key (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{array,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}}]{key,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a34b2f9167dd96bb343a9c0877b8c61be}{Addr\+Mode}}}]{am = {\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a3d8bef490db0b5b71efc19be04821f36}{Offset}}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Definition at line 207 of file assembler-\/arm.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{209                                                                              \{}
\DoxyCodeLine{210     static\_assert(\mbox{\hyperlink{namespacev8_1_1internal_aca6c204ca0c916be683da8ce96b5389b}{kSmiTag}} == 0 \&\& \mbox{\hyperlink{namespacev8_1_1internal_a3b1abee98ff098ad37a87fe4725eb248}{kSmiTagSize}} < \mbox{\hyperlink{namespacev8_1_1internal_a28fc1b2939f5307272d27c6d12e18760}{kPointerSizeLog2}});}
\DoxyCodeLine{211     \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a4ad5a1ad55298c73f6c1cfdcb990773d}{MemOperand}}(array, \mbox{\hyperlink{namespacev8_1_1internal_a67a51b6314a9bc8a8c44c5fe14149e6c}{key}}, \mbox{\hyperlink{namespacev8_1_1internal_a4ccd07be6b8a2102dd3b1481df78691d}{LSL}}, \mbox{\hyperlink{namespacev8_1_1internal_a28fc1b2939f5307272d27c6d12e18760}{kPointerSizeLog2}} -\/ \mbox{\hyperlink{namespacev8_1_1internal_a3b1abee98ff098ad37a87fe4725eb248}{kSmiTagSize}}, \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_aeace4301e1700d1bb02b1c3c674be3ba}{am}});}
\DoxyCodeLine{212   \}}

\end{DoxyCode}


References v8\+::internal\+::key, v8\+::internal\+::k\+Pointer\+Size\+Log2, v8\+::internal\+::k\+Smi\+Tag, v8\+::internal\+::k\+Smi\+Tag\+Size, and v8\+::internal\+::\+LSL.

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_af891c2026dc63cca53ee07ad5f51d8ea}\label{classv8_1_1internal_1_1MemOperand_af891c2026dc63cca53ee07ad5f51d8ea}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!ra@{ra}}
\index{ra@{ra}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{ra()}{ra()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} v8\+::internal\+::\+Mem\+Operand\+::ra (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 143 of file assembler-\/ppc.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{143 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a754789a00ff388ff504b8a44c00814f6}{ra\_}}; \}}

\end{DoxyCode}


Referenced by v8\+::internal\+::\+Assembler\+::lwax().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1MemOperand_af891c2026dc63cca53ee07ad5f51d8ea_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a497c30ce37c5a313619a05f5eef7b80b}\label{classv8_1_1internal_1_1MemOperand_a497c30ce37c5a313619a05f5eef7b80b}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!rb@{rb}}
\index{rb@{rb}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{rb()}{rb()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} v8\+::internal\+::\+Mem\+Operand\+::rb (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 145 of file assembler-\/ppc.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{145 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a2a760f2f5bf555c78162df4ca208920a}{rb\_}}; \}}

\end{DoxyCode}


Referenced by v8\+::internal\+::compiler\+::\+S390\+Operand\+Converter\+::\+Input\+Stack\+Slot32(), and v8\+::internal\+::\+Assembler\+::lwax().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1MemOperand_a497c30ce37c5a313619a05f5eef7b80b_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a497c30ce37c5a313619a05f5eef7b80b}\label{classv8_1_1internal_1_1MemOperand_a497c30ce37c5a313619a05f5eef7b80b}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!rb@{rb}}
\index{rb@{rb}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{rb()}{rb()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} v8\+::internal\+::\+Mem\+Operand\+::rb (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 159 of file assembler-\/s390.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{159                       \{}
\DoxyCodeLine{160     \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ab7d4e38ef4d9b54070873f53c45b1cc5}{baseRegister}} != \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}});}
\DoxyCodeLine{161     \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_ab7d4e38ef4d9b54070873f53c45b1cc5}{baseRegister}};}
\DoxyCodeLine{162   \}}

\end{DoxyCode}


References v8\+::internal\+::\+DCHECK(), and v8\+::internal\+::no\+\_\+reg.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1MemOperand_a497c30ce37c5a313619a05f5eef7b80b_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a0800c27d8a5f1e2166df09a62fff6821}\label{classv8_1_1internal_1_1MemOperand_a0800c27d8a5f1e2166df09a62fff6821}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!regoffset@{regoffset}}
\index{regoffset@{regoffset}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{regoffset()}{regoffset()}}
{\footnotesize\ttfamily const \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}}\& v8\+::internal\+::\+Mem\+Operand\+::regoffset (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 147 of file assembler-\/arm64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{147 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a3d3033e9d618c81653b0f71a1ffd3f1c}{regoffset\_}}; \}}

\end{DoxyCode}


References regoffset\+\_\+.



Referenced by Mem\+Operand().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1MemOperand_a0800c27d8a5f1e2166df09a62fff6821_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_adf280517e8da86a76e84772a44865e82}\label{classv8_1_1internal_1_1MemOperand_adf280517e8da86a76e84772a44865e82}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!rm@{rm}}
\index{rm@{rm}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{rm()}{rm()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} v8\+::internal\+::\+Mem\+Operand\+::rm (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 227 of file assembler-\/arm.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{227 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a010c21cfaa012afe6cfc487158483aaa}{rm\_}}; \}}

\end{DoxyCode}


Referenced by v8\+::internal\+::\+Assembler\+::\+Adjust\+Base\+And\+Offset(), v8\+::internal\+::\+Macro\+Assembler\+::\+Aligned\+Load\+Helper(), v8\+::internal\+::\+Macro\+Assembler\+::\+Aligned\+Store\+Helper(), v8\+::internal\+::\+Macro\+Assembler\+::\+Ll(), v8\+::internal\+::wasm\+::liftoff\+::\+Load\+Internal(), v8\+::internal\+::\+Macro\+Assembler\+::\+Load\+Lane(), v8\+::internal\+::\+Macro\+Assembler\+::\+Load\+NBytes(), v8\+::internal\+::\+Macro\+Assembler\+::\+Load\+NBytes\+Overwriting\+Base\+Reg(), v8\+::internal\+::\+Macro\+Assembler\+::\+Sc(), v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Store(), v8\+::internal\+::\+Macro\+Assembler\+::\+Store\+Lane(), v8\+::internal\+::\+Macro\+Assembler\+::\+Unaligned\+Load\+Helper(), and v8\+::internal\+::\+Macro\+Assembler\+::\+Unaligned\+Store\+Helper().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1MemOperand_adf280517e8da86a76e84772a44865e82_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a27806f72f187fecccdc7235eb009172a}\label{classv8_1_1internal_1_1MemOperand_a27806f72f187fecccdc7235eb009172a}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!rn@{rn}}
\index{rn@{rn}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{rn()}{rn()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} v8\+::internal\+::\+Mem\+Operand\+::rn (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 226 of file assembler-\/arm.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{226 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_abe218c3a1e17cdde5e11cc448e935378}{rn\_}}; \}}

\end{DoxyCode}


Referenced by v8\+::internal\+::compiler\+::\+Code\+Generator\+::\+Assemble\+Move(), v8\+::internal\+::compiler\+::\+Code\+Generator\+::\+Assemble\+Swap(), v8\+::internal\+::wasm\+::\+Liftoff\+Stack\+Slots\+::\+Construct(), v8\+::internal\+::maglev\+::\+Maglev\+Assembler\+::\+Jump\+If\+Not\+Hole\+Nan(), v8\+::internal\+::wasm\+::liftoff\+::\+Load(), v8\+::internal\+::maglev\+::\+Maglev\+Assembler\+::\+Load\+Address(), and v8\+::internal\+::wasm\+::liftoff\+::\+Store().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{classv8_1_1internal_1_1MemOperand_a27806f72f187fecccdc7235eb009172a_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_affeb222c1ee2ba39ca124239420ce4e7}\label{classv8_1_1internal_1_1MemOperand_affeb222c1ee2ba39ca124239420ce4e7}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!rx@{rx}}
\index{rx@{rx}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{rx()}{rx()}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} v8\+::internal\+::\+Mem\+Operand\+::rx (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 167 of file assembler-\/s390.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{167                       \{}
\DoxyCodeLine{168     \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a4533132a207855a2fc51c5282372bfc8}{indexRegister}} != \mbox{\hyperlink{namespacev8_1_1internal_a00a63531b1853ad102a9dcd7636d385a}{no\_reg}});}
\DoxyCodeLine{169     \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a4533132a207855a2fc51c5282372bfc8}{indexRegister}};}
\DoxyCodeLine{170   \}}

\end{DoxyCode}


References v8\+::internal\+::\+DCHECK(), and v8\+::internal\+::no\+\_\+reg.



Referenced by v8\+::internal\+::compiler\+::\+S390\+Operand\+Converter\+::\+Input\+Stack\+Slot32().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1MemOperand_affeb222c1ee2ba39ca124239420ce4e7_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1MemOperand_affeb222c1ee2ba39ca124239420ce4e7_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a30ece25e1514815c1f3d5777126d312c}\label{classv8_1_1internal_1_1MemOperand_a30ece25e1514815c1f3d5777126d312c}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!set\_offset@{set\_offset}}
\index{set\_offset@{set\_offset}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{set\_offset()}{set\_offset()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Mem\+Operand\+::set\+\_\+offset (\begin{DoxyParamCaption}\item[{int32\+\_\+t}]{offset }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 216 of file assembler-\/arm.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{216                                   \{}
\DoxyCodeLine{217     \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(\mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a277ad341b6c1f1adca6adb157be230d8}{IsImmediateOffset}}());}
\DoxyCodeLine{218     \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a2553a0ce9547a577c804bb4d129547ad}{offset\_}} = \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}};}
\DoxyCodeLine{219   \}}

\end{DoxyCode}


References v8\+::internal\+::\+DCHECK().



Referenced by v8\+::internal\+::wasm\+::\+Liftoff\+Assembler\+::\+Call\+CWith\+Stack\+Buffer().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1MemOperand_a30ece25e1514815c1f3d5777126d312c_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1MemOperand_a30ece25e1514815c1f3d5777126d312c_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a30ece25e1514815c1f3d5777126d312c}\label{classv8_1_1internal_1_1MemOperand_a30ece25e1514815c1f3d5777126d312c}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!set\_offset@{set\_offset}}
\index{set\_offset@{set\_offset}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{set\_offset()}{set\_offset()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily void v8\+::internal\+::\+Mem\+Operand\+::set\+\_\+offset (\begin{DoxyParamCaption}\item[{int32\+\_\+t}]{offset }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 166 of file assembler-\/riscv.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{166 \{ \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a2553a0ce9547a577c804bb4d129547ad}{offset\_}} = \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_acf7eabec54a6bf88443b6f5e9746f7c6}{offset}}; \}}

\end{DoxyCode}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a6232388ddfc9ba22292611eb5391364a}\label{classv8_1_1internal_1_1MemOperand_a6232388ddfc9ba22292611eb5391364a}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!shift@{shift}}
\index{shift@{shift}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{shift()}{shift()}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a3c6f6b55e6b7d2539747d039ebbdfe48}{Shift}} v8\+::internal\+::\+Mem\+Operand\+::shift (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 150 of file assembler-\/arm64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{150 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a3b92114e6173513c4c1cd9d74f237966}{shift\_}}; \}}

\end{DoxyCode}


References shift\+\_\+.



Referenced by Mem\+Operand().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1MemOperand_a6232388ddfc9ba22292611eb5391364a_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_ad743279b9dd39be55260d0e842f2393c}\label{classv8_1_1internal_1_1MemOperand_ad743279b9dd39be55260d0e842f2393c}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!shift\_amount@{shift\_amount}}
\index{shift\_amount@{shift\_amount}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{shift\_amount()}{shift\_amount()}}
{\footnotesize\ttfamily unsigned v8\+::internal\+::\+Mem\+Operand\+::shift\+\_\+amount (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 152 of file assembler-\/arm64.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{152 \{ \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1MemOperand_a4e935d472424a2f9249aae6b8cc68b7d}{shift\_amount\_}}; \}}

\end{DoxyCode}


References shift\+\_\+amount\+\_\+.



Referenced by v8\+::internal\+::\+Macro\+Assembler\+::\+Smi\+Untag().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1MemOperand_ad743279b9dd39be55260d0e842f2393c_icgraph}
\end{center}
\end{figure}


\doxysubsection{Friends And Related Function Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_ab679df99d1569d09fdf3358620a4ad34}\label{classv8_1_1internal_1_1MemOperand_ab679df99d1569d09fdf3358620a4ad34}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!Assembler@{Assembler}}
\index{Assembler@{Assembler}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{Assembler}{Assembler}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Assembler}{Assembler}}\hspace{0.3cm}{\ttfamily [friend]}}



Definition at line 242 of file assembler-\/arm.\+h.



\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a71d10ee125070f0e06849f7d3eba5f6d}\label{classv8_1_1internal_1_1MemOperand_a71d10ee125070f0e06849f7d3eba5f6d}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!addrmode\_@{addrmode\_}}
\index{addrmode\_@{addrmode\_}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{addrmode\_}{addrmode\_}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a34b2f9167dd96bb343a9c0877b8c61be}{Addr\+Mode}} v8\+::internal\+::\+Mem\+Operand\+::addrmode\+\_\+\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 162 of file assembler-\/arm64.\+h.



Referenced by addrmode(), Is\+Post\+Index(), Is\+Pre\+Index(), and Is\+Register\+Offset().

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a526fe22da969950ece085432d0e4aa30}\label{classv8_1_1internal_1_1MemOperand_a526fe22da969950ece085432d0e4aa30}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!am\_@{am\_}}
\index{am\_@{am\_}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{am\_}{am\_}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a34b2f9167dd96bb343a9c0877b8c61be}{Addr\+Mode}} v8\+::internal\+::\+Mem\+Operand\+::am\+\_\+\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 240 of file assembler-\/arm.\+h.

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a347f7a340d7798e00598e09346c0bb0b}\label{classv8_1_1internal_1_1MemOperand_a347f7a340d7798e00598e09346c0bb0b}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!base\_@{base\_}}
\index{base\_@{base\_}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{base\_}{base\_}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} v8\+::internal\+::\+Mem\+Operand\+::base\+\_\+\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 159 of file assembler-\/arm64.\+h.



Referenced by base().

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_ab7d4e38ef4d9b54070873f53c45b1cc5}\label{classv8_1_1internal_1_1MemOperand_ab7d4e38ef4d9b54070873f53c45b1cc5}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!baseRegister@{baseRegister}}
\index{baseRegister@{baseRegister}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{baseRegister}{baseRegister}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} v8\+::internal\+::\+Mem\+Operand\+::base\+Register\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 174 of file assembler-\/s390.\+h.

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a51eb566ac0c5cbac53ba2e9a956fce79}\label{classv8_1_1internal_1_1MemOperand_a51eb566ac0c5cbac53ba2e9a956fce79}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!extend\_@{extend\_}}
\index{extend\_@{extend\_}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{extend\_}{extend\_}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a956f6310815ac27f5adf0098eb3dddf7}{Extend}} v8\+::internal\+::\+Mem\+Operand\+::extend\+\_\+\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 164 of file assembler-\/arm64.\+h.



Referenced by extend(), and Mem\+Operand().

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_aacb4a7e1403a5950cdc387f9f52b8fa0}\label{classv8_1_1internal_1_1MemOperand_aacb4a7e1403a5950cdc387f9f52b8fa0}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!index\_@{index\_}}
\index{index\_@{index\_}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{index\_}{index\_}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} v8\+::internal\+::\+Mem\+Operand\+::index\+\_\+\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 107 of file assembler-\/loong64.\+h.

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a4533132a207855a2fc51c5282372bfc8}\label{classv8_1_1internal_1_1MemOperand_a4533132a207855a2fc51c5282372bfc8}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!indexRegister@{indexRegister}}
\index{indexRegister@{indexRegister}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{indexRegister}{indexRegister}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} v8\+::internal\+::\+Mem\+Operand\+::index\+Register\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 175 of file assembler-\/s390.\+h.

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a2553a0ce9547a577c804bb4d129547ad}\label{classv8_1_1internal_1_1MemOperand_a2553a0ce9547a577c804bb4d129547ad}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!offset\_@{offset\_}}
\index{offset\_@{offset\_}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{offset\_}{offset\_}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily int32\+\_\+t v8\+::internal\+::\+Mem\+Operand\+::offset\+\_\+\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 237 of file assembler-\/arm.\+h.



Referenced by v8\+::internal\+::\+Assembler\+::\+Adjust\+Base\+And\+Offset(), Mem\+Operand(), and offset().

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_ae02df2507123ea1943d0363944a36b79}\label{classv8_1_1internal_1_1MemOperand_ae02df2507123ea1943d0363944a36b79}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!offset\_@{offset\_}}
\index{offset\_@{offset\_}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{offset\_}{offset\_}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily int64\+\_\+t v8\+::internal\+::\+Mem\+Operand\+::offset\+\_\+\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 161 of file assembler-\/arm64.\+h.

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a754789a00ff388ff504b8a44c00814f6}\label{classv8_1_1internal_1_1MemOperand_a754789a00ff388ff504b8a44c00814f6}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!ra\_@{ra\_}}
\index{ra\_@{ra\_}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{ra\_}{ra\_}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} v8\+::internal\+::\+Mem\+Operand\+::ra\+\_\+\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 148 of file assembler-\/ppc.\+h.

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a2a760f2f5bf555c78162df4ca208920a}\label{classv8_1_1internal_1_1MemOperand_a2a760f2f5bf555c78162df4ca208920a}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!rb\_@{rb\_}}
\index{rb\_@{rb\_}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{rb\_}{rb\_}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} v8\+::internal\+::\+Mem\+Operand\+::rb\+\_\+\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 150 of file assembler-\/ppc.\+h.

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a3d3033e9d618c81653b0f71a1ffd3f1c}\label{classv8_1_1internal_1_1MemOperand_a3d3033e9d618c81653b0f71a1ffd3f1c}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!regoffset\_@{regoffset\_}}
\index{regoffset\_@{regoffset\_}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{regoffset\_}{regoffset\_}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} v8\+::internal\+::\+Mem\+Operand\+::regoffset\+\_\+\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 160 of file assembler-\/arm64.\+h.



Referenced by Is\+Register\+Offset(), Mem\+Operand(), and regoffset().

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a010c21cfaa012afe6cfc487158483aaa}\label{classv8_1_1internal_1_1MemOperand_a010c21cfaa012afe6cfc487158483aaa}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!rm\_@{rm\_}}
\index{rm\_@{rm\_}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{rm\_}{rm\_}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} v8\+::internal\+::\+Mem\+Operand\+::rm\+\_\+\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 236 of file assembler-\/arm.\+h.



Referenced by v8\+::internal\+::\+Assembler\+::\+Adjust\+Base\+And\+Offset().

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_abe218c3a1e17cdde5e11cc448e935378}\label{classv8_1_1internal_1_1MemOperand_abe218c3a1e17cdde5e11cc448e935378}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!rn\_@{rn\_}}
\index{rn\_@{rn\_}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{rn\_}{rn\_}}
{\footnotesize\ttfamily \mbox{\hyperlink{classv8_1_1internal_1_1Register}{Register}} v8\+::internal\+::\+Mem\+Operand\+::rn\+\_\+\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 235 of file assembler-\/arm.\+h.

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a3b92114e6173513c4c1cd9d74f237966}\label{classv8_1_1internal_1_1MemOperand_a3b92114e6173513c4c1cd9d74f237966}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!shift\_@{shift\_}}
\index{shift\_@{shift\_}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{shift\_}{shift\_}}
{\footnotesize\ttfamily \mbox{\hyperlink{namespacev8_1_1internal_a3c6f6b55e6b7d2539747d039ebbdfe48}{Shift}} v8\+::internal\+::\+Mem\+Operand\+::shift\+\_\+\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 163 of file assembler-\/arm64.\+h.



Referenced by Mem\+Operand(), and shift().

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a4e935d472424a2f9249aae6b8cc68b7d}\label{classv8_1_1internal_1_1MemOperand_a4e935d472424a2f9249aae6b8cc68b7d}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!shift\_amount\_@{shift\_amount\_}}
\index{shift\_amount\_@{shift\_amount\_}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{shift\_amount\_}{shift\_amount\_}}
{\footnotesize\ttfamily unsigned v8\+::internal\+::\+Mem\+Operand\+::shift\+\_\+amount\+\_\+\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 165 of file assembler-\/arm64.\+h.



Referenced by Mem\+Operand(), and shift\+\_\+amount().

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_add167660bd1f1ac7bc26c68a66523a3a}\label{classv8_1_1internal_1_1MemOperand_add167660bd1f1ac7bc26c68a66523a3a}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!shift\_imm\_@{shift\_imm\_}}
\index{shift\_imm\_@{shift\_imm\_}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{shift\_imm\_}{shift\_imm\_}}
{\footnotesize\ttfamily \mbox{\hyperlink{classint}{int}} v8\+::internal\+::\+Mem\+Operand\+::shift\+\_\+imm\+\_\+\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 239 of file assembler-\/arm.\+h.

\mbox{\Hypertarget{classv8_1_1internal_1_1MemOperand_a92c50cb5f759fdffac37e9c0fa60fa55}\label{classv8_1_1internal_1_1MemOperand_a92c50cb5f759fdffac37e9c0fa60fa55}} 
\index{v8::internal::MemOperand@{v8::internal::MemOperand}!shift\_op\_@{shift\_op\_}}
\index{shift\_op\_@{shift\_op\_}!v8::internal::MemOperand@{v8::internal::MemOperand}}
\doxysubsubsection{\texorpdfstring{shift\_op\_}{shift\_op\_}}
{\footnotesize\ttfamily \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1ShiftOp}{Shift\+Op}} v8\+::internal\+::\+Mem\+Operand\+::shift\+\_\+op\+\_\+\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 238 of file assembler-\/arm.\+h.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/mnt/\+V8\+Source\+Code/src/codegen/arm/\mbox{\hyperlink{assembler-arm_8h}{assembler-\/arm.\+h}}\item 
/mnt/\+V8\+Source\+Code/src/codegen/arm64/\mbox{\hyperlink{assembler-arm64_8h}{assembler-\/arm64.\+h}}\item 
/mnt/\+V8\+Source\+Code/src/codegen/loong64/\mbox{\hyperlink{assembler-loong64_8h}{assembler-\/loong64.\+h}}\item 
/mnt/\+V8\+Source\+Code/src/codegen/mips64/\mbox{\hyperlink{assembler-mips64_8h}{assembler-\/mips64.\+h}}\item 
/mnt/\+V8\+Source\+Code/src/codegen/ppc/\mbox{\hyperlink{assembler-ppc_8h}{assembler-\/ppc.\+h}}\item 
/mnt/\+V8\+Source\+Code/src/codegen/riscv/\mbox{\hyperlink{assembler-riscv_8h}{assembler-\/riscv.\+h}}\item 
/mnt/\+V8\+Source\+Code/src/codegen/s390/\mbox{\hyperlink{assembler-s390_8h}{assembler-\/s390.\+h}}\item 
/mnt/\+V8\+Source\+Code/src/codegen/arm64/\mbox{\hyperlink{assembler-arm64-inl_8h}{assembler-\/arm64-\/inl.\+h}}\item 
/mnt/\+V8\+Source\+Code/src/codegen/riscv/\mbox{\hyperlink{assembler-riscv_8cc}{assembler-\/riscv.\+cc}}\end{DoxyCompactItemize}
