# vsim work.alu_tb -c -do "run -all; exit" 
# Start time: 14:25:25 on Mar 01,2025
# Loading sv_std.std
# Loading work.alu_tb
# Loading work.alu
# Loading work.controlSel
# Loading work.selOperand
# Loading work.shiftLeft
# Loading work.shiftRight
# Loading work.selOutputAlu
# run -all
# ==== Starting ALU Testbench ====
# Test 0 (Addition) PASSED: result = 00000019
# Test 1 (Subtraction) PASSED: result = 00000005
# Test 2 (SLT (True)) PASSED: result = 00000001
# Test 3 (SLT (False)) PASSED: result = 00000000
# Test 4 (SLTU (True)) PASSED: result = 00000001
# Test 5 (SLTU (False)) PASSED: result = 00000000
# Test 6 (XOR) PASSED: result = f00ff00f
# Test 7 (OR) PASSED: result = ff0fff0f
# Test 8 (AND) PASSED: result = 0f000f00
# Test 9 (Shift Left) PASSED: result = 00000004
# Test 10 (Shift Right Logical) PASSED: result = 00000004
# Test 11 (Shift Right Arithmetic) PASSED: result = ff000000
# Test 12 (LUI) PASSED: result = deadbeef
# Test 13 (Add Zero Operands) PASSED: result = 00000000
# Test 14 (Sub Zero Result) PASSED: result = 00000000
# Test 15 (Add Large Positive) PASSED: result = 7fffffff
# Test 16 (Sub Negative) PASSED: result = fffffff6
# Test 17 (SLT Negative True) PASSED: result = 00000001
# Test 18 (SLT Negative False) PASSED: result = 00000000
# Test 19 (SLTU Large Unsigned False) PASSED: result = 00000000
# Test 20 (XOR with 0) PASSED: result = a5a5a5a5
# Test 21 (OR with 0) PASSED: result = 12345678
# Test 22 (AND with 0) PASSED: result = 00000000
# Test 23 (Shift Left 31) PASSED: result = 80000000
# Test 24 (Shift Right Arithmetic 31) PASSED: result = ffffffff
# ==== All tests PASSED ====
# ** Note: $finish    : ./alu_tb.sv(137)
#    Time: 250 ns  Iteration: 0  Instance: /alu_tb
# End time: 14:25:26 on Mar 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
