Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/18.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off placarDigital -c placarDigital --vector_source="C:/Users/Lucas Gabriel/Desktop/ProjetoPlacarDigital-20220524T154109Z-001/ProjetoPlacarDigital/ClockDividerTeste2.vwf" --testbench_file="C:/Users/Lucas Gabriel/Desktop/ProjetoPlacarDigital-20220524T154109Z-001/ProjetoPlacarDigital/simulation/qsim/ClockDividerTeste2.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Tue May 24 16:33:24 2022
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off placarDigital -c placarDigital --vector_source="C:/Users/Lucas Gabriel/Desktop/ProjetoPlacarDigital-20220524T154109Z-001/ProjetoPlacarDigital/ClockDividerTeste2.vwf" --testbench_file="C:/Users/Lucas Gabriel/Desktop/ProjetoPlacarDigital-20220524T154109Z-001/ProjetoPlacarDigital/simulation/qsim/ClockDividerTeste2.vwf.vt"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Lucas Gabriel/Desktop/ProjetoPlacarDigital-20220524T154109Z-001/ProjetoPlacarDigital/simulation/qsim/" placarDigital -c placarDigital

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Tue May 24 16:33:25 2022
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory="C:/Users/Lucas Gabriel/Desktop/ProjetoPlacarDigital-20220524T154109Z-001/ProjetoPlacarDigital/simulation/qsim/" placarDigital -c placarDigital
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204018): Generated files "placarDigital.vo" and "placarDigital_v.sdo" in directory "C:/Users/Lucas Gabriel/Desktop/ProjetoPlacarDigital-20220524T154109Z-001/ProjetoPlacarDigital/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4612 megabytes
    Info: Processing ended: Tue May 24 16:33:26 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/Lucas Gabriel/Desktop/ProjetoPlacarDigital-20220524T154109Z-001/ProjetoPlacarDigital/simulation/qsim/placarDigital.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/18.1/modelsim_ase/win32aloem//vsim -c -do placarDigital.do

Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do placarDigital.do

# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:27 on May 24,2022
# vlog -work work placarDigital.vo 
# -- Compiling module clockDivider
# 
# Top level modules:
# 	clockDivider
# End time: 16:33:27 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:27 on May 24,2022
# vlog -work work ClockDividerTeste2.vwf.vt 
# -- Compiling module clockDivider_vlg_vec_tst
# 
# Top level modules:
# 	clockDivider_vlg_vec_tst
# End time: 16:33:27 on May 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.clockDivider_vlg_vec_tst 
# Start time: 16:33:27 on May 24,2022
# Loading work.clockDivider_vlg_vec_tst
# Loading work.clockDivider
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from placarDigital_v.sdo
# Loading timing data from placarDigital_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /clockDivider_vlg_vec_tst File: ClockDividerTeste2.vwf.vt
# after#25
# ** Note: $finish    : ClockDividerTeste2.vwf.vt(44)
#    Time: 16 us  Iteration: 0  Instance: /clockDivider_vlg_vec_tst
# End time: 16:33:28 on May 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/Lucas Gabriel/Desktop/ProjetoPlacarDigital-20220524T154109Z-001/ProjetoPlacarDigital/ClockDividerTeste2.vwf...

Reading C:/Users/Lucas Gabriel/Desktop/ProjetoPlacarDigital-20220524T154109Z-001/ProjetoPlacarDigital/simulation/qsim/placarDigital.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/Lucas Gabriel/Desktop/ProjetoPlacarDigital-20220524T154109Z-001/ProjetoPlacarDigital/simulation/qsim/placarDigital_20220524163328.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.