{'feedback_value': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['r_reg', 'r_reg']],
                    'DLines': ['21:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f4362127650>]},
 'q': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['r_reg']],
       'DLines': ['20:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f4362132150>]},
 'r_reg': {'CDeps': [[[], ['reset']],
                     [[], ['reset']],
                     [[], ['r_reg']],
                     [[], ['r_reg'], ['feedback_value']]],
           'CLines': [[None, '16:C'],
                      [None, '16:C'],
                      [None, '23:C'],
                      [None, '23:C', '26:C']],
           'Clocked': True,
           'DDeps': [['r_next'], [], [], ['r_reg']],
           'DLines': ['19:D', '17:D', '24:D', '27:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43620cecd0>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4362124210>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4362541610>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f43621aa310>]}}
