// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vmycpu_top.h for the primary calling header

#include "verilated.h"

#include "Vmycpu_top___024root.h"

VL_INLINE_OPT void Vmycpu_top___024root___combo__TOP__0(Vmycpu_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmycpu_top___024root___combo__TOP__0\n"); );
    // Body
    if ((1U == (vlSelf->axi_mem_port_0_rdata >> 0x1aU))) {
        vlSelf->mycpu_top__DOT__inst_cache__DOT___decoder_inst_data_T_17 
            = ((0x10U == (0x1fU & (vlSelf->axi_mem_port_0_rdata 
                                   >> 0x10U))) ? 0x20U
                : ((0U == (0x1fU & (vlSelf->axi_mem_port_0_rdata 
                                    >> 0x10U))) ? 0x20U
                    : ((0x11U == (0x1fU & (vlSelf->axi_mem_port_0_rdata 
                                           >> 0x10U)))
                        ? 4U : ((1U == (0x1fU & (vlSelf->axi_mem_port_0_rdata 
                                                 >> 0x10U)))
                                 ? 4U : 0U))));
        vlSelf->mycpu_top__DOT__inst_cache__DOT___decoder_inst_data_T_45 
            = ((0x10U == (0x1fU & (vlSelf->axi_mem_port_0_rdata 
                                   >> 0x10U))) | ((0U 
                                                   == 
                                                   (0x1fU 
                                                    & (vlSelf->axi_mem_port_0_rdata 
                                                       >> 0x10U))) 
                                                  | ((0x11U 
                                                      == 
                                                      (0x1fU 
                                                       & (vlSelf->axi_mem_port_0_rdata 
                                                          >> 0x10U))) 
                                                     | (1U 
                                                        == 
                                                        (0x1fU 
                                                         & (vlSelf->axi_mem_port_0_rdata 
                                                            >> 0x10U))))));
    } else {
        vlSelf->mycpu_top__DOT__inst_cache__DOT___decoder_inst_data_T_17 
            = ((6U == (vlSelf->axi_mem_port_0_rdata 
                       >> 0x1aU)) ? 0x10U : ((7U == 
                                              (vlSelf->axi_mem_port_0_rdata 
                                               >> 0x1aU))
                                              ? 8U : 
                                             ((5U == 
                                               (vlSelf->axi_mem_port_0_rdata 
                                                >> 0x1aU))
                                               ? 2U
                                               : (4U 
                                                  == 
                                                  (vlSelf->axi_mem_port_0_rdata 
                                                   >> 0x1aU)))));
        vlSelf->mycpu_top__DOT__inst_cache__DOT___decoder_inst_data_T_45 
            = ((6U == (vlSelf->axi_mem_port_0_rdata 
                       >> 0x1aU)) | ((7U == (vlSelf->axi_mem_port_0_rdata 
                                             >> 0x1aU)) 
                                     | ((5U == (vlSelf->axi_mem_port_0_rdata 
                                                >> 0x1aU)) 
                                        | (4U == (vlSelf->axi_mem_port_0_rdata 
                                                  >> 0x1aU)))));
    }
    vlSelf->mycpu_top__DOT__inst_cache__DOT___decoder_inst_data_T_27 
        = ((0U == (vlSelf->axi_mem_port_0_rdata >> 0x1aU))
            ? ((9U == (0x3fU & vlSelf->axi_mem_port_0_rdata)) 
               | (8U == (0x3fU & vlSelf->axi_mem_port_0_rdata)))
            : ((3U == (vlSelf->axi_mem_port_0_rdata 
                       >> 0x1aU)) | (2U == (vlSelf->axi_mem_port_0_rdata 
                                            >> 0x1aU))));
    vlSelf->mycpu_top__DOT__inst_cache__DOT__decoder_inst_data_hi 
        = (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___decoder_inst_data_T_17) 
            << 1U) | (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___decoder_inst_data_T_27));
    vlSelf->mycpu_top__DOT__inst_cache__DOT__decoder_inst_data_lo 
        = (((QData)((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___decoder_inst_data_T_45)) 
            << 0x20U) | (QData)((IData)(vlSelf->axi_mem_port_0_rdata)));
}

VL_INLINE_OPT void Vmycpu_top___024root___sequent__TOP__0(Vmycpu_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmycpu_top___024root___sequent__TOP__0\n"); );
    // Body
    if (vlSelf->aresetn) {
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu_stage2_flush) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_2_pc_M__DOT__pc_value = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_2_pc_R__DOT__pc_value = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_2_pc_L__DOT__pc_value = 0U;
        } else if (vlSelf->mycpu_top__DOT__inst_cache_io_stage2_stall) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_2_pc_M__DOT__pc_value 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_M__DOT__pc_value;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_2_pc_R__DOT__pc_value 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_R__DOT__pc_value;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_2_pc_L__DOT__pc_value 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_L__DOT__pc_value;
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_exception) 
             & (~ (IData)(vlSelf->mycpu_top__DOT__inst_cache_io_stage2_stall)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_M__DOT__pc_value = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_R__DOT__pc_value = 0U;
        } else if (vlSelf->mycpu_top__DOT__inst_cache_io_stage2_stall) {
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_exception) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_M__DOT__pc_value 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_return_pc;
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_R__DOT__pc_value 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_return_pc;
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_M__DOT__pc_value 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___Pc_Next_T_3;
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_R__DOT__pc_value 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___Pc_Next_T_3;
            }
        }
    } else {
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_2_pc_M__DOT__pc_value = 0xbfbffffcU;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_2_pc_R__DOT__pc_value = 0xbfbffffcU;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_2_pc_L__DOT__pc_value = 0xbfbffffcU;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_M__DOT__pc_value = 0xbfbffffcU;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_pc_R__DOT__pc_value = 0xbfbffffcU;
    }
}

VL_INLINE_OPT void Vmycpu_top___024root___sequent__TOP__56(Vmycpu_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmycpu_top___024root___sequent__TOP__56\n"); );
    // Body
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_counter_half 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_counter_half;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_ebase 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_ebase;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__work_state 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__work_state;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[0U] 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[0U];
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[1U] 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[1U];
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[2U] 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[2U];
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[3U] 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[3U];
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[4U] 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[4U];
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[0U] 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[0U];
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[1U] 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[1U];
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[2U] 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[2U];
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[3U] 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[3U];
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[4U] 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[4U];
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[0U] 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[0U];
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[1U] 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[1U];
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[2U] 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[2U];
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[3U] 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[3U];
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[4U] 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[4U];
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[0U] 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[0U];
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[1U] 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[1U];
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[2U] 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[2U];
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[3U] 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[3U];
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[4U] 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[4U];
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__commit_cache_reg 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__commit_cache_reg;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__commit_bru_reg 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__commit_bru_reg;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__Forward_Lock1E 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__Forward_Lock1E;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__Forward_Lock2E 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__Forward_Lock2E;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[0U] 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[0U];
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[1U] 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[1U];
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[2U] 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[2U];
    vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[0U] 
        = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[0U];
    vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[1U] 
        = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[1U];
    vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[2U] 
        = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb__DOT__tlb_reg_14[2U];
    vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[0U] 
        = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[0U];
    vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[1U] 
        = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[1U];
    vlSelf->__Vdly__mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[2U] 
        = vlSelf->mycpu_top__DOT__double_ports_tlb_for_inst_and_data__DOT__tlb_1__DOT__tlb_reg_14[2U];
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___regfile__DOT__regs_30;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__work_state 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_regs_127;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_regs_127;
}

VL_INLINE_OPT void Vmycpu_top___024root___sequent__TOP__57(Vmycpu_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmycpu_top___024root___sequent__TOP__57\n"); );
    // Body
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag__DOT__tag_asid_regs_126;
    vlSelf->__Vdly__mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126 
        = vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_tag_1__DOT__tag_asid_regs_126;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs1_63;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag__DOT__tag_regs0_63;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs1_63;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_tag_1__DOT__tag_regs0_63;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_15__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_7__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_8__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_9__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_10__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_11__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_12__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_13__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_14__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_1__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_2__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_3__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_4__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_5__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127;
    vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127 
        = vlSelf->mycpu_top__DOT__data_cache__DOT__dcache_data_6__DOT__dcache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127;
}

VL_INLINE_OPT void Vmycpu_top___024root___sequent__TOP__59(Vmycpu_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmycpu_top___024root___sequent__TOP__59\n"); );
    // Body
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_511;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_1__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_2__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511;
    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511 
        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BTB_banks_oneissue_with_block_ram__DOT__btb_tag_with_block_ram_3__DOT__btb_tag_ram_0__DOT__Look_up_table_read_first___DOT__btb_511;
    if (vlSelf->mycpu_top__DOT__inst_cache_reset) {
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_counter_half = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_config0 = 0x80000082U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_ebase = 0xaff00000U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_random = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_index = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_cache_reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__id_true_branch_state = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__id_bru_state__DOT__target_pc_value = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__pre_decoder_branchdata = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__exception_Pc_reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__ex_exception = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem2_exception = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem_exception = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__id_exception = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__ALUSrcE_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__PCPlus4D_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__ways_araddr_reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__ways_araddr_reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__ways_araddr_reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__ways_araddr_reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__raddr_reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__raddr_reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__raddr_reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__raddr_reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_2_bht_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_2_valid = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_size_reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__tlb_exception_co0_writeW = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_cache_reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_banks_points = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__PhyAddr_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__MemWidth_Reg = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__stage2_write_en_reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__LoadUnsigned_Reg = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__stage2_sram_write_reg = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wdata_reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__MemRLM_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__int_instanceW = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__HiLoWriteW = 0U;
        vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_wstrb_reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ExceptionTypeW = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entrylo1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entrylo0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___hilo__DOT__lo_o_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___hilo__DOT__hi_o_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__hashcode_value = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_cause = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_value = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__work_state = 0x18U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__plus_200_exception_pc = 0xbfc00200U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__plus_380_exception_pc = 0xbfc00380U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[0U] = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[1U] = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[2U] = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[3U] = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[4U] = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[0U] = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[1U] = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[2U] = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[3U] = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[4U] = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[0U] = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[1U] = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[2U] = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[3U] = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[4U] = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[0U] = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[1U] = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[2U] = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[3U] = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[0U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[1U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[2U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[3U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[4U] = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_exception = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__CP0WriteW = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__commit_cache_reg = 1U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__commit_bru_reg = 1U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__ReadCP0SelE_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__ReadCP0AddrE_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__RsE_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__RdE_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__ImmE_Reg = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteCP0SelW = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__RtE_Reg = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
    } else {
        if (vlSelf->aclk) {
            vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_counter_half 
                = (1U & (~ (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_counter_half)));
        }
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_config0 
            = ((0xfffffff8U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_config0) 
               | (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT___cp0_config0_T_6));
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_ebase 
            = ((vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_ebase_hi 
                << 0xcU) | (0xfffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_ebase));
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_random 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT___cp0_random_T_2;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_index 
            = (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT___cp0_index_T_2) 
                << 0x1fU) | (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT___cp0_index_T_5));
        if (vlSelf->mycpu_top__DOT__inst_cache_io_stage2_stall) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_cache_reg 
                = (4U == (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__Pc_Next 
                          >> 0x1dU));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_2_valid 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_point_write_en)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__access_stage1_sram_valid)
                    : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_1_valid));
        }
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_FlushM2) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__id_true_branch_state = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__id_bru_state__DOT__target_pc_value = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__pre_decoder_branchdata = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem2_exception = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__id_exception = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__PCPlus4D_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__PhyAddr_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__MemWidth_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__LoadUnsigned_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__MemRLM_Reg = 0U;
        } else {
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallD) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__id_true_branch_state 
                    = (1U & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_read_out_0[3U] 
                             >> 0x14U));
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__id_bru_state__DOT__target_pc_value 
                    = ((vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_read_out_0[3U] 
                        << 0x15U) | (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_read_out_0[2U] 
                                     >> 0xbU));
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__pre_decoder_branchdata 
                    = (0x3fU & ((vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_read_out_0[4U] 
                                 << 1U) | (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_read_out_0[3U] 
                                           >> 0x1fU)));
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__id_exception 
                    = (IData)(((0U != (3U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_read_out_0[0U])) 
                               | (0U != (0xc0U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_read_out_0[4U]))));
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__PCPlus4D_Reg 
                    = ((IData)(4U) + vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_read_out_0[0U]);
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallW) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem2_exception 
                    = (0U != vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2_io_ExceptionTypeE);
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__PhyAddr_Reg 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__PhyAddr_Reg;
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__MemWidth_Reg 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__MemWidth_Reg;
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__LoadUnsigned_Reg 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__LoadUnsigned_Reg;
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__MemRLM_Reg 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem__DOT__MemRLM_Reg;
            }
        }
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_exception) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__exception_Pc_reg 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_return_pc;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_banks_points = 0U;
        } else {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_banks_points 
                = (3U & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__point_write_tag)
                          ? ((IData)(1U) + (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__read_banks_points))
                          : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT___write_banks_points_T_4)));
        }
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_FlushE) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__ex_exception = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__ALUSrcE_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__ReadCP0SelE_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__ReadCP0AddrE_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__RsE_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__RdE_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__ImmE_Reg = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__RtE_Reg = 0U;
        } else {
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallE) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__ex_exception 
                    = (0U != vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex_io_ExceptionTypeD);
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallD) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__ALUSrcE_Reg 
                    = (3U & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cu__DOT__get_controls 
                             >> 0x15U));
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__ReadCP0SelE_Reg 
                    = ((1U & (IData)(((0U != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cu_io1_Tlb_Control)) 
                                      | (0x37U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cu__DOT__ins_id)))))
                        ? 0U : (7U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__InstrD_Reg));
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__ReadCP0AddrE_Reg 
                    = ((0x37U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cu__DOT__ins_id))
                        ? 0xeU : ((4U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cu_io1_Tlb_Control))
                                   ? 0xaU : ((2U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cu_io1_Tlb_Control))
                                              ? 0U : 
                                             ((1U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cu_io1_Tlb_Control))
                                               ? 0U
                                               : (0x1fU 
                                                  & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__InstrD_Reg 
                                                     >> 0xbU))))));
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__RsE_Reg 
                    = (0x1fU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__InstrD_Reg 
                                >> 0x15U));
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__RdE_Reg 
                    = (0x1fU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__InstrD_Reg 
                                >> 0xbU));
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__ImmE_Reg 
                    = ((0x100000U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cu__DOT__get_controls)
                        ? (0xffffU & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__InstrD_Reg)
                        : ((0x80000000U & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__InstrD_Reg 
                                           << 0x10U)) 
                           | ((0x40000000U & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__InstrD_Reg 
                                              << 0xfU)) 
                              | ((0x20000000U & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__InstrD_Reg 
                                                 << 0xeU)) 
                                 | ((0x10000000U & 
                                     (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__InstrD_Reg 
                                      << 0xdU)) | (
                                                   (0x8000000U 
                                                    & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__InstrD_Reg 
                                                       << 0xcU)) 
                                                   | ((0x4000000U 
                                                       & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__InstrD_Reg 
                                                          << 0xbU)) 
                                                      | ((0x2000000U 
                                                          & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__InstrD_Reg 
                                                             << 0xaU)) 
                                                         | ((0x1000000U 
                                                             & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__InstrD_Reg 
                                                                << 9U)) 
                                                            | ((0x800000U 
                                                                & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__InstrD_Reg 
                                                                   << 8U)) 
                                                               | ((0x400000U 
                                                                   & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__InstrD_Reg 
                                                                      << 7U)) 
                                                                  | ((0x200000U 
                                                                      & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__InstrD_Reg 
                                                                         << 6U)) 
                                                                     | ((0x100000U 
                                                                         & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__InstrD_Reg 
                                                                            << 5U)) 
                                                                        | ((0x80000U 
                                                                            & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__InstrD_Reg 
                                                                               << 4U)) 
                                                                           | ((0x40000U 
                                                                               & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__InstrD_Reg 
                                                                                << 3U)) 
                                                                              | ((0x20000U 
                                                                                & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__InstrD_Reg 
                                                                                << 2U)) 
                                                                                | ((0x10000U 
                                                                                & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__InstrD_Reg 
                                                                                << 1U)) 
                                                                                | (0xffffU 
                                                                                & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__InstrD_Reg))))))))))))))))));
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__RtE_Reg 
                    = (0x1fU & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__InstrD_Reg 
                                >> 0x10U));
            }
        }
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_FlushM) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem_exception = 0U;
        } else if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallW) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem_exception 
                = (0U != vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___ex2mem_io_ExceptionTypeE);
        }
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__ways_araddr_reg 
            = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__pc_hash));
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__ways_araddr_reg 
            = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__pc_hash));
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__ways_araddr_reg 
            = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__pc_hash));
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__ways_araddr_reg 
            = (7U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__pc_hash));
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__raddr_reg 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__raddr_reg 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__raddr_reg 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__raddr_reg 
            = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L;
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu_stage2_flush) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_2_bht_0 = 0U;
        } else if (vlSelf->mycpu_top__DOT__inst_cache_io_stage2_stall) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_2_bht_0 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__BHT_banks_oneissue_io_out_L;
        }
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu_data_sram_en) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_size_reg 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__MemWidthE_Reg;
            vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_cache_reg 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__commit_cache_reg) 
                   & (4U == (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___addr_cal_io_d_vaddr 
                             >> 0x1dU)));
            if ((0U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__MemRLE_Reg))) {
                vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wdata_reg 
                    = ((0xcU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq__DOT___io_wdata_T_24))
                        ? (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq_io_WriteDataE 
                           << 0x18U) : ((9U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq__DOT___io_wdata_T_24))
                                         ? (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq_io_WriteDataE 
                                            << 0x10U)
                                         : ((8U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq__DOT___io_wdata_T_24))
                                             ? (0xff0000U 
                                                & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq_io_WriteDataE 
                                                   << 0x10U))
                                             : ((4U 
                                                 == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq__DOT___io_wdata_T_24))
                                                 ? 
                                                (0xff00U 
                                                 & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq_io_WriteDataE 
                                                    << 8U))
                                                 : 
                                                ((2U 
                                                  == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq__DOT___io_wdata_T_24))
                                                  ? vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq_io_WriteDataE
                                                  : 
                                                 ((1U 
                                                   == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq__DOT___io_wdata_T_24))
                                                   ? 
                                                  (0xffffU 
                                                   & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq_io_WriteDataE)
                                                   : 
                                                  ((0U 
                                                    == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq__DOT___io_wdata_T_24))
                                                    ? 
                                                   (0xffU 
                                                    & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq_io_WriteDataE)
                                                    : 0U)))))));
                vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_wstrb_reg 
                    = ((6U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq__DOT___io_wstrb_T_12))
                        ? 0xcU : ((4U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq__DOT___io_wstrb_T_12))
                                   ? 3U : ((3U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq__DOT___io_wstrb_T_12))
                                            ? 8U : 
                                           ((2U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq__DOT___io_wstrb_T_12))
                                             ? 4U : 
                                            ((1U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq__DOT___io_wstrb_T_12))
                                              ? 2U : 
                                             ((0U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq__DOT___io_wstrb_T_12))
                                               ? 1U
                                               : ((2U 
                                                   == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__MemWidthE_Reg))
                                                   ? 0xfU
                                                   : 0U)))))));
            } else if ((1U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__MemRLE_Reg))) {
                if ((3U == (3U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___addr_cal_io_d_vaddr))) {
                    vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wdata_reg 
                        = (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq_io_WriteDataE 
                           << 0x18U);
                    vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_wstrb_reg = 8U;
                } else if ((2U == (3U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___addr_cal_io_d_vaddr))) {
                    vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wdata_reg 
                        = (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq_io_WriteDataE 
                           << 0x10U);
                    vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_wstrb_reg = 0xcU;
                } else if ((1U == (3U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___addr_cal_io_d_vaddr))) {
                    vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wdata_reg 
                        = (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq_io_WriteDataE 
                           << 8U);
                    vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_wstrb_reg = 0xeU;
                } else {
                    vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wdata_reg 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq_io_WriteDataE;
                    vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_wstrb_reg = 0xfU;
                }
            } else if ((2U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___id2ex__DOT__MemRLE_Reg))) {
                if ((2U == (3U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___addr_cal_io_d_vaddr))) {
                    vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wdata_reg 
                        = (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq_io_WriteDataE 
                           >> 8U);
                    vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_wstrb_reg = 7U;
                } else if ((1U == (3U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___addr_cal_io_d_vaddr))) {
                    vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wdata_reg 
                        = (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq_io_WriteDataE 
                           >> 0x10U);
                    vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_wstrb_reg = 3U;
                } else if ((0U == (3U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___addr_cal_io_d_vaddr))) {
                    vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wdata_reg 
                        = (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq_io_WriteDataE 
                           >> 0x18U);
                    vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_wstrb_reg = 1U;
                } else {
                    vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wdata_reg 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___dmemreq_io_WriteDataE;
                    vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_wstrb_reg = 0xfU;
                }
            } else {
                vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wdata_reg = 0U;
                vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_wstrb_reg = 0U;
            }
        }
        if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_FlushW) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__tlb_exception_co0_writeW = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__int_instanceW = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__HiLoWriteW = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ExceptionTypeW = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__hashcode_value = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_value = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_exception = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__CP0WriteW = 0U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteCP0SelW = 0U;
        } else if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallW) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__tlb_exception_co0_writeW 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__tlb_exception_cp0_writeM2;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__int_instanceW 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__int_instanceM2;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__HiLoWriteW 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__HiLoWrite_Reg;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__ExceptionTypeW 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__ExceptionType_Reg;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__hashcode_value 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem2_bru_state__DOT__hashcode_value;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_value 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__mem2_bru_state__DOT__pht_value;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_exception 
                = (0U != vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__ExceptionType_Reg);
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__CP0WriteW 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__CP0Write_Reg;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__WriteCP0SelW 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__WriteCP0Sel_Reg;
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu_stage2_flush) 
             | ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_point_write_en) 
                & (~ (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_empty))))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__stage2_write_en_reg = 0U;
        } else if (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage2_stall) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__stage2_write_en_reg 
                = (1U & ((~ (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_req_reg)) 
                         | (1U != ((1U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu_stage1_valid_flush))
                                    ? 1U : ((2U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu_stage1_valid_flush))
                                             ? 2U : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_valid))))));
        }
        if (vlSelf->mycpu_top__DOT__data_cache_io_stage2_stall) {
            vlSelf->mycpu_top__DOT__data_cache__DOT__stage2_sram_write_reg 
                = vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_wr_reg;
        }
        if ((2U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem2mem2__DOT__Tlb_Control_Reg))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entrylo1 
                = ((0x3ffffc0U & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[0U] 
                                  << 1U)) | ((0x38U 
                                              & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[0U] 
                                                 << 1U)) 
                                             | ((4U 
                                                 & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[0U] 
                                                    << 1U)) 
                                                | ((2U 
                                                    & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[0U] 
                                                       << 1U)) 
                                                   | (1U 
                                                      & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[1U] 
                                                         >> 0x12U))))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entrylo0 
                = ((0x3ffffc0U & ((vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[1U] 
                                   << 8U) | (0xc0U 
                                             & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[0U] 
                                                >> 0x18U)))) 
                   | ((0x38U & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[0U] 
                                >> 0x18U)) | ((4U & 
                                               (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[0U] 
                                                >> 0x18U)) 
                                              | ((2U 
                                                  & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[0U] 
                                                     >> 0x18U)) 
                                                 | (1U 
                                                    & (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__tlb_data_register__DOT__tlb_data_reg[1U] 
                                                       >> 0x12U))))));
        } else {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entrylo1 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT___cp0_entrylo1_T_7;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_entrylo0 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT___cp0_entrylo0_T_7;
        }
        if ((1U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___hilo_io_we))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___hilo__DOT__lo_o_Reg 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__LoInW;
        }
        if ((2U & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___hilo_io_we))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___hilo__DOT__hi_o_Reg 
                = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___mem22wb__DOT__HiInW;
        }
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_cause 
            = ((vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_cause_hi 
                << 0xaU) | (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_cause_lo));
        if ((0U != (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_exception))) {
            vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__work_state = 0x19U;
        } else if ((7U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state))) {
            if (vlSelf->axi_mem_port_1_bvalid) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__work_state = 8U;
            }
        } else if ((6U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state))) {
            if (((IData)(vlSelf->axi_mem_port_1_wready) 
                 & (7U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__write_counter)))) {
                vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__work_state = 7U;
            }
        } else {
            vlSelf->__Vdly__mycpu_top__DOT__data_cache__DOT__work_state 
                = ((0xfU == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state))
                    ? (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___access_work_state_T_31)
                    : (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___access_work_state_T_69));
        }
        if ((0x400000U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_status)) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__plus_200_exception_pc = 0xbfc00200U;
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__plus_380_exception_pc = 0xbfc00380U;
        } else {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__plus_200_exception_pc 
                = (0xfffff000U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_ebase);
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__plus_380_exception_pc 
                = (0x180U | (0xfffff000U & vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0__DOT__cp0_ebase));
        }
        if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05Fio_write) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[0U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[0U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[1U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[1U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[2U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[2U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[3U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[3U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[4U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[4U];
                } else {
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[0U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[1U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[2U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[3U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[4U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U];
                }
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1_io_write) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[0U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[0U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[1U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[1U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[2U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[2U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[3U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[3U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[4U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[4U];
                } else {
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[0U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[1U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[2U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[3U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[4U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U];
                }
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2_io_write) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[0U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[0U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[1U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[1U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[2U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[2U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[3U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[3U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[4U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[4U];
                } else {
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[0U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[1U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[2U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[3U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[4U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U];
                }
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3_io_write) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU != (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[0U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[0U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[1U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[1U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[2U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[2U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[3U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[3U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[4U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[4U];
                } else {
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[0U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[1U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[2U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[3U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U];
                    vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[4U] 
                        = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U];
                }
            }
        }
        if ((0xdU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05Fio_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_13[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_13[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_13[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_13[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U];
            }
        }
        if ((0xcU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05Fio_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_12[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_12[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_12[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_12[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U];
            }
        }
        if ((0xbU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05Fio_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_11[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_11[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_11[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_11[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U];
            }
        }
        if ((0xaU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05Fio_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_10[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_10[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_10[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_10[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U];
            }
        }
        if ((9U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05Fio_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_9[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_9[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_9[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_9[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U];
            }
        }
        if ((8U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05Fio_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_8[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_8[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_8[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_8[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U];
            }
        }
        if ((7U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05Fio_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_7[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_7[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_7[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_7[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U];
            }
        }
        if ((6U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05Fio_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_6[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_6[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_6[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_6[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U];
            }
        }
        if ((5U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05Fio_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_5[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_5[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_5[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_5[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U];
            }
        }
        if ((4U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05Fio_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_4[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_4[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_4[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_4[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U];
            }
        }
        if ((3U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05Fio_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_3[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_3[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_3[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_3[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U];
            }
        }
        if ((2U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05Fio_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_2[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_2[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_2[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_2[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U];
            }
        }
        if ((1U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05Fio_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_1[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_1[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_1[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_1[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U];
            }
        }
        if ((0U == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05Fio_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT__btb_0[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT__btb_0[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F1__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT__btb_0[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F2__DOT___GEN_29[4U];
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3_io_write) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_write_in_0[4U];
            } else if ((0xfU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_15[4U];
            } else if ((0xeU == (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__write_length_points))) {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_14[4U];
            } else {
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[0U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[0U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[1U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[1U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[2U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[2U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[3U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[3U];
                vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT__btb_0[4U] 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo__DOT__Look_up_table_read_first___05F3__DOT___GEN_29[4U];
            }
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallE) 
             & (0x3fd0021U == vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__InstrD_Reg))) {
            vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__commit_cache_reg 
                = (1U & (~ (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__commit_cache_reg)));
        }
        if (((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cfu_io_StallE) 
             & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__commit_bru_reg))) {
            vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__commit_bru_reg 
                = (0x3fd0021U != vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___if2id__DOT__InstrD_Reg);
        }
        if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                >> 2U)))) {
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
        }
    }
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_2_stall_reg 
        = ((~ (IData)(vlSelf->mycpu_top__DOT__inst_cache_reset)) 
           & (IData)(vlSelf->mycpu_top__DOT__inst_cache_io_stage2_stall));
    vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_finished 
        = ((~ (IData)(vlSelf->mycpu_top__DOT__inst_cache_reset)) 
           & ((~ (IData)(vlSelf->mycpu_top__DOT__inst_cache_io_stage2_stall)) 
              & ((7U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state)) 
                 | (3U == (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__work_state)))));
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__returnPc_req_wait 
        = ((~ (IData)(vlSelf->mycpu_top__DOT__inst_cache_reset)) 
           & (((~ (IData)(vlSelf->mycpu_top__DOT__inst_cache_io_stage2_stall)) 
               & (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_exception)) 
              | (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___GEN_2)));
    vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__pc_req_wait 
        = ((~ (IData)(vlSelf->mycpu_top__DOT__inst_cache_reset)) 
           & ((((~ (IData)(vlSelf->mycpu_top__DOT__inst_cache_io_stage2_stall)) 
                & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__fifo_io_point_write_en) 
                   | (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__stage_fec_2_branch_answer))) 
               & (~ (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___cp0_io_exception))) 
              | (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT___GEN_0)));
    vlSelf->mycpu_top__DOT__data_cache__DOT__write_access_complete_reg 
        = ((~ (IData)(vlSelf->mycpu_top__DOT__inst_cache_reset)) 
           & ((3U == (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__work_state)) 
              | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___GEN_4642)));
    vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_sram_req_reg 
        = ((~ (IData)(vlSelf->mycpu_top__DOT__inst_cache_reset)) 
           & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu_data_sram_en) 
              | (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT___stage1_sram_req_reg_T_1)));
    vlSelf->mycpu_top__DOT__inst_cache__DOT__stage2_sram_req_reg 
        = ((~ (IData)(vlSelf->mycpu_top__DOT__inst_cache_reset)) 
           & ((~ (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu_stage2_flush)) 
              & ((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__stage2_stall)
                  ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_req_reg)
                  : ((0U == (IData)(vlSelf->mycpu_top__DOT__inst_cache_io_sram_write_en)) 
                     & (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__stage2_sram_req_reg)))));
    vlSelf->mycpu_top__DOT__data_cache__DOT__stage2_stall_reg 
        = ((~ (IData)(vlSelf->mycpu_top__DOT__inst_cache_reset)) 
           & ((3U == (3U & ((IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__access_work_state_for_stall) 
                            >> 3U))) | (0U != (IData)(vlSelf->mycpu_top__DOT__data_cache__DOT__stage1_exception))));
}

VL_INLINE_OPT void Vmycpu_top___024root___sequent__TOP__60(Vmycpu_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmycpu_top___024root___sequent__TOP__60\n"); );
    // Body
    if (vlSelf->mycpu_top__DOT__inst_cache_reset) {
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 = 0U;
        vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 = 0U;
    } else {
        if ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                >> 2U)))) {
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
            if (vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data;
            } else if ((0x1fU != (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))) {
                vlSelf->__Vdly__mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31 
                    = ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                        : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61));
            }
        }
        if ((0x1dU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_29 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((0x1cU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_28 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((0x1bU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_27 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((0x1aU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_26 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((0x19U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_25 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((0x18U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_24 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((0x17U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_23 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((0x16U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_22 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((0x15U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_21 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((0x14U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_20 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((0x13U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_19 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((0x12U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_18 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((0x11U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_17 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((0x10U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_16 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((0xfU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                               >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_15 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((0xeU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                               >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_2__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_3__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_4__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_5__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_14 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_6__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((0xdU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                               >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_13 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((0xcU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                               >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_12 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_1__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((0xbU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                               >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_11 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((0xaU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                               >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_10 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((9U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                             >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_9 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((8U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                             >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_8 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((7U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                             >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_7 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((6U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                             >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_6 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((5U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                             >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_5 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((4U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                             >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_4 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((3U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                             >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_3 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((2U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                             >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_2 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((1U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                             >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_1 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
        if ((0U == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                             >> 2U)))) {
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_1__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_2__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram_3__DOT__pht_data_with_block_ram_7__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
            vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_0 
                = ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram_io_wen)
                    ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__wb_bru_state__DOT__pht_lookup_value_data)
                    : ((0x1fU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                           >> 2U)))
                        ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_31)
                        : ((0x1eU == (0x1fU & ((IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram_io_ar_addr_L) 
                                               >> 2U)))
                            ? (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_30)
                            : (IData)(vlSelf->mycpu_top__DOT__u_riscv_cpu__DOT__branch_prediction_with_blockram__DOT__PHTS_banks_oneissue_block_ram__DOT__PHTS_with_block_ram__DOT__pht_data_with_block_ram__DOT__btb_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_61))));
        }
    }
}
