// Seed: 2529554811
program module_0 (
    input wire id_0,
    input tri0 id_1,
    input supply0 id_2,
    input tri id_3,
    input wand id_4,
    output tri0 id_5,
    input uwire id_6,
    input tri0 id_7,
    output uwire id_8,
    output wand id_9,
    input supply0 id_10,
    input tri1 id_11,
    input tri id_12,
    input wor id_13
);
  assign id_8 = -1'd0;
  assign module_1.id_0 = 0;
endprogram
module module_1 #(
    parameter id_3 = 32'd85,
    parameter id_4 = 32'd22
) (
    input tri0 id_0,
    input supply1 id_1
    , id_10,
    output tri0 id_2,
    output tri1 _id_3,
    input tri0 _id_4,
    input tri0 id_5,
    input tri0 id_6,
    input wand id_7,
    input wand id_8
    , id_11
);
  logic [id_3 : -1 'b0 ||  id_4] id_12 = -1'b0;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1,
      id_8,
      id_8,
      id_2,
      id_6,
      id_1,
      id_2,
      id_2,
      id_1,
      id_0,
      id_5,
      id_1
  );
endmodule
