// Seed: 3010796059
module module_0 ();
  wire id_1;
  wire id_2;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  wand id_0,
    output tri  id_1,
    input  tri0 id_2,
    output tri  id_3,
    input  wor  id_4,
    input  tri  id_5
);
  assign id_1 = id_2;
  localparam id_7 = -1'd0;
  bit id_8;
  assign id_8 = id_4;
  assign id_3 = id_4;
  initial begin : LABEL_0
    id_8 = -1;
    id_8 <= -1'b0;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output logic [7:0] id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign id_3[-1] = id_2;
endmodule
