\hypertarget{group___r_c_c_ex___l_p_t_i_m2___clock___source}{}\doxysection{RCCEx LPTIM2 Clock Source}
\label{group___r_c_c_ex___l_p_t_i_m2___clock___source}\index{RCCEx LPTIM2 Clock Source@{RCCEx LPTIM2 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga86daab11f2a0acc274524e41dfadd3d4}{RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+SRDPCLK4}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m2___clock___source_gaf1016f275b7079162b0a2e05db994f41}{RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+PCLK4}}~\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga86daab11f2a0acc274524e41dfadd3d4}{RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+SRDPCLK4}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga4653cd767cc9ee62b3b3877dd8601c7d}{RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+D3\+PCLK1}}~\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga86daab11f2a0acc274524e41dfadd3d4}{RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+SRDPCLK4}}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m2___clock___source_gafcdefe32eb226b5da4dd926e0be9988e}{RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+PLL2}}~RCC\+\_\+\+SRDCCIPR\+\_\+\+LPTIM2\+SEL\+\_\+0
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m2___clock___source_gae469f5ee473c4f1155deb8259681811a}{RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+PLL3}}~RCC\+\_\+\+SRDCCIPR\+\_\+\+LPTIM2\+SEL\+\_\+1
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga9a2d055b3c47d3ef219b44b2819317e6}{RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+LSE}}~(RCC\+\_\+\+SRDCCIPR\+\_\+\+LPTIM2\+SEL\+\_\+0 $\vert$ RCC\+\_\+\+SRDCCIPR\+\_\+\+LPTIM2\+SEL\+\_\+1)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga56818e296ec1095f2449787e98ae8b56}{RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+LSI}}~RCC\+\_\+\+SRDCCIPR\+\_\+\+LPTIM2\+SEL\+\_\+2
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga38feddb1bd885729514444662be4af1c}{RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+CLKP}}~(RCC\+\_\+\+SRDCCIPR\+\_\+\+LPTIM2\+SEL\+\_\+0 $\vert$ RCC\+\_\+\+SRDCCIPR\+\_\+\+LPTIM2\+SEL\+\_\+2)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga38feddb1bd885729514444662be4af1c}\label{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga38feddb1bd885729514444662be4af1c}} 
\index{RCCEx LPTIM2 Clock Source@{RCCEx LPTIM2 Clock Source}!RCC\_LPTIM2CLKSOURCE\_CLKP@{RCC\_LPTIM2CLKSOURCE\_CLKP}}
\index{RCC\_LPTIM2CLKSOURCE\_CLKP@{RCC\_LPTIM2CLKSOURCE\_CLKP}!RCCEx LPTIM2 Clock Source@{RCCEx LPTIM2 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_LPTIM2CLKSOURCE\_CLKP}{RCC\_LPTIM2CLKSOURCE\_CLKP}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+CLKP~(RCC\+\_\+\+SRDCCIPR\+\_\+\+LPTIM2\+SEL\+\_\+0 $\vert$ RCC\+\_\+\+SRDCCIPR\+\_\+\+LPTIM2\+SEL\+\_\+2)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l01279}{1279}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga4653cd767cc9ee62b3b3877dd8601c7d}\label{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga4653cd767cc9ee62b3b3877dd8601c7d}} 
\index{RCCEx LPTIM2 Clock Source@{RCCEx LPTIM2 Clock Source}!RCC\_LPTIM2CLKSOURCE\_D3PCLK1@{RCC\_LPTIM2CLKSOURCE\_D3PCLK1}}
\index{RCC\_LPTIM2CLKSOURCE\_D3PCLK1@{RCC\_LPTIM2CLKSOURCE\_D3PCLK1}!RCCEx LPTIM2 Clock Source@{RCCEx LPTIM2 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_LPTIM2CLKSOURCE\_D3PCLK1}{RCC\_LPTIM2CLKSOURCE\_D3PCLK1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+D3\+PCLK1~\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga86daab11f2a0acc274524e41dfadd3d4}{RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+SRDPCLK4}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l01274}{1274}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga9a2d055b3c47d3ef219b44b2819317e6}\label{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga9a2d055b3c47d3ef219b44b2819317e6}} 
\index{RCCEx LPTIM2 Clock Source@{RCCEx LPTIM2 Clock Source}!RCC\_LPTIM2CLKSOURCE\_LSE@{RCC\_LPTIM2CLKSOURCE\_LSE}}
\index{RCC\_LPTIM2CLKSOURCE\_LSE@{RCC\_LPTIM2CLKSOURCE\_LSE}!RCCEx LPTIM2 Clock Source@{RCCEx LPTIM2 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_LPTIM2CLKSOURCE\_LSE}{RCC\_LPTIM2CLKSOURCE\_LSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+LSE~(RCC\+\_\+\+SRDCCIPR\+\_\+\+LPTIM2\+SEL\+\_\+0 $\vert$ RCC\+\_\+\+SRDCCIPR\+\_\+\+LPTIM2\+SEL\+\_\+1)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l01277}{1277}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga56818e296ec1095f2449787e98ae8b56}\label{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga56818e296ec1095f2449787e98ae8b56}} 
\index{RCCEx LPTIM2 Clock Source@{RCCEx LPTIM2 Clock Source}!RCC\_LPTIM2CLKSOURCE\_LSI@{RCC\_LPTIM2CLKSOURCE\_LSI}}
\index{RCC\_LPTIM2CLKSOURCE\_LSI@{RCC\_LPTIM2CLKSOURCE\_LSI}!RCCEx LPTIM2 Clock Source@{RCCEx LPTIM2 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_LPTIM2CLKSOURCE\_LSI}{RCC\_LPTIM2CLKSOURCE\_LSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+LSI~RCC\+\_\+\+SRDCCIPR\+\_\+\+LPTIM2\+SEL\+\_\+2}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l01278}{1278}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___l_p_t_i_m2___clock___source_gaf1016f275b7079162b0a2e05db994f41}\label{group___r_c_c_ex___l_p_t_i_m2___clock___source_gaf1016f275b7079162b0a2e05db994f41}} 
\index{RCCEx LPTIM2 Clock Source@{RCCEx LPTIM2 Clock Source}!RCC\_LPTIM2CLKSOURCE\_PCLK4@{RCC\_LPTIM2CLKSOURCE\_PCLK4}}
\index{RCC\_LPTIM2CLKSOURCE\_PCLK4@{RCC\_LPTIM2CLKSOURCE\_PCLK4}!RCCEx LPTIM2 Clock Source@{RCCEx LPTIM2 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_LPTIM2CLKSOURCE\_PCLK4}{RCC\_LPTIM2CLKSOURCE\_PCLK4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+PCLK4~\mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga86daab11f2a0acc274524e41dfadd3d4}{RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+SRDPCLK4}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l01273}{1273}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___l_p_t_i_m2___clock___source_gafcdefe32eb226b5da4dd926e0be9988e}\label{group___r_c_c_ex___l_p_t_i_m2___clock___source_gafcdefe32eb226b5da4dd926e0be9988e}} 
\index{RCCEx LPTIM2 Clock Source@{RCCEx LPTIM2 Clock Source}!RCC\_LPTIM2CLKSOURCE\_PLL2@{RCC\_LPTIM2CLKSOURCE\_PLL2}}
\index{RCC\_LPTIM2CLKSOURCE\_PLL2@{RCC\_LPTIM2CLKSOURCE\_PLL2}!RCCEx LPTIM2 Clock Source@{RCCEx LPTIM2 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_LPTIM2CLKSOURCE\_PLL2}{RCC\_LPTIM2CLKSOURCE\_PLL2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+PLL2~RCC\+\_\+\+SRDCCIPR\+\_\+\+LPTIM2\+SEL\+\_\+0}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l01275}{1275}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___l_p_t_i_m2___clock___source_gae469f5ee473c4f1155deb8259681811a}\label{group___r_c_c_ex___l_p_t_i_m2___clock___source_gae469f5ee473c4f1155deb8259681811a}} 
\index{RCCEx LPTIM2 Clock Source@{RCCEx LPTIM2 Clock Source}!RCC\_LPTIM2CLKSOURCE\_PLL3@{RCC\_LPTIM2CLKSOURCE\_PLL3}}
\index{RCC\_LPTIM2CLKSOURCE\_PLL3@{RCC\_LPTIM2CLKSOURCE\_PLL3}!RCCEx LPTIM2 Clock Source@{RCCEx LPTIM2 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_LPTIM2CLKSOURCE\_PLL3}{RCC\_LPTIM2CLKSOURCE\_PLL3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+PLL3~RCC\+\_\+\+SRDCCIPR\+\_\+\+LPTIM2\+SEL\+\_\+1}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l01276}{1276}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga86daab11f2a0acc274524e41dfadd3d4}\label{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga86daab11f2a0acc274524e41dfadd3d4}} 
\index{RCCEx LPTIM2 Clock Source@{RCCEx LPTIM2 Clock Source}!RCC\_LPTIM2CLKSOURCE\_SRDPCLK4@{RCC\_LPTIM2CLKSOURCE\_SRDPCLK4}}
\index{RCC\_LPTIM2CLKSOURCE\_SRDPCLK4@{RCC\_LPTIM2CLKSOURCE\_SRDPCLK4}!RCCEx LPTIM2 Clock Source@{RCCEx LPTIM2 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_LPTIM2CLKSOURCE\_SRDPCLK4}{RCC\_LPTIM2CLKSOURCE\_SRDPCLK4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+LPTIM2\+CLKSOURCE\+\_\+\+SRDPCLK4~(0x00000000U)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source_l01271}{1271}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

