// Seed: 1781011449
module module_0 (
    input  wire id_0,
    output tri0 id_1,
    output tri1 id_2
);
  wire id_4;
  wire id_5;
  logic [7:0]
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23 = id_23;
  wire id_24;
  assign id_12[1] = id_8;
  wire id_25;
  wire id_26;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    input wor id_2,
    input wor id_3,
    output tri0 id_4,
    output uwire id_5,
    input tri id_6,
    output wor id_7,
    input tri1 id_8,
    output wor id_9,
    output wand id_10,
    input supply1 id_11,
    input wor id_12,
    input supply1 id_13
);
  tri0 id_15 = id_13;
  module_0(
      id_8, id_15, id_4
  );
endmodule
