
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.50

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.10 source latency cam_memory[14][1]$_SDFFCE_PN0P_/CK ^
  -0.10 target latency match$_SDFF_PN0_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: valid_bits[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: valid_bits[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.50    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.41    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_8_0_clk/A (CLKBUF_X3)
    11   14.46    0.01    0.05    0.10 ^ clkbuf_4_8_0_clk/Z (CLKBUF_X3)
                                         clknet_4_8_0_clk (net)
                  0.01    0.00    0.10 ^ valid_bits[0]$_SDFFE_PN0P_/CK (DFF_X1)
     2    3.80    0.01    0.10    0.20 ^ valid_bits[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         valid_bits[0] (net)
                  0.01    0.00    0.20 ^ _1658_/B1 (OAI21_X1)
     1    1.61    0.01    0.01    0.21 v _1658_/ZN (OAI21_X1)
                                         _0201_ (net)
                  0.01    0.00    0.21 v _1659_/A (INV_X1)
     1    1.21    0.01    0.01    0.22 ^ _1659_/ZN (INV_X1)
                                         _0134_ (net)
                  0.01    0.00    0.22 ^ valid_bits[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.22   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    6.50    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.41    0.03    0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_8_0_clk/A (CLKBUF_X3)
    11   14.46    0.01    0.05    0.10 ^ clkbuf_4_8_0_clk/Z (CLKBUF_X3)
                                         clknet_4_8_0_clk (net)
                  0.01    0.00    0.10 ^ valid_bits[0]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.10   clock reconvergence pessimism
                          0.01    0.11   library hold time
                                  0.11   data required time
-----------------------------------------------------------------------------
                                  0.11   data required time
                                 -0.22   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: compare_data[3] (input port clocked by core_clock)
Endpoint: match_addr[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    3.41    0.00    0.00    0.20 v compare_data[3] (in)
                                         compare_data[3] (net)
                  0.00    0.00    0.20 v _1403_/A (BUF_X4)
     7   33.27    0.01    0.03    0.23 v _1403_/Z (BUF_X4)
                                         _0571_ (net)
                  0.01    0.00    0.23 v _1461_/A (BUF_X16)
    10   37.46    0.01    0.03    0.26 v _1461_/Z (BUF_X16)
                                         _0629_ (net)
                  0.01    0.00    0.26 v _1572_/A (XOR2_X1)
     1    1.57    0.01    0.05    0.31 v _1572_/Z (XOR2_X1)
                                         _0740_ (net)
                  0.01    0.00    0.31 v _1573_/A4 (NOR4_X1)
     2    3.52    0.06    0.10    0.41 ^ _1573_/ZN (NOR4_X1)
                                         _0741_ (net)
                  0.06    0.00    0.41 ^ _1574_/A3 (AND3_X1)
     1    1.89    0.01    0.05    0.46 ^ _1574_/ZN (AND3_X1)
                                         _0742_ (net)
                  0.01    0.00    0.46 ^ _1577_/B1 (AOI21_X1)
     2    4.14    0.01    0.02    0.48 v _1577_/ZN (AOI21_X1)
                                         _0745_ (net)
                  0.01    0.00    0.48 v _1638_/B2 (AOI21_X1)
     1    2.34    0.02    0.04    0.52 ^ _1638_/ZN (AOI21_X1)
                                         _0184_ (net)
                  0.02    0.00    0.52 ^ _1641_/B1 (OAI21_X1)
     1    1.95    0.01    0.02    0.54 v _1641_/ZN (OAI21_X1)
                                         _0187_ (net)
                  0.01    0.00    0.54 v _1644_/B1 (AOI22_X1)
     1    1.33    0.02    0.04    0.57 ^ _1644_/ZN (AOI22_X1)
                                         _0130_ (net)
                  0.02    0.00    0.57 ^ match_addr[1]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.57   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    6.50    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.41    0.03    0.05    1.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    1.06 ^ clkbuf_4_6_0_clk/A (CLKBUF_X3)
     9   14.15    0.01    0.05    1.10 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk (net)
                  0.01    0.00    1.10 ^ match_addr[1]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.10   clock reconvergence pessimism
                         -0.03    1.07   library setup time
                                  1.07   data required time
-----------------------------------------------------------------------------
                                  1.07   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: compare_data[3] (input port clocked by core_clock)
Endpoint: match_addr[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    3.41    0.00    0.00    0.20 v compare_data[3] (in)
                                         compare_data[3] (net)
                  0.00    0.00    0.20 v _1403_/A (BUF_X4)
     7   33.27    0.01    0.03    0.23 v _1403_/Z (BUF_X4)
                                         _0571_ (net)
                  0.01    0.00    0.23 v _1461_/A (BUF_X16)
    10   37.46    0.01    0.03    0.26 v _1461_/Z (BUF_X16)
                                         _0629_ (net)
                  0.01    0.00    0.26 v _1572_/A (XOR2_X1)
     1    1.57    0.01    0.05    0.31 v _1572_/Z (XOR2_X1)
                                         _0740_ (net)
                  0.01    0.00    0.31 v _1573_/A4 (NOR4_X1)
     2    3.52    0.06    0.10    0.41 ^ _1573_/ZN (NOR4_X1)
                                         _0741_ (net)
                  0.06    0.00    0.41 ^ _1574_/A3 (AND3_X1)
     1    1.89    0.01    0.05    0.46 ^ _1574_/ZN (AND3_X1)
                                         _0742_ (net)
                  0.01    0.00    0.46 ^ _1577_/B1 (AOI21_X1)
     2    4.14    0.01    0.02    0.48 v _1577_/ZN (AOI21_X1)
                                         _0745_ (net)
                  0.01    0.00    0.48 v _1638_/B2 (AOI21_X1)
     1    2.34    0.02    0.04    0.52 ^ _1638_/ZN (AOI21_X1)
                                         _0184_ (net)
                  0.02    0.00    0.52 ^ _1641_/B1 (OAI21_X1)
     1    1.95    0.01    0.02    0.54 v _1641_/ZN (OAI21_X1)
                                         _0187_ (net)
                  0.01    0.00    0.54 v _1644_/B1 (AOI22_X1)
     1    1.33    0.02    0.04    0.57 ^ _1644_/ZN (AOI22_X1)
                                         _0130_ (net)
                  0.02    0.00    0.57 ^ match_addr[1]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.57   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    6.50    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   37.41    0.03    0.05    1.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    1.06 ^ clkbuf_4_6_0_clk/A (CLKBUF_X3)
     9   14.15    0.01    0.05    1.10 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk (net)
                  0.01    0.00    1.10 ^ match_addr[1]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.10   clock reconvergence pessimism
                         -0.03    1.07   library setup time
                                  1.07   data required time
-----------------------------------------------------------------------------
                                  1.07   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.10918410122394562

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5499

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
5.478054046630859

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.4771

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: cam_memory[12][1]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: match_addr[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_1_0_clk/Z (CLKBUF_X3)
   0.00    0.10 ^ cam_memory[12][1]$_SDFFCE_PN0P_/CK (DFF_X1)
   0.09    0.19 v cam_memory[12][1]$_SDFFCE_PN0P_/Q (DFF_X1)
   0.06    0.25 v _1438_/Z (XOR2_X2)
   0.10    0.35 ^ _1439_/ZN (NOR4_X2)
   0.04    0.39 v _1608_/ZN (NAND4_X2)
   0.04    0.43 ^ _1612_/ZN (AOI21_X1)
   0.02    0.45 v _1613_/ZN (AOI21_X1)
   0.06    0.50 ^ _1633_/ZN (AOI211_X2)
   0.02    0.52 v _1634_/ZN (OAI21_X1)
   0.00    0.52 v match_addr[0]$_SDFFE_PN0P_/D (DFF_X1)
           0.52   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.05    1.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    1.10 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
   0.00    1.10 ^ match_addr[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.10   clock reconvergence pessimism
  -0.04    1.07   library setup time
           1.07   data required time
---------------------------------------------------------
           1.07   data required time
          -0.52   data arrival time
---------------------------------------------------------
           0.54   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: valid_bits[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: valid_bits[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_8_0_clk/Z (CLKBUF_X3)
   0.00    0.10 ^ valid_bits[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.10    0.20 ^ valid_bits[0]$_SDFFE_PN0P_/Q (DFF_X1)
   0.01    0.21 v _1658_/ZN (OAI21_X1)
   0.01    0.22 ^ _1659_/ZN (INV_X1)
   0.00    0.22 ^ valid_bits[0]$_SDFFE_PN0P_/D (DFF_X1)
           0.22   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.05    0.05 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.10 ^ clkbuf_4_8_0_clk/Z (CLKBUF_X3)
   0.00    0.10 ^ valid_bits[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.10   clock reconvergence pessimism
   0.01    0.11   library hold time
           0.11   data required time
---------------------------------------------------------
           0.11   data required time
          -0.22   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.1033

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.1029

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.5747

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.4953

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
86.184096

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.04e-03   1.11e-05   1.15e-05   1.06e-03  55.3%
Combinational          1.47e-04   1.56e-04   2.29e-05   3.25e-04  17.0%
Clock                  2.20e-04   3.11e-04   7.62e-07   5.32e-04  27.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.41e-03   4.78e-04   3.51e-05   1.92e-03 100.0%
                          73.2%      24.9%       1.8%
