// Seed: 3249045104
`default_nettype id_2
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output id_3,
    input id_4,
    input logic id_5,
    output logic id_6,
    input id_7
);
  logic id_8;
  always @(posedge id_7);
  logic id_9;
  logic id_10;
  initial id_10 = -1;
  assign id_3 = 1'h0;
  type_19(
      1'b0, 1'b0, 1'h0, id_3
  );
  assign id_9 = id_7;
  generate
    if (id_7) begin : id_11
      logic id_12;
    end else if ((1'b0)) begin
      assign id_3 = 1;
    end else assign id_8 = 1'b0;
  endgenerate
endmodule
