/***************************************************************************
 * Copyright (C) 2018 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 * This program is the proprietary software of Broadcom and/or its licensors,
 * and may only be used, duplicated, modified or distributed pursuant to the terms and
 * conditions of a separate, written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 * no license (express or implied), right to use, or waiver of any kind with respect to the
 * Software, and Broadcom expressly reserves all rights in and to the Software and all
 * intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 * secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 * AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 * THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 * OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 * LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 * OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 * USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 * LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 * EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 * USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 * THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 * ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 * LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 * ANY LIMITED REMEDY.
 *
 * Module Description:
 *
 ***************************************************************************/


/* this file should not be directly included by unprepared code, but properly constructed code included it multiple times  */
/* ************** THIS FILE IS AUTOGENERATED. DO NOT EDIT **************************/
/*****
GENERATED by:
perl magnum/basemodules/chp/src/common/bchp_memc_clients_chip.pl magnum/basemodules/chp/include/7255/common/memc/bchp_memc_clients_chip_A0.txt magnum/basemodules/chp/include/7255/common/memc/bchp_memc_clients_chip_A0.h
*******/
/* #Client Name    7255    Comments    DDR0 Client# */
BCHP_P_MEMC_DEFINE_CLIENT(XPT_WR_RS,0)                      /* XMEM IF write */
BCHP_P_MEMC_DEFINE_CLIENT(XPT_WR_CDB,2)                     /* XMEM IF write */
BCHP_P_MEMC_DEFINE_CLIENT(XPT_WR_ITB_MSG,3)                 /* XMEM IF write */
BCHP_P_MEMC_DEFINE_CLIENT(XPT_RD_RS,4)                      /* XMEM IF read */
BCHP_P_MEMC_DEFINE_CLIENT(XPT_RD_PB,7)                      /* XMEM IF read */
BCHP_P_MEMC_DEFINE_CLIENT(XPT_WR_MEMDMA,8)                  /* M2M DMA write */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(GENET0_WR,10)                     /* Internal 10/100 GPHY */
BCHP_P_MEMC_DEFINE_CLIENT(GENET0_RD,11)                     /* Internal 10/100 GPHY */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(SATA,17)                          /* SATA */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(BSP,22)                           /* Broadcom Security Processor */
BCHP_P_MEMC_DEFINE_CLIENT(SCPU,23)                          /* Sage CPU */
BCHP_P_MEMC_DEFINE_CLIENT(FLASH_DMA,24)                     /* FLASH_DMA replaces EDU */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(SDIO_EMMC,26)                     /* SDIO eMMC - client is for boot code storage/retrieval */
BCHP_P_MEMC_DEFINE_CLIENT(SDIO_CARD,27)                     /* SDIO  Card - client is for WIFI and video/audio  storage/playback */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(UART_DMA_RD,31)                   /* UART_DMA */
BCHP_P_MEMC_DEFINE_CLIENT(UART_DMA_WR,32)                   /* UART_DMA */
BCHP_P_MEMC_DEFINE_CLIENT(USB_HI_0,33)                      /* Also called "USB_20", carries EHCI traffic for first USB controller. Controller drives 2 ports. */
BCHP_P_MEMC_DEFINE_CLIENT(USB_LO_0,34)                      /* Also called "USB_11", carries OHCI traffic for first USB controller. Controller drives 2 portss. */
BCHP_P_MEMC_DEFINE_CLIENT(USB_X_BDC_0,38)                   /* Second USB controller (USB 2.0/1.1 only) */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(AUD_AIO,44)                       /* Audio Analog IO */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(HVD0_DBLK,73)                     /* HVD Deblock Writes */
BCHP_P_MEMC_DEFINE_CLIENT(HVD0_ILCPU,75)                    /* HVD Inner Loop ARC */
BCHP_P_MEMC_DEFINE_CLIENT(HVD0_OLCPU,76)                    /* HVD Outer Loop ARC */
BCHP_P_MEMC_DEFINE_CLIENT(HVD0_CAB,77)                      /* HVD CABAC */
BCHP_P_MEMC_DEFINE_CLIENT(HVD0_ILSI,78)                     /* HVD IL Symbol read */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_MAD_PIX_FD,94)                /* MAD_R pixel feed (read) */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_MAD_QUANT,95)                 /* MAD_R quant motion history (R/W) */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_MAD_PIX_CAP,96)               /* MAD_R pixel capture (write) */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_MFD0,106)                     /* MPEG feeders have access to all DRAMs */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_MFD0_1,107)                   /* MFD Alternate blockout */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_VFD0,118)                     /* Video feeder */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_CAP0,126)                     /* Video capture */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_GFD0,134)                     /* Graphic feeder (instance 0) */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_GFD1,135)                     /* Graphic feeder (instance 1) */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_RDC,144)                      /* RDC */
BCHP_P_MEMC_DEFINE_CLIENT(VEC_VBI_ENC0,145)                 /*  */
BCHP_P_MEMC_DEFINE_CLIENT(VEC_LUT_LD,146)                   /* HDR LUT Refill Client */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(M2MC_0,147)                       /* 2D graphics - instance 0 - client "0" */
BCHP_P_MEMC_DEFINE_CLIENT(M2MC_1,148)                       /* 2D graphics - instance 0 - client "1" */
BCHP_P_MEMC_DEFINE_CLIENT(M2MC_2,149)                       /* 2D graphics - instance 0 - client "2" */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(PCIE_0,151)                       /*  */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(BVN_CMP0,166)                     /*  */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(LEAP,176)                         /*  */
/*  */
/* Ports 200 and up have special purposes */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(HOST_CPU_MCP_R_HI,200)            /* Host CPU MCP read client - high priority */
BCHP_P_MEMC_DEFINE_CLIENT(HOST_CPU_MCP_R_LO,201)            /* Host CPU MCP read client - low priority */
BCHP_P_MEMC_DEFINE_CLIENT(HOST_CPU_MCP_W_HI,202)            /* Host CPU MCP write client - high priority */
BCHP_P_MEMC_DEFINE_CLIENT(HOST_CPU_MCP_W_LO,203)            /* Host CPU MCP write client - low priority */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(V3D_MCP_R_HI,204)                 /* V3D (VC4 graphics core) MCP read client - high priority */
BCHP_P_MEMC_DEFINE_CLIENT(V3D_MCP_R_LO,205)                 /* V3D (VC4 graphics core) MCP read client - low priority */
BCHP_P_MEMC_DEFINE_CLIENT(V3D_MCP_W_HI,206)                 /* V3D (VC4 graphics core) MCP write client (tile buffer writes) - high priority */
BCHP_P_MEMC_DEFINE_CLIENT(V3D_MCP_W_LO,207)                 /* V3D (VC4 graphics core) MCP write client (tile buffer writes) - low priority */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(HVD0_MOCOMP,216)                  /* HVD PFRI / MOCOMP */
/*  */
BCHP_P_MEMC_DEFINE_CLIENT(TRACELOG,248)                     /* TraceLog */
BCHP_P_MEMC_DEFINE_CLIENT(MEMC_RESERVED_0,249)              /* Reserved for MEMC use */
BCHP_P_MEMC_DEFINE_CLIENT(ZCQS_ENGINE,250)                  /* DRAM ZQ Calibration Short client */
BCHP_P_MEMC_DEFINE_CLIENT(MSA,251)                          /* MSA (Memory Soft Access) */
BCHP_P_MEMC_DEFINE_CLIENT(DIS0,252)                         /* DIS (DRAM Interface Stress) #0 */
BCHP_P_MEMC_DEFINE_CLIENT(DIS1,253)                         /* DIS (DRAM Interface Stress) #1 */
BCHP_P_MEMC_DEFINE_CLIENT(DRAM_INIT_ZQCS,254)               /* DRAM Init and Low Power Mode Engine */
BCHP_P_MEMC_DEFINE_CLIENT(REFRESH,255)                      /* Refresh */
