//
// File created by:  ncverilog
// Do not modify this file
//
/home/caid023/Verilog_pratice/HW6/sim/tb_term.sv
/home/caid023/Verilog_pratice/HW6/src/SME.v
