// Seed: 1741785127
`timescale 1 ps / 1ps
module module_0 #(
    parameter id_5 = 32'd2,
    parameter id_6 = 32'd22
) (
    input id_1,
    output logic id_2
    , id_3
);
  assign id_2 = 1 ? 1 : 1 == 0;
  assign id_2 = id_3;
  assign id_2 = 1 ? 1 : id_1 | id_2;
  logic id_4;
  type_10(
      1'd0, 1 == 1, id_2
  );
  logic _id_5;
  assign id_4 = !(id_3);
  assign id_3[id_5] = id_1 ? 1 : id_2;
  assign id_4[1'b0] = id_5 || id_4;
  always @(id_3[1'b0] or posedge id_4) begin
    SystemTFIdentifier(id_4);
    if (1) begin
      if (id_2 && id_3) id_1 <= 1'h0;
    end
  end
  logic _id_6;
  assign id_4[1] = id_4;
  logic id_7;
  always @(posedge id_2) begin
    if (id_1[id_6]) begin
      id_2 = id_2;
    end
  end
endmodule
