Analysis & Synthesis report for experiment4
Fri Nov 27 21:37:37 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |experiment4|milestone2:milestone2_unit|M2_state
 11. State Machine - |experiment4|milestone2:milestone2_unit|S_section_counter
 12. State Machine - |experiment4|milestone2:milestone2_unit|T_section_counter
 13. State Machine - |experiment4|milestone2:milestone2_unit|M3_state
 14. State Machine - |experiment4|milestone1:milestone1_unit|M1_state
 15. State Machine - |experiment4|UART_SRAM_interface:UART_unit|UART_SRAM_state
 16. State Machine - |experiment4|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|RXC_state
 17. State Machine - |experiment4|VGA_SRAM_interface:VGA_unit|VGA_SRAM_state
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_r7l2:auto_generated
 24. Source assignments for milestone2:milestone2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_s7l2:auto_generated
 25. Source assignments for milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_t7l2:auto_generated
 26. Source assignments for milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated
 27. Parameter Settings for User Entity Instance: VGA_SRAM_interface:VGA_unit
 28. Parameter Settings for User Entity Instance: VGA_SRAM_interface:VGA_unit|VGA_controller:VGA_unit
 29. Parameter Settings for User Entity Instance: SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component
 30. Parameter Settings for User Entity Instance: milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: milestone2:milestone2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component
 34. Parameter Settings for Inferred Entity Instance: milestone2:milestone2_unit|lpm_mult:Mult2
 35. Parameter Settings for Inferred Entity Instance: milestone2:milestone2_unit|lpm_mult:Mult3
 36. Parameter Settings for Inferred Entity Instance: milestone2:milestone2_unit|lpm_mult:Mult0
 37. Parameter Settings for Inferred Entity Instance: milestone2:milestone2_unit|lpm_mult:Mult1
 38. altpll Parameter Settings by Entity Instance
 39. altsyncram Parameter Settings by Entity Instance
 40. lpm_mult Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "convert_hex_to_seven_segment:unit3"
 42. Port Connectivity Checks: "milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3"
 43. Port Connectivity Checks: "milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM_inst2"
 44. Port Connectivity Checks: "milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM_inst0"
 45. Port Connectivity Checks: "UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX"
 46. Port Connectivity Checks: "UART_SRAM_interface:UART_unit"
 47. Port Connectivity Checks: "VGA_SRAM_interface:VGA_unit"
 48. Port Connectivity Checks: "PB_controller:PB_unit"
 49. Post-Synthesis Netlist Statistics for Top Partition
 50. Elapsed Time Per Partition
 51. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 27 21:37:37 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; experiment4                                 ;
; Top-level Entity Name              ; experiment4                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5,703                                       ;
;     Total combinational functions  ; 5,223                                       ;
;     Dedicated logic registers      ; 1,549                                       ;
; Total registers                    ; 1549                                        ;
; Total pins                         ; 160                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 14,336                                      ;
; Embedded Multiplier 9-bit elements ; 16                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; experiment4        ; experiment4        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                  ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                         ; Library ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; ../rtl/Clock_100_PLL.v                                                                            ; yes             ; User Wizard-Generated File       ; C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/Clock_100_PLL.v                 ;         ;
; ../rtl/convert_hex_to_seven_segment.sv                                                            ; yes             ; User SystemVerilog HDL File      ; C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/convert_hex_to_seven_segment.sv ;         ;
; ../rtl/experiment4.sv                                                                             ; yes             ; User SystemVerilog HDL File      ; C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv                  ;         ;
; ../rtl/UART_receive_controller.sv                                                                 ; yes             ; User SystemVerilog HDL File      ; C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/UART_receive_controller.sv      ;         ;
; ../rtl/SRAM_controller.sv                                                                         ; yes             ; User SystemVerilog HDL File      ; C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/SRAM_controller.sv              ;         ;
; ../rtl/VGA_controller.sv                                                                          ; yes             ; User SystemVerilog HDL File      ; C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/VGA_controller.sv               ;         ;
; ../rtl/PB_controller.sv                                                                           ; yes             ; User SystemVerilog HDL File      ; C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/PB_controller.sv                ;         ;
; ../rtl/UART_SRAM_interface.sv                                                                     ; yes             ; User SystemVerilog HDL File      ; C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/UART_SRAM_interface.sv          ;         ;
; ../rtl/VGA_SRAM_interface.sv                                                                      ; yes             ; User SystemVerilog HDL File      ; C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/VGA_SRAM_interface.sv           ;         ;
; ../rtl/milestone1.sv                                                                              ; yes             ; User SystemVerilog HDL File      ; C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone1.sv                   ;         ;
; ../rtl/milestone2.sv                                                                              ; yes             ; User SystemVerilog HDL File      ; C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv                   ;         ;
; ../rtl/dual_port_RAM0.mif                                                                         ; yes             ; User Memory Initialization File  ; C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM0.mif              ;         ;
; ../rtl/dual_port_RAM1.mif                                                                         ; yes             ; User Memory Initialization File  ; C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM1.mif              ;         ;
; ../rtl/dual_port_RAM2.mif                                                                         ; yes             ; User Memory Initialization File  ; C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM2.mif              ;         ;
; ../rtl/dual_port_RAM0.v                                                                           ; yes             ; User Wizard-Generated File       ; C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM0.v                ;         ;
; ../rtl/dual_port_RAM1.v                                                                           ; yes             ; User Wizard-Generated File       ; C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM1.v                ;         ;
; ../rtl/dual_port_RAM2.v                                                                           ; yes             ; User Wizard-Generated File       ; C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM2.v                ;         ;
; ../rtl/dual_port_RAM3.v                                                                           ; yes             ; User Wizard-Generated File       ; C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM3.v                ;         ;
; ../rtl/dual_port_RAM3.mif                                                                         ; yes             ; User Memory Initialization File  ; C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM3.mif              ;         ;
; /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/define_state.h ; yes             ; Auto-Found File                  ; /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/define_state.h                    ;         ;
; /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/vga_param.h    ; yes             ; Auto-Found File                  ; /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/vga_param.h                       ;         ;
; altpll.tdf                                                                                        ; yes             ; Megafunction                     ; c:/intelfpga_lite/quartus/libraries/megafunctions/altpll.tdf                                                         ;         ;
; aglobal191.inc                                                                                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/quartus/libraries/megafunctions/aglobal191.inc                                                     ;         ;
; stratix_pll.inc                                                                                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/quartus/libraries/megafunctions/stratix_pll.inc                                                    ;         ;
; stratixii_pll.inc                                                                                 ; yes             ; Megafunction                     ; c:/intelfpga_lite/quartus/libraries/megafunctions/stratixii_pll.inc                                                  ;         ;
; cycloneii_pll.inc                                                                                 ; yes             ; Megafunction                     ; c:/intelfpga_lite/quartus/libraries/megafunctions/cycloneii_pll.inc                                                  ;         ;
; db/clock_100_pll_altpll.v                                                                         ; yes             ; Auto-Generated Megafunction      ; C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/clock_100_pll_altpll.v       ;         ;
; altsyncram.tdf                                                                                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf                                                     ;         ;
; stratix_ram_block.inc                                                                             ; yes             ; Megafunction                     ; c:/intelfpga_lite/quartus/libraries/megafunctions/stratix_ram_block.inc                                              ;         ;
; lpm_mux.inc                                                                                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/quartus/libraries/megafunctions/lpm_mux.inc                                                        ;         ;
; lpm_decode.inc                                                                                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/quartus/libraries/megafunctions/lpm_decode.inc                                                     ;         ;
; a_rdenreg.inc                                                                                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/quartus/libraries/megafunctions/a_rdenreg.inc                                                      ;         ;
; altrom.inc                                                                                        ; yes             ; Megafunction                     ; c:/intelfpga_lite/quartus/libraries/megafunctions/altrom.inc                                                         ;         ;
; altram.inc                                                                                        ; yes             ; Megafunction                     ; c:/intelfpga_lite/quartus/libraries/megafunctions/altram.inc                                                         ;         ;
; altdpram.inc                                                                                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/quartus/libraries/megafunctions/altdpram.inc                                                       ;         ;
; db/altsyncram_r7l2.tdf                                                                            ; yes             ; Auto-Generated Megafunction      ; C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_r7l2.tdf          ;         ;
; db/altsyncram_s7l2.tdf                                                                            ; yes             ; Auto-Generated Megafunction      ; C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_s7l2.tdf          ;         ;
; db/altsyncram_t7l2.tdf                                                                            ; yes             ; Auto-Generated Megafunction      ; C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_t7l2.tdf          ;         ;
; db/altsyncram_u7l2.tdf                                                                            ; yes             ; Auto-Generated Megafunction      ; C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf          ;         ;
; lpm_mult.tdf                                                                                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/quartus/libraries/megafunctions/lpm_mult.tdf                                                       ;         ;
; lpm_add_sub.inc                                                                                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/quartus/libraries/megafunctions/lpm_add_sub.inc                                                    ;         ;
; multcore.inc                                                                                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/quartus/libraries/megafunctions/multcore.inc                                                       ;         ;
; bypassff.inc                                                                                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/quartus/libraries/megafunctions/bypassff.inc                                                       ;         ;
; altshift.inc                                                                                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/quartus/libraries/megafunctions/altshift.inc                                                       ;         ;
; db/mult_86t.tdf                                                                                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/mult_86t.tdf                 ;         ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimated Total logic elements              ; 5,703            ;
;                                             ;                  ;
; Total combinational functions               ; 5223             ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 3003             ;
;     -- 3 input functions                    ; 1444             ;
;     -- <=2 input functions                  ; 776              ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 4347             ;
;     -- arithmetic mode                      ; 876              ;
;                                             ;                  ;
; Total registers                             ; 1549             ;
;     -- Dedicated logic registers            ; 1549             ;
;     -- I/O registers                        ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 160              ;
; Total memory bits                           ; 14336            ;
;                                             ;                  ;
; Embedded Multiplier 9-bit elements          ; 16               ;
;                                             ;                  ;
; Total PLLs                                  ; 1                ;
;     -- PLLs                                 ; 1                ;
;                                             ;                  ;
; Maximum fan-out node                        ; CLOCK_50_I~input ;
; Maximum fan-out                             ; 1661             ;
; Total fan-out                               ; 26659            ;
; Average fan-out                             ; 3.68             ;
+---------------------------------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                       ; Entity Name                  ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |experiment4                                      ; 5223 (110)          ; 1549 (33)                 ; 14336       ; 16           ; 0       ; 8         ; 160  ; 0            ; |experiment4                                                                                                                              ; experiment4                  ; work         ;
;    |PB_controller:PB_unit|                        ; 31 (31)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|PB_controller:PB_unit                                                                                                        ; PB_controller                ; work         ;
;    |SRAM_controller:SRAM_unit|                    ; 3 (3)               ; 56 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|SRAM_controller:SRAM_unit                                                                                                    ; SRAM_controller              ; work         ;
;       |Clock_100_PLL:Clock_100_PLL_inst|          ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst                                                                   ; Clock_100_PLL                ; work         ;
;          |altpll:altpll_component|                ; 0 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component                                           ; altpll                       ; work         ;
;             |Clock_100_PLL_altpll:auto_generated| ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|Clock_100_PLL_altpll:auto_generated       ; Clock_100_PLL_altpll         ; work         ;
;    |UART_SRAM_interface:UART_unit|                ; 126 (77)            ; 82 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|UART_SRAM_interface:UART_unit                                                                                                ; UART_SRAM_interface          ; work         ;
;       |UART_receive_controller:UART_RX|           ; 49 (49)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX                                                                ; UART_receive_controller      ; work         ;
;    |VGA_SRAM_interface:VGA_unit|                  ; 214 (137)           ; 147 (101)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|VGA_SRAM_interface:VGA_unit                                                                                                  ; VGA_SRAM_interface           ; work         ;
;       |VGA_controller:VGA_unit|                   ; 77 (77)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|VGA_SRAM_interface:VGA_unit|VGA_controller:VGA_unit                                                                          ; VGA_controller               ; work         ;
;    |convert_hex_to_seven_segment:unit0|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|convert_hex_to_seven_segment:unit0                                                                                           ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit1|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|convert_hex_to_seven_segment:unit1                                                                                           ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit2|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|convert_hex_to_seven_segment:unit2                                                                                           ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit3|           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|convert_hex_to_seven_segment:unit3                                                                                           ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit4|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|convert_hex_to_seven_segment:unit4                                                                                           ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit5|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|convert_hex_to_seven_segment:unit5                                                                                           ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit6|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|convert_hex_to_seven_segment:unit6                                                                                           ; convert_hex_to_seven_segment ; work         ;
;    |convert_hex_to_seven_segment:unit7|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|convert_hex_to_seven_segment:unit7                                                                                           ; convert_hex_to_seven_segment ; work         ;
;    |milestone2:milestone2_unit|                   ; 4687 (4631)         ; 1201 (1201)               ; 14336       ; 16           ; 0       ; 8         ; 0    ; 0            ; |experiment4|milestone2:milestone2_unit                                                                                                   ; milestone2                   ; work         ;
;       |dual_port_RAM0:dual_port_RAM_inst0|        ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM_inst0                                                                ; dual_port_RAM0               ; work         ;
;          |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component                                ; altsyncram                   ; work         ;
;             |altsyncram_r7l2:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_r7l2:auto_generated ; altsyncram_r7l2              ; work         ;
;       |dual_port_RAM1:dual_port_RAM_inst1|        ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|milestone2:milestone2_unit|dual_port_RAM1:dual_port_RAM_inst1                                                                ; dual_port_RAM1               ; work         ;
;          |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|milestone2:milestone2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component                                ; altsyncram                   ; work         ;
;             |altsyncram_s7l2:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|milestone2:milestone2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_s7l2:auto_generated ; altsyncram_s7l2              ; work         ;
;       |dual_port_RAM2:dual_port_RAM_inst2|        ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM_inst2                                                                ; dual_port_RAM2               ; work         ;
;          |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component                                ; altsyncram                   ; work         ;
;             |altsyncram_t7l2:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_t7l2:auto_generated ; altsyncram_t7l2              ; work         ;
;       |dual_port_RAM3:dual_port_RAM_inst3|        ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3                                                                ; dual_port_RAM3               ; work         ;
;          |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component                                ; altsyncram                   ; work         ;
;             |altsyncram_u7l2:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |experiment4|milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated ; altsyncram_u7l2              ; work         ;
;       |lpm_mult:Mult0|                            ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |experiment4|milestone2:milestone2_unit|lpm_mult:Mult0                                                                                    ; lpm_mult                     ; work         ;
;          |mult_86t:auto_generated|                ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |experiment4|milestone2:milestone2_unit|lpm_mult:Mult0|mult_86t:auto_generated                                                            ; mult_86t                     ; work         ;
;       |lpm_mult:Mult1|                            ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |experiment4|milestone2:milestone2_unit|lpm_mult:Mult1                                                                                    ; lpm_mult                     ; work         ;
;          |mult_86t:auto_generated|                ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |experiment4|milestone2:milestone2_unit|lpm_mult:Mult1|mult_86t:auto_generated                                                            ; mult_86t                     ; work         ;
;       |lpm_mult:Mult2|                            ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |experiment4|milestone2:milestone2_unit|lpm_mult:Mult2                                                                                    ; lpm_mult                     ; work         ;
;          |mult_86t:auto_generated|                ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |experiment4|milestone2:milestone2_unit|lpm_mult:Mult2|mult_86t:auto_generated                                                            ; mult_86t                     ; work         ;
;       |lpm_mult:Mult3|                            ; 14 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |experiment4|milestone2:milestone2_unit|lpm_mult:Mult3                                                                                    ; lpm_mult                     ; work         ;
;          |mult_86t:auto_generated|                ; 14 (14)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |experiment4|milestone2:milestone2_unit|lpm_mult:Mult3|mult_86t:auto_generated                                                            ; mult_86t                     ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------------------------+
; Name                                                                                                                                    ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------------------------+
; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_r7l2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; ../rtl/dual_port_RAM0.mif ;
; milestone2:milestone2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_s7l2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; ../rtl/dual_port_RAM1.mif ;
; milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_t7l2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; ../rtl/dual_port_RAM2.mif ;
; milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; ../rtl/dual_port_RAM3.mif ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 16          ;
; Signed Embedded Multipliers           ; 4           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 4           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |experiment4|milestone2:milestone2_unit|M2_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------+----------------------------+----------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+------------------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+-------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+-------------------------+---------------------------+--------------------+--------------------+---------------------+--------------------+
; Name                                 ; M2_state.S_M2_LO_WRITE_S_1 ; M2_state.S_M2_LO_WRITE_S_0 ; M2_state.S_M2_LO_WAIT_WRITE_S_2 ; M2_state.S_M2_LO_WAIT_WRITE_S_1 ; M2_state.S_M2_LO_WAIT_WRITE_S_0 ; M2_state.S_M2_LO_COMP_S_7 ; M2_state.S_M2_LO_COMP_S_6 ; M2_state.S_M2_LO_COMP_S_5 ; M2_state.S_M2_LO_COMP_S_4 ; M2_state.S_M2_LO_COMP_S_3 ; M2_state.S_M2_LO_COMP_S_2 ; M2_state.S_M2_LO_COMP_S_1 ; M2_state.S_M2_LO_COMP_S_0 ; M2_state.S_M2_OVERLAP_WRITE_S_7 ; M2_state.S_M2_OVERLAP_WRITE_S_6 ; M2_state.S_M2_OVERLAP_WRITE_S_5 ; M2_state.S_M2_OVERLAP_WRITE_S_4 ; M2_state.S_M2_OVERLAP_WRITE_S_3 ; M2_state.S_M2_OVERLAP_WRITE_S_2 ; M2_state.S_M2_OVERLAP_WRITE_S_1 ; M2_state.S_M2_OVERLAP_WRITE_S_0 ; M2_state.S_M2_OVERLAP_WRITE_S_WAIT_4 ; M2_state.S_M2_OVERLAP_WRITE_S_WAIT_3 ; M2_state.S_M2_OVERLAP_WRITE_S_WAIT_2 ; M2_state.S_M2_OVERLAP_WRITE_S_WAIT_1 ; M2_state.S_M2_OVERLAP_WRITE_S_WAIT ; M2_state.S_M2_OVERLAP_S_7 ; M2_state.S_M2_OVERLAP_S_6 ; M2_state.S_M2_OVERLAP_S_5 ; M2_state.S_M2_OVERLAP_S_4 ; M2_state.S_M2_OVERLAP_S_3 ; M2_state.S_M2_OVERLAP_S_2 ; M2_state.S_M2_OVERLAP_S_1 ; M2_state.S_M2_OVERLAP_S_0 ; M2_state.S_M2_WAIT_S_10 ; M2_state.S_M2_WAIT_S_9 ; M2_state.S_M2_WAIT_S_8 ; M2_state.S_M2_WAIT_S_7 ; M2_state.S_M2_WAIT_S_6 ; M2_state.S_M2_WAIT_S_5 ; M2_state.S_M2_WAIT_S_4 ; M2_state.S_M2_WAIT_S_3 ; M2_state.S_M2_WAIT_S_2 ; M2_state.S_M2_WAIT_S_1 ; M2_state.S_M2_WAIT_S_0 ; M2_state.S_M2_LI_FETCH_T_7 ; M2_state.S_M2_LI_FETCH_T_6 ; M2_state.S_M2_LI_FETCH_T_5 ; M2_state.S_M2_LI_FETCH_T_4 ; M2_state.S_M2_LI_FETCH_T_3 ; M2_state.S_M2_LI_FETCH_T_2 ; M2_state.S_M2_LI_FETCH_T_1 ; M2_state.S_M2_LI_FETCH_T_0 ; M2_state.S_M2_LI_WAIT_T ; M2_state.S_M2_LI_FETCH_SP ; M2_state.S_M2_LI_1 ; M2_state.S_M2_LI_0 ; M2_state.S_M3_in_M2 ; M2_state.S_M2_IDLE ;
+--------------------------------------+----------------------------+----------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+------------------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+-------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+-------------------------+---------------------------+--------------------+--------------------+---------------------+--------------------+
; M2_state.S_M2_IDLE                   ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 0                  ;
; M2_state.S_M3_in_M2                  ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 1                   ; 1                  ;
; M2_state.S_M2_LI_0                   ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 1                  ; 0                   ; 1                  ;
; M2_state.S_M2_LI_1                   ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 1                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_LI_FETCH_SP            ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 1                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_LI_WAIT_T              ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_LI_FETCH_T_0           ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_LI_FETCH_T_1           ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_LI_FETCH_T_2           ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_LI_FETCH_T_3           ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_LI_FETCH_T_4           ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_LI_FETCH_T_5           ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_LI_FETCH_T_6           ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_LI_FETCH_T_7           ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_WAIT_S_0               ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_WAIT_S_1               ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_WAIT_S_2               ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_WAIT_S_3               ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_WAIT_S_4               ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_WAIT_S_5               ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_WAIT_S_6               ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_WAIT_S_7               ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_WAIT_S_8               ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_WAIT_S_9               ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_WAIT_S_10              ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_OVERLAP_S_0            ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_OVERLAP_S_1            ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_OVERLAP_S_2            ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_OVERLAP_S_3            ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_OVERLAP_S_4            ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_OVERLAP_S_5            ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_OVERLAP_S_6            ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_OVERLAP_S_7            ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_OVERLAP_WRITE_S_WAIT   ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 1                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_OVERLAP_WRITE_S_WAIT_1 ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 1                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_OVERLAP_WRITE_S_WAIT_2 ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 1                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_OVERLAP_WRITE_S_WAIT_3 ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 1                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_OVERLAP_WRITE_S_WAIT_4 ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_OVERLAP_WRITE_S_0      ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_OVERLAP_WRITE_S_1      ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_OVERLAP_WRITE_S_2      ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_OVERLAP_WRITE_S_3      ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_OVERLAP_WRITE_S_4      ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_OVERLAP_WRITE_S_5      ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_OVERLAP_WRITE_S_6      ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_OVERLAP_WRITE_S_7      ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_LO_COMP_S_0            ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_LO_COMP_S_1            ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_LO_COMP_S_2            ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_LO_COMP_S_3            ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_LO_COMP_S_4            ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_LO_COMP_S_5            ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_LO_COMP_S_6            ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_LO_COMP_S_7            ; 0                          ; 0                          ; 0                               ; 0                               ; 0                               ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_LO_WAIT_WRITE_S_0      ; 0                          ; 0                          ; 0                               ; 0                               ; 1                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_LO_WAIT_WRITE_S_1      ; 0                          ; 0                          ; 0                               ; 1                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_LO_WAIT_WRITE_S_2      ; 0                          ; 0                          ; 1                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_LO_WRITE_S_0           ; 0                          ; 1                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
; M2_state.S_M2_LO_WRITE_S_1           ; 1                          ; 0                          ; 0                               ; 0                               ; 0                               ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                               ; 0                                    ; 0                                    ; 0                                    ; 0                                    ; 0                                  ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                       ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                       ; 0                         ; 0                  ; 0                  ; 0                   ; 1                  ;
+--------------------------------------+----------------------------+----------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+--------------------------------------+------------------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+-------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+-------------------------+---------------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |experiment4|milestone2:milestone2_unit|S_section_counter ;
+----------------------+----------------------------------------------------+
; Name                 ; S_section_counter.01                               ;
+----------------------+----------------------------------------------------+
; S_section_counter.00 ; 0                                                  ;
; S_section_counter.01 ; 1                                                  ;
+----------------------+----------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |experiment4|milestone2:milestone2_unit|T_section_counter ;
+----------------------+----------------------------------------------------+
; Name                 ; T_section_counter.01                               ;
+----------------------+----------------------------------------------------+
; T_section_counter.00 ; 0                                                  ;
; T_section_counter.01 ; 1                                                  ;
+----------------------+----------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |experiment4|milestone2:milestone2_unit|M3_state                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------+---------------------------------+----------------------------------+------------------------------------+------------------------------------+---------------------------+---------------------------+--------------------------+---------------------------+-----------------------------+-----------------------------+--------------------+--------------------+--------------------+
; Name                               ; M3_state.S_M3_SHIFT_BITS_COMMON ; M3_state.S_M3_READ_3_BITS_COMMON ; M3_state.S_M3_FIRST_2BITS_COMMON_1 ; M3_state.S_M3_FIRST_2BITS_COMMON_0 ; M3_state.S_M3_LI_COMMON_0 ; M3_state.S_M3_IDLE_COMMON ; M3_state.S_M3_SHIFT_BITS ; M3_state.S_M3_READ_3_BITS ; M3_state.S_M3_FIRST_2BITS_1 ; M3_state.S_M3_FIRST_2BITS_0 ; M3_state.S_M3_LI_1 ; M3_state.S_M3_LI_0 ; M3_state.S_M3_IDLE ;
+------------------------------------+---------------------------------+----------------------------------+------------------------------------+------------------------------------+---------------------------+---------------------------+--------------------------+---------------------------+-----------------------------+-----------------------------+--------------------+--------------------+--------------------+
; M3_state.S_M3_IDLE                 ; 0                               ; 0                                ; 0                                  ; 0                                  ; 0                         ; 0                         ; 0                        ; 0                         ; 0                           ; 0                           ; 0                  ; 0                  ; 0                  ;
; M3_state.S_M3_LI_0                 ; 0                               ; 0                                ; 0                                  ; 0                                  ; 0                         ; 0                         ; 0                        ; 0                         ; 0                           ; 0                           ; 0                  ; 1                  ; 1                  ;
; M3_state.S_M3_LI_1                 ; 0                               ; 0                                ; 0                                  ; 0                                  ; 0                         ; 0                         ; 0                        ; 0                         ; 0                           ; 0                           ; 1                  ; 0                  ; 1                  ;
; M3_state.S_M3_FIRST_2BITS_0        ; 0                               ; 0                                ; 0                                  ; 0                                  ; 0                         ; 0                         ; 0                        ; 0                         ; 0                           ; 1                           ; 0                  ; 0                  ; 1                  ;
; M3_state.S_M3_FIRST_2BITS_1        ; 0                               ; 0                                ; 0                                  ; 0                                  ; 0                         ; 0                         ; 0                        ; 0                         ; 1                           ; 0                           ; 0                  ; 0                  ; 1                  ;
; M3_state.S_M3_READ_3_BITS          ; 0                               ; 0                                ; 0                                  ; 0                                  ; 0                         ; 0                         ; 0                        ; 1                         ; 0                           ; 0                           ; 0                  ; 0                  ; 1                  ;
; M3_state.S_M3_SHIFT_BITS           ; 0                               ; 0                                ; 0                                  ; 0                                  ; 0                         ; 0                         ; 1                        ; 0                         ; 0                           ; 0                           ; 0                  ; 0                  ; 1                  ;
; M3_state.S_M3_IDLE_COMMON          ; 0                               ; 0                                ; 0                                  ; 0                                  ; 0                         ; 1                         ; 0                        ; 0                         ; 0                           ; 0                           ; 0                  ; 0                  ; 1                  ;
; M3_state.S_M3_LI_COMMON_0          ; 0                               ; 0                                ; 0                                  ; 0                                  ; 1                         ; 0                         ; 0                        ; 0                         ; 0                           ; 0                           ; 0                  ; 0                  ; 1                  ;
; M3_state.S_M3_FIRST_2BITS_COMMON_0 ; 0                               ; 0                                ; 0                                  ; 1                                  ; 0                         ; 0                         ; 0                        ; 0                         ; 0                           ; 0                           ; 0                  ; 0                  ; 1                  ;
; M3_state.S_M3_FIRST_2BITS_COMMON_1 ; 0                               ; 0                                ; 1                                  ; 0                                  ; 0                         ; 0                         ; 0                        ; 0                         ; 0                           ; 0                           ; 0                  ; 0                  ; 1                  ;
; M3_state.S_M3_READ_3_BITS_COMMON   ; 0                               ; 1                                ; 0                                  ; 0                                  ; 0                         ; 0                         ; 0                        ; 0                         ; 0                           ; 0                           ; 0                  ; 0                  ; 1                  ;
; M3_state.S_M3_SHIFT_BITS_COMMON    ; 1                               ; 0                                ; 0                                  ; 0                                  ; 0                         ; 0                         ; 0                        ; 0                         ; 0                           ; 0                           ; 0                  ; 0                  ; 1                  ;
+------------------------------------+---------------------------------+----------------------------------+------------------------------------+------------------------------------+---------------------------+---------------------------+--------------------------+---------------------------+-----------------------------+-----------------------------+--------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |experiment4|milestone1:milestone1_unit|M1_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------------+
; Name                 ; M1_state.S_LO_21 ; M1_state.S_LO_20 ; M1_state.S_LO_19 ; M1_state.S_LO_18 ; M1_state.S_LO_17 ; M1_state.S_LO_16 ; M1_state.S_LO_15 ; M1_state.S_LO_14 ; M1_state.S_LO_13 ; M1_state.S_LO_12 ; M1_state.S_LO_11 ; M1_state.S_LO_10 ; M1_state.S_LO_9 ; M1_state.S_LO_8 ; M1_state.S_LO_7 ; M1_state.S_LO_6 ; M1_state.S_LO_5 ; M1_state.S_LO_4 ; M1_state.S_LO_3 ; M1_state.S_LO_2 ; M1_state.S_LO_1 ; M1_state.S_LO_0 ; M1_state.S_COMMON_11 ; M1_state.S_COMMON_10 ; M1_state.S_COMMON_9 ; M1_state.S_COMMON_8 ; M1_state.S_COMMON_7 ; M1_state.S_COMMON_6 ; M1_state.S_COMMON_5 ; M1_state.S_COMMON_4 ; M1_state.S_COMMON_3 ; M1_state.S_COMMON_2 ; M1_state.S_COMMON_1 ; M1_state.S_COMMON_0 ; M1_state.S_LI_11 ; M1_state.S_LI_10 ; M1_state.S_LI_9 ; M1_state.S_LI_8 ; M1_state.S_LI_7 ; M1_state.S_LI_6 ; M1_state.S_LI_5 ; M1_state.S_LI_4 ; M1_state.S_LI_3 ; M1_state.S_LI_2 ; M1_state.S_LI_1 ; M1_state.S_LI_0 ; M1_state.S_M1_IDLE ;
+----------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------------+
; M1_state.S_M1_IDLE   ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                  ;
; M1_state.S_LI_0      ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1                  ;
; M1_state.S_LI_1      ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1                  ;
; M1_state.S_LI_2      ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1                  ;
; M1_state.S_LI_3      ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LI_4      ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LI_5      ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LI_6      ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LI_7      ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LI_8      ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LI_9      ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LI_10     ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 1                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LI_11     ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_COMMON_0  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_COMMON_1  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_COMMON_2  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_COMMON_3  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_COMMON_4  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_COMMON_5  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_COMMON_6  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_COMMON_7  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_COMMON_8  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_COMMON_9  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_COMMON_10 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 1                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_COMMON_11 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LO_0      ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LO_1      ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LO_2      ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LO_3      ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LO_4      ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LO_5      ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LO_6      ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LO_7      ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LO_8      ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LO_9      ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LO_10     ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LO_11     ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LO_12     ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LO_13     ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LO_14     ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LO_15     ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LO_16     ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LO_17     ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LO_18     ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LO_19     ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LO_20     ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; M1_state.S_LO_21     ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1                  ;
+----------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |experiment4|UART_SRAM_interface:UART_unit|UART_SRAM_state                                                                                                                                                                                                                                                                         ;
+------------------------------------------------+----------------------------------------+------------------------------------------------+---------------------------------------+-----------------------------------------------+------------------------------------------+------------------------------------------+---------------------------+
; Name                                           ; UART_SRAM_state.S_US_WRITE_SECOND_BYTE ; UART_SRAM_state.S_US_START_SECOND_BYTE_RECEIVE ; UART_SRAM_state.S_US_WRITE_FIRST_BYTE ; UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE ; UART_SRAM_state.S_US_STRIP_FILE_HEADER_2 ; UART_SRAM_state.S_US_STRIP_FILE_HEADER_1 ; UART_SRAM_state.S_US_IDLE ;
+------------------------------------------------+----------------------------------------+------------------------------------------------+---------------------------------------+-----------------------------------------------+------------------------------------------+------------------------------------------+---------------------------+
; UART_SRAM_state.S_US_IDLE                      ; 0                                      ; 0                                              ; 0                                     ; 0                                             ; 0                                        ; 0                                        ; 0                         ;
; UART_SRAM_state.S_US_STRIP_FILE_HEADER_1       ; 0                                      ; 0                                              ; 0                                     ; 0                                             ; 0                                        ; 1                                        ; 1                         ;
; UART_SRAM_state.S_US_STRIP_FILE_HEADER_2       ; 0                                      ; 0                                              ; 0                                     ; 0                                             ; 1                                        ; 0                                        ; 1                         ;
; UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE  ; 0                                      ; 0                                              ; 0                                     ; 1                                             ; 0                                        ; 0                                        ; 1                         ;
; UART_SRAM_state.S_US_WRITE_FIRST_BYTE          ; 0                                      ; 0                                              ; 1                                     ; 0                                             ; 0                                        ; 0                                        ; 1                         ;
; UART_SRAM_state.S_US_START_SECOND_BYTE_RECEIVE ; 0                                      ; 1                                              ; 0                                     ; 0                                             ; 0                                        ; 0                                        ; 1                         ;
; UART_SRAM_state.S_US_WRITE_SECOND_BYTE         ; 1                                      ; 0                                              ; 0                                     ; 0                                             ; 0                                        ; 0                                        ; 1                         ;
+------------------------------------------------+----------------------------------------+------------------------------------------------+---------------------------------------+-----------------------------------------------+------------------------------------------+------------------------------------------+---------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |experiment4|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|RXC_state                                   ;
+-------------------------------+--------------------------+-------------------------------+----------------------+----------------------+
; Name                          ; RXC_state.S_RXC_STOP_BIT ; RXC_state.S_RXC_ASSEMBLE_DATA ; RXC_state.S_RXC_SYNC ; RXC_state.S_RXC_IDLE ;
+-------------------------------+--------------------------+-------------------------------+----------------------+----------------------+
; RXC_state.S_RXC_IDLE          ; 0                        ; 0                             ; 0                    ; 0                    ;
; RXC_state.S_RXC_SYNC          ; 0                        ; 0                             ; 1                    ; 1                    ;
; RXC_state.S_RXC_ASSEMBLE_DATA ; 0                        ; 1                             ; 0                    ; 1                    ;
; RXC_state.S_RXC_STOP_BIT      ; 1                        ; 0                             ; 0                    ; 1                    ;
+-------------------------------+--------------------------+-------------------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |experiment4|VGA_SRAM_interface:VGA_unit|VGA_SRAM_state                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+----------------------------------------+
; Name                                      ; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_3 ; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2 ; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1 ; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0 ; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_5 ; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_4 ; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_3 ; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_2 ; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_1 ; VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW ;
+-------------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+----------------------------------------+
; VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW    ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 0                                      ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_1 ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 1                                         ; 1                                      ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_2 ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                         ; 0                                         ; 0                                         ; 1                                         ; 0                                         ; 1                                      ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_3 ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                         ; 0                                         ; 1                                         ; 0                                         ; 0                                         ; 1                                      ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_4 ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                         ; 1                                         ; 0                                         ; 0                                         ; 0                                         ; 1                                      ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_5 ; 0                                      ; 0                                      ; 0                                      ; 0                                      ; 1                                         ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 1                                      ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0    ; 0                                      ; 0                                      ; 0                                      ; 1                                      ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 1                                      ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1    ; 0                                      ; 0                                      ; 1                                      ; 0                                      ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 1                                      ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2    ; 0                                      ; 1                                      ; 0                                      ; 0                                      ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 1                                      ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_3    ; 1                                      ; 0                                      ; 0                                      ; 0                                      ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 0                                         ; 1                                      ;
+-------------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+-------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                      ;
+---------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                             ; Reason for Removal                          ;
+---------------------------------------------------------------------------+---------------------------------------------+
; milestone1:milestone1_unit|Uprime_even[8..31]                             ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|Vprime_even[8..31]                             ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|Mul_op_1[9,10,14,17..31]                       ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|Mul_op_3[1,9,12,15,17..31]                     ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|Mul_op_5[9,10,17..31]                          ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|Mul_op_7[9,12,14,15,18..31]                    ; Stuck at GND due to stuck port data_in      ;
; milestone2:milestone2_unit|write_data_a_3[16..31]                         ; Lost fanout                                 ;
; milestone1:milestone1_unit|M1_finish                                      ; Stuck at VCC due to stuck port data_in      ;
; M1_enable                                                                 ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|LO_counter[1]                                  ; Stuck at GND due to stuck port data_in      ;
; milestone2:milestone2_unit|T_counter[0,1]                                 ; Stuck at GND due to stuck port data_in      ;
; milestone2:milestone2_unit|S_counter[0,1]                                 ; Stuck at GND due to stuck port data_in      ;
; milestone2:milestone2_unit|write_data_b_1[16..31]                         ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_LI_0                                ; Lost fanout                                 ;
; milestone1:milestone1_unit|M1_state.S_LI_1                                ; Lost fanout                                 ;
; milestone1:milestone1_unit|M1_state.S_LI_2                                ; Lost fanout                                 ;
; milestone1:milestone1_unit|M1_state.S_LI_3                                ; Lost fanout                                 ;
; milestone1:milestone1_unit|M1_state.S_LI_4                                ; Lost fanout                                 ;
; milestone1:milestone1_unit|M1_state.S_LI_5                                ; Lost fanout                                 ;
; milestone1:milestone1_unit|M1_state.S_LI_6                                ; Lost fanout                                 ;
; milestone1:milestone1_unit|M1_state.S_LI_7                                ; Lost fanout                                 ;
; milestone1:milestone1_unit|M1_state.S_LI_8                                ; Lost fanout                                 ;
; milestone1:milestone1_unit|M1_state.S_LI_9                                ; Lost fanout                                 ;
; milestone1:milestone1_unit|M1_state.S_LI_10                               ; Lost fanout                                 ;
; milestone2:milestone2_unit|M2_state~31                                    ; Lost fanout                                 ;
; milestone2:milestone2_unit|M2_state~32                                    ; Lost fanout                                 ;
; milestone2:milestone2_unit|M2_state~33                                    ; Lost fanout                                 ;
; milestone2:milestone2_unit|M2_state~34                                    ; Lost fanout                                 ;
; milestone2:milestone2_unit|M2_state~35                                    ; Lost fanout                                 ;
; milestone2:milestone2_unit|M2_state~36                                    ; Lost fanout                                 ;
; milestone2:milestone2_unit|M2_state~37                                    ; Lost fanout                                 ;
; milestone2:milestone2_unit|S_section_counter~7                            ; Lost fanout                                 ;
; milestone2:milestone2_unit|T_section_counter~7                            ; Lost fanout                                 ;
; milestone2:milestone2_unit|M3_state~17                                    ; Lost fanout                                 ;
; milestone2:milestone2_unit|M3_state~18                                    ; Lost fanout                                 ;
; milestone2:milestone2_unit|M3_state~19                                    ; Lost fanout                                 ;
; milestone2:milestone2_unit|M3_state~20                                    ; Lost fanout                                 ;
; milestone2:milestone2_unit|M3_state~21                                    ; Lost fanout                                 ;
; milestone1:milestone1_unit|M1_state~51                                    ; Lost fanout                                 ;
; milestone1:milestone1_unit|M1_state~52                                    ; Lost fanout                                 ;
; milestone1:milestone1_unit|M1_state~53                                    ; Lost fanout                                 ;
; milestone1:milestone1_unit|M1_state~54                                    ; Lost fanout                                 ;
; milestone1:milestone1_unit|M1_state~55                                    ; Lost fanout                                 ;
; milestone1:milestone1_unit|M1_state~56                                    ; Lost fanout                                 ;
; milestone1:milestone1_unit|M1_state~57                                    ; Lost fanout                                 ;
; UART_SRAM_interface:UART_unit|UART_SRAM_state~11                          ; Lost fanout                                 ;
; UART_SRAM_interface:UART_unit|UART_SRAM_state~12                          ; Lost fanout                                 ;
; UART_SRAM_interface:UART_unit|UART_SRAM_state~13                          ; Lost fanout                                 ;
; UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|RXC_state~8 ; Lost fanout                                 ;
; UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|RXC_state~9 ; Lost fanout                                 ;
; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~14                             ; Lost fanout                                 ;
; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~15                             ; Lost fanout                                 ;
; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~16                             ; Lost fanout                                 ;
; VGA_SRAM_interface:VGA_unit|VGA_SRAM_state~17                             ; Lost fanout                                 ;
; milestone1:milestone1_unit|M1_state.S_LI_11                               ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|LO_counter[0]                                  ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_LO_0                                ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_LO_1                                ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_LO_2                                ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_LO_3                                ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|Y_reg[4][0]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[4][1]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[4][2]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[4][3]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[4][4]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[4][5]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[4][6]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[4][7]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[5][0]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[5][1]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[5][2]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[5][3]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[5][4]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[5][5]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[5][6]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[5][7]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|M1_state.S_LO_4                                ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_LO_5                                ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_LO_6                                ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_LO_7                                ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_LO_8                                ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|US_Y_buf_6[0..31]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|US_Y_buf_5[0..31]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|M1_state.S_LO_9                                ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_LO_10                               ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_LO_11                               ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_LO_12                               ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_LO_13                               ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_LO_14                               ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_LO_15                               ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_LO_16                               ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_LO_17                               ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_LO_18                               ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_LO_19                               ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_LO_20                               ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_LO_21                               ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_M1_IDLE                             ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|SRAM_address[0..7,9..17]                       ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Mul_op_7[1,3,4,7]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Mul_op_8[0..31]                                ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Mul_op_1[4]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Mul_op_2[0..31]                                ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Mul_op_5[0]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Mul_op_6[0..31]                                ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Mul_op_3[4]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Mul_op_4[0..31]                                ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|SRAM_address[8]                                ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|Mul_op_7[0]                                    ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|Mul_op_1[0]                                    ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_COMMON_11                           ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_COMMON_0                            ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_COMMON_1                            ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|B_1[16,24..31]                                 ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_1[16,24..31]                                 ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_1[17]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_1[17]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_1[18]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_1[18]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_1[19]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_1[19]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_1[20]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_1[20]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_1[21]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_1[21]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_1[22]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_1[22]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_1[23]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_1[23]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|G_1[16..31]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[0][0]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[0][1]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[0][2]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[0][3]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[0][4]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[0][5]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[0][6]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[0][7]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[1][0]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[1][1]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[1][2]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[1][3]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[1][4]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[1][5]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[1][6]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[1][7]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|M1_state.S_COMMON_2                            ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_COMMON_3                            ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_COMMON_4                            ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_COMMON_5                            ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|LO_counter[2..17]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|G_2[16..31]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_2[16,24..31]                                 ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_2[16,24..31]                                 ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_2[17]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_2[17]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_2[18]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_2[18]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_2[19]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_2[19]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_2[20]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_2[20]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_2[21]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_2[21]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_2[22]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_2[22]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_2[23]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_2[23]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|US_Y_buf_2[0..31]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Mul_op_7[5,6,8,11,13,16]                       ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Mul_op_1[3,6,8,13]                             ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Mul_op_5[6,8,11,13,16]                         ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|US_Y_buf_1[0..31]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Mul_op_3[6..8,11,16]                           ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|US_Y_buf_4[0..31]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|US_Y_buf_3[0..31]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[3][0]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[3][1]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[3][2]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[3][3]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[3][4]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[3][5]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[3][6]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[3][7]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[2][0]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[2][1]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[2][2]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[2][3]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[2][4]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[2][5]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[2][6]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_reg[2][7]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|M1_state.S_COMMON_6                            ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|UV_counter[0..3,5..17]                         ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_3[16,24..31]                                 ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_3[16,24..31]                                 ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_3[17]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_3[17]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_3[18]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_3[18]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_3[19]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_3[19]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_3[20]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_3[20]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_3[21]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_3[21]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_3[22]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_3[22]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_3[23]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_3[23]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|G_3[16..31]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|UV_counter[4]                                  ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|M1_state.S_COMMON_7                            ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_COMMON_8                            ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|M1_state.S_COMMON_9                            ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|RGB_counter[0..3,5..17]                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|SRAM_write_data[0..15]                         ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Mul_op_5[3,7]                                  ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Uprime_even[0]                                 ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[5][0]                              ; Stuck at GND due to stuck port clock        ;
; milestone1:milestone1_unit|V_shift_reg[3][0]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[3][0]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Uprime_even[1]                                 ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[5][1]                              ; Stuck at GND due to stuck port clock        ;
; milestone1:milestone1_unit|V_shift_reg[3][1]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[3][1]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Uprime_even[2]                                 ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[5][2]                              ; Stuck at GND due to stuck port clock        ;
; milestone1:milestone1_unit|V_shift_reg[3][2]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[3][2]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Uprime_even[3]                                 ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[5][3]                              ; Stuck at GND due to stuck port clock        ;
; milestone1:milestone1_unit|V_shift_reg[3][3]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[3][3]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Uprime_even[4]                                 ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[5][4]                              ; Stuck at GND due to stuck port clock        ;
; milestone1:milestone1_unit|V_shift_reg[3][4]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[3][4]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Uprime_even[5]                                 ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[5][5]                              ; Stuck at GND due to stuck port clock        ;
; milestone1:milestone1_unit|V_shift_reg[3][5]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[3][5]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Uprime_even[6]                                 ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[5][6]                              ; Stuck at GND due to stuck port clock        ;
; milestone1:milestone1_unit|V_shift_reg[3][6]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[3][6]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[5][7]                              ; Stuck at GND due to stuck port clock        ;
; milestone1:milestone1_unit|V_shift_reg[3][7]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[3][7]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Uprime_even[7]                                 ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Vprime_even[0]                                 ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[4][0]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[0][0]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[0][0]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Vprime_even[1]                                 ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[4][1]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[0][1]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[0][1]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Vprime_even[2]                                 ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[4][2]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[0][2]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[0][2]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Vprime_even[3]                                 ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[4][3]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[0][3]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[0][3]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Vprime_even[4]                                 ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[4][4]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[0][4]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[0][4]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Vprime_even[5]                                 ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[4][5]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[0][5]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[0][5]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Vprime_even[6]                                 ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[4][6]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[0][6]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[0][6]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[4][7]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[0][7]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[0][7]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Vprime_even[7]                                 ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[4][0]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[2][0]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[2][0]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[4][1]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[2][1]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[2][1]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[4][2]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[2][2]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[2][2]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[4][3]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[2][3]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[2][3]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[4][4]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[2][4]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[2][4]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[4][5]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[2][5]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[2][5]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[4][6]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[2][6]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[2][6]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[4][7]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_shift_reg[2][7]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[2][7]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[5][0]                              ; Stuck at GND due to stuck port clock        ;
; milestone1:milestone1_unit|V_shift_reg[1][0]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[1][0]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[5][1]                              ; Stuck at GND due to stuck port clock        ;
; milestone1:milestone1_unit|V_shift_reg[1][1]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[1][1]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[5][2]                              ; Stuck at GND due to stuck port clock        ;
; milestone1:milestone1_unit|V_shift_reg[1][2]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[1][2]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[5][3]                              ; Stuck at GND due to stuck port clock        ;
; milestone1:milestone1_unit|V_shift_reg[1][3]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[1][3]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[5][4]                              ; Stuck at GND due to stuck port clock        ;
; milestone1:milestone1_unit|V_shift_reg[1][4]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[1][4]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[5][5]                              ; Stuck at GND due to stuck port clock        ;
; milestone1:milestone1_unit|V_shift_reg[1][5]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[1][5]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[5][6]                              ; Stuck at GND due to stuck port clock        ;
; milestone1:milestone1_unit|V_shift_reg[1][6]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[1][6]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[5][7]                              ; Stuck at GND due to stuck port clock        ;
; milestone1:milestone1_unit|V_shift_reg[1][7]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_shift_reg[1][7]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|U_buf[0..7]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|SRAM_we_n                                      ; Stuck at VCC due to stuck port data_in      ;
; milestone1:milestone1_unit|RGB_counter[4]                                 ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|M1_state.S_COMMON_10                           ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|Y_counter[0..3,5..17]                          ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|G_0[16..31]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_0[16,24..31]                                 ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_0[16,24..31]                                 ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_0[17]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_0[17]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_0[18]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_0[18]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_0[19]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_0[19]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_0[20]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_0[20]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_0[21]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_0[21]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_0[22]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_0[22]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|B_0[23]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|R_0[23]                                        ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Mul_op_7[2,10,17]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Mul_op_1[1,2,7,11,12,15,16]                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Mul_op_5[2,4,12,14,15]                         ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Mul_op_3[2,3,10,13,14]                         ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Uprime_odd[0..31]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Vprime_odd[0..31]                              ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|V_buf[0..7]                                    ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Y_counter[4]                                   ; Stuck at GND due to stuck port clock_enable ;
; milestone1:milestone1_unit|Mul_op_1[5]                                    ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|Mul_op_5[1,5]                                  ; Stuck at GND due to stuck port data_in      ;
; milestone1:milestone1_unit|Mul_op_3[0,5]                                  ; Stuck at GND due to stuck port data_in      ;
; milestone2:milestone2_unit|write_data_a_3[0]                              ; Stuck at GND due to stuck port data_in      ;
; Total Number of Removed Registers = 1151                                  ;                                             ;
+---------------------------------------------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                      ;
+------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                  ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; milestone1:milestone1_unit|M1_finish           ; Stuck at VCC              ; milestone1:milestone1_unit|LO_counter[1], milestone1:milestone1_unit|LO_counter[0], ;
;                                                ; due to stuck port data_in ; milestone1:milestone1_unit|M1_state.S_LO_0,                                         ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_6[22],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_6[21],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_6[20],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_6[19],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_6[18],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_6[17],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_6[16],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_6[15],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_6[14],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_6[13],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_6[12],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_6[11],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_6[10],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_6[9], milestone1:milestone1_unit|US_Y_buf_6[8], ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_6[7], milestone1:milestone1_unit|US_Y_buf_6[6], ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_6[5], milestone1:milestone1_unit|US_Y_buf_6[4], ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_6[3], milestone1:milestone1_unit|US_Y_buf_6[2], ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_6[1], milestone1:milestone1_unit|US_Y_buf_6[0], ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_5[22],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_5[21],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_5[20],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_5[19],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_5[18],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_5[17],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_5[16],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_5[15],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_5[14],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_5[13],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_5[12],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_5[11],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_5[10],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_5[9], milestone1:milestone1_unit|US_Y_buf_5[8], ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_5[7], milestone1:milestone1_unit|US_Y_buf_5[6], ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_5[5], milestone1:milestone1_unit|US_Y_buf_5[4], ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_5[3], milestone1:milestone1_unit|US_Y_buf_5[2], ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_5[1], milestone1:milestone1_unit|US_Y_buf_5[0], ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_address[0],                                         ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_address[1],                                         ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_address[2],                                         ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_address[3],                                         ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_address[4],                                         ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_address[5],                                         ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_address[6],                                         ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_address[7],                                         ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_address[9],                                         ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_address[10],                                        ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_address[11],                                        ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_address[12],                                        ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_address[13],                                        ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_address[14],                                        ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_address[15],                                        ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_address[16],                                        ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_address[17],                                        ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_7[1], milestone1:milestone1_unit|Mul_op_7[3],     ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_7[7], milestone1:milestone1_unit|Mul_op_8[0],     ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_8[1], milestone1:milestone1_unit|Mul_op_8[2],     ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_8[3], milestone1:milestone1_unit|Mul_op_8[4],     ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_8[5], milestone1:milestone1_unit|Mul_op_8[6],     ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_8[7], milestone1:milestone1_unit|Mul_op_8[8],     ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_8[9], milestone1:milestone1_unit|Mul_op_8[10],    ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_8[11], milestone1:milestone1_unit|Mul_op_8[12],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_8[13], milestone1:milestone1_unit|Mul_op_8[14],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_8[15], milestone1:milestone1_unit|Mul_op_8[16],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_8[17], milestone1:milestone1_unit|Mul_op_8[18],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_8[19], milestone1:milestone1_unit|Mul_op_8[20],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_8[21], milestone1:milestone1_unit|Mul_op_8[22],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_8[23], milestone1:milestone1_unit|Mul_op_2[0],    ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_2[1], milestone1:milestone1_unit|Mul_op_2[2],     ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_2[3], milestone1:milestone1_unit|Mul_op_2[4],     ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_2[5], milestone1:milestone1_unit|Mul_op_2[6],     ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_2[7], milestone1:milestone1_unit|Mul_op_2[8],     ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_2[9], milestone1:milestone1_unit|Mul_op_2[10],    ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_2[11], milestone1:milestone1_unit|Mul_op_2[12],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_2[13], milestone1:milestone1_unit|Mul_op_2[14],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_2[15], milestone1:milestone1_unit|Mul_op_2[16],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_2[17], milestone1:milestone1_unit|Mul_op_2[18],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_2[19], milestone1:milestone1_unit|Mul_op_2[20],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_2[21], milestone1:milestone1_unit|Mul_op_2[22],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_2[23], milestone1:milestone1_unit|Mul_op_5[0],    ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_6[0], milestone1:milestone1_unit|Mul_op_6[1],     ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_6[2], milestone1:milestone1_unit|Mul_op_6[3],     ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_6[4], milestone1:milestone1_unit|Mul_op_6[5],     ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_6[6], milestone1:milestone1_unit|Mul_op_6[7],     ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_6[8], milestone1:milestone1_unit|Mul_op_6[9],     ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_6[10], milestone1:milestone1_unit|Mul_op_6[11],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_6[12], milestone1:milestone1_unit|Mul_op_6[13],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_6[14], milestone1:milestone1_unit|Mul_op_6[15],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_6[16], milestone1:milestone1_unit|Mul_op_6[17],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_6[18], milestone1:milestone1_unit|Mul_op_6[19],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_6[20], milestone1:milestone1_unit|Mul_op_6[21],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_6[22], milestone1:milestone1_unit|Mul_op_6[23],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_4[0], milestone1:milestone1_unit|Mul_op_4[1],     ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_4[2], milestone1:milestone1_unit|Mul_op_4[3],     ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_4[4], milestone1:milestone1_unit|Mul_op_4[5],     ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_4[6], milestone1:milestone1_unit|Mul_op_4[7],     ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_4[8], milestone1:milestone1_unit|Mul_op_4[9],     ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_4[10], milestone1:milestone1_unit|Mul_op_4[11],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_4[12], milestone1:milestone1_unit|Mul_op_4[13],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_4[14], milestone1:milestone1_unit|Mul_op_4[15],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_4[16], milestone1:milestone1_unit|Mul_op_4[17],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_4[18], milestone1:milestone1_unit|Mul_op_4[19],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_4[20], milestone1:milestone1_unit|Mul_op_4[21],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_4[22], milestone1:milestone1_unit|Mul_op_4[23],   ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_address[8],                                         ;
;                                                ;                           ; milestone1:milestone1_unit|M1_state.S_COMMON_0, milestone1:milestone1_unit|B_1[16], ;
;                                                ;                           ; milestone1:milestone1_unit|B_1[24], milestone1:milestone1_unit|R_1[16],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_1[24], milestone1:milestone1_unit|B_1[17],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_1[17], milestone1:milestone1_unit|B_1[18],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_1[18], milestone1:milestone1_unit|B_1[19],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_1[19], milestone1:milestone1_unit|B_1[20],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_1[20], milestone1:milestone1_unit|B_1[21],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_1[21], milestone1:milestone1_unit|B_1[22],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_1[22], milestone1:milestone1_unit|B_1[23],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_1[23], milestone1:milestone1_unit|G_1[16],             ;
;                                                ;                           ; milestone1:milestone1_unit|G_1[24], milestone1:milestone1_unit|G_1[17],             ;
;                                                ;                           ; milestone1:milestone1_unit|G_1[18], milestone1:milestone1_unit|G_1[19],             ;
;                                                ;                           ; milestone1:milestone1_unit|G_1[20], milestone1:milestone1_unit|G_1[21],             ;
;                                                ;                           ; milestone1:milestone1_unit|G_1[22], milestone1:milestone1_unit|G_1[23],             ;
;                                                ;                           ; milestone1:milestone1_unit|Y_reg[0][0], milestone1:milestone1_unit|Y_reg[0][1],     ;
;                                                ;                           ; milestone1:milestone1_unit|Y_reg[0][2], milestone1:milestone1_unit|Y_reg[0][3],     ;
;                                                ;                           ; milestone1:milestone1_unit|Y_reg[0][4], milestone1:milestone1_unit|Y_reg[0][5],     ;
;                                                ;                           ; milestone1:milestone1_unit|Y_reg[0][6], milestone1:milestone1_unit|Y_reg[0][7],     ;
;                                                ;                           ; milestone1:milestone1_unit|Y_reg[1][0], milestone1:milestone1_unit|Y_reg[1][1],     ;
;                                                ;                           ; milestone1:milestone1_unit|Y_reg[1][2], milestone1:milestone1_unit|Y_reg[1][3],     ;
;                                                ;                           ; milestone1:milestone1_unit|Y_reg[1][4], milestone1:milestone1_unit|Y_reg[1][5],     ;
;                                                ;                           ; milestone1:milestone1_unit|Y_reg[1][6], milestone1:milestone1_unit|Y_reg[1][7],     ;
;                                                ;                           ; milestone1:milestone1_unit|LO_counter[17],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|LO_counter[16],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|LO_counter[15],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|LO_counter[14],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|LO_counter[13],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|LO_counter[12],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|LO_counter[11],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|LO_counter[10],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|LO_counter[9], milestone1:milestone1_unit|LO_counter[8], ;
;                                                ;                           ; milestone1:milestone1_unit|LO_counter[7], milestone1:milestone1_unit|LO_counter[6], ;
;                                                ;                           ; milestone1:milestone1_unit|LO_counter[5], milestone1:milestone1_unit|LO_counter[4], ;
;                                                ;                           ; milestone1:milestone1_unit|LO_counter[3], milestone1:milestone1_unit|LO_counter[2], ;
;                                                ;                           ; milestone1:milestone1_unit|G_2[16], milestone1:milestone1_unit|G_2[24],             ;
;                                                ;                           ; milestone1:milestone1_unit|G_2[17], milestone1:milestone1_unit|G_2[18],             ;
;                                                ;                           ; milestone1:milestone1_unit|G_2[19], milestone1:milestone1_unit|G_2[20],             ;
;                                                ;                           ; milestone1:milestone1_unit|G_2[21], milestone1:milestone1_unit|G_2[22],             ;
;                                                ;                           ; milestone1:milestone1_unit|G_2[23], milestone1:milestone1_unit|B_2[16],             ;
;                                                ;                           ; milestone1:milestone1_unit|B_2[24], milestone1:milestone1_unit|R_2[16],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_2[24], milestone1:milestone1_unit|B_2[17],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_2[17], milestone1:milestone1_unit|B_2[18],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_2[18], milestone1:milestone1_unit|B_2[19],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_2[19], milestone1:milestone1_unit|B_2[20],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_2[20], milestone1:milestone1_unit|B_2[21],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_2[21], milestone1:milestone1_unit|B_2[22],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_2[22], milestone1:milestone1_unit|B_2[23],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_2[23], milestone1:milestone1_unit|US_Y_buf_2[22],      ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_2[21],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_2[20],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_2[19],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_2[18],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_2[17],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_2[16],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_2[15],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_2[14],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_2[13],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_2[12],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_2[11],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_2[10],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_2[9], milestone1:milestone1_unit|US_Y_buf_2[8], ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_2[7], milestone1:milestone1_unit|US_Y_buf_2[6], ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_2[5], milestone1:milestone1_unit|US_Y_buf_2[4], ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_2[3], milestone1:milestone1_unit|US_Y_buf_2[2], ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_2[1], milestone1:milestone1_unit|US_Y_buf_2[0], ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_1[3], milestone1:milestone1_unit|Mul_op_1[6],     ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_1[8], milestone1:milestone1_unit|Mul_op_1[13],    ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_1[22],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_1[21],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_1[20],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_1[19],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_1[18],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_1[17],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_1[16],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_1[15],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_1[14],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_1[13],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_1[12],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_1[11],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_1[10],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_1[9], milestone1:milestone1_unit|US_Y_buf_1[8], ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_1[7], milestone1:milestone1_unit|US_Y_buf_1[6], ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_1[5], milestone1:milestone1_unit|US_Y_buf_1[4], ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_1[3], milestone1:milestone1_unit|US_Y_buf_1[2], ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_1[1], milestone1:milestone1_unit|US_Y_buf_1[0], ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_3[6], milestone1:milestone1_unit|Mul_op_3[7],     ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_3[8], milestone1:milestone1_unit|Mul_op_3[11],    ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_3[16], milestone1:milestone1_unit|UV_counter[5],  ;
;                                                ;                           ; milestone1:milestone1_unit|UV_counter[6], milestone1:milestone1_unit|UV_counter[7], ;
;                                                ;                           ; milestone1:milestone1_unit|UV_counter[3], milestone1:milestone1_unit|UV_counter[2], ;
;                                                ;                           ; milestone1:milestone1_unit|UV_counter[1], milestone1:milestone1_unit|UV_counter[0], ;
;                                                ;                           ; milestone1:milestone1_unit|B_3[16], milestone1:milestone1_unit|B_3[24],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_3[16], milestone1:milestone1_unit|R_3[24],             ;
;                                                ;                           ; milestone1:milestone1_unit|B_3[17], milestone1:milestone1_unit|R_3[17],             ;
;                                                ;                           ; milestone1:milestone1_unit|B_3[18], milestone1:milestone1_unit|R_3[18],             ;
;                                                ;                           ; milestone1:milestone1_unit|B_3[19], milestone1:milestone1_unit|R_3[19],             ;
;                                                ;                           ; milestone1:milestone1_unit|B_3[20], milestone1:milestone1_unit|R_3[20],             ;
;                                                ;                           ; milestone1:milestone1_unit|B_3[21], milestone1:milestone1_unit|R_3[21],             ;
;                                                ;                           ; milestone1:milestone1_unit|B_3[22], milestone1:milestone1_unit|R_3[22],             ;
;                                                ;                           ; milestone1:milestone1_unit|B_3[23], milestone1:milestone1_unit|R_3[23],             ;
;                                                ;                           ; milestone1:milestone1_unit|G_3[16], milestone1:milestone1_unit|G_3[24],             ;
;                                                ;                           ; milestone1:milestone1_unit|G_3[17], milestone1:milestone1_unit|G_3[18],             ;
;                                                ;                           ; milestone1:milestone1_unit|G_3[19], milestone1:milestone1_unit|G_3[20],             ;
;                                                ;                           ; milestone1:milestone1_unit|G_3[21], milestone1:milestone1_unit|G_3[22],             ;
;                                                ;                           ; milestone1:milestone1_unit|G_3[23], milestone1:milestone1_unit|UV_counter[4],       ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_write_data[0],                                      ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_write_data[1],                                      ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_write_data[2],                                      ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_write_data[3],                                      ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_write_data[4],                                      ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_write_data[5],                                      ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_write_data[6],                                      ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_write_data[7],                                      ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_write_data[8],                                      ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_write_data[9],                                      ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_write_data[10],                                     ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_write_data[11],                                     ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_write_data[12],                                     ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_write_data[13],                                     ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_write_data[14],                                     ;
;                                                ;                           ; milestone1:milestone1_unit|SRAM_write_data[15],                                     ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_5[3], milestone1:milestone1_unit|Mul_op_5[7],     ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_even[0],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[3][0],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[3][0],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_even[1],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[3][1],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[3][1],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_even[2],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[3][2],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[3][2],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_even[3],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[3][3],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[3][3],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_even[4],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[3][4],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[3][4],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_even[5],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[3][5],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[3][5],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_even[6],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[3][6],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[3][6],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[3][7],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[3][7],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_even[7],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_even[0],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[4][0],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[0][0],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[0][0],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_even[1],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[4][1],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[0][1],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[0][1],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_even[2],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[4][2],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[0][2],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[0][2],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_even[3],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[4][3],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[0][3],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[0][3],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_even[4],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[4][4],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[0][4],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[0][4],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_even[5],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[4][5],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[0][5],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[0][5],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_even[6],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[4][6],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[0][6],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[0][6],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[4][7],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[0][7],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[0][7],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_even[7],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[4][0],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[2][0],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[2][0],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[4][1],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[2][1],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[2][1],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[4][2],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[2][2],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[2][2],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[4][3],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[2][3],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[2][3],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[4][4],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[2][4],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[2][4],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[4][5],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[2][5],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[2][5],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[4][6],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[2][6],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[2][6],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[4][7],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[2][7],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[2][7],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[5][0],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[1][0],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[1][0],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[5][1],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[1][1],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[1][1],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[5][2],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[1][2],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[1][2],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[5][3],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[1][3],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[1][3],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[5][4],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[1][4],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[1][4],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[5][5],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[1][5],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[1][5],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[5][6],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[1][6],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[1][6],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[5][7],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[1][7],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|U_shift_reg[1][7], milestone1:milestone1_unit|U_buf[0],  ;
;                                                ;                           ; milestone1:milestone1_unit|U_buf[1], milestone1:milestone1_unit|U_buf[2],           ;
;                                                ;                           ; milestone1:milestone1_unit|U_buf[3], milestone1:milestone1_unit|U_buf[4],           ;
;                                                ;                           ; milestone1:milestone1_unit|U_buf[5], milestone1:milestone1_unit|U_buf[6],           ;
;                                                ;                           ; milestone1:milestone1_unit|U_buf[7], milestone1:milestone1_unit|SRAM_we_n,          ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_7[2], milestone1:milestone1_unit|Mul_op_7[10],    ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_7[17], milestone1:milestone1_unit|Mul_op_5[2],    ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_5[4], milestone1:milestone1_unit|Mul_op_5[12],    ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_5[14], milestone1:milestone1_unit|Mul_op_5[15],   ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_odd[0], milestone1:milestone1_unit|Uprime_odd[1], ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_odd[2], milestone1:milestone1_unit|Uprime_odd[3], ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_odd[4], milestone1:milestone1_unit|Uprime_odd[5], ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_odd[6], milestone1:milestone1_unit|Uprime_odd[7], ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_odd[8], milestone1:milestone1_unit|Uprime_odd[9], ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_odd[10],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_odd[11],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_odd[12],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_odd[13],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_odd[14],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_odd[15],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_odd[16],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_odd[17], milestone1:milestone1_unit|Mul_op_5[1],  ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_5[5], milestone1:milestone1_unit|Mul_op_3[5]      ;
; M1_enable                                      ; Stuck at GND              ; milestone1:milestone1_unit|Mul_op_7[4], milestone1:milestone1_unit|Mul_op_1[4],     ;
;                                                ; due to stuck port data_in ; milestone1:milestone1_unit|Mul_op_3[4], milestone1:milestone1_unit|Mul_op_7[0],     ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_1[0], milestone1:milestone1_unit|Mul_op_7[5],     ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_7[6], milestone1:milestone1_unit|Mul_op_7[8],     ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_7[11], milestone1:milestone1_unit|Mul_op_7[13],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_7[16], milestone1:milestone1_unit|Mul_op_5[6],    ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_5[8], milestone1:milestone1_unit|Mul_op_5[11],    ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_5[13], milestone1:milestone1_unit|Mul_op_5[16],   ;
;                                                ;                           ; milestone1:milestone1_unit|Y_reg[3][0], milestone1:milestone1_unit|Y_reg[3][1],     ;
;                                                ;                           ; milestone1:milestone1_unit|Y_reg[3][2], milestone1:milestone1_unit|Y_reg[3][3],     ;
;                                                ;                           ; milestone1:milestone1_unit|Y_reg[3][4], milestone1:milestone1_unit|Y_reg[3][5],     ;
;                                                ;                           ; milestone1:milestone1_unit|Y_reg[3][6], milestone1:milestone1_unit|Y_reg[3][7],     ;
;                                                ;                           ; milestone1:milestone1_unit|Y_reg[2][0], milestone1:milestone1_unit|Y_reg[2][1],     ;
;                                                ;                           ; milestone1:milestone1_unit|Y_reg[2][2], milestone1:milestone1_unit|Y_reg[2][3],     ;
;                                                ;                           ; milestone1:milestone1_unit|Y_reg[2][4], milestone1:milestone1_unit|Y_reg[2][5],     ;
;                                                ;                           ; milestone1:milestone1_unit|Y_reg[2][6], milestone1:milestone1_unit|Y_reg[2][7],     ;
;                                                ;                           ; milestone1:milestone1_unit|UV_counter[17],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|UV_counter[16],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|UV_counter[15],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|UV_counter[14],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|UV_counter[13],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|UV_counter[12],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|UV_counter[11],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|UV_counter[10],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|UV_counter[9],                                           ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[5][0],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[5][1],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[5][2],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[5][3],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[5][4],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[5][5],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[5][6],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|V_shift_reg[5][7],                                       ;
;                                                ;                           ; milestone1:milestone1_unit|Y_counter[5], milestone1:milestone1_unit|Y_counter[6],   ;
;                                                ;                           ; milestone1:milestone1_unit|Y_counter[7], milestone1:milestone1_unit|Y_counter[8],   ;
;                                                ;                           ; milestone1:milestone1_unit|Y_counter[9], milestone1:milestone1_unit|Y_counter[11],  ;
;                                                ;                           ; milestone1:milestone1_unit|Y_counter[13], milestone1:milestone1_unit|Y_counter[14], ;
;                                                ;                           ; milestone1:milestone1_unit|Y_counter[16], milestone1:milestone1_unit|Y_counter[17], ;
;                                                ;                           ; milestone1:milestone1_unit|Y_counter[3], milestone1:milestone1_unit|Y_counter[2],   ;
;                                                ;                           ; milestone1:milestone1_unit|Y_counter[1], milestone1:milestone1_unit|Y_counter[0],   ;
;                                                ;                           ; milestone1:milestone1_unit|G_0[16], milestone1:milestone1_unit|G_0[24],             ;
;                                                ;                           ; milestone1:milestone1_unit|G_0[17], milestone1:milestone1_unit|G_0[18],             ;
;                                                ;                           ; milestone1:milestone1_unit|G_0[19], milestone1:milestone1_unit|G_0[20],             ;
;                                                ;                           ; milestone1:milestone1_unit|G_0[21], milestone1:milestone1_unit|G_0[22],             ;
;                                                ;                           ; milestone1:milestone1_unit|G_0[23], milestone1:milestone1_unit|B_0[16],             ;
;                                                ;                           ; milestone1:milestone1_unit|B_0[24], milestone1:milestone1_unit|R_0[16],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_0[24], milestone1:milestone1_unit|B_0[17],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_0[17], milestone1:milestone1_unit|B_0[18],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_0[18], milestone1:milestone1_unit|B_0[19],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_0[19], milestone1:milestone1_unit|B_0[20],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_0[20], milestone1:milestone1_unit|B_0[21],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_0[21], milestone1:milestone1_unit|B_0[22],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_0[22], milestone1:milestone1_unit|B_0[23],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_0[23], milestone1:milestone1_unit|Mul_op_1[1],         ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_1[2], milestone1:milestone1_unit|Mul_op_1[7],     ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_1[11], milestone1:milestone1_unit|Mul_op_1[12],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_1[15], milestone1:milestone1_unit|Mul_op_1[16],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_3[2], milestone1:milestone1_unit|Mul_op_3[3],     ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_3[10], milestone1:milestone1_unit|Mul_op_3[13],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_3[14], milestone1:milestone1_unit|Vprime_odd[0],  ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_odd[1], milestone1:milestone1_unit|Vprime_odd[2], ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_odd[3], milestone1:milestone1_unit|Vprime_odd[4], ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_odd[5], milestone1:milestone1_unit|Vprime_odd[6], ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_odd[7], milestone1:milestone1_unit|Vprime_odd[8], ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_odd[9],                                           ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_odd[10],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_odd[11],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_odd[12],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_odd[13],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_odd[14],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_odd[15],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_odd[16],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_odd[17],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_odd[18], milestone1:milestone1_unit|V_buf[0],     ;
;                                                ;                           ; milestone1:milestone1_unit|V_buf[1], milestone1:milestone1_unit|V_buf[2],           ;
;                                                ;                           ; milestone1:milestone1_unit|V_buf[3], milestone1:milestone1_unit|V_buf[4],           ;
;                                                ;                           ; milestone1:milestone1_unit|V_buf[5], milestone1:milestone1_unit|V_buf[6],           ;
;                                                ;                           ; milestone1:milestone1_unit|V_buf[7], milestone1:milestone1_unit|Y_counter[4],       ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_1[5], milestone1:milestone1_unit|Mul_op_3[0]      ;
; milestone1:milestone1_unit|Mul_op_1[31]        ; Stuck at GND              ; milestone1:milestone1_unit|US_Y_buf_5[31],                                          ;
;                                                ; due to stuck port data_in ; milestone1:milestone1_unit|US_Y_buf_5[30],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_5[29],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_5[28],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_5[27],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_5[26],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_5[25],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_5[24],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_5[23], milestone1:milestone1_unit|R_1[31],      ;
;                                                ;                           ; milestone1:milestone1_unit|R_1[30], milestone1:milestone1_unit|R_1[29],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_1[28], milestone1:milestone1_unit|R_1[27],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_1[26], milestone1:milestone1_unit|R_1[25],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_2[31], milestone1:milestone1_unit|R_2[30],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_2[29], milestone1:milestone1_unit|R_2[28],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_2[27], milestone1:milestone1_unit|R_2[26],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_2[25], milestone1:milestone1_unit|US_Y_buf_1[31],      ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_1[30],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_1[29],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_1[28],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_1[27],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_1[26],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_1[25],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_1[24],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_1[23], milestone1:milestone1_unit|R_3[31],      ;
;                                                ;                           ; milestone1:milestone1_unit|R_3[30], milestone1:milestone1_unit|R_3[29],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_3[28], milestone1:milestone1_unit|R_3[27],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_3[26], milestone1:milestone1_unit|R_3[25],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_0[31], milestone1:milestone1_unit|R_0[30],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_0[29], milestone1:milestone1_unit|R_0[28],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_0[27], milestone1:milestone1_unit|R_0[26],             ;
;                                                ;                           ; milestone1:milestone1_unit|R_0[25], milestone1:milestone1_unit|Uprime_odd[19],      ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_odd[20],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_odd[21],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_odd[22],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_odd[23],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_odd[24],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_odd[25],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_odd[27],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_odd[28],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_odd[29],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_odd[30],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_odd[31],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_odd[27],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_odd[28],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_odd[29],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_odd[30],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_odd[31]                                           ;
; milestone1:milestone1_unit|M1_state.S_LO_5     ; Stuck at GND              ; milestone1:milestone1_unit|US_Y_buf_4[22],                                          ;
;                                                ; due to stuck port data_in ; milestone1:milestone1_unit|US_Y_buf_4[21],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_4[20],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_4[19],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_4[18],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_4[17],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_4[16],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_4[15],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_4[14],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_4[13],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_4[12],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_4[11],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_4[10],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_4[9], milestone1:milestone1_unit|US_Y_buf_4[8], ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_4[7], milestone1:milestone1_unit|US_Y_buf_4[6], ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_4[5], milestone1:milestone1_unit|US_Y_buf_4[4], ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_4[3], milestone1:milestone1_unit|US_Y_buf_4[2], ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_4[1], milestone1:milestone1_unit|US_Y_buf_4[0], ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_3[22],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_3[21],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_3[20],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_3[19],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_3[18],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_3[17],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_3[16],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_3[15],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_3[14],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_3[13],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_3[12],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_3[11],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_3[10],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_3[9], milestone1:milestone1_unit|US_Y_buf_3[8], ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_3[7], milestone1:milestone1_unit|US_Y_buf_3[6], ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_3[5], milestone1:milestone1_unit|US_Y_buf_3[4], ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_3[3], milestone1:milestone1_unit|US_Y_buf_3[2], ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_3[1], milestone1:milestone1_unit|US_Y_buf_3[0]  ;
; milestone1:milestone1_unit|Mul_op_3[31]        ; Stuck at GND              ; milestone1:milestone1_unit|US_Y_buf_6[31],                                          ;
;                                                ; due to stuck port data_in ; milestone1:milestone1_unit|US_Y_buf_6[30],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_6[29],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_6[28],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_6[27],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_6[26],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_6[25],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_6[24],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_6[23], milestone1:milestone1_unit|G_1[31],      ;
;                                                ;                           ; milestone1:milestone1_unit|G_1[30], milestone1:milestone1_unit|G_1[29],             ;
;                                                ;                           ; milestone1:milestone1_unit|G_1[28], milestone1:milestone1_unit|G_1[27],             ;
;                                                ;                           ; milestone1:milestone1_unit|G_1[26], milestone1:milestone1_unit|G_2[31],             ;
;                                                ;                           ; milestone1:milestone1_unit|G_2[30], milestone1:milestone1_unit|G_2[29],             ;
;                                                ;                           ; milestone1:milestone1_unit|G_2[28], milestone1:milestone1_unit|G_2[27],             ;
;                                                ;                           ; milestone1:milestone1_unit|G_2[26], milestone1:milestone1_unit|US_Y_buf_2[31],      ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_2[30],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_2[29],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_2[28],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_2[27],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_2[26],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_2[25],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_2[24],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_2[23], milestone1:milestone1_unit|G_3[31],      ;
;                                                ;                           ; milestone1:milestone1_unit|G_3[30], milestone1:milestone1_unit|G_3[29],             ;
;                                                ;                           ; milestone1:milestone1_unit|G_3[28], milestone1:milestone1_unit|G_3[27],             ;
;                                                ;                           ; milestone1:milestone1_unit|G_3[26], milestone1:milestone1_unit|G_0[31],             ;
;                                                ;                           ; milestone1:milestone1_unit|G_0[30], milestone1:milestone1_unit|G_0[29],             ;
;                                                ;                           ; milestone1:milestone1_unit|G_0[28], milestone1:milestone1_unit|G_0[27],             ;
;                                                ;                           ; milestone1:milestone1_unit|G_0[26], milestone1:milestone1_unit|Uprime_odd[18],      ;
;                                                ;                           ; milestone1:milestone1_unit|Uprime_odd[26]                                           ;
; milestone1:milestone1_unit|Mul_op_7[31]        ; Stuck at GND              ; milestone1:milestone1_unit|B_1[31], milestone1:milestone1_unit|B_1[30],             ;
;                                                ; due to stuck port data_in ; milestone1:milestone1_unit|B_1[29], milestone1:milestone1_unit|B_1[28],             ;
;                                                ;                           ; milestone1:milestone1_unit|B_1[27], milestone1:milestone1_unit|B_1[26],             ;
;                                                ;                           ; milestone1:milestone1_unit|B_1[25], milestone1:milestone1_unit|B_2[31],             ;
;                                                ;                           ; milestone1:milestone1_unit|B_2[30], milestone1:milestone1_unit|B_2[29],             ;
;                                                ;                           ; milestone1:milestone1_unit|B_2[28], milestone1:milestone1_unit|B_2[27],             ;
;                                                ;                           ; milestone1:milestone1_unit|B_2[26], milestone1:milestone1_unit|B_2[25],             ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_4[31],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_4[30],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_4[29],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_4[28],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_4[27],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_4[26],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_4[25],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_4[24],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_4[23], milestone1:milestone1_unit|B_3[31],      ;
;                                                ;                           ; milestone1:milestone1_unit|B_3[30], milestone1:milestone1_unit|B_3[29],             ;
;                                                ;                           ; milestone1:milestone1_unit|B_3[28], milestone1:milestone1_unit|B_3[27],             ;
;                                                ;                           ; milestone1:milestone1_unit|B_3[26], milestone1:milestone1_unit|B_3[25],             ;
;                                                ;                           ; milestone1:milestone1_unit|B_0[31], milestone1:milestone1_unit|B_0[30],             ;
;                                                ;                           ; milestone1:milestone1_unit|B_0[29], milestone1:milestone1_unit|B_0[28],             ;
;                                                ;                           ; milestone1:milestone1_unit|B_0[27], milestone1:milestone1_unit|B_0[26],             ;
;                                                ;                           ; milestone1:milestone1_unit|B_0[25], milestone1:milestone1_unit|Vprime_odd[25]       ;
; milestone1:milestone1_unit|Mul_op_5[31]        ; Stuck at GND              ; milestone1:milestone1_unit|G_1[25], milestone1:milestone1_unit|G_2[25],             ;
;                                                ; due to stuck port data_in ; milestone1:milestone1_unit|US_Y_buf_3[31],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_3[30],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_3[29],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_3[28],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_3[27],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_3[26],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_3[25],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_3[24],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|US_Y_buf_3[23], milestone1:milestone1_unit|G_3[25],      ;
;                                                ;                           ; milestone1:milestone1_unit|G_0[25], milestone1:milestone1_unit|Vprime_odd[19],      ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_odd[20],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_odd[21],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_odd[22],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_odd[23],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_odd[24],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|Vprime_odd[26]                                           ;
; milestone1:milestone1_unit|M1_state.S_LO_4     ; Stuck at GND              ; milestone1:milestone1_unit|RGB_counter[5],                                          ;
;                                                ; due to stuck port data_in ; milestone1:milestone1_unit|RGB_counter[6],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|RGB_counter[7],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|RGB_counter[8],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|RGB_counter[17],                                         ;
;                                                ;                           ; milestone1:milestone1_unit|RGB_counter[16],                                         ;
;                                                ;                           ; milestone1:milestone1_unit|RGB_counter[15],                                         ;
;                                                ;                           ; milestone1:milestone1_unit|RGB_counter[14],                                         ;
;                                                ;                           ; milestone1:milestone1_unit|RGB_counter[13],                                         ;
;                                                ;                           ; milestone1:milestone1_unit|RGB_counter[12],                                         ;
;                                                ;                           ; milestone1:milestone1_unit|RGB_counter[11],                                         ;
;                                                ;                           ; milestone1:milestone1_unit|RGB_counter[10],                                         ;
;                                                ;                           ; milestone1:milestone1_unit|RGB_counter[9],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|RGB_counter[3],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|RGB_counter[2],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|RGB_counter[1],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|RGB_counter[0],                                          ;
;                                                ;                           ; milestone1:milestone1_unit|RGB_counter[4]                                           ;
; milestone1:milestone1_unit|Uprime_even[31]     ; Stuck at GND              ; milestone1:milestone1_unit|Mul_op_8[24], milestone1:milestone1_unit|Mul_op_8[25],   ;
;                                                ; due to stuck port data_in ; milestone1:milestone1_unit|Mul_op_8[26], milestone1:milestone1_unit|Mul_op_8[27],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_8[28], milestone1:milestone1_unit|Mul_op_8[29],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_8[30], milestone1:milestone1_unit|Mul_op_8[31],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_4[24], milestone1:milestone1_unit|Mul_op_4[25],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_4[26], milestone1:milestone1_unit|Mul_op_4[27],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_4[28], milestone1:milestone1_unit|Mul_op_4[29],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_4[30], milestone1:milestone1_unit|Mul_op_4[31]    ;
; milestone1:milestone1_unit|Vprime_even[31]     ; Stuck at GND              ; milestone1:milestone1_unit|Mul_op_2[24], milestone1:milestone1_unit|Mul_op_2[25],   ;
;                                                ; due to stuck port data_in ; milestone1:milestone1_unit|Mul_op_2[26], milestone1:milestone1_unit|Mul_op_2[27],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_2[28], milestone1:milestone1_unit|Mul_op_2[29],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_2[30], milestone1:milestone1_unit|Mul_op_2[31],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_6[24], milestone1:milestone1_unit|Mul_op_6[25],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_6[26], milestone1:milestone1_unit|Mul_op_6[27],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_6[28], milestone1:milestone1_unit|Mul_op_6[29],   ;
;                                                ;                           ; milestone1:milestone1_unit|Mul_op_6[30], milestone1:milestone1_unit|Mul_op_6[31]    ;
; milestone2:milestone2_unit|S_counter[1]        ; Stuck at GND              ; milestone2:milestone2_unit|write_data_b_1[31],                                      ;
;                                                ; due to stuck port data_in ; milestone2:milestone2_unit|write_data_b_1[30],                                      ;
;                                                ;                           ; milestone2:milestone2_unit|write_data_b_1[29],                                      ;
;                                                ;                           ; milestone2:milestone2_unit|write_data_b_1[28],                                      ;
;                                                ;                           ; milestone2:milestone2_unit|write_data_b_1[27],                                      ;
;                                                ;                           ; milestone2:milestone2_unit|write_data_b_1[26],                                      ;
;                                                ;                           ; milestone2:milestone2_unit|write_data_b_1[25],                                      ;
;                                                ;                           ; milestone2:milestone2_unit|write_data_b_1[24],                                      ;
;                                                ;                           ; milestone2:milestone2_unit|write_data_b_1[23],                                      ;
;                                                ;                           ; milestone2:milestone2_unit|write_data_b_1[22],                                      ;
;                                                ;                           ; milestone2:milestone2_unit|write_data_b_1[21],                                      ;
;                                                ;                           ; milestone2:milestone2_unit|write_data_b_1[20],                                      ;
;                                                ;                           ; milestone2:milestone2_unit|write_data_b_1[19],                                      ;
;                                                ;                           ; milestone2:milestone2_unit|write_data_b_1[18],                                      ;
;                                                ;                           ; milestone2:milestone2_unit|write_data_b_1[17],                                      ;
;                                                ;                           ; milestone2:milestone2_unit|write_data_b_1[16]                                       ;
; milestone1:milestone1_unit|M1_state.S_LO_3     ; Stuck at GND              ; milestone1:milestone1_unit|Y_reg[4][0], milestone1:milestone1_unit|Y_reg[4][1],     ;
;                                                ; due to stuck port data_in ; milestone1:milestone1_unit|Y_reg[4][2], milestone1:milestone1_unit|Y_reg[4][3],     ;
;                                                ;                           ; milestone1:milestone1_unit|Y_reg[4][6], milestone1:milestone1_unit|Y_reg[4][7],     ;
;                                                ;                           ; milestone1:milestone1_unit|Y_reg[5][0], milestone1:milestone1_unit|Y_reg[5][1],     ;
;                                                ;                           ; milestone1:milestone1_unit|Y_reg[5][2], milestone1:milestone1_unit|Y_reg[5][3],     ;
;                                                ;                           ; milestone1:milestone1_unit|Y_reg[5][6], milestone1:milestone1_unit|Y_reg[5][7]      ;
; milestone1:milestone1_unit|M1_state.S_LO_21    ; Stuck at GND              ; milestone1:milestone1_unit|Y_counter[10], milestone1:milestone1_unit|Y_counter[12], ;
;                                                ; due to stuck port data_in ; milestone1:milestone1_unit|Y_counter[15]                                            ;
; milestone1:milestone1_unit|M1_state.S_COMMON_5 ; Stuck at GND              ; milestone1:milestone1_unit|M1_state.S_COMMON_6,                                     ;
;                                                ; due to stuck port data_in ; milestone1:milestone1_unit|UV_counter[8]                                            ;
+------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1549  ;
; Number of registers using Synchronous Clear  ; 160   ;
; Number of registers using Synchronous Load   ; 74    ;
; Number of registers using Asynchronous Clear ; 1548  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1242  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------+
; Inverted Register Statistics                                                  ;
+---------------------------------------------------------------------+---------+
; Inverted Register                                                   ; Fan out ;
+---------------------------------------------------------------------+---------+
; UART_SRAM_interface:UART_unit|SRAM_we_n                             ; 3       ;
; milestone2:milestone2_unit|SRAM_we_n                                ; 2       ;
; VGA_enable                                                          ; 18      ;
; SRAM_controller:SRAM_unit|SRAM_WE_N_O                               ; 17      ;
; SRAM_controller:SRAM_unit|SRAM_CE_N_O                               ; 1       ;
; SRAM_controller:SRAM_unit|SRAM_OE_N_O                               ; 1       ;
; UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|Empty ; 16      ;
; PB_controller:PB_unit|clock_1kHz_buf                                ; 1       ;
; PB_controller:PB_unit|clock_1kHz                                    ; 3       ;
; Total number of inverted registers = 9                              ;         ;
+---------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|T_result_buf_1[30]                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|T_result_buf_2[17]                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|T_result_buf_3[2]                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|T_result_buf_4[5]                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|T_result_buf_5[30]                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|T_result_buf_6[23]                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|T_result_buf_7[9]                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |experiment4|UART_SRAM_interface:UART_unit|new_line_count[1]                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |experiment4|UART_SRAM_interface:UART_unit|SRAM_write_data[0]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |experiment4|UART_SRAM_interface:UART_unit|SRAM_write_data[8]                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|T_result_buf_8[28]                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |experiment4|milestone1:milestone1_unit|LO_counter[11]                                    ;
; 4:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |experiment4|milestone1:milestone1_unit|B_0[21]                                           ;
; 4:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |experiment4|milestone1:milestone1_unit|B_1[18]                                           ;
; 4:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |experiment4|milestone1:milestone1_unit|R_2[29]                                           ;
; 4:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |experiment4|milestone1:milestone1_unit|R_3[21]                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|write_data_a_1[12]                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |experiment4|SRAM_controller:SRAM_unit|SRAM_ADDRESS_O[2]                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |experiment4|milestone1:milestone1_unit|U_buf[1]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |experiment4|milestone1:milestone1_unit|V_buf[0]                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |experiment4|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|data_buffer[4] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |experiment4|milestone2:milestone2_unit|S_counter[1]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|store_SP_buf_2[1]                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|store_SP_buf_1[11]                                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |experiment4|milestone1:milestone1_unit|U_shift_reg[0][6]                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |experiment4|milestone1:milestone1_unit|U_shift_reg[4][7]                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |experiment4|milestone1:milestone1_unit|V_shift_reg[0][3]                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |experiment4|milestone1:milestone1_unit|V_shift_reg[4][5]                                 ;
; 6:1                ; 24 bits   ; 96 LEs        ; 72 LEs               ; 24 LEs                 ; Yes        ; |experiment4|VGA_SRAM_interface:VGA_unit|VGA_blue[5]                                      ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|S_write_counter[1]                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |experiment4|milestone1:milestone1_unit|U_shift_reg[5][4]                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |experiment4|milestone1:milestone1_unit|V_shift_reg[5][7]                                 ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|SP_read_counter[5]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |experiment4|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|data_count[0]  ;
; 8:1                ; 6 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|rb_write[3]                                       ;
; 7:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |experiment4|UART_SRAM_interface:UART_unit|SRAM_address[1]                                ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|S_counter[5]                                      ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|C_trans_pos[2]                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |experiment4|milestone2:milestone2_unit|T_counter[1]                                      ;
; 7:1                ; 18 bits   ; 72 LEs        ; 18 LEs               ; 54 LEs                 ; Yes        ; |experiment4|milestone1:milestone1_unit|UV_counter[15]                                    ;
; 7:1                ; 18 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|SRAM_BIST_addr[17]                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|S_result_buf_1[29]                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|S_result_buf_2[2]                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|S_result_buf_3[14]                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|S_result_buf_4[21]                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|S_result_buf_5[19]                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|S_result_buf_6[26]                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|S_result_buf_7[29]                                ;
; 8:1                ; 18 bits   ; 90 LEs        ; 18 LEs               ; 72 LEs                 ; Yes        ; |experiment4|milestone1:milestone1_unit|Y_counter[10]                                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; Yes        ; |experiment4|top_state[2]                                                                 ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|BIST_read_counter[4]                              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|S_result_buf_8[27]                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |experiment4|milestone1:milestone1_unit|SRAM_address[0]                                   ;
; 9:1                ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; Yes        ; |experiment4|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|clock_count[8] ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|ri[1]                                             ;
; 8:1                ; 5 bits    ; 25 LEs        ; 5 LEs                ; 20 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|T_counter[2]                                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |experiment4|VGA_SRAM_interface:VGA_unit|SRAM_address[0]                                  ;
; 11:1               ; 16 bits   ; 112 LEs       ; 32 LEs               ; 80 LEs                 ; Yes        ; |experiment4|VGA_SRAM_interface:VGA_unit|SRAM_address[3]                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|S_final_result_buf_1[27]                          ;
; 11:1               ; 6 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|rb[5]                                             ;
; 10:1               ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|ri_write[2]                                       ;
; 6:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|write_data_b_1[23]                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|S_final_result_buf_2[31]                          ;
; 13:1               ; 7 bits    ; 56 LEs        ; 7 LEs                ; 49 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|cb_write[1]                                       ;
; 11:1               ; 7 bits    ; 49 LEs        ; 0 LEs                ; 49 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|address_b_3[0]                                    ;
; 13:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |experiment4|milestone1:milestone1_unit|Uprime_odd[9]                                     ;
; 13:1               ; 32 bits   ; 256 LEs       ; 32 LEs               ; 224 LEs                ; Yes        ; |experiment4|milestone1:milestone1_unit|Vprime_odd[29]                                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|write_data_b_1[5]                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|write_data_b_1[11]                                ;
; 13:1               ; 7 bits    ; 56 LEs        ; 7 LEs                ; 49 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|ram3_read_counter[6]                              ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|bits_left[1]                                      ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |experiment4|milestone2:milestone2_unit|bits_left[3]                                      ;
; 15:1               ; 7 bits    ; 70 LEs        ; 7 LEs                ; 63 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|cb[1]                                             ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |experiment4|milestone2:milestone2_unit|bits_left[4]                                      ;
; 14:1               ; 6 bits    ; 54 LEs        ; 12 LEs               ; 42 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|address_a_1[5]                                    ;
; 14:1               ; 4 bits    ; 36 LEs        ; 8 LEs                ; 28 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|SRAM_address[2]                                   ;
; 15:1               ; 6 bits    ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|SRAM_address[13]                                  ;
; 15:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|shift_bits[1]                                     ;
; 15:1               ; 3 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|shift_bits[4]                                     ;
; 17:1               ; 32 bits   ; 352 LEs       ; 0 LEs                ; 352 LEs                ; Yes        ; |experiment4|milestone2:milestone2_unit|S_result[10]                                      ;
; 15:1               ; 6 bits    ; 60 LEs        ; 6 LEs                ; 54 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|address_a_3[0]                                    ;
; 15:1               ; 3 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|Q_pos[0]                                          ;
; 15:1               ; 3 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|Q_pos[4]                                          ;
; 16:1               ; 3 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|SRAM_address[5]                                   ;
; 19:1               ; 8 bits    ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |experiment4|milestone1:milestone1_unit|SRAM_write_data[2]                                ;
; 19:1               ; 8 bits    ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |experiment4|milestone1:milestone1_unit|SRAM_write_data[15]                               ;
; 17:1               ; 2 bits    ; 22 LEs        ; 8 LEs                ; 14 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|SRAM_address[9]                                   ;
; 20:1               ; 32 bits   ; 416 LEs       ; 32 LEs               ; 384 LEs                ; Yes        ; |experiment4|milestone2:milestone2_unit|T_result[19]                                      ;
; 19:1               ; 3 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|z_pos[0]                                          ;
; 19:1               ; 4 bits    ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|z_pos[3]                                          ;
; 17:1               ; 3 bits    ; 33 LEs        ; 3 LEs                ; 30 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|ci[0]                                             ;
; 18:1               ; 14 bits   ; 168 LEs       ; 28 LEs               ; 140 LEs                ; Yes        ; |experiment4|milestone2:milestone2_unit|address_b_2[0]                                    ;
; 17:1               ; 2 bits    ; 22 LEs        ; 4 LEs                ; 18 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|write_data_a_3[14]                                ;
; 22:1               ; 4 bits    ; 56 LEs        ; 4 LEs                ; 52 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|C_pos[2]                                          ;
; 17:1               ; 32 bits   ; 352 LEs       ; 192 LEs              ; 160 LEs                ; Yes        ; |experiment4|milestone2:milestone2_unit|write_data_a_2[17]                                ;
; 19:1               ; 32 bits   ; 384 LEs       ; 192 LEs              ; 192 LEs                ; Yes        ; |experiment4|milestone2:milestone2_unit|write_data_a_0[12]                                ;
; 22:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |experiment4|milestone2:milestone2_unit|address_b_1[3]                                    ;
; 30:1               ; 9 bits    ; 180 LEs       ; 18 LEs               ; 162 LEs                ; Yes        ; |experiment4|milestone1:milestone1_unit|SRAM_address[9]                                   ;
; 28:1               ; 7 bits    ; 126 LEs       ; 21 LEs               ; 105 LEs                ; Yes        ; |experiment4|milestone2:milestone2_unit|address_a_2[1]                                    ;
; 29:1               ; 7 bits    ; 133 LEs       ; 21 LEs               ; 112 LEs                ; Yes        ; |experiment4|milestone2:milestone2_unit|address_a_0[2]                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |experiment4|SRAM_controller:SRAM_unit|SRAM_write_data_buf[1]                             ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |experiment4|milestone1:milestone1_unit|Mul_op_8[0]                                       ;
; 8:1                ; 6 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |experiment4|milestone1:milestone1_unit|Mul_op_8[4]                                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |experiment4|milestone1:milestone1_unit|Mul_op_2[3]                                       ;
; 10:1               ; 6 bits    ; 36 LEs        ; 30 LEs               ; 6 LEs                  ; Yes        ; |experiment4|milestone1:milestone1_unit|Mul_op_2[5]                                       ;
; 18:1               ; 48 bits   ; 576 LEs       ; 96 LEs               ; 480 LEs                ; Yes        ; |experiment4|milestone1:milestone1_unit|Mul_op_8[9]                                       ;
; 18:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |experiment4|milestone1:milestone1_unit|Mul_op_8[7]                                       ;
; 20:1               ; 48 bits   ; 624 LEs       ; 96 LEs               ; 528 LEs                ; Yes        ; |experiment4|milestone1:milestone1_unit|Mul_op_2[15]                                      ;
; 20:1               ; 2 bits    ; 26 LEs        ; 10 LEs               ; 16 LEs                 ; Yes        ; |experiment4|milestone1:milestone1_unit|Mul_op_4[7]                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |experiment4|milestone2:milestone2_unit|SP_read_addr[10]                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |experiment4|milestone2:milestone2_unit|Mult_op_2[0]                                      ;
; 3:1                ; 104 bits  ; 208 LEs       ; 208 LEs              ; 0 LEs                  ; No         ; |experiment4|milestone2:milestone2_unit|Mult_op_6[5]                                      ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |experiment4|milestone2:milestone2_unit|Mult_op_8[5]                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |experiment4|milestone2:milestone2_unit|Mult_op_1[0]                                      ;
; 5:1                ; 61 bits   ; 183 LEs       ; 122 LEs              ; 61 LEs                 ; No         ; |experiment4|milestone2:milestone2_unit|Mult_op_5[31]                                     ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |experiment4|SRAM_address[9]                                                              ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |experiment4|milestone2:milestone2_unit|C_read_data[63]                                   ;
; 18:1               ; 27 bits   ; 324 LEs       ; 324 LEs              ; 0 LEs                  ; No         ; |experiment4|milestone2:milestone2_unit|C_read_data[9]                                    ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |experiment4|UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX|Selector0      ;
; 10:1               ; 32 bits   ; 192 LEs       ; 32 LEs               ; 160 LEs                ; No         ; |experiment4|milestone2:milestone2_unit|Add59                                             ;
; 10:1               ; 32 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; No         ; |experiment4|milestone2:milestone2_unit|Add59                                             ;
; 10:1               ; 32 bits   ; 192 LEs       ; 32 LEs               ; 160 LEs                ; No         ; |experiment4|milestone2:milestone2_unit|Add58                                             ;
; 10:1               ; 32 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; No         ; |experiment4|milestone2:milestone2_unit|Add58                                             ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; No         ; |experiment4|milestone2:milestone2_unit|Selector227                                       ;
; 20:1               ; 2 bits    ; 26 LEs        ; 4 LEs                ; 22 LEs                 ; No         ; |experiment4|milestone2:milestone2_unit|Selector255                                       ;
; 20:1               ; 2 bits    ; 26 LEs        ; 4 LEs                ; 22 LEs                 ; No         ; |experiment4|milestone2:milestone2_unit|Selector276                                       ;
; 17:1               ; 4 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; No         ; |experiment4|milestone2:milestone2_unit|Selector1205                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_r7l2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for milestone2:milestone2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_s7l2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_t7l2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_SRAM_interface:VGA_unit ;
+------------------+-------+-----------------------------------------------+
; Parameter Name   ; Value ; Type                                          ;
+------------------+-------+-----------------------------------------------+
; VIEW_AREA_LEFT   ; 160   ; Signed Integer                                ;
; VIEW_AREA_RIGHT  ; 480   ; Signed Integer                                ;
; VIEW_AREA_TOP    ; 120   ; Signed Integer                                ;
; VIEW_AREA_BOTTOM ; 360   ; Signed Integer                                ;
+------------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_SRAM_interface:VGA_unit|VGA_controller:VGA_unit ;
+-----------------+----------------------------------+---------------------------------------------+
; Parameter Name  ; Value                            ; Type                                        ;
+-----------------+----------------------------------+---------------------------------------------+
; H_SYNC_CYC      ; 0001100000                       ; Unsigned Binary                             ;
; H_SYNC_BACK     ; 0000110000                       ; Unsigned Binary                             ;
; H_SYNC_ACT      ; 1010000000                       ; Unsigned Binary                             ;
; H_SYNC_TOTAL    ; 1100100000                       ; Unsigned Binary                             ;
; V_SYNC_CYC      ; 0000000010                       ; Unsigned Binary                             ;
; V_SYNC_BACK     ; 0000011111                       ; Unsigned Binary                             ;
; V_SYNC_ACT      ; 0111100000                       ; Unsigned Binary                             ;
; V_SYNC_TOTAL    ; 1000001100                       ; Unsigned Binary                             ;
; X_START         ; 0010010000                       ; Unsigned Binary                             ;
; Y_START         ; 0000100001                       ; Unsigned Binary                             ;
; PIPE_DELAY      ; 0                                ; Signed Integer                              ;
; X_DELAYED_START ; 00000000000000000000000010010000 ; Unsigned Binary                             ;
+-----------------+----------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component ;
+-------------------------------+---------------------------------+---------------------------------------------------------------+
; Parameter Name                ; Value                           ; Type                                                          ;
+-------------------------------+---------------------------------+---------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped                                                       ;
; PLL_TYPE                      ; AUTO                            ; Untyped                                                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Clock_100_PLL ; Untyped                                                       ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped                                                       ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped                                                       ;
; SCAN_CHAIN                    ; LONG                            ; Untyped                                                       ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped                                                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                           ; Signed Integer                                                ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped                                                       ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped                                                       ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped                                                       ;
; LOCK_HIGH                     ; 1                               ; Untyped                                                       ;
; LOCK_LOW                      ; 1                               ; Untyped                                                       ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Untyped                                                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Untyped                                                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped                                                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped                                                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped                                                       ;
; SKIP_VCO                      ; OFF                             ; Untyped                                                       ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped                                                       ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped                                                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped                                                       ;
; BANDWIDTH                     ; 0                               ; Untyped                                                       ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped                                                       ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped                                                       ;
; DOWN_SPREAD                   ; 0                               ; Untyped                                                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped                                                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped                                                       ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped                                                       ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped                                                       ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped                                                       ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped                                                       ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped                                                       ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped                                                       ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped                                                       ;
; CLK2_MULTIPLY_BY              ; 1                               ; Untyped                                                       ;
; CLK1_MULTIPLY_BY              ; 1                               ; Untyped                                                       ;
; CLK0_MULTIPLY_BY              ; 2                               ; Signed Integer                                                ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped                                                       ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped                                                       ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped                                                       ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped                                                       ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped                                                       ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped                                                       ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped                                                       ;
; CLK2_DIVIDE_BY                ; 1                               ; Untyped                                                       ;
; CLK1_DIVIDE_BY                ; 1                               ; Untyped                                                       ;
; CLK0_DIVIDE_BY                ; 1                               ; Signed Integer                                                ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK2_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK1_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped                                                       ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped                                                       ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK2_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK1_DUTY_CYCLE               ; 50                              ; Untyped                                                       ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer                                                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                       ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped                                                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped                                                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped                                                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped                                                       ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped                                                       ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped                                                       ;
; DPA_DIVIDER                   ; 0                               ; Untyped                                                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped                                                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped                                                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped                                                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped                                                       ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped                                                       ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped                                                       ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped                                                       ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped                                                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped                                                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped                                                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped                                                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped                                                       ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped                                                       ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped                                                       ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped                                                       ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped                                                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped                                                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped                                                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped                                                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped                                                       ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped                                                       ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped                                                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped                                                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped                                                       ;
; VCO_MIN                       ; 0                               ; Untyped                                                       ;
; VCO_MAX                       ; 0                               ; Untyped                                                       ;
; VCO_CENTER                    ; 0                               ; Untyped                                                       ;
; PFD_MIN                       ; 0                               ; Untyped                                                       ;
; PFD_MAX                       ; 0                               ; Untyped                                                       ;
; M_INITIAL                     ; 0                               ; Untyped                                                       ;
; M                             ; 0                               ; Untyped                                                       ;
; N                             ; 1                               ; Untyped                                                       ;
; M2                            ; 1                               ; Untyped                                                       ;
; N2                            ; 1                               ; Untyped                                                       ;
; SS                            ; 1                               ; Untyped                                                       ;
; C0_HIGH                       ; 0                               ; Untyped                                                       ;
; C1_HIGH                       ; 0                               ; Untyped                                                       ;
; C2_HIGH                       ; 0                               ; Untyped                                                       ;
; C3_HIGH                       ; 0                               ; Untyped                                                       ;
; C4_HIGH                       ; 0                               ; Untyped                                                       ;
; C5_HIGH                       ; 0                               ; Untyped                                                       ;
; C6_HIGH                       ; 0                               ; Untyped                                                       ;
; C7_HIGH                       ; 0                               ; Untyped                                                       ;
; C8_HIGH                       ; 0                               ; Untyped                                                       ;
; C9_HIGH                       ; 0                               ; Untyped                                                       ;
; C0_LOW                        ; 0                               ; Untyped                                                       ;
; C1_LOW                        ; 0                               ; Untyped                                                       ;
; C2_LOW                        ; 0                               ; Untyped                                                       ;
; C3_LOW                        ; 0                               ; Untyped                                                       ;
; C4_LOW                        ; 0                               ; Untyped                                                       ;
; C5_LOW                        ; 0                               ; Untyped                                                       ;
; C6_LOW                        ; 0                               ; Untyped                                                       ;
; C7_LOW                        ; 0                               ; Untyped                                                       ;
; C8_LOW                        ; 0                               ; Untyped                                                       ;
; C9_LOW                        ; 0                               ; Untyped                                                       ;
; C0_INITIAL                    ; 0                               ; Untyped                                                       ;
; C1_INITIAL                    ; 0                               ; Untyped                                                       ;
; C2_INITIAL                    ; 0                               ; Untyped                                                       ;
; C3_INITIAL                    ; 0                               ; Untyped                                                       ;
; C4_INITIAL                    ; 0                               ; Untyped                                                       ;
; C5_INITIAL                    ; 0                               ; Untyped                                                       ;
; C6_INITIAL                    ; 0                               ; Untyped                                                       ;
; C7_INITIAL                    ; 0                               ; Untyped                                                       ;
; C8_INITIAL                    ; 0                               ; Untyped                                                       ;
; C9_INITIAL                    ; 0                               ; Untyped                                                       ;
; C0_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C1_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C2_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C3_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C4_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C5_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C6_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C7_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C8_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C9_MODE                       ; BYPASS                          ; Untyped                                                       ;
; C0_PH                         ; 0                               ; Untyped                                                       ;
; C1_PH                         ; 0                               ; Untyped                                                       ;
; C2_PH                         ; 0                               ; Untyped                                                       ;
; C3_PH                         ; 0                               ; Untyped                                                       ;
; C4_PH                         ; 0                               ; Untyped                                                       ;
; C5_PH                         ; 0                               ; Untyped                                                       ;
; C6_PH                         ; 0                               ; Untyped                                                       ;
; C7_PH                         ; 0                               ; Untyped                                                       ;
; C8_PH                         ; 0                               ; Untyped                                                       ;
; C9_PH                         ; 0                               ; Untyped                                                       ;
; L0_HIGH                       ; 1                               ; Untyped                                                       ;
; L1_HIGH                       ; 1                               ; Untyped                                                       ;
; G0_HIGH                       ; 1                               ; Untyped                                                       ;
; G1_HIGH                       ; 1                               ; Untyped                                                       ;
; G2_HIGH                       ; 1                               ; Untyped                                                       ;
; G3_HIGH                       ; 1                               ; Untyped                                                       ;
; E0_HIGH                       ; 1                               ; Untyped                                                       ;
; E1_HIGH                       ; 1                               ; Untyped                                                       ;
; E2_HIGH                       ; 1                               ; Untyped                                                       ;
; E3_HIGH                       ; 1                               ; Untyped                                                       ;
; L0_LOW                        ; 1                               ; Untyped                                                       ;
; L1_LOW                        ; 1                               ; Untyped                                                       ;
; G0_LOW                        ; 1                               ; Untyped                                                       ;
; G1_LOW                        ; 1                               ; Untyped                                                       ;
; G2_LOW                        ; 1                               ; Untyped                                                       ;
; G3_LOW                        ; 1                               ; Untyped                                                       ;
; E0_LOW                        ; 1                               ; Untyped                                                       ;
; E1_LOW                        ; 1                               ; Untyped                                                       ;
; E2_LOW                        ; 1                               ; Untyped                                                       ;
; E3_LOW                        ; 1                               ; Untyped                                                       ;
; L0_INITIAL                    ; 1                               ; Untyped                                                       ;
; L1_INITIAL                    ; 1                               ; Untyped                                                       ;
; G0_INITIAL                    ; 1                               ; Untyped                                                       ;
; G1_INITIAL                    ; 1                               ; Untyped                                                       ;
; G2_INITIAL                    ; 1                               ; Untyped                                                       ;
; G3_INITIAL                    ; 1                               ; Untyped                                                       ;
; E0_INITIAL                    ; 1                               ; Untyped                                                       ;
; E1_INITIAL                    ; 1                               ; Untyped                                                       ;
; E2_INITIAL                    ; 1                               ; Untyped                                                       ;
; E3_INITIAL                    ; 1                               ; Untyped                                                       ;
; L0_MODE                       ; BYPASS                          ; Untyped                                                       ;
; L1_MODE                       ; BYPASS                          ; Untyped                                                       ;
; G0_MODE                       ; BYPASS                          ; Untyped                                                       ;
; G1_MODE                       ; BYPASS                          ; Untyped                                                       ;
; G2_MODE                       ; BYPASS                          ; Untyped                                                       ;
; G3_MODE                       ; BYPASS                          ; Untyped                                                       ;
; E0_MODE                       ; BYPASS                          ; Untyped                                                       ;
; E1_MODE                       ; BYPASS                          ; Untyped                                                       ;
; E2_MODE                       ; BYPASS                          ; Untyped                                                       ;
; E3_MODE                       ; BYPASS                          ; Untyped                                                       ;
; L0_PH                         ; 0                               ; Untyped                                                       ;
; L1_PH                         ; 0                               ; Untyped                                                       ;
; G0_PH                         ; 0                               ; Untyped                                                       ;
; G1_PH                         ; 0                               ; Untyped                                                       ;
; G2_PH                         ; 0                               ; Untyped                                                       ;
; G3_PH                         ; 0                               ; Untyped                                                       ;
; E0_PH                         ; 0                               ; Untyped                                                       ;
; E1_PH                         ; 0                               ; Untyped                                                       ;
; E2_PH                         ; 0                               ; Untyped                                                       ;
; E3_PH                         ; 0                               ; Untyped                                                       ;
; M_PH                          ; 0                               ; Untyped                                                       ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped                                                       ;
; CLK0_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK1_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK2_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK3_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK4_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK5_COUNTER                  ; G0                              ; Untyped                                                       ;
; CLK6_COUNTER                  ; E0                              ; Untyped                                                       ;
; CLK7_COUNTER                  ; E1                              ; Untyped                                                       ;
; CLK8_COUNTER                  ; E2                              ; Untyped                                                       ;
; CLK9_COUNTER                  ; E3                              ; Untyped                                                       ;
; L0_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; L1_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; G0_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; G1_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; G2_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; G3_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; E0_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; E1_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; E2_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; E3_TIME_DELAY                 ; 0                               ; Untyped                                                       ;
; M_TIME_DELAY                  ; 0                               ; Untyped                                                       ;
; N_TIME_DELAY                  ; 0                               ; Untyped                                                       ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped                                                       ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped                                                       ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped                                                       ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped                                                       ;
; ENABLE0_COUNTER               ; L0                              ; Untyped                                                       ;
; ENABLE1_COUNTER               ; L0                              ; Untyped                                                       ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped                                                       ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped                                                       ;
; LOOP_FILTER_C                 ; 5                               ; Untyped                                                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped                                                       ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped                                                       ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped                                                       ;
; VCO_POST_SCALE                ; 0                               ; Untyped                                                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                    ; Untyped                                                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped                                                       ;
; PORT_CLK1                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK2                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped                                                       ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_ARESET                   ; PORT_USED                       ; Untyped                                                       ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_LOCKED                   ; PORT_USED                       ; Untyped                                                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped                                                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped                                                       ;
; M_TEST_SOURCE                 ; 5                               ; Untyped                                                       ;
; C0_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C1_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C2_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C3_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C4_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C5_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C6_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C7_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C8_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; C9_TEST_SOURCE                ; 5                               ; Untyped                                                       ;
; CBXI_PARAMETER                ; Clock_100_PLL_altpll            ; Untyped                                                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped                                                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped                                                       ;
; WIDTH_CLOCK                   ; 5                               ; Signed Integer                                                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped                                                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped                                                       ;
; DEVICE_FAMILY                 ; Cyclone IV E                    ; Untyped                                                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped                                                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped                                                       ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE                                                ;
+-------------------------------+---------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                      ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT           ; Untyped                                                                   ;
; WIDTH_A                            ; 32                        ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 7                         ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 128                       ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                   ;
; WIDTH_B                            ; 32                        ; Signed Integer                                                            ;
; WIDTHAD_B                          ; 7                         ; Signed Integer                                                            ;
; NUMWORDS_B                         ; 128                       ; Signed Integer                                                            ;
; INDATA_REG_B                       ; CLOCK0                    ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                    ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0                    ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                         ; Signed Integer                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ    ; Untyped                                                                   ;
; INIT_FILE                          ; ../rtl/dual_port_RAM0.mif ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                    ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                    ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_r7l2           ; Untyped                                                                   ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: milestone2:milestone2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                      ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT           ; Untyped                                                                   ;
; WIDTH_A                            ; 32                        ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 7                         ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 128                       ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                   ;
; WIDTH_B                            ; 32                        ; Signed Integer                                                            ;
; WIDTHAD_B                          ; 7                         ; Signed Integer                                                            ;
; NUMWORDS_B                         ; 128                       ; Signed Integer                                                            ;
; INDATA_REG_B                       ; CLOCK0                    ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                    ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0                    ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                         ; Signed Integer                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ    ; Untyped                                                                   ;
; INIT_FILE                          ; ../rtl/dual_port_RAM1.mif ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                    ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                    ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_s7l2           ; Untyped                                                                   ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                      ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT           ; Untyped                                                                   ;
; WIDTH_A                            ; 32                        ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 7                         ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 128                       ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                   ;
; WIDTH_B                            ; 32                        ; Signed Integer                                                            ;
; WIDTHAD_B                          ; 7                         ; Signed Integer                                                            ;
; NUMWORDS_B                         ; 128                       ; Signed Integer                                                            ;
; INDATA_REG_B                       ; CLOCK0                    ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                    ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0                    ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                         ; Signed Integer                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ    ; Untyped                                                                   ;
; INIT_FILE                          ; ../rtl/dual_port_RAM2.mif ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                    ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                    ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_t7l2           ; Untyped                                                                   ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                                      ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT           ; Untyped                                                                   ;
; WIDTH_A                            ; 32                        ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 7                         ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 128                       ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                                                   ;
; WIDTH_B                            ; 32                        ; Signed Integer                                                            ;
; WIDTHAD_B                          ; 7                         ; Signed Integer                                                            ;
; NUMWORDS_B                         ; 128                       ; Signed Integer                                                            ;
; INDATA_REG_B                       ; CLOCK0                    ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                    ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0                    ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                         ; Signed Integer                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                         ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ    ; Untyped                                                                   ;
; INIT_FILE                          ; ../rtl/dual_port_RAM3.mif ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                    ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                    ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E              ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_u7l2           ; Untyped                                                                   ;
+------------------------------------+---------------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: milestone2:milestone2_unit|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                    ;
; LPM_WIDTHB                                     ; 32           ; Untyped                    ;
; LPM_WIDTHP                                     ; 48           ; Untyped                    ;
; LPM_WIDTHR                                     ; 48           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: milestone2:milestone2_unit|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                    ;
; LPM_WIDTHB                                     ; 32           ; Untyped                    ;
; LPM_WIDTHP                                     ; 48           ; Untyped                    ;
; LPM_WIDTHR                                     ; 48           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: milestone2:milestone2_unit|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                    ;
; LPM_WIDTHB                                     ; 32           ; Untyped                    ;
; LPM_WIDTHP                                     ; 48           ; Untyped                    ;
; LPM_WIDTHR                                     ; 48           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: milestone2:milestone2_unit|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+----------------------------+
; Parameter Name                                 ; Value        ; Type                       ;
+------------------------------------------------+--------------+----------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE             ;
; LPM_WIDTHA                                     ; 16           ; Untyped                    ;
; LPM_WIDTHB                                     ; 32           ; Untyped                    ;
; LPM_WIDTHP                                     ; 48           ; Untyped                    ;
; LPM_WIDTHR                                     ; 48           ; Untyped                    ;
; LPM_WIDTHS                                     ; 1            ; Untyped                    ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                    ;
; LPM_PIPELINE                                   ; 0            ; Untyped                    ;
; LATENCY                                        ; 0            ; Untyped                    ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                    ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                    ;
; USE_EAB                                        ; OFF          ; Untyped                    ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                    ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                    ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                    ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                    ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                    ;
+------------------------------------------------+--------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                       ;
+-------------------------------+------------------------------------------------------------------------------------+
; Name                          ; Value                                                                              ;
+-------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                  ;
; Entity Instance               ; SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                             ;
;     -- PLL_TYPE               ; AUTO                                                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                  ;
+-------------------------------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                          ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                             ;
; Entity Instance                           ; milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                            ;
;     -- NUMWORDS_A                         ; 128                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                            ;
;     -- NUMWORDS_B                         ; 128                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; milestone2:milestone2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                            ;
;     -- NUMWORDS_A                         ; 128                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                            ;
;     -- NUMWORDS_B                         ; 128                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                            ;
;     -- NUMWORDS_A                         ; 128                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                            ;
;     -- NUMWORDS_B                         ; 128                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                            ;
;     -- NUMWORDS_A                         ; 128                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                            ;
;     -- NUMWORDS_B                         ; 128                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                    ;
+---------------------------------------+-------------------------------------------+
; Name                                  ; Value                                     ;
+---------------------------------------+-------------------------------------------+
; Number of entity instances            ; 4                                         ;
; Entity Instance                       ; milestone2:milestone2_unit|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 16                                        ;
;     -- LPM_WIDTHB                     ; 32                                        ;
;     -- LPM_WIDTHP                     ; 48                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                        ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
; Entity Instance                       ; milestone2:milestone2_unit|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 16                                        ;
;     -- LPM_WIDTHB                     ; 32                                        ;
;     -- LPM_WIDTHP                     ; 48                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                        ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
; Entity Instance                       ; milestone2:milestone2_unit|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                        ;
;     -- LPM_WIDTHB                     ; 32                                        ;
;     -- LPM_WIDTHP                     ; 48                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                        ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
; Entity Instance                       ; milestone2:milestone2_unit|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16                                        ;
;     -- LPM_WIDTHB                     ; 32                                        ;
;     -- LPM_WIDTHP                     ; 48                                        ;
;     -- LPM_REPRESENTATION             ; SIGNED                                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                        ;
;     -- USE_EAB                        ; OFF                                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                        ;
+---------------------------------------+-------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "convert_hex_to_seven_segment:unit3" ;
+-----------------+-------+----------+---------------------------+
; Port            ; Type  ; Severity ; Details                   ;
+-----------------+-------+----------+---------------------------+
; hex_value[3..2] ; Input ; Info     ; Stuck at GND              ;
+-----------------+-------+----------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3"                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; data_b      ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_b      ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_b[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM_inst2" ;
+--------+-------+----------+---------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                       ;
+--------+-------+----------+---------------------------------------------------------------+
; data_b ; Input ; Info     ; Stuck at GND                                                  ;
; wren_b ; Input ; Info     ; Stuck at GND                                                  ;
+--------+-------+----------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM_inst0" ;
+--------+-------+----------+---------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                       ;
+--------+-------+----------+---------------------------------------------------------------+
; data_b ; Input ; Info     ; Stuck at GND                                                  ;
; wren_b ; Input ; Info     ; Stuck at GND                                                  ;
+--------+-------+----------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX"                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Overrun ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_SRAM_interface:UART_unit"                                                                                                                                               ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Frame_error ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (4 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "VGA_SRAM_interface:VGA_unit"     ;
+---------------------------+-------+----------+--------------+
; Port                      ; Type  ; Severity ; Details      ;
+---------------------------+-------+----------+--------------+
; SRAM_base_address[13..9]  ; Input ; Info     ; Stuck at VCC ;
; SRAM_base_address[16..14] ; Input ; Info     ; Stuck at GND ;
; SRAM_base_address[8..0]   ; Input ; Info     ; Stuck at GND ;
; SRAM_base_address[17]     ; Input ; Info     ; Stuck at VCC ;
+---------------------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PB_controller:PB_unit"                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; PB_pushed[3..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 160                         ;
; cycloneiii_ff         ; 1549                        ;
;     CLR               ; 228                         ;
;     CLR SCLR          ; 46                          ;
;     CLR SLD           ; 32                          ;
;     ENA CLR           ; 1110                        ;
;     ENA CLR SCLR      ; 90                          ;
;     ENA CLR SCLR SLD  ; 24                          ;
;     ENA CLR SLD       ; 18                          ;
;     plain             ; 1                           ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 5237                        ;
;     arith             ; 876                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 352                         ;
;         3 data inputs ; 523                         ;
;     normal            ; 4361                        ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 64                          ;
;         2 data inputs ; 366                         ;
;         3 data inputs ; 921                         ;
;         4 data inputs ; 3003                        ;
; cycloneiii_mac_mult   ; 8                           ;
; cycloneiii_mac_out    ; 8                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 112                         ;
;                       ;                             ;
; Max LUT depth         ; 21.00                       ;
; Average LUT depth     ; 6.93                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:25     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri Nov 27 21:36:58 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off experiment4 -c experiment4
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/clock_100_pll.v
    Info (12023): Found entity 1: Clock_100_PLL File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/Clock_100_PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/convert_hex_to_seven_segment.sv
    Info (12023): Found entity 1: convert_hex_to_seven_segment File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/convert_hex_to_seven_segment.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/experiment4.sv
    Info (12023): Found entity 1: experiment4 File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/uart_receive_controller.sv
    Info (12023): Found entity 1: UART_receive_controller File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/UART_receive_controller.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/sram_controller.sv
    Info (12023): Found entity 1: SRAM_controller File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/SRAM_controller.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/vga_controller.sv
    Info (12023): Found entity 1: VGA_controller File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/VGA_controller.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/pb_controller.sv
    Info (12023): Found entity 1: PB_controller File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/PB_controller.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/uart_sram_interface.sv
    Info (12023): Found entity 1: UART_SRAM_interface File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/UART_SRAM_interface.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/vga_sram_interface.sv
    Info (12023): Found entity 1: VGA_SRAM_interface File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/VGA_SRAM_interface.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/milestone1.sv
    Info (12023): Found entity 1: milestone1 File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone1.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/milestone2.sv
    Info (12023): Found entity 1: milestone2 File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 9
Warning (12019): Can't analyze file -- file ../rtl/Dual_Port_RAM0.sv is missing
Warning (12019): Can't analyze file -- file ../rtl/dual_port_RAM1.sv is missing
Warning (12019): Can't analyze file -- file ../rtl/dual_port_RAM2.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/dual_port_ram0.v
    Info (12023): Found entity 1: dual_port_RAM0 File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM0.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/dual_port_ram1.v
    Info (12023): Found entity 1: dual_port_RAM1 File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/dual_port_ram2.v
    Info (12023): Found entity 1: dual_port_RAM2 File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /users/kathr/desktop/university/3rd year/3dq5/github/project-group29-wednesday/rtl/dual_port_ram3.v
    Info (12023): Found entity 1: dual_port_RAM3 File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM3.v Line: 40
Info (12127): Elaborating entity "experiment4" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at experiment4.sv(351): truncated value with size 10 to match size of target (9) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 351
Warning (10034): Output port "SRAM_ADDRESS_O[19..18]" at experiment4.sv(36) has no driver File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 36
Info (12128): Elaborating entity "PB_controller" for hierarchy "PB_controller:PB_unit" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 92
Info (12128): Elaborating entity "VGA_SRAM_interface" for hierarchy "VGA_SRAM_interface:VGA_unit" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 114
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_SRAM_interface:VGA_unit|VGA_controller:VGA_unit" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/VGA_SRAM_interface.sv Line: 71
Info (12128): Elaborating entity "UART_SRAM_interface" for hierarchy "UART_SRAM_interface:UART_unit" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 131
Info (12128): Elaborating entity "UART_receive_controller" for hierarchy "UART_SRAM_interface:UART_unit|UART_receive_controller:UART_RX" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/UART_SRAM_interface.sv Line: 55
Info (12128): Elaborating entity "SRAM_controller" for hierarchy "SRAM_controller:SRAM_unit" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 151
Info (12128): Elaborating entity "Clock_100_PLL" for hierarchy "SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/SRAM_controller.sv Line: 61
Info (12128): Elaborating entity "altpll" for hierarchy "SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/Clock_100_PLL.v Line: 104
Info (12130): Elaborated megafunction instantiation "SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/Clock_100_PLL.v Line: 104
Info (12133): Instantiated megafunction "SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component" with the following parameter: File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/Clock_100_PLL.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Clock_100_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock_100_pll_altpll.v
    Info (12023): Found entity 1: Clock_100_PLL_altpll File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/clock_100_pll_altpll.v Line: 31
Info (12128): Elaborating entity "Clock_100_PLL_altpll" for hierarchy "SRAM_controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|Clock_100_PLL_altpll:auto_generated" File: c:/intelfpga_lite/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "milestone1" for hierarchy "milestone1:milestone1_unit" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 173
Info (12128): Elaborating entity "milestone2" for hierarchy "milestone2:milestone2_unit" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 196
Warning (10036): Verilog HDL or VHDL warning at milestone2.sv(838): object "CA_write" assigned a value but never read File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 838
Warning (10036): Verilog HDL or VHDL warning at milestone2.sv(839): object "sample_counter" assigned a value but never read File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 839
Warning (10036): Verilog HDL or VHDL warning at milestone2.sv(841): object "CA" assigned a value but never read File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 841
Warning (10036): Verilog HDL or VHDL warning at milestone2.sv(847): object "delay_counter" assigned a value but never read File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 847
Warning (10036): Verilog HDL or VHDL warning at milestone2.sv(856): object "S_write_finished" assigned a value but never read File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 856
Warning (10036): Verilog HDL or VHDL warning at milestone2.sv(861): object "test" assigned a value but never read File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 861
Warning (10036): Verilog HDL or VHDL warning at milestone2.sv(861): object "test2" assigned a value but never read File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 861
Warning (10036): Verilog HDL or VHDL warning at milestone2.sv(861): object "test_counter" assigned a value but never read File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 861
Warning (10036): Verilog HDL or VHDL warning at milestone2.sv(870): object "SRAM_final_S_addr" assigned a value but never read File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 870
Warning (10270): Verilog HDL Case Statement warning at milestone2.sv(108): incomplete case statement has no default case item File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 108
Warning (10230): Verilog HDL assignment warning at milestone2.sv(873): truncated value with size 9 to match size of target (8) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 873
Warning (10230): Verilog HDL assignment warning at milestone2.sv(874): truncated value with size 10 to match size of target (9) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 874
Warning (10230): Verilog HDL assignment warning at milestone2.sv(880): truncated value with size 9 to match size of target (8) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 880
Warning (10270): Verilog HDL Case Statement warning at milestone2.sv(1032): incomplete case statement has no default case item File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1032
Warning (10270): Verilog HDL Case Statement warning at milestone2.sv(1054): incomplete case statement has no default case item File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1054
Warning (10230): Verilog HDL assignment warning at milestone2.sv(1219): truncated value with size 3 to match size of target (2) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1219
Warning (10230): Verilog HDL assignment warning at milestone2.sv(1220): truncated value with size 4 to match size of target (3) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1220
Info (10264): Verilog HDL Case Statement information at milestone2.sv(1247): all case item expressions in this case statement are onehot File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1247
Warning (10230): Verilog HDL assignment warning at milestone2.sv(1704): truncated value with size 8 to match size of target (7) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1704
Warning (10230): Verilog HDL assignment warning at milestone2.sv(2040): truncated value with size 8 to match size of target (7) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 2040
Warning (10230): Verilog HDL assignment warning at milestone2.sv(2076): truncated value with size 8 to match size of target (7) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 2076
Warning (10230): Verilog HDL assignment warning at milestone2.sv(2180): truncated value with size 8 to match size of target (7) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 2180
Warning (10230): Verilog HDL assignment warning at milestone2.sv(2212): truncated value with size 8 to match size of target (7) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 2212
Warning (10230): Verilog HDL assignment warning at milestone2.sv(2325): truncated value with size 8 to match size of target (7) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 2325
Warning (10230): Verilog HDL assignment warning at milestone2.sv(2606): truncated value with size 3 to match size of target (2) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 2606
Warning (10230): Verilog HDL assignment warning at milestone2.sv(2725): truncated value with size 3 to match size of target (2) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 2725
Warning (10230): Verilog HDL assignment warning at milestone2.sv(3014): truncated value with size 3 to match size of target (2) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 3014
Info (10264): Verilog HDL Case Statement information at milestone2.sv(3073): all case item expressions in this case statement are onehot File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 3073
Warning (10240): Verilog HDL Always Construct warning at milestone2.sv(1077): inferring latch(es) for variable "write_data_b_0", which holds its previous value in one or more paths through the always construct File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Warning (10240): Verilog HDL Always Construct warning at milestone2.sv(1077): inferring latch(es) for variable "write_enable_b_0", which holds its previous value in one or more paths through the always construct File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Warning (10240): Verilog HDL Always Construct warning at milestone2.sv(1077): inferring latch(es) for variable "write_data_b_2", which holds its previous value in one or more paths through the always construct File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Warning (10240): Verilog HDL Always Construct warning at milestone2.sv(1077): inferring latch(es) for variable "write_enable_b_2", which holds its previous value in one or more paths through the always construct File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Warning (10240): Verilog HDL Always Construct warning at milestone2.sv(1077): inferring latch(es) for variable "write_data_b_3", which holds its previous value in one or more paths through the always construct File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Warning (10240): Verilog HDL Always Construct warning at milestone2.sv(1077): inferring latch(es) for variable "write_enable_b_3", which holds its previous value in one or more paths through the always construct File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_enable_b_3" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[0]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[1]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[2]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[3]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[4]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[5]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[6]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[7]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[8]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[9]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[10]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[11]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[12]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[13]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[14]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[15]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[16]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[17]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[18]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[19]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[20]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[21]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[22]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[23]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[24]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[25]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[26]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[27]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[28]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[29]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[30]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_3[31]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_enable_b_2" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[0]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[1]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[2]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[3]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[4]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[5]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[6]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[7]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[8]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[9]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[10]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[11]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[12]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[13]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[14]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[15]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[16]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[17]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[18]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[19]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[20]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[21]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[22]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[23]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[24]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[25]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[26]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[27]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[28]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[29]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[30]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_2[31]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_enable_b_0" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[0]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[1]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[2]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[3]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[4]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[5]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[6]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[7]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[8]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[9]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[10]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[11]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[12]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[13]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[14]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[15]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[16]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[17]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[18]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[19]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[20]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[21]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[22]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[23]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[24]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[25]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[26]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[27]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[28]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[29]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[30]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (10041): Inferred latch for "write_data_b_0[31]" at milestone2.sv(1077) File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 1077
Info (12128): Elaborating entity "dual_port_RAM0" for hierarchy "milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM_inst0" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 43
Info (12128): Elaborating entity "altsyncram" for hierarchy "milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM0.v Line: 98
Info (12130): Elaborated megafunction instantiation "milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM0.v Line: 98
Info (12133): Instantiated megafunction "milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM0.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../rtl/dual_port_RAM0.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r7l2.tdf
    Info (12023): Found entity 1: altsyncram_r7l2 File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_r7l2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_r7l2" for hierarchy "milestone2:milestone2_unit|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_r7l2:auto_generated" File: c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dual_port_RAM1" for hierarchy "milestone2:milestone2_unit|dual_port_RAM1:dual_port_RAM_inst1" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 62
Info (12128): Elaborating entity "altsyncram" for hierarchy "milestone2:milestone2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM1.v Line: 98
Info (12130): Elaborated megafunction instantiation "milestone2:milestone2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM1.v Line: 98
Info (12133): Instantiated megafunction "milestone2:milestone2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM1.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../rtl/dual_port_RAM1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s7l2.tdf
    Info (12023): Found entity 1: altsyncram_s7l2 File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_s7l2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_s7l2" for hierarchy "milestone2:milestone2_unit|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_s7l2:auto_generated" File: c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dual_port_RAM2" for hierarchy "milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM_inst2" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 81
Info (12128): Elaborating entity "altsyncram" for hierarchy "milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM2.v Line: 98
Info (12130): Elaborated megafunction instantiation "milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM2.v Line: 98
Info (12133): Instantiated megafunction "milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM2.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../rtl/dual_port_RAM2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t7l2.tdf
    Info (12023): Found entity 1: altsyncram_t7l2 File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_t7l2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_t7l2" for hierarchy "milestone2:milestone2_unit|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_t7l2:auto_generated" File: c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dual_port_RAM3" for hierarchy "milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 100
Info (12128): Elaborating entity "altsyncram" for hierarchy "milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM3.v Line: 98
Info (12130): Elaborated megafunction instantiation "milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM3.v Line: 98
Info (12133): Instantiated megafunction "milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/dual_port_RAM3.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../rtl/dual_port_RAM3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u7l2.tdf
    Info (12023): Found entity 1: altsyncram_u7l2 File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_u7l2" for hierarchy "milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated" File: c:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "convert_hex_to_seven_segment" for hierarchy "convert_hex_to_seven_segment:unit7" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 304
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|q_a[16]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf Line: 601
        Warning (14320): Synthesized away node "milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|q_a[17]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf Line: 636
        Warning (14320): Synthesized away node "milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|q_a[18]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf Line: 671
        Warning (14320): Synthesized away node "milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|q_a[19]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf Line: 706
        Warning (14320): Synthesized away node "milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|q_a[20]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf Line: 741
        Warning (14320): Synthesized away node "milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|q_a[21]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf Line: 776
        Warning (14320): Synthesized away node "milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|q_a[22]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf Line: 811
        Warning (14320): Synthesized away node "milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|q_a[23]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf Line: 846
        Warning (14320): Synthesized away node "milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|q_a[24]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf Line: 881
        Warning (14320): Synthesized away node "milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|q_a[25]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf Line: 916
        Warning (14320): Synthesized away node "milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|q_a[26]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf Line: 951
        Warning (14320): Synthesized away node "milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|q_a[27]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf Line: 986
        Warning (14320): Synthesized away node "milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|q_a[28]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf Line: 1021
        Warning (14320): Synthesized away node "milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|q_a[29]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf Line: 1056
        Warning (14320): Synthesized away node "milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|q_a[30]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf Line: 1091
        Warning (14320): Synthesized away node "milestone2:milestone2_unit|dual_port_RAM3:dual_port_RAM_inst3|altsyncram:altsyncram_component|altsyncram_u7l2:auto_generated|q_a[31]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/altsyncram_u7l2.tdf Line: 1126
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "milestone2:milestone2_unit|Mult2" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 898
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "milestone2:milestone2_unit|Mult3" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 899
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "milestone2:milestone2_unit|Mult0" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 896
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "milestone2:milestone2_unit|Mult1" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 897
Info (12130): Elaborated megafunction instantiation "milestone2:milestone2_unit|lpm_mult:Mult2" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 898
Info (12133): Instantiated megafunction "milestone2:milestone2_unit|lpm_mult:Mult2" with the following parameter: File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/milestone2.sv Line: 898
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "48"
    Info (12134): Parameter "LPM_WIDTHR" = "48"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_86t.tdf
    Info (12023): Found entity 1: mult_86t File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/syn/db/mult_86t.tdf Line: 31
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 168 buffer(s)
    Info (13019): Ignored 168 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/UART_SRAM_interface.sv Line: 27
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[3][1]" is stuck at GND File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 21
    Warning (13410): Pin "LED_GREEN_O[4]" is stuck at GND File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 22
    Warning (13410): Pin "LED_GREEN_O[5]" is stuck at GND File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 22
    Warning (13410): Pin "LED_GREEN_O[6]" is stuck at GND File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 22
    Warning (13410): Pin "VGA_SYNC_O" is stuck at GND File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 29
    Warning (13410): Pin "SRAM_ADDRESS_O[18]" is stuck at GND File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 36
    Warning (13410): Pin "SRAM_ADDRESS_O[19]" is stuck at GND File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 36
    Warning (13410): Pin "UART_TX_O" is stuck at VCC File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 47
Info (286030): Timing-Driven Synthesis is running
Info (17049): 57 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "PUSH_BUTTON_N_I[1]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 17
    Warning (15610): No output dependent on input pin "PUSH_BUTTON_N_I[2]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 17
    Warning (15610): No output dependent on input pin "PUSH_BUTTON_N_I[3]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 17
    Warning (15610): No output dependent on input pin "SWITCH_I[0]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 18
    Warning (15610): No output dependent on input pin "SWITCH_I[1]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 18
    Warning (15610): No output dependent on input pin "SWITCH_I[2]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 18
    Warning (15610): No output dependent on input pin "SWITCH_I[3]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 18
    Warning (15610): No output dependent on input pin "SWITCH_I[4]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 18
    Warning (15610): No output dependent on input pin "SWITCH_I[5]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 18
    Warning (15610): No output dependent on input pin "SWITCH_I[6]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 18
    Warning (15610): No output dependent on input pin "SWITCH_I[7]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 18
    Warning (15610): No output dependent on input pin "SWITCH_I[8]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 18
    Warning (15610): No output dependent on input pin "SWITCH_I[9]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 18
    Warning (15610): No output dependent on input pin "SWITCH_I[10]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 18
    Warning (15610): No output dependent on input pin "SWITCH_I[11]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 18
    Warning (15610): No output dependent on input pin "SWITCH_I[12]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 18
    Warning (15610): No output dependent on input pin "SWITCH_I[13]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 18
    Warning (15610): No output dependent on input pin "SWITCH_I[14]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 18
    Warning (15610): No output dependent on input pin "SWITCH_I[15]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 18
    Warning (15610): No output dependent on input pin "SWITCH_I[16]" File: C:/Users/kathr/Desktop/University/3rd Year/3DQ5/Github/project-group29-wednesday/rtl/experiment4.sv Line: 18
Info (21057): Implemented 6076 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 120 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 5787 logic cells
    Info (21064): Implemented 112 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 16 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings
    Info: Peak virtual memory: 4867 megabytes
    Info: Processing ended: Fri Nov 27 21:37:37 2020
    Info: Elapsed time: 00:00:39
    Info: Total CPU time (on all processors): 00:00:50


