<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="AXI_Lite_to_SPI.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AXI_Lite_Reader_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AXI_Lite_Writer.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="AXI_Lite_Writer.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="AXI_Lite_Writer.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AXI_Lite_Writer_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="AXI_SPI_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="AXI_SPI_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="AXI_SPI_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="AXI_SPI_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="AXI_SPI_top.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AXI_SPI_top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="AXI_SPI_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="AXI_SPI_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="AXI_SPI_top.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AXI_SPI_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AXI_SPI_top_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AXI_SPI_top_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AXI_SPI_top_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="M25AA160C_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="M25AA160C_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="M_SpiSender.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="M_SpiSender.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="M_SpiSender.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SPI_INVERT_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SPI_Writer_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_AXI_SPI_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_AXI_SPI_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_AXI_SPI_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_AXI_SPI_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="addr_management_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="axiToSpi.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="axiToSpi.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="axiToSpi.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="axiToSpi_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="axiToSpi_txFifo_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1490008842" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1490008842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494348764" xil_pn:in_ck="-1906388374608741597" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1494348764">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="25AA160C.v"/>
      <outfile xil_pn:name="AXI_Lite_Reader.v"/>
      <outfile xil_pn:name="AXI_Lite_Writer.v"/>
      <outfile xil_pn:name="AXI_SPI_top.v"/>
      <outfile xil_pn:name="M_SpiSender.v"/>
      <outfile xil_pn:name="SPI_Writer.v"/>
      <outfile xil_pn:name="TB_AXI_SPI.v"/>
      <outfile xil_pn:name="addr_management.v"/>
      <outfile xil_pn:name="axiToSpi.v"/>
      <outfile xil_pn:name="axiToSpi_RxFifo.v"/>
      <outfile xil_pn:name="axiToSpi_TxFifo.v"/>
    </transform>
    <transform xil_pn:end_ts="1494341519" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8119700915022018105" xil_pn:start_ts="1494341519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494341519" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3869293892167747569" xil_pn:start_ts="1494341519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494322217" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4641318271003307238" xil_pn:start_ts="1494322217">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494341519" xil_pn:in_ck="-1906388374608741597" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1494341519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="25AA160C.v"/>
      <outfile xil_pn:name="AXI_Lite_Reader.v"/>
      <outfile xil_pn:name="AXI_Lite_Writer.v"/>
      <outfile xil_pn:name="AXI_SPI_top.v"/>
      <outfile xil_pn:name="M_SpiSender.v"/>
      <outfile xil_pn:name="SPI_Writer.v"/>
      <outfile xil_pn:name="TB_AXI_SPI.v"/>
      <outfile xil_pn:name="addr_management.v"/>
      <outfile xil_pn:name="axiToSpi.v"/>
      <outfile xil_pn:name="axiToSpi_RxFifo.v"/>
      <outfile xil_pn:name="axiToSpi_TxFifo.v"/>
    </transform>
    <transform xil_pn:end_ts="1494341524" xil_pn:in_ck="-1906388374608741597" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4798479886112453198" xil_pn:start_ts="1494341519">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_AXI_SPI_beh.prj"/>
      <outfile xil_pn:name="TB_AXI_SPI_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1494341525" xil_pn:in_ck="239938332684844400" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8238929933520176465" xil_pn:start_ts="1494341524">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_AXI_SPI_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1492180535" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1492180535">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492180535" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6738259948722027982" xil_pn:start_ts="1492180535">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1492180535" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4641318271003307238" xil_pn:start_ts="1492180535">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1492180535" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1492180535">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492180535" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4807154790848793066" xil_pn:start_ts="1492180535">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1492180535" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057727724918" xil_pn:start_ts="1492180535">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1492180535" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5019460226299696336" xil_pn:start_ts="1492180535">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1492180551" xil_pn:in_ck="-460017844963571631" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-7068365938410377274" xil_pn:start_ts="1492180535">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1492180551" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5883459586568676927" xil_pn:start_ts="1492180551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1492180559" xil_pn:in_ck="-7984128716429305339" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3366436133555972164" xil_pn:start_ts="1492180551">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
