{
  "name": "arch::kernel::apic::xapic::XApic::enable",
  "safe": true,
  "callees": {
    "mm::mem_obj::HasPaddr::paddr": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns the start physical address of the memory object.\n",
      "adt": {}
    },
    "x86::msr::wrmsr": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Write 64 bits to msr register.\n\n # Safety\n Needs CPL 0.\n",
      "adt": {}
    },
    "io::io_mem::IoMem::<io::io_mem::Sensitive>::write_once": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Writes a value of the `PodOnce` type at the specified offset using one\n non-tearing memory store.\n\n Except that the offset is specified explicitly, the semantics of this\n method is the same as [`VmWriter::write_once`].\n\n # Safety\n\n The caller must ensure that the offset and the write operation is valid,\n e.g., follows the specification when used for implementing drivers, does\n not cause any out-of-bounds access, and does not cause unsound side\n effects (e.g., corrupting the kernel memory).\n",
      "adt": {
        "io::io_mem::IoMem": "ImmutableAsArgument"
      }
    }
  },
  "adts": {
    "io::io_mem::IoMem": [
      "Ref"
    ],
    "arch::kernel::apic::xapic::XApic": [
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(0)))",
      "MutRef"
    ]
  },
  "path": {
    "type": "Local",
    "path": "ostd::arch::kernel::apic::xapic::XApic::enable"
  },
  "span": "ostd/src/arch/x86/kernel/apic/xapic.rs:44:5: 65:6",
  "src": "pub(super) fn enable(&mut self) {\n        const XAPIC_ENABLE_BITS: u64 = {\n            // IA32_APIC_BASE MSR's EN bit: xAPIC global enable/disable\n            const EN_BIT_IDX: u8 = 11;\n\n            1 << EN_BIT_IDX\n        };\n\n        // SAFETY: These operations enable xAPIC, which is safe because `XApic` will only be\n        // constructed if xAPIC is known to be present.\n        unsafe {\n            // Enable xAPIC if it is not enabled by default.\n            wrmsr(\n                IA32_APIC_BASE,\n                self.io_mem.paddr() as u64 | XAPIC_ENABLE_BITS,\n            );\n\n            // Set SVR. Enable APIC and set Spurious Vector to 15 (reserved IRQ number).\n            let svr: u32 = (1 << 8) | 15;\n            self.io_mem.write_once(xapic::XAPIC_SVR as usize, &svr);\n        }\n    }",
  "mir": "fn arch::kernel::apic::xapic::XApic::enable(_1: &mut arch::kernel::apic::xapic::XApic) -> () {\n    let mut _0: ();\n    let  _2: ();\n    let mut _3: u64;\n    let mut _4: u64;\n    let mut _5: usize;\n    let mut _6: &io::io_mem::IoMem<io::io_mem::Sensitive>;\n    let  _7: u32;\n    let mut _8: u32;\n    let mut _9: u32;\n    let mut _10: bool;\n    let  _11: ();\n    let mut _12: &io::io_mem::IoMem<io::io_mem::Sensitive>;\n    let mut _13: usize;\n    let  _14: &u32;\n    debug self => _1;\n    debug svr => _7;\n    bb0: {\n        StorageLive(_3);\n        StorageLive(_4);\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = &((*_1).0: io::io_mem::IoMem<io::io_mem::Sensitive>);\n        _5 = <io::io_mem::IoMem<io::io_mem::Sensitive> as mm::mem_obj::HasPaddr>::paddr(move _6) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_6);\n        _4 = move _5 as u64;\n        StorageDead(_5);\n        _3 = BitOr(move _4, arch::kernel::apic::xapic::XApic::enable::XAPIC_ENABLE_BITS);\n        StorageDead(_4);\n        _2 = x86::msr::wrmsr(x86::msr::IA32_APIC_BASE, move _3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_3);\n        StorageLive(_7);\n        StorageLive(_8);\n        _9 = 8_i32 as u32;\n        _10 = Lt(move _9, 32_u32);\n        assert(move _10, \"attempt to shift left by `{}`, which would overflow\", 8_i32) -> [success: bb3, unwind unreachable];\n    }\n    bb3: {\n        _8 = Shl(1_u32, 8_i32);\n        _7 = BitOr(move _8, 15_u32);\n        StorageDead(_8);\n        StorageLive(_12);\n        _12 = &((*_1).0: io::io_mem::IoMem<io::io_mem::Sensitive>);\n        StorageLive(_13);\n        _13 = x86::apic::xapic::XAPIC_SVR as usize;\n        _14 = &_7;\n        _11 = io::io_mem::IoMem::<io::io_mem::Sensitive>::write_once::<u32>(move _12, move _13, _14) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_13);\n        StorageDead(_12);\n        StorageDead(_7);\n        return;\n    }\n}\n",
  "doc": "",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}