# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab2B.srcs/sources_1/new/FullAdder.vhd" \
"../../../../../Lab2/Lab2.srcs/sources_1/new/halfadd.vhd" \
"../../../../Lab2B.srcs/sim_1/new/bench.vhd" \

# Do not sort compile order
nosort
