#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12c604a90 .scope module, "psum_manager" "psum_manager" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "new_stage";
    .port_info 3 /OUTPUT 1 "new_stage_ack";
    .port_info 4 /INPUT 8 "seq1_length";
    .port_info 5 /INPUT 6 "seq2_length";
    .port_info 6 /INPUT 6 "operation_id";
    .port_info 7 /OUTPUT 1 "operation_done";
    .port_info 8 /OUTPUT 1 "bank_available";
    .port_info 9 /OUTPUT 3 "write_bank_index";
    .port_info 10 /OUTPUT 8 "write_address";
    .port_info 11 /INPUT 1 "write_enable";
    .port_info 12 /OUTPUT 8 "read_address";
    .port_info 13 /OUTPUT 3 "read_bank_index";
    .port_info 14 /OUTPUT 1 "read_bank_valid";
    .port_info 15 /OUTPUT 1 "busy";
    .port_info 16 /OUTPUT 1 "stall";
    .port_info 17 /OUTPUT 36 "bank_op_id_flat";
    .port_info 18 /OUTPUT 6 "bank_valid_out";
    .port_info 19 /INPUT 6 "bank_clear_in";
P_0x12c609610 .param/l "ADDR_WIDTH" 0 2 7, +C4<00000000000000000000000000001000>;
P_0x12c609650 .param/l "BANK_INDEX_WIDTH" 0 2 5, +C4<00000000000000000000000000000011>;
P_0x12c609690 .param/l "BANK_SETUP" 1 2 46, C4<010>;
P_0x12c6096d0 .param/l "BIG_BANK_COUNT" 0 2 3, +C4<00000000000000000000000000000011>;
P_0x12c609710 .param/l "GPR_WIDTH" 0 2 8, +C4<00000000000000000000000000000110>;
P_0x12c609750 .param/l "IDLE" 1 2 44, C4<000>;
P_0x12c609790 .param/l "OPERATION1" 1 2 47, C4<011>;
P_0x12c6097d0 .param/l "OPERATION2" 1 2 48, C4<100>;
P_0x12c609810 .param/l "OP_DONE" 1 2 51, C4<111>;
P_0x12c609850 .param/l "REDUCTION_CHECK" 1 2 49, C4<101>;
P_0x12c609890 .param/l "REDUCTION_SETUP" 1 2 50, C4<110>;
P_0x12c6098d0 .param/l "REG_SETUP" 1 2 45, C4<001>;
P_0x12c609910 .param/l "SMALL_BANK_COUNT" 0 2 2, +C4<00000000000000000000000000000011>;
P_0x12c609950 .param/l "SMALL_THRESHOLD" 0 2 6, +C4<00000000000000000000000000010000>;
P_0x12c609990 .param/l "TOTAL_BANK_COUNT" 0 2 4, +C4<000000000000000000000000000000110>;
L_0x6000014ffe90 .functor BUFZ 1, v0x600000df9b00_0, C4<0>, C4<0>, C4<0>;
L_0x6000014fff00 .functor BUFZ 8, v0x600000dfa490_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000014fff70 .functor BUFZ 3, v0x600000dfa5b0_0, C4<000>, C4<000>, C4<000>;
L_0x6000014f0000 .functor BUFZ 3, v0x600000df9dd0_0, C4<000>, C4<000>, C4<000>;
L_0x6000014f0070 .functor BUFZ 1, v0x600000df9ef0_0, C4<0>, C4<0>, C4<0>;
L_0x6000014f00e0 .functor BUFZ 8, v0x600000df9cb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000014f0150 .functor BUFZ 1, v0x600000dfa2e0_0, C4<0>, C4<0>, C4<0>;
L_0x6000014f01c0 .functor BUFZ 1, v0x600000df9200_0, C4<0>, C4<0>, C4<0>;
L_0x6000014f0230 .functor BUFZ 6, v0x600000df9050_0, C4<000000>, C4<000000>, C4<000000>;
v0x600000df8a20_0 .net *"_ivl_13", 31 0, L_0x600000ef8140;  1 drivers
L_0x130078010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600000df8ab0_0 .net *"_ivl_16", 23 0, L_0x130078010;  1 drivers
L_0x130078058 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x600000df8b40_0 .net/2u *"_ivl_17", 31 0, L_0x130078058;  1 drivers
v0x600000df8bd0_0 .net *"_ivl_19", 0 0, L_0x600000ef81e0;  1 drivers
L_0x1300780a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x600000df8c60_0 .net/2s *"_ivl_21", 1 0, L_0x1300780a0;  1 drivers
L_0x1300780e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600000df8cf0_0 .net/2s *"_ivl_23", 1 0, L_0x1300780e8;  1 drivers
v0x600000df8d80_0 .net *"_ivl_25", 1 0, L_0x600000ef8280;  1 drivers
v0x600000df8e10_0 .var "bank_available", 0 0;
o0x1300402b0 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x600000df8ea0_0 .net "bank_clear_in", 5 0, o0x1300402b0;  0 drivers
v0x600000df8f30 .array "bank_op_id", 5 0, 5 0;
v0x600000df8fc0_0 .net "bank_op_id_flat", 35 0, L_0x600000ef8000;  1 drivers
v0x600000df9050_0 .var "bank_valid", 5 0;
v0x600000df90e0_0 .net "bank_valid_out", 5 0, L_0x6000014f0230;  1 drivers
v0x600000df9170_0 .net "busy", 0 0, L_0x6000014f01c0;  1 drivers
v0x600000df9200_0 .var "busy_q", 0 0;
o0x1300404f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600000df9290_0 .net "clk", 0 0, o0x1300404f0;  0 drivers
v0x600000df9320_0 .var "counter1_load", 0 0;
v0x600000df93b0_0 .var "counter1_load_q", 0 0;
v0x600000df9440_0 .var "counter2_dec", 0 0;
v0x600000df94d0_0 .var "counter2_load", 0 0;
v0x600000df9560_0 .var "counter2_load_q", 0 0;
v0x600000df95f0_0 .var "counter_seq1", 7 0;
v0x600000df9680_0 .var "counter_seq2", 5 0;
v0x600000df9710_0 .var "curr_op_id", 5 0;
v0x600000df97a0_0 .var "free_bank_index", 2 0;
v0x600000df9830_0 .var/i "i", 31 0;
v0x600000df98c0_0 .net "need_small_bank", 0 0, L_0x600000ef8320;  1 drivers
o0x130040730 .functor BUFZ 1, C4<z>; HiZ drive
v0x600000df9950_0 .net "new_stage", 0 0, o0x130040730;  0 drivers
v0x600000df99e0_0 .var "new_stage_ack", 0 0;
v0x600000df9a70_0 .net "operation_done", 0 0, L_0x6000014ffe90;  1 drivers
v0x600000df9b00_0 .var "operation_done_q", 0 0;
o0x1300407f0 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x600000df9b90_0 .net "operation_id", 5 0, o0x1300407f0;  0 drivers
v0x600000df9c20_0 .net "read_address", 7 0, L_0x6000014f00e0;  1 drivers
v0x600000df9cb0_0 .var "read_address_q", 7 0;
v0x600000df9d40_0 .net "read_bank_index", 2 0, L_0x6000014f0000;  1 drivers
v0x600000df9dd0_0 .var "read_bank_index_q", 2 0;
v0x600000df9e60_0 .net "read_bank_valid", 0 0, L_0x6000014f0070;  1 drivers
v0x600000df9ef0_0 .var "read_bank_valid_q", 0 0;
o0x130040940 .functor BUFZ 1, C4<z>; HiZ drive
v0x600000df9f80_0 .net "reset", 0 0, o0x130040940;  0 drivers
o0x130040970 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x600000dfa010_0 .net "seq1_length", 7 0, o0x130040970;  0 drivers
v0x600000dfa0a0_0 .var "seq1_length_q", 7 0;
o0x1300409d0 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x600000dfa130_0 .net "seq2_length", 5 0, o0x1300409d0;  0 drivers
v0x600000dfa1c0_0 .var "seq2_length_q", 5 0;
v0x600000dfa250_0 .net "stall", 0 0, L_0x6000014f0150;  1 drivers
v0x600000dfa2e0_0 .var "stall_q", 0 0;
v0x600000dfa370_0 .var "state", 2 0;
v0x600000dfa400_0 .net "write_address", 7 0, L_0x6000014fff00;  1 drivers
v0x600000dfa490_0 .var "write_address_q", 7 0;
v0x600000dfa520_0 .net "write_bank_index", 2 0, L_0x6000014fff70;  1 drivers
v0x600000dfa5b0_0 .var "write_bank_index_q", 2 0;
o0x130040b80 .functor BUFZ 1, C4<z>; HiZ drive
v0x600000dfa640_0 .net "write_enable", 0 0, o0x130040b80;  0 drivers
E_0x600002af9c40 .event posedge, v0x600000df9f80_0, v0x600000df9290_0;
E_0x600002af9c80 .event anyedge, v0x600000df98c0_0, v0x600000df9050_0;
v0x600000df8f30_0 .array/port v0x600000df8f30, 0;
v0x600000df8f30_1 .array/port v0x600000df8f30, 1;
v0x600000df8f30_2 .array/port v0x600000df8f30, 2;
v0x600000df8f30_3 .array/port v0x600000df8f30, 3;
LS_0x600000ef8000_0_0 .concat8 [ 6 6 6 6], v0x600000df8f30_0, v0x600000df8f30_1, v0x600000df8f30_2, v0x600000df8f30_3;
v0x600000df8f30_4 .array/port v0x600000df8f30, 4;
v0x600000df8f30_5 .array/port v0x600000df8f30, 5;
LS_0x600000ef8000_0_4 .concat8 [ 6 6 0 0], v0x600000df8f30_4, v0x600000df8f30_5;
L_0x600000ef8000 .concat8 [ 24 12 0 0], LS_0x600000ef8000_0_0, LS_0x600000ef8000_0_4;
L_0x600000ef8140 .concat [ 8 24 0 0], v0x600000dfa0a0_0, L_0x130078010;
L_0x600000ef81e0 .cmp/gt 32, L_0x130078058, L_0x600000ef8140;
L_0x600000ef8280 .functor MUXZ 2, L_0x1300780e8, L_0x1300780a0, L_0x600000ef81e0, C4<>;
L_0x600000ef8320 .part L_0x600000ef8280, 0, 1;
S_0x12c604c00 .scope generate, "flatten[0]" "flatten[0]" 2 325, 2 325 0, S_0x12c604a90;
 .timescale 0 0;
P_0x600002af9cc0 .param/l "j" 1 2 325, +C4<00>;
v0x600000df86c0_0 .net *"_ivl_2", 5 0, v0x600000df8f30_0;  1 drivers
S_0x12c609bb0 .scope generate, "flatten[1]" "flatten[1]" 2 325, 2 325 0, S_0x12c604a90;
 .timescale 0 0;
P_0x600002af9d40 .param/l "j" 1 2 325, +C4<01>;
v0x600000df8750_0 .net *"_ivl_2", 5 0, v0x600000df8f30_1;  1 drivers
S_0x12c609d20 .scope generate, "flatten[2]" "flatten[2]" 2 325, 2 325 0, S_0x12c604a90;
 .timescale 0 0;
P_0x600002af9dc0 .param/l "j" 1 2 325, +C4<010>;
v0x600000df87e0_0 .net *"_ivl_2", 5 0, v0x600000df8f30_2;  1 drivers
S_0x12c609e90 .scope generate, "flatten[3]" "flatten[3]" 2 325, 2 325 0, S_0x12c604a90;
 .timescale 0 0;
P_0x600002af9e40 .param/l "j" 1 2 325, +C4<011>;
v0x600000df8870_0 .net *"_ivl_2", 5 0, v0x600000df8f30_3;  1 drivers
S_0x12c60a000 .scope generate, "flatten[4]" "flatten[4]" 2 325, 2 325 0, S_0x12c604a90;
 .timescale 0 0;
P_0x600002af9f00 .param/l "j" 1 2 325, +C4<0100>;
v0x600000df8900_0 .net *"_ivl_2", 5 0, v0x600000df8f30_4;  1 drivers
S_0x12c60a170 .scope generate, "flatten[5]" "flatten[5]" 2 325, 2 325 0, S_0x12c604a90;
 .timescale 0 0;
P_0x600002af9f80 .param/l "j" 1 2 325, +C4<0101>;
v0x600000df8990_0 .net *"_ivl_2", 5 0, v0x600000df8f30_5;  1 drivers
    .scope S_0x12c604a90;
T_0 ;
    %wait E_0x600002af9c80;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x600000df97a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000df8e10_0, 0, 1;
    %load/vec4 v0x600000df98c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x600000df9050_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600000df97a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000df8e10_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x600000df9050_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x600000df97a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000df8e10_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x600000df9050_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600000df97a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000df8e10_0, 0, 1;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000df8e10_0, 0, 1;
T_0.7 ;
T_0.5 ;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600000df9050_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600000df97a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000df8e10_0, 0, 1;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x600000df9050_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600000df97a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000df8e10_0, 0, 1;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x600000df9050_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x600000df97a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600000df8e10_0, 0, 1;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000df8e10_0, 0, 1;
T_0.13 ;
T_0.11 ;
T_0.9 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x12c604a90;
T_1 ;
    %wait E_0x600002af9c40;
    %load/vec4 v0x600000df9f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x600000df95f0_0, 0;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v0x600000df9680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000df93b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000df9560_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600000df9320_0;
    %assign/vec4 v0x600000df93b0_0, 0;
    %load/vec4 v0x600000df94d0_0;
    %assign/vec4 v0x600000df9560_0, 0;
    %load/vec4 v0x600000df9320_0;
    %load/vec4 v0x600000df93b0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0x600000dfa0a0_0;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x600000dfa2e0_0;
    %flag_set/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0x600000df95f0_0;
    %jmp/1 T_1.5, 9;
T_1.4 ; End of true expr.
    %load/vec4 v0x600000df95f0_0;
    %load/vec4 v0x600000dfa640_0;
    %pad/u 8;
    %sub;
    %jmp/0 T_1.5, 9;
 ; End of false expr.
    %blend;
T_1.5;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %assign/vec4 v0x600000df95f0_0, 0;
    %load/vec4 v0x600000df94d0_0;
    %load/vec4 v0x600000df9560_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %load/vec4 v0x600000dfa1c0_0;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %load/vec4 v0x600000df9680_0;
    %load/vec4 v0x600000df9440_0;
    %pad/u 6;
    %sub;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %assign/vec4 v0x600000df9680_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12c604a90;
T_2 ;
    %wait E_0x600002af9c40;
    %load/vec4 v0x600000df9f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000dfa370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000dfa0a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x600000dfa1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000dfa2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000df9200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000df9ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000df9b00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000dfa5b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000df9dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000dfa490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000df9cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000df99e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600000df9830_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x600000df9830_0;
    %pad/s 33;
    %cmpi/s 6, 0, 33;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x600000df9830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000df8f30, 0, 4;
    %load/vec4 v0x600000df9830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600000df9830_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x600000df9050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000df9320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000df94d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000df9440_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600000dfa370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000dfa2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000df9200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000df9ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000df9b00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000dfa5b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000df9dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000dfa490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000df9cb0_0, 0;
    %load/vec4 v0x600000df9050_0;
    %load/vec4 v0x600000df8ea0_0;
    %and;
    %assign/vec4 v0x600000df9050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000df9320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000df94d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000df9440_0, 0;
    %load/vec4 v0x600000df9950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600000dfa370_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000dfa370_0, 0;
T_2.13 ;
    %jmp T_2.11;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000df9200_0, 0;
    %load/vec4 v0x600000dfa010_0;
    %assign/vec4 v0x600000dfa0a0_0, 0;
    %load/vec4 v0x600000dfa130_0;
    %assign/vec4 v0x600000dfa1c0_0, 0;
    %load/vec4 v0x600000df9b90_0;
    %assign/vec4 v0x600000df9710_0, 0;
    %load/vec4 v0x600000dfa640_0;
    %assign/vec4 v0x600000dfa2e0_0, 0;
    %load/vec4 v0x600000df9950_0;
    %assign/vec4 v0x600000df99e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000dfa490_0, 0;
    %load/vec4 v0x600000df9050_0;
    %load/vec4 v0x600000df8ea0_0;
    %and;
    %assign/vec4 v0x600000df9050_0, 0;
    %load/vec4 v0x600000df9950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600000dfa370_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000dfa370_0, 0;
T_2.15 ;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000df9200_0, 0;
    %load/vec4 v0x600000dfa640_0;
    %assign/vec4 v0x600000dfa2e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000dfa490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000df99e0_0, 0;
    %load/vec4 v0x600000df9050_0;
    %load/vec4 v0x600000df8ea0_0;
    %and;
    %pushi/vec4 1, 0, 6;
    %ix/getv 4, v0x600000df97a0_0;
    %shiftl 4;
    %or;
    %assign/vec4 v0x600000df9050_0, 0;
    %load/vec4 v0x600000df9710_0;
    %load/vec4 v0x600000df97a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000df8f30, 0, 4;
    %load/vec4 v0x600000df97a0_0;
    %assign/vec4 v0x600000dfa5b0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600000dfa370_0, 0;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000df9200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000df9320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000df94d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000dfa2e0_0, 0;
    %load/vec4 v0x600000df9050_0;
    %load/vec4 v0x600000df8ea0_0;
    %and;
    %assign/vec4 v0x600000df9050_0, 0;
    %load/vec4 v0x600000dfa2e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.16, 8;
    %load/vec4 v0x600000dfa490_0;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %load/vec4 v0x600000dfa490_0;
    %load/vec4 v0x600000dfa640_0;
    %pad/u 8;
    %add;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %assign/vec4 v0x600000dfa490_0, 0;
    %load/vec4 v0x600000df95f0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.18, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000df9440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000df94d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000df9320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000dfa2e0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600000dfa370_0, 0;
    %jmp T_2.19;
T_2.18 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600000dfa370_0, 0;
T_2.19 ;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000df9200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000dfa2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000df9440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000df9ef0_0, 0;
    %load/vec4 v0x600000df9050_0;
    %load/vec4 v0x600000df8ea0_0;
    %and;
    %assign/vec4 v0x600000df9050_0, 0;
    %load/vec4 v0x600000df9680_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.20, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000df9cb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000dfa490_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600000dfa370_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600000dfa370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000df9b00_0, 0;
T_2.21 ;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000df9200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000dfa2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000df9ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000df9320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000df9cb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600000dfa490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000df9440_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000dfa370_0, 0;
    %load/vec4 v0x600000df9050_0;
    %load/vec4 v0x600000df8ea0_0;
    %and;
    %pushi/vec4 1, 0, 6;
    %ix/getv 4, v0x600000df97a0_0;
    %shiftl 4;
    %or;
    %assign/vec4 v0x600000df9050_0, 0;
    %load/vec4 v0x600000df9710_0;
    %load/vec4 v0x600000df97a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600000df8f30, 0, 4;
    %load/vec4 v0x600000df97a0_0;
    %assign/vec4 v0x600000dfa5b0_0, 0;
    %load/vec4 v0x600000dfa520_0;
    %assign/vec4 v0x600000df9dd0_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000df9200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000dfa2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000df9ef0_0, 0;
    %load/vec4 v0x600000dfa2e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.22, 8;
    %load/vec4 v0x600000dfa490_0;
    %jmp/1 T_2.23, 8;
T_2.22 ; End of true expr.
    %load/vec4 v0x600000dfa490_0;
    %load/vec4 v0x600000dfa640_0;
    %pad/u 8;
    %add;
    %jmp/0 T_2.23, 8;
 ; End of false expr.
    %blend;
T_2.23;
    %assign/vec4 v0x600000dfa490_0, 0;
    %load/vec4 v0x600000dfa2e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.24, 8;
    %load/vec4 v0x600000df9cb0_0;
    %jmp/1 T_2.25, 8;
T_2.24 ; End of true expr.
    %load/vec4 v0x600000df9cb0_0;
    %load/vec4 v0x600000dfa640_0;
    %pad/u 8;
    %add;
    %jmp/0 T_2.25, 8;
 ; End of false expr.
    %blend;
T_2.25;
    %assign/vec4 v0x600000df9cb0_0, 0;
    %load/vec4 v0x600000df95f0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.26, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000df9440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000df94d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600000df9320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600000dfa2e0_0, 0;
    %load/vec4 v0x600000df9050_0;
    %load/vec4 v0x600000df8ea0_0;
    %and;
    %pushi/vec4 1, 0, 6;
    %ix/getv 4, v0x600000df9dd0_0;
    %shiftl 4;
    %inv;
    %and;
    %assign/vec4 v0x600000df9050_0, 0;
    %load/vec4 v0x600000df9680_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.28, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_2.29, 8;
T_2.28 ; End of true expr.
    %pushi/vec4 6, 0, 3;
    %jmp/0 T_2.29, 8;
 ; End of false expr.
    %blend;
T_2.29;
    %assign/vec4 v0x600000dfa370_0, 0;
    %load/vec4 v0x600000df9680_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.30, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.31, 8;
T_2.30 ; End of true expr.
    %load/vec4 v0x600000df9b00_0;
    %jmp/0 T_2.31, 8;
 ; End of false expr.
    %blend;
T_2.31;
    %assign/vec4 v0x600000df9b00_0, 0;
    %jmp T_2.27;
T_2.26 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600000dfa370_0, 0;
T_2.27 ;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/Users/konwer/Desktop/vvip_research/verilog/psum_m.sv";
