# Weekly Progress Report - Week 02
**Date:** 14.11.2025

## What have done this week:
    1. ASIC definition and basic 
    2. Get familiar with HDL code 
        Verilog
        SystemVerilog
        VHDL

## Plan for the Next Week:
    1. Learn how to write Verilog codes
    2. Write a simple & basic module with Verilog