
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010998                       # Number of seconds simulated
sim_ticks                                 10997584500                       # Number of ticks simulated
final_tick                                10997584500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 701045                       # Simulator instruction rate (inst/s)
host_op_rate                                  1098503                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1378224117                       # Simulator tick rate (ticks/s)
host_mem_usage                                 696772                       # Number of bytes of host memory used
host_seconds                                     7.98                       # Real time elapsed on the host
sim_insts                                     5593992                       # Number of instructions simulated
sim_ops                                       8765530                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10997584500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          103104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          626688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             729792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       103104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        103104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        40064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           40064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             9792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           626                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                626                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            9375150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           56984150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              66359299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       9375150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9375150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         3642982                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3642982                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         3642982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           9375150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          56984150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             70002281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       11403                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        626                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11403                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      626                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 729344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   37952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  729792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                40064                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               18                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   10997504500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11403                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  626                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5078                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    150.862544                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   103.474935                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.986175                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3062     60.30%     60.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1330     26.19%     86.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          276      5.44%     91.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          101      1.99%     93.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           66      1.30%     95.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           42      0.83%     96.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           26      0.51%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           37      0.73%     97.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          138      2.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5078                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           35                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     318.628571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     99.656234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    755.017105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            25     71.43%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            4     11.43%     82.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            4     11.43%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      2.86%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      2.86%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            35                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           35                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.942857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.916062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.968409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               17     48.57%     48.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      8.57%     57.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               15     42.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            35                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    218963000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               432638000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   56980000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19214.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37964.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        66.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     66.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.28                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     6400                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     501                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 56.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.16                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     914249.27                       # Average gap between requests
system.mem_ctrls.pageHitRate                    57.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 15351000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  8136480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                39155760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 433260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         356491200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            151456410                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             10256640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1597921470                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       255441600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1565335320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4000079610                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            363.723471                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          10638192500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      9827500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     150800000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   6469085000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    665198500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     198342750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3504330750                       # Time in different power states
system.mem_ctrls_1.actEnergy                 20977320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 11134530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                42211680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2662200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         492326640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            191327910                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             14048640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2140920570                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       419089440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1145627820                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4480326750                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            407.391891                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          10541055250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     12701000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     208260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   4755040250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   1091228250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     235524500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4694830500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  10997584500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10997584500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1906607                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      692160                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           944                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            66                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  10997584500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10997584500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     7320536                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           243                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    64                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     10997584500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         21995169                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                     5593992                       # Number of instructions committed
system.cpu.committedOps                       8765530                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses               8502803                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                 472229                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      176130                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       424480                       # number of instructions that are conditional controls
system.cpu.num_int_insts                      8502803                       # number of integer instructions
system.cpu.num_fp_insts                        472229                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            18733048                       # number of times the integer registers were read
system.cpu.num_int_register_writes            7247925                       # number of times the integer registers were written
system.cpu.num_fp_register_reads               573923                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              370202                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads              3420034                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             3173527                       # number of times the CC registers were written
system.cpu.num_mem_refs                       2598728                       # number of memory refs
system.cpu.num_load_insts                     1906573                       # Number of load instructions
system.cpu.num_store_insts                     692155                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                   21995169                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                            679786                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 36830      0.42%      0.42% # Class of executed instruction
system.cpu.op_class::IntAlu                   5855325     66.80%     67.22% # Class of executed instruction
system.cpu.op_class::IntMult                     1993      0.02%     67.24% # Class of executed instruction
system.cpu.op_class::IntDiv                     52014      0.59%     67.84% # Class of executed instruction
system.cpu.op_class::FloatAdd                   43120      0.49%     68.33% # Class of executed instruction
system.cpu.op_class::FloatCmp                    6144      0.07%     68.40% # Class of executed instruction
system.cpu.op_class::FloatCvt                   32768      0.37%     68.77% # Class of executed instruction
system.cpu.op_class::FloatMult                   2048      0.02%     68.79% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     68.79% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     68.79% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     68.79% # Class of executed instruction
system.cpu.op_class::FloatSqrt                   4096      0.05%     68.84% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6172      0.07%     68.91% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     68.91% # Class of executed instruction
system.cpu.op_class::SimdAlu                    17570      0.20%     69.11% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.11% # Class of executed instruction
system.cpu.op_class::SimdCvt                    12782      0.15%     69.26% # Class of executed instruction
system.cpu.op_class::SimdMisc                   15034      0.17%     69.43% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.43% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.43% # Class of executed instruction
system.cpu.op_class::SimdShift                   1034      0.01%     69.44% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.44% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.44% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               38912      0.44%     69.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                2048      0.02%     69.91% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                2048      0.02%     69.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              36864      0.42%     70.35% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.35% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.35% # Class of executed instruction
system.cpu.op_class::MemRead                  1756829     20.04%     90.40% # Class of executed instruction
system.cpu.op_class::MemWrite                  641760      7.32%     97.72% # Class of executed instruction
system.cpu.op_class::FloatMemRead              149744      1.71%     99.43% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              50395      0.57%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    8765530                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10997584500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1990.588073                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2598767                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             13762                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            188.836434                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1990.588073                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.971967                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.971967                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1643                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5211296                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5211296                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10997584500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1895296                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1895296                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       689709                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         689709                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       2585005                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2585005                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2585005                       # number of overall hits
system.cpu.dcache.overall_hits::total         2585005                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        11311                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11311                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2451                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2451                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        13762                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13762                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        13762                       # number of overall misses
system.cpu.dcache.overall_misses::total         13762                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    776486000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    776486000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    172538500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    172538500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    949024500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    949024500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    949024500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    949024500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1906607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1906607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       692160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       692160                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2598767                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2598767                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2598767                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2598767                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.005933                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005933                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003541                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003541                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.005296                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005296                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.005296                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005296                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 68648.749005                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68648.749005                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 70395.144839                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70395.144839                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 68959.780555                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68959.780555                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 68959.780555                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68959.780555                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         2400                       # number of writebacks
system.cpu.dcache.writebacks::total              2400                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        11311                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11311                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2451                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2451                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        13762                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        13762                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        13762                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        13762                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    765175000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    765175000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    170087500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    170087500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    935262500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    935262500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    935262500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    935262500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.005933                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005933                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003541                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003541                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.005296                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005296                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.005296                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005296                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 67648.749005                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67648.749005                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 69395.144839                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69395.144839                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 67959.780555                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67959.780555                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 67959.780555                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67959.780555                       # average overall mshr miss latency
system.cpu.dcache.replacements                  11714                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  10997584500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  10997584500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10997584500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           998.017012                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7320536                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1677                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4365.257007                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   998.017012                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.487313                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.487313                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1342                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          732                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          471                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.655273                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14642749                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14642749                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10997584500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      7318859                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7318859                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       7318859                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7318859                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      7318859                       # number of overall hits
system.cpu.icache.overall_hits::total         7318859                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1677                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1677                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1677                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1677                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1677                       # number of overall misses
system.cpu.icache.overall_misses::total          1677                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    144722000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    144722000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    144722000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    144722000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    144722000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    144722000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      7320536                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7320536                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      7320536                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7320536                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      7320536                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7320536                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000229                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000229                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000229                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000229                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000229                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000229                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 86298.151461                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86298.151461                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 86298.151461                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86298.151461                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 86298.151461                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86298.151461                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          335                       # number of writebacks
system.cpu.icache.writebacks::total               335                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1677                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1677                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1677                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1677                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1677                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1677                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    143045000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143045000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    143045000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143045000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    143045000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143045000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000229                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000229                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000229                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000229                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000229                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 85298.151461                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85298.151461                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 85298.151461                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85298.151461                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 85298.151461                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85298.151461                       # average overall mshr miss latency
system.cpu.icache.replacements                    335                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  10997584500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  10997584500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  10997584500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8184.673200                       # Cycle average of tags in use
system.l2.tags.total_refs                       27311                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11578                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.358870                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       58.193246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1035.833706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       7090.646248                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.003552                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.063222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.432779                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.499553                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         10131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6535                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3425                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.618347                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     66550                       # Number of tag accesses
system.l2.tags.data_accesses                    66550                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  10997584500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         2400                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2400                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          335                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              335                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                618                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   618                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              66                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 66                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           3352                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3352                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    66                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  3970                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4036                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   66                       # number of overall hits
system.l2.overall_hits::cpu.data                 3970                       # number of overall hits
system.l2.overall_hits::total                    4036                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             1833                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1833                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1611                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1611                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         7959                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7959                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1611                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                9792                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11403                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1611                       # number of overall misses
system.l2.overall_misses::cpu.data               9792                       # number of overall misses
system.l2.overall_misses::total                 11403                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    159921000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     159921000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    139832500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    139832500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    712998500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    712998500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     139832500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     872919500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1012752000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    139832500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    872919500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1012752000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         2400                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2400                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          335                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          335                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           2451                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2451                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        11311                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         11311                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1677                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             13762                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                15439                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1677                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            13762                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               15439                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.747858                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.747858                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.960644                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.960644                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.703651                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.703651                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.960644                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.711524                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.738584                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.960644                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.711524                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.738584                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 87245.499182                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87245.499182                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 86798.572315                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86798.572315                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 89583.930142                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89583.930142                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 86798.572315                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 89146.190768                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88814.522494                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 86798.572315                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 89146.190768                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88814.522494                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                  626                       # number of writebacks
system.l2.writebacks::total                       626                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          175                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           175                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         1833                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1833                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1611                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1611                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         7959                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7959                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1611                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           9792                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11403                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1611                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          9792                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11403                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    141591000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    141591000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    123722500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    123722500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    633408500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    633408500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    123722500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    774999500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    898722000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    123722500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    774999500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    898722000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.747858                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.747858                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.960644                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.960644                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.703651                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.703651                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.960644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.711524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.738584                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.960644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.711524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.738584                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 77245.499182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77245.499182                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 76798.572315                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76798.572315                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 79583.930142                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79583.930142                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 76798.572315                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79146.190768                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78814.522494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 76798.572315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79146.190768                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78814.522494                       # average overall mshr miss latency
system.l2.replacements                           1447                       # number of replacements
system.membus.snoop_filter.tot_requests         12453                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1050                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  10997584500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9570                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          626                       # Transaction distribution
system.membus.trans_dist::CleanEvict              424                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1833                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1833                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9570                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        23856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        23856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  23856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       769856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       769856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  769856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             11403                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   11403    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               11403                       # Request fanout histogram
system.membus.reqLayer2.occupancy            14979000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           61326000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        27488                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        12049                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            572                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          572                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  10997584500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             12988                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3026                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          335                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10135                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2451                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2451                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1677                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        11311                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3689                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        39238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 42927                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       128768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1034368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1163136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1447                       # Total snoops (count)
system.tol2bus.snoopTraffic                     40064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            16886                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.033993                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.181216                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  16312     96.60%     96.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    574      3.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              16886                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           16479000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2515500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20643000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
