Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 00:16:09 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_20_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 Delay1No21_instance/Y_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 1.059ns (29.992%)  route 2.472ns (70.008%))
  Logic Levels:           9  (CARRY8=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns = ( 6.426 - 4.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.921ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.836ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=49069, routed)       2.024     2.975    Delay1No21_instance/clk_IBUF_BUFG
    SLICE_X132Y455       FDCE                                         r  Delay1No21_instance/Y_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y455       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.054 r  Delay1No21_instance/Y_reg[22]/Q
                         net (fo=5, routed)           0.890     3.944    Delay1No20_instance/Y_reg[33]_0[22]
    SLICE_X127Y387       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     4.066 r  Delay1No20_instance/geqOp_carry__0_i_13__3/O
                         net (fo=1, routed)           0.009     4.075    Sum10_3_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[3]
    SLICE_X127Y387       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.229 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.255    Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y388       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.307 r  Sum10_3_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.212     4.519    Delay1No21_instance/CO[0]
    SLICE_X127Y389       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066     4.585 r  Delay1No21_instance/shiftedFracY_d1[12]_i_4__3/O
                         net (fo=3, routed)           0.137     4.722    Delay1No20_instance/Y_reg[23]_0[0]
    SLICE_X127Y388       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     4.872 r  Delay1No20_instance/shiftedFracY_d1[32]_i_9__3/O
                         net (fo=3, routed)           0.048     4.920    Delay1No20_instance/shiftedFracY_d1[32]_i_9__3_n_0
    SLICE_X127Y388       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     4.970 r  Delay1No20_instance/shiftedFracY_d1[12]_i_3__3/O
                         net (fo=33, routed)          0.408     5.378    Delay1No21_instance/shiftVal__5[0]
    SLICE_X126Y385       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     5.527 r  Delay1No21_instance/shiftedFracY_d1[30]_i_2__3/O
                         net (fo=6, routed)           0.361     5.888    Delay1No21_instance/shiftedFracY_d1_reg[38][13]
    SLICE_X127Y383       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     6.037 r  Delay1No21_instance/shiftedFracY_d1[34]_i_1__3/O
                         net (fo=2, routed)           0.331     6.368    Delay1No20_instance/Y_reg[26]_0[11]
    SLICE_X125Y382       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.088     6.456 r  Delay1No20_instance/shiftedFracY_d1[18]_i_1__3/O
                         net (fo=1, routed)           0.050     6.506    Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY[7]
    SLICE_X125Y382       FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=49069, routed)       1.766     6.426    Sum10_3_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X125Y382       FDRE                                         r  Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]/C
                         clock pessimism              0.384     6.810    
                         clock uncertainty           -0.035     6.774    
    SLICE_X125Y382       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.799    Sum10_3_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[18]
  -------------------------------------------------------------------
                         required time                          6.799    
                         arrival time                          -6.506    
  -------------------------------------------------------------------
                         slack                                  0.294    




