Warning (10268): Verilog HDL information at de10_standard.v(861): always construct contains both blocking and non-blocking assignments File: C:/Quartus_Projects/DecisionTree_Seq_ENC_GPIO_UART/OPE/Verilog Project - backup- do not open/de10_standard.v Line: 861
