

================================================================
== Vitis HLS Report for 'B_IO_L2_in_boundary_x0'
================================================================
* Date:           Sun Sep 18 09:11:38 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.417 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    98394|   630874|  0.328 ms|  2.103 ms|  98394|  630874|     none|
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                          Loop Name                                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- B_IO_L2_in_boundary_x0_loop_1_B_IO_L2_in_boundary_x0_loop_2_B_IO_L2_in_boundary_x0_loop_3  |    98304|   630784|   12 ~ 77|          -|          -|  8192|        no|
        | + B_IO_L2_in_boundary_x0_loop_5                                                             |        8|        8|         2|          1|          1|     8|       yes|
        | + B_IO_L2_in_boundary_x0_loop_6_B_IO_L2_in_boundary_x0_loop_7                               |       64|       64|         2|          1|          1|    64|       yes|
        | + B_IO_L2_in_boundary_x0_loop_9                                                             |        8|        8|         2|          1|          1|     8|       yes|
        | + B_IO_L2_in_boundary_x0_loop_10_B_IO_L2_in_boundary_x0_loop_11                             |       64|       64|         2|          1|          1|    64|       yes|
        |- B_IO_L2_in_boundary_x0_loop_12                                                             |       88|       88|        11|          -|          -|     8|        no|
        | + B_IO_L2_in_boundary_x0_loop_13                                                            |        8|        8|         1|          -|          -|     8|        no|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
  Pipeline-2 : II = 1, D = 2, States = { 9 10 }
  Pipeline-3 : II = 1, D = 2, States = { 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 9 14 
3 --> 5 4 
4 --> 3 
5 --> 8 6 
6 --> 8 7 
7 --> 6 
8 --> 2 
9 --> 11 10 
10 --> 9 
11 --> 8 12 
12 --> 8 13 
13 --> 12 
14 --> 15 
15 --> 16 
16 --> 16 14 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_0_7_x0155, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_7_x019, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_0_7_x0155, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_7_x019, void @empty_271, i32 0, i32 0, void @empty_1068, i32 0, i32 0, void @empty_1068, void @empty_1068, void @empty_1068, i32 0, i32 0, i32 0, i32 0, void @empty_1068, void @empty_1068"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.20ns)   --->   "%local_B_ping_V = alloca i64 1" [./dut.cpp:2495]   --->   Operation 21 'alloca' 'local_B_ping_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 22 [1/1] (1.20ns)   --->   "%local_B_pong_V = alloca i64 1" [./dut.cpp:2497]   --->   Operation 22 'alloca' 'local_B_pong_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln2495 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_B_ping_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:2495]   --->   Operation 23 'specmemcore' 'specmemcore_ln2495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln2497 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_B_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:2497]   --->   Operation 24 'specmemcore' 'specmemcore_ln2497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%br_ln2508 = br void" [./dut.cpp:2508]   --->   Operation 25 'br' 'br_ln2508' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten31 = phi i14 0, void, i14 %add_ln890_24, void %.loopexit388"   --->   Operation 26 'phi' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i11 0, void, i11 %select_ln890_2, void %.loopexit388"   --->   Operation 27 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%c2_V = phi i6 0, void, i6 %select_ln691_2, void %.loopexit388"   --->   Operation 28 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 0, void, i1 1, void %.loopexit388"   --->   Operation 29 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%arb_1 = phi i1 0, void, i1 %arb, void %.loopexit388"   --->   Operation 30 'phi' 'arb_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.76ns)   --->   "%add_ln890_24 = add i14 %indvar_flatten31, i14 1"   --->   Operation 31 'add' 'add_ln890_24' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.65ns)   --->   "%icmp_ln890 = icmp_eq  i14 %indvar_flatten31, i14 8192"   --->   Operation 32 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split26, void %.preheader.preheader"   --->   Operation 33 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @B_IO_L2_in_boundary_x0_loop_1_B_IO_L2_in_boundary_x0_loop_2_B_IO_L2_in_boundary_x0_loop_3_str"   --->   Operation 34 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.61ns)   --->   "%icmp_ln890_678 = icmp_eq  i11 %indvar_flatten17, i11 512"   --->   Operation 36 'icmp' 'icmp_ln890_678' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln2509)   --->   "%or_ln2508 = or i1 %icmp_ln890_678, i1 %intra_trans_en" [./dut.cpp:2508]   --->   Operation 37 'or' 'or_ln2508' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.12ns)   --->   "%xor_ln2508 = xor i1 %icmp_ln890_678, i1 1" [./dut.cpp:2508]   --->   Operation 38 'xor' 'xor_ln2508' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln2509)   --->   "%and_ln2508 = and i1 %arb_1, i1 %xor_ln2508" [./dut.cpp:2508]   --->   Operation 39 'and' 'and_ln2508' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.61ns)   --->   "%icmp_ln89076 = icmp_eq  i6 %c2_V, i6 32"   --->   Operation 40 'icmp' 'icmp_ln89076' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.12ns)   --->   "%and_ln2508_1 = and i1 %icmp_ln89076, i1 %xor_ln2508" [./dut.cpp:2508]   --->   Operation 41 'and' 'and_ln2508_1' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @B_IO_L2_in_boundary_x0_loop_2_B_IO_L2_in_boundary_x0_loop_3_str"   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln2509 = or i1 %and_ln2508_1, i1 %or_ln2508" [./dut.cpp:2509]   --->   Operation 43 'or' 'or_ln2509' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln2509)   --->   "%xor_ln2509 = xor i1 %icmp_ln89076, i1 1" [./dut.cpp:2509]   --->   Operation 44 'xor' 'xor_ln2509' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln2509)   --->   "%or_ln2509_1 = or i1 %icmp_ln890_678, i1 %xor_ln2509" [./dut.cpp:2509]   --->   Operation 45 'or' 'or_ln2509_1' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln2509 = and i1 %and_ln2508, i1 %or_ln2509_1" [./dut.cpp:2509]   --->   Operation 46 'and' 'and_ln2509' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln2510 = specloopname void @_ssdm_op_SpecLoopName, void @empty_77" [./dut.cpp:2510]   --->   Operation 47 'specloopname' 'specloopname_ln2510' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln2514 = br i1 %and_ln2509, void %.preheader5.preheader, void %.preheader2.preheader" [./dut.cpp:2514]   --->   Operation 48 'br' 'br_ln2514' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 49 'br' 'br_ln890' <Predicate = (!icmp_ln890 & !and_ln2509)> <Delay = 0.38>
ST_2 : Operation 50 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader2"   --->   Operation 50 'br' 'br_ln890' <Predicate = (!icmp_ln890 & and_ln2509)> <Delay = 0.38>
ST_2 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 51 'br' 'br_ln890' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%c4_V_1 = phi i4 %add_ln691_843, void %.split16, i4 0, void %.preheader5.preheader"   --->   Operation 52 'phi' 'c4_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.70ns)   --->   "%add_ln691_843 = add i4 %c4_V_1, i4 1"   --->   Operation 53 'add' 'add_ln691_843' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.65ns)   --->   "%icmp_ln890_681 = icmp_eq  i4 %c4_V_1, i4 8"   --->   Operation 54 'icmp' 'icmp_ln890_681' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln2519 = br i1 %icmp_ln890_681, void %.split16, void %.loopexit386" [./dut.cpp:2519]   --->   Operation 56 'br' 'br_ln2519' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.41>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln890_122 = zext i4 %c4_V_1"   --->   Operation 57 'zext' 'zext_ln890_122' <Predicate = (!icmp_ln890_681)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr = getelementptr i512 %local_B_pong_V, i64 0, i64 %zext_ln890_122" [./dut.cpp:2526]   --->   Operation 58 'getelementptr' 'local_B_pong_V_addr' <Predicate = (!icmp_ln890_681)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln2519 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1068" [./dut.cpp:2519]   --->   Operation 59 'specpipeline' 'specpipeline_ln2519' <Predicate = (!icmp_ln890_681)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln2519 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [./dut.cpp:2519]   --->   Operation 60 'specloopname' 'specloopname_ln2519' <Predicate = (!icmp_ln890_681)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.21ns)   --->   "%tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_7_x019" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'read' 'tmp' <Predicate = (!icmp_ln890_681)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_4 : Operation 62 [1/1] (1.20ns)   --->   "%store_ln2526 = store i512 %tmp, i3 %local_B_pong_V_addr" [./dut.cpp:2526]   --->   Operation 62 'store' 'store_ln2526' <Predicate = (!icmp_ln890_681)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 63 'br' 'br_ln0' <Predicate = (!icmp_ln890_681)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.38>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln2530 = br i1 %or_ln2509, void %.loopexit388, void %.preheader3.preheader.preheader" [./dut.cpp:2530]   --->   Operation 64 'br' 'br_ln2530' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.38ns)   --->   "%br_ln2531 = br void %.preheader3.preheader" [./dut.cpp:2531]   --->   Operation 65 'br' 'br_ln2531' <Predicate = (or_ln2509)> <Delay = 0.38>

State 6 <SV = 4> <Delay = 2.25>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 %add_ln890_22, void %.preheader3, i7 0, void %.preheader3.preheader.preheader"   --->   Operation 66 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%c6_V_2 = phi i4 %select_ln890_1, void %.preheader3, i4 0, void %.preheader3.preheader.preheader"   --->   Operation 67 'phi' 'c6_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%c7_V_2 = phi i4 %select_ln691_1, void %.preheader3, i4 0, void %.preheader3.preheader.preheader"   --->   Operation 68 'phi' 'c7_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.70ns)   --->   "%add_ln890_22 = add i7 %indvar_flatten, i7 1"   --->   Operation 69 'add' 'add_ln890_22' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.59ns)   --->   "%icmp_ln890_684 = icmp_eq  i7 %indvar_flatten, i7 64"   --->   Operation 70 'icmp' 'icmp_ln890_684' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_684, void %.preheader3, void %.loopexit388.loopexit81"   --->   Operation 71 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.70ns)   --->   "%add_ln691_848 = add i4 %c6_V_2, i4 1"   --->   Operation 72 'add' 'add_ln691_848' <Predicate = (!icmp_ln890_684)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.65ns)   --->   "%icmp_ln890_686 = icmp_eq  i4 %c7_V_2, i4 8"   --->   Operation 73 'icmp' 'icmp_ln890_686' <Predicate = (!icmp_ln890_684)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.35ns)   --->   "%select_ln890_1 = select i1 %icmp_ln890_686, i4 %add_ln691_848, i4 %c6_V_2"   --->   Operation 74 'select' 'select_ln890_1' <Predicate = (!icmp_ln890_684)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln890_124 = zext i4 %select_ln890_1"   --->   Operation 75 'zext' 'zext_ln890_124' <Predicate = (!icmp_ln890_684)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr_2 = getelementptr i512 %local_B_ping_V, i64 0, i64 %zext_ln890_124"   --->   Operation 76 'getelementptr' 'local_B_ping_V_addr_2' <Predicate = (!icmp_ln890_684)> <Delay = 0.00>
ST_6 : Operation 77 [2/2] (1.20ns)   --->   "%local_B_ping_V_load_1 = load i3 %local_B_ping_V_addr_2"   --->   Operation 77 'load' 'local_B_ping_V_load_1' <Predicate = (!icmp_ln890_684)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_6 : Operation 78 [1/1] (0.70ns)   --->   "%add_ln691_849 = add i4 %c7_V_2, i4 1"   --->   Operation 78 'add' 'add_ln691_849' <Predicate = (!icmp_ln890_684)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.35ns)   --->   "%select_ln691_1 = select i1 %icmp_ln890_686, i4 1, i4 %add_ln691_849"   --->   Operation 79 'select' 'select_ln691_1' <Predicate = (!icmp_ln890_684)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 5> <Delay = 2.41>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @B_IO_L2_in_boundary_x0_loop_6_B_IO_L2_in_boundary_x0_loop_7_str"   --->   Operation 80 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_684)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 81 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_684)> <Delay = 0.00>
ST_7 : Operation 82 [1/2] (1.20ns)   --->   "%local_B_ping_V_load_1 = load i3 %local_B_ping_V_addr_2"   --->   Operation 82 'load' 'local_B_ping_V_load_1' <Predicate = (!icmp_ln890_684)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln2533 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1068" [./dut.cpp:2533]   --->   Operation 83 'specpipeline' 'specpipeline_ln2533' <Predicate = (!icmp_ln890_684)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln2533 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [./dut.cpp:2533]   --->   Operation 84 'specloopname' 'specloopname_ln2533' <Predicate = (!icmp_ln890_684)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_7_x0155, i512 %local_B_ping_V_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 85 'write' 'write_ln174' <Predicate = (!icmp_ln890_684)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3.preheader"   --->   Operation 86 'br' 'br_ln0' <Predicate = (!icmp_ln890_684)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 1.03>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit388"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!and_ln2509 & or_ln2509)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit388"   --->   Operation 88 'br' 'br_ln0' <Predicate = (and_ln2509 & or_ln2509)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.12ns)   --->   "%arb = xor i1 %and_ln2509, i1 1" [./dut.cpp:2578]   --->   Operation 89 'xor' 'arb' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.70ns)   --->   "%add_ln691_850 = add i6 %c2_V, i6 1"   --->   Operation 90 'add' 'add_ln691_850' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln691_2)   --->   "%or_ln691 = or i1 %and_ln2508_1, i1 %icmp_ln890_678"   --->   Operation 91 'or' 'or_ln691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln691_2 = select i1 %or_ln691, i6 1, i6 %add_ln691_850"   --->   Operation 92 'select' 'select_ln691_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.73ns)   --->   "%add_ln890_23 = add i11 %indvar_flatten17, i11 1"   --->   Operation 93 'add' 'add_ln890_23' <Predicate = (!icmp_ln890_678)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.30ns)   --->   "%select_ln890_2 = select i1 %icmp_ln890_678, i11 1, i11 %add_ln890_23"   --->   Operation 94 'select' 'select_ln890_2' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 95 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.70>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %add_ln691, void %.split10, i4 0, void %.preheader2.preheader"   --->   Operation 96 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c4_V, i4 1"   --->   Operation 97 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.65ns)   --->   "%icmp_ln890_680 = icmp_eq  i4 %c4_V, i4 8"   --->   Operation 98 'icmp' 'icmp_ln890_680' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 99 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln2550 = br i1 %icmp_ln890_680, void %.split10, void %.loopexit387" [./dut.cpp:2550]   --->   Operation 100 'br' 'br_ln2550' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 2.41>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln890_121 = zext i4 %c4_V"   --->   Operation 101 'zext' 'zext_ln890_121' <Predicate = (!icmp_ln890_680)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr_1 = getelementptr i512 %local_B_ping_V, i64 0, i64 %zext_ln890_121" [./dut.cpp:2557]   --->   Operation 102 'getelementptr' 'local_B_ping_V_addr_1' <Predicate = (!icmp_ln890_680)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln2550 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1068" [./dut.cpp:2550]   --->   Operation 103 'specpipeline' 'specpipeline_ln2550' <Predicate = (!icmp_ln890_680)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln2550 = specloopname void @_ssdm_op_SpecLoopName, void @empty_626" [./dut.cpp:2550]   --->   Operation 104 'specloopname' 'specloopname_ln2550' <Predicate = (!icmp_ln890_680)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (1.21ns)   --->   "%tmp_128 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_B_IO_L2_in_7_x019" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'read' 'tmp_128' <Predicate = (!icmp_ln890_680)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_10 : Operation 106 [1/1] (1.20ns)   --->   "%store_ln2557 = store i512 %tmp_128, i3 %local_B_ping_V_addr_1" [./dut.cpp:2557]   --->   Operation 106 'store' 'store_ln2557' <Predicate = (!icmp_ln890_680)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 107 'br' 'br_ln0' <Predicate = (!icmp_ln890_680)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 0.38>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln2561 = br i1 %or_ln2509, void %.loopexit388, void %.preheader1.preheader.preheader" [./dut.cpp:2561]   --->   Operation 108 'br' 'br_ln2561' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.38ns)   --->   "%br_ln2562 = br void %.preheader1.preheader" [./dut.cpp:2562]   --->   Operation 109 'br' 'br_ln2562' <Predicate = (or_ln2509)> <Delay = 0.38>

State 12 <SV = 4> <Delay = 2.25>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%indvar_flatten9 = phi i7 %add_ln890, void %.preheader1, i7 0, void %.preheader1.preheader.preheader"   --->   Operation 110 'phi' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%c6_V_1 = phi i4 %select_ln890, void %.preheader1, i4 0, void %.preheader1.preheader.preheader"   --->   Operation 111 'phi' 'c6_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%c7_V_1 = phi i4 %select_ln691, void %.preheader1, i4 0, void %.preheader1.preheader.preheader"   --->   Operation 112 'phi' 'c7_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.70ns)   --->   "%add_ln890 = add i7 %indvar_flatten9, i7 1"   --->   Operation 113 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (0.59ns)   --->   "%icmp_ln890_683 = icmp_eq  i7 %indvar_flatten9, i7 64"   --->   Operation 114 'icmp' 'icmp_ln890_683' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_683, void %.preheader1, void %.loopexit388.loopexit"   --->   Operation 115 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.70ns)   --->   "%add_ln691_846 = add i4 %c6_V_1, i4 1"   --->   Operation 116 'add' 'add_ln691_846' <Predicate = (!icmp_ln890_683)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [1/1] (0.65ns)   --->   "%icmp_ln890_685 = icmp_eq  i4 %c7_V_1, i4 8"   --->   Operation 117 'icmp' 'icmp_ln890_685' <Predicate = (!icmp_ln890_683)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (0.35ns)   --->   "%select_ln890 = select i1 %icmp_ln890_685, i4 %add_ln691_846, i4 %c6_V_1"   --->   Operation 118 'select' 'select_ln890' <Predicate = (!icmp_ln890_683)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln890_123 = zext i4 %select_ln890"   --->   Operation 119 'zext' 'zext_ln890_123' <Predicate = (!icmp_ln890_683)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%local_B_pong_V_addr_1 = getelementptr i512 %local_B_pong_V, i64 0, i64 %zext_ln890_123"   --->   Operation 120 'getelementptr' 'local_B_pong_V_addr_1' <Predicate = (!icmp_ln890_683)> <Delay = 0.00>
ST_12 : Operation 121 [2/2] (1.20ns)   --->   "%local_B_pong_V_load = load i3 %local_B_pong_V_addr_1"   --->   Operation 121 'load' 'local_B_pong_V_load' <Predicate = (!icmp_ln890_683)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_12 : Operation 122 [1/1] (0.70ns)   --->   "%add_ln691_847 = add i4 %c7_V_1, i4 1"   --->   Operation 122 'add' 'add_ln691_847' <Predicate = (!icmp_ln890_683)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 123 [1/1] (0.35ns)   --->   "%select_ln691 = select i1 %icmp_ln890_685, i4 1, i4 %add_ln691_847"   --->   Operation 123 'select' 'select_ln691' <Predicate = (!icmp_ln890_683)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 5> <Delay = 2.41>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @B_IO_L2_in_boundary_x0_loop_10_B_IO_L2_in_boundary_x0_loop_11_str"   --->   Operation 124 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_683)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 125 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_683)> <Delay = 0.00>
ST_13 : Operation 126 [1/2] (1.20ns)   --->   "%local_B_pong_V_load = load i3 %local_B_pong_V_addr_1"   --->   Operation 126 'load' 'local_B_pong_V_load' <Predicate = (!icmp_ln890_683)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%specpipeline_ln2564 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1068" [./dut.cpp:2564]   --->   Operation 127 'specpipeline' 'specpipeline_ln2564' <Predicate = (!icmp_ln890_683)> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln2564 = specloopname void @_ssdm_op_SpecLoopName, void @empty_752" [./dut.cpp:2564]   --->   Operation 128 'specloopname' 'specloopname_ln2564' <Predicate = (!icmp_ln890_683)> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_7_x0155, i512 %local_B_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 129 'write' 'write_ln174' <Predicate = (!icmp_ln890_683)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 130 'br' 'br_ln0' <Predicate = (!icmp_ln890_683)> <Delay = 0.00>

State 14 <SV = 2> <Delay = 1.20>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%c6_V = phi i4 %add_ln691_844, void, i4 0, void %.preheader.preheader"   --->   Operation 131 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.70ns)   --->   "%add_ln691_844 = add i4 %c6_V, i4 1"   --->   Operation 132 'add' 'add_ln691_844' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i4 %c6_V"   --->   Operation 133 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%local_B_ping_V_addr = getelementptr i512 %local_B_ping_V, i64 0, i64 %zext_ln890"   --->   Operation 134 'getelementptr' 'local_B_ping_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.65ns)   --->   "%icmp_ln890_679 = icmp_eq  i4 %c6_V, i4 8"   --->   Operation 135 'icmp' 'icmp_ln890_679' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 136 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln2586 = br i1 %icmp_ln890_679, void %.split4, void %.loopexit" [./dut.cpp:2586]   --->   Operation 137 'br' 'br_ln2586' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [2/2] (1.20ns)   --->   "%local_B_ping_V_load = load i3 %local_B_ping_V_addr"   --->   Operation 138 'load' 'local_B_ping_V_load' <Predicate = (!icmp_ln890_679)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln2618 = ret" [./dut.cpp:2618]   --->   Operation 139 'ret' 'ret_ln2618' <Predicate = (icmp_ln890_679)> <Delay = 0.00>

State 15 <SV = 3> <Delay = 1.20>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%specloopname_ln2586 = specloopname void @_ssdm_op_SpecLoopName, void @empty_73" [./dut.cpp:2586]   --->   Operation 140 'specloopname' 'specloopname_ln2586' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 141 [1/2] (1.20ns)   --->   "%local_B_ping_V_load = load i3 %local_B_ping_V_addr"   --->   Operation 141 'load' 'local_B_ping_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_15 : Operation 142 [1/1] (0.38ns)   --->   "%br_ln2588 = br void" [./dut.cpp:2588]   --->   Operation 142 'br' 'br_ln2588' <Predicate = true> <Delay = 0.38>

State 16 <SV = 4> <Delay = 1.87>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_845, void %.split, i4 0, void %.split4"   --->   Operation 143 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.70ns)   --->   "%add_ln691_845 = add i4 %c7_V, i4 1"   --->   Operation 144 'add' 'add_ln691_845' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 145 [1/1] (0.65ns)   --->   "%icmp_ln890_682 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 145 'icmp' 'icmp_ln890_682' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 146 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln2588 = br i1 %icmp_ln890_682, void %.split, void" [./dut.cpp:2588]   --->   Operation 147 'br' 'br_ln2588' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln2588 = specloopname void @_ssdm_op_SpecLoopName, void @empty_72" [./dut.cpp:2588]   --->   Operation 148 'specloopname' 'specloopname_ln2588' <Predicate = (!icmp_ln890_682)> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_0_7_x0155, i512 %local_B_ping_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 149 'write' 'write_ln174' <Predicate = (!icmp_ln890_682)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 150 'br' 'br_ln0' <Predicate = (!icmp_ln890_682)> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 151 'br' 'br_ln0' <Predicate = (icmp_ln890_682)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_B_B_IO_L2_in_7_x019]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_PE_0_7_x0155]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 00000000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000]
local_B_ping_V        (alloca           ) [ 00111111111111111]
local_B_pong_V        (alloca           ) [ 00111111111111000]
specmemcore_ln2495    (specmemcore      ) [ 00000000000000000]
specmemcore_ln2497    (specmemcore      ) [ 00000000000000000]
br_ln2508             (br               ) [ 01111111111111000]
indvar_flatten31      (phi              ) [ 00100000000000000]
indvar_flatten17      (phi              ) [ 00111111111111000]
c2_V                  (phi              ) [ 00111111111111000]
intra_trans_en        (phi              ) [ 00100000000000000]
arb_1                 (phi              ) [ 00100000000000000]
add_ln890_24          (add              ) [ 01111111111111000]
icmp_ln890            (icmp             ) [ 00111111111111000]
br_ln890              (br               ) [ 00000000000000000]
specloopname_ln0      (specloopname     ) [ 00000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
icmp_ln890_678        (icmp             ) [ 00011111111111000]
or_ln2508             (or               ) [ 00000000000000000]
xor_ln2508            (xor              ) [ 00000000000000000]
and_ln2508            (and              ) [ 00000000000000000]
icmp_ln89076          (icmp             ) [ 00000000000000000]
and_ln2508_1          (and              ) [ 00011111111111000]
specloopname_ln0      (specloopname     ) [ 00000000000000000]
or_ln2509             (or               ) [ 00011111111111000]
xor_ln2509            (xor              ) [ 00000000000000000]
or_ln2509_1           (or               ) [ 00000000000000000]
and_ln2509            (and              ) [ 00111111111111000]
specloopname_ln2510   (specloopname     ) [ 00000000000000000]
br_ln2514             (br               ) [ 00000000000000000]
br_ln890              (br               ) [ 00111111111111000]
br_ln890              (br               ) [ 00111111111111000]
br_ln890              (br               ) [ 00111111111111111]
c4_V_1                (phi              ) [ 00011000000000000]
add_ln691_843         (add              ) [ 00111111111111000]
icmp_ln890_681        (icmp             ) [ 00111111111111000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln2519             (br               ) [ 00000000000000000]
zext_ln890_122        (zext             ) [ 00000000000000000]
local_B_pong_V_addr   (getelementptr    ) [ 00000000000000000]
specpipeline_ln2519   (specpipeline     ) [ 00000000000000000]
specloopname_ln2519   (specloopname     ) [ 00000000000000000]
tmp                   (read             ) [ 00000000000000000]
store_ln2526          (store            ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111000]
br_ln2530             (br               ) [ 00000000000000000]
br_ln2531             (br               ) [ 00111111111111000]
indvar_flatten        (phi              ) [ 00000010000000000]
c6_V_2                (phi              ) [ 00000010000000000]
c7_V_2                (phi              ) [ 00000010000000000]
add_ln890_22          (add              ) [ 00111111111111000]
icmp_ln890_684        (icmp             ) [ 00111111111111000]
br_ln890              (br               ) [ 00000000000000000]
add_ln691_848         (add              ) [ 00000000000000000]
icmp_ln890_686        (icmp             ) [ 00000000000000000]
select_ln890_1        (select           ) [ 00111111111111000]
zext_ln890_124        (zext             ) [ 00000000000000000]
local_B_ping_V_addr_2 (getelementptr    ) [ 00000011000000000]
add_ln691_849         (add              ) [ 00000000000000000]
select_ln691_1        (select           ) [ 00111111111111000]
specloopname_ln0      (specloopname     ) [ 00000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
local_B_ping_V_load_1 (load             ) [ 00000000000000000]
specpipeline_ln2533   (specpipeline     ) [ 00000000000000000]
specloopname_ln2533   (specloopname     ) [ 00000000000000000]
write_ln174           (write            ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111000]
br_ln0                (br               ) [ 00000000000000000]
br_ln0                (br               ) [ 00000000000000000]
arb                   (xor              ) [ 01111111111111000]
add_ln691_850         (add              ) [ 00000000000000000]
or_ln691              (or               ) [ 00000000000000000]
select_ln691_2        (select           ) [ 01111111111111000]
add_ln890_23          (add              ) [ 00000000000000000]
select_ln890_2        (select           ) [ 01111111111111000]
br_ln0                (br               ) [ 01111111111111000]
c4_V                  (phi              ) [ 00000000011000000]
add_ln691             (add              ) [ 00111111111111000]
icmp_ln890_680        (icmp             ) [ 00111111111111000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln2550             (br               ) [ 00000000000000000]
zext_ln890_121        (zext             ) [ 00000000000000000]
local_B_ping_V_addr_1 (getelementptr    ) [ 00000000000000000]
specpipeline_ln2550   (specpipeline     ) [ 00000000000000000]
specloopname_ln2550   (specloopname     ) [ 00000000000000000]
tmp_128               (read             ) [ 00000000000000000]
store_ln2557          (store            ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111000]
br_ln2561             (br               ) [ 00000000000000000]
br_ln2562             (br               ) [ 00111111111111000]
indvar_flatten9       (phi              ) [ 00000000000010000]
c6_V_1                (phi              ) [ 00000000000010000]
c7_V_1                (phi              ) [ 00000000000010000]
add_ln890             (add              ) [ 00111111111111000]
icmp_ln890_683        (icmp             ) [ 00111111111111000]
br_ln890              (br               ) [ 00000000000000000]
add_ln691_846         (add              ) [ 00000000000000000]
icmp_ln890_685        (icmp             ) [ 00000000000000000]
select_ln890          (select           ) [ 00111111111111000]
zext_ln890_123        (zext             ) [ 00000000000000000]
local_B_pong_V_addr_1 (getelementptr    ) [ 00000000000011000]
add_ln691_847         (add              ) [ 00000000000000000]
select_ln691          (select           ) [ 00111111111111000]
specloopname_ln0      (specloopname     ) [ 00000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
local_B_pong_V_load   (load             ) [ 00000000000000000]
specpipeline_ln2564   (specpipeline     ) [ 00000000000000000]
specloopname_ln2564   (specloopname     ) [ 00000000000000000]
write_ln174           (write            ) [ 00000000000000000]
br_ln0                (br               ) [ 00111111111111000]
c6_V                  (phi              ) [ 00000000000000100]
add_ln691_844         (add              ) [ 00100000000000111]
zext_ln890            (zext             ) [ 00000000000000000]
local_B_ping_V_addr   (getelementptr    ) [ 00000000000000010]
icmp_ln890_679        (icmp             ) [ 00000000000000111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln2586             (br               ) [ 00000000000000000]
ret_ln2618            (ret              ) [ 00000000000000000]
specloopname_ln2586   (specloopname     ) [ 00000000000000000]
local_B_ping_V_load   (load             ) [ 00000000000000001]
br_ln2588             (br               ) [ 00000000000000111]
c7_V                  (phi              ) [ 00000000000000001]
add_ln691_845         (add              ) [ 00000000000000111]
icmp_ln890_682        (icmp             ) [ 00000000000000111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000]
br_ln2588             (br               ) [ 00000000000000000]
specloopname_ln2588   (specloopname     ) [ 00000000000000000]
write_ln174           (write            ) [ 00000000000000000]
br_ln0                (br               ) [ 00000000000000111]
br_ln0                (br               ) [ 00100000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_B_B_IO_L2_in_7_x019">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_7_x019"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_B_PE_0_7_x0155">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_PE_0_7_x0155"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_271"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1068"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L2_in_boundary_x0_loop_1_B_IO_L2_in_boundary_x0_loop_2_B_IO_L2_in_boundary_x0_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L2_in_boundary_x0_loop_2_B_IO_L2_in_boundary_x0_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_77"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L2_in_boundary_x0_loop_6_B_IO_L2_in_boundary_x0_loop_7_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_626"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L2_in_boundary_x0_loop_10_B_IO_L2_in_boundary_x0_loop_11_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_752"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_73"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_72"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="local_B_ping_V_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B_ping_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="local_B_pong_V_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_B_pong_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="512" slack="0"/>
<pin id="110" dir="0" index="1" bw="512" slack="0"/>
<pin id="111" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 tmp_128/10 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="512" slack="0"/>
<pin id="117" dir="0" index="2" bw="512" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/7 write_ln174/13 write_ln174/16 "/>
</bind>
</comp>

<comp id="121" class="1004" name="local_B_pong_V_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_pong_V_addr/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="0"/>
<pin id="132" dir="0" index="4" bw="3" slack="0"/>
<pin id="133" dir="0" index="5" bw="512" slack="2147483647"/>
<pin id="134" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="512" slack="0"/>
<pin id="135" dir="1" index="7" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln2526/4 local_B_pong_V_load/12 "/>
</bind>
</comp>

<comp id="138" class="1004" name="local_B_ping_V_addr_2_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_ping_V_addr_2/6 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="0"/>
<pin id="146" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="0"/>
<pin id="157" dir="0" index="4" bw="3" slack="0"/>
<pin id="158" dir="0" index="5" bw="512" slack="2147483647"/>
<pin id="159" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="512" slack="0"/>
<pin id="160" dir="1" index="7" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="local_B_ping_V_load_1/6 store_ln2557/10 local_B_ping_V_load/14 "/>
</bind>
</comp>

<comp id="151" class="1004" name="local_B_ping_V_addr_1_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="4" slack="0"/>
<pin id="155" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_ping_V_addr_1/10 "/>
</bind>
</comp>

<comp id="163" class="1004" name="local_B_pong_V_addr_1_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="4" slack="0"/>
<pin id="167" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_pong_V_addr_1/12 "/>
</bind>
</comp>

<comp id="171" class="1004" name="local_B_ping_V_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="4" slack="0"/>
<pin id="175" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_ping_V_addr/14 "/>
</bind>
</comp>

<comp id="178" class="1005" name="indvar_flatten31_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="14" slack="1"/>
<pin id="180" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten31 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="indvar_flatten31_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="14" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten31/2 "/>
</bind>
</comp>

<comp id="189" class="1005" name="indvar_flatten17_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="11" slack="1"/>
<pin id="191" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten17 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="indvar_flatten17_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="11" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten17/2 "/>
</bind>
</comp>

<comp id="201" class="1005" name="c2_V_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="1"/>
<pin id="203" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c2_V (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="c2_V_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="6" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c2_V/2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="intra_trans_en_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="intra_trans_en_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="1" slack="1"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="intra_trans_en/2 "/>
</bind>
</comp>

<comp id="226" class="1005" name="arb_1_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="arb_1 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="arb_1_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="1" slack="1"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arb_1/2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="c4_V_1_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="1"/>
<pin id="239" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c4_V_1 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="c4_V_1_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="1" slack="1"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V_1/3 "/>
</bind>
</comp>

<comp id="249" class="1005" name="indvar_flatten_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="1"/>
<pin id="251" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="indvar_flatten_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="1" slack="1"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/6 "/>
</bind>
</comp>

<comp id="260" class="1005" name="c6_V_2_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="1"/>
<pin id="262" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_2 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="c6_V_2_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="1" slack="1"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_2/6 "/>
</bind>
</comp>

<comp id="271" class="1005" name="c7_V_2_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="1"/>
<pin id="273" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V_2 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="c7_V_2_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="1" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V_2/6 "/>
</bind>
</comp>

<comp id="282" class="1005" name="c4_V_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="1"/>
<pin id="284" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="c4_V_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="1" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/9 "/>
</bind>
</comp>

<comp id="294" class="1005" name="indvar_flatten9_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="1"/>
<pin id="296" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten9 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="indvar_flatten9_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="1" slack="1"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten9/12 "/>
</bind>
</comp>

<comp id="305" class="1005" name="c6_V_1_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="1"/>
<pin id="307" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_1 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="c6_V_1_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="1" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_1/12 "/>
</bind>
</comp>

<comp id="316" class="1005" name="c7_V_1_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="1"/>
<pin id="318" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V_1 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="c7_V_1_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="0"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="1" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V_1/12 "/>
</bind>
</comp>

<comp id="327" class="1005" name="c6_V_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="1"/>
<pin id="329" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="c6_V_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="1" slack="1"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/14 "/>
</bind>
</comp>

<comp id="338" class="1005" name="c7_V_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="1"/>
<pin id="340" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="c7_V_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="1" slack="1"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/16 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln890_24_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="14" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_24/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="icmp_ln890_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="14" slack="0"/>
<pin id="357" dir="0" index="1" bw="14" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="icmp_ln890_678_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="11" slack="0"/>
<pin id="363" dir="0" index="1" bw="11" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_678/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="or_ln2508_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln2508/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="xor_ln2508_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln2508/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="and_ln2508_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln2508/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="icmp_ln89076_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="0"/>
<pin id="387" dir="0" index="1" bw="6" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89076/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="and_ln2508_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln2508_1/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="or_ln2509_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln2509/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="xor_ln2509_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln2509/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="or_ln2509_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln2509_1/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="and_ln2509_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln2509/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln691_843_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_843/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="icmp_ln890_681_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="0"/>
<pin id="429" dir="0" index="1" bw="4" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_681/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln890_122_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="1"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890_122/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln890_22_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="7" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_22/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="icmp_ln890_684_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="7" slack="0"/>
<pin id="446" dir="0" index="1" bw="7" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_684/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln691_848_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_848/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="icmp_ln890_686_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="0" index="1" bw="4" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_686/6 "/>
</bind>
</comp>

<comp id="462" class="1004" name="select_ln890_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="4" slack="0"/>
<pin id="465" dir="0" index="2" bw="4" slack="0"/>
<pin id="466" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_1/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln890_124_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890_124/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln691_849_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_849/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="select_ln691_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="0" index="2" bw="4" slack="0"/>
<pin id="485" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln691_1/6 "/>
</bind>
</comp>

<comp id="489" class="1004" name="arb_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="4"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="arb/8 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln691_850_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="6" slack="4"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_850/8 "/>
</bind>
</comp>

<comp id="500" class="1004" name="or_ln691_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="4"/>
<pin id="502" dir="0" index="1" bw="1" slack="4"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln691/8 "/>
</bind>
</comp>

<comp id="504" class="1004" name="select_ln691_2_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="0" index="2" bw="6" slack="0"/>
<pin id="508" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln691_2/8 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln890_23_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="11" slack="4"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_23/8 "/>
</bind>
</comp>

<comp id="518" class="1004" name="select_ln890_2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="4"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="0" index="2" bw="11" slack="0"/>
<pin id="522" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_2/8 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln691_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/9 "/>
</bind>
</comp>

<comp id="531" class="1004" name="icmp_ln890_680_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="4" slack="0"/>
<pin id="533" dir="0" index="1" bw="4" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_680/9 "/>
</bind>
</comp>

<comp id="537" class="1004" name="zext_ln890_121_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="1"/>
<pin id="539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890_121/10 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln890_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="7" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/12 "/>
</bind>
</comp>

<comp id="548" class="1004" name="icmp_ln890_683_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="7" slack="0"/>
<pin id="550" dir="0" index="1" bw="7" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_683/12 "/>
</bind>
</comp>

<comp id="554" class="1004" name="add_ln691_846_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="4" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_846/12 "/>
</bind>
</comp>

<comp id="560" class="1004" name="icmp_ln890_685_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="4" slack="0"/>
<pin id="562" dir="0" index="1" bw="4" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_685/12 "/>
</bind>
</comp>

<comp id="566" class="1004" name="select_ln890_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="4" slack="0"/>
<pin id="569" dir="0" index="2" bw="4" slack="0"/>
<pin id="570" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/12 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln890_123_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="4" slack="0"/>
<pin id="576" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890_123/12 "/>
</bind>
</comp>

<comp id="579" class="1004" name="add_ln691_847_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="4" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_847/12 "/>
</bind>
</comp>

<comp id="585" class="1004" name="select_ln691_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="0" index="2" bw="4" slack="0"/>
<pin id="589" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln691/12 "/>
</bind>
</comp>

<comp id="593" class="1004" name="add_ln691_844_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="0"/>
<pin id="595" dir="0" index="1" bw="1" slack="0"/>
<pin id="596" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_844/14 "/>
</bind>
</comp>

<comp id="599" class="1004" name="zext_ln890_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="4" slack="0"/>
<pin id="601" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/14 "/>
</bind>
</comp>

<comp id="604" class="1004" name="icmp_ln890_679_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="0"/>
<pin id="606" dir="0" index="1" bw="4" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_679/14 "/>
</bind>
</comp>

<comp id="610" class="1004" name="add_ln691_845_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_845/16 "/>
</bind>
</comp>

<comp id="616" class="1004" name="icmp_ln890_682_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="4" slack="0"/>
<pin id="618" dir="0" index="1" bw="4" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_682/16 "/>
</bind>
</comp>

<comp id="622" class="1005" name="add_ln890_24_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="14" slack="0"/>
<pin id="624" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_24 "/>
</bind>
</comp>

<comp id="627" class="1005" name="icmp_ln890_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="1"/>
<pin id="629" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="631" class="1005" name="icmp_ln890_678_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="4"/>
<pin id="633" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln890_678 "/>
</bind>
</comp>

<comp id="637" class="1005" name="and_ln2508_1_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="4"/>
<pin id="639" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and_ln2508_1 "/>
</bind>
</comp>

<comp id="642" class="1005" name="or_ln2509_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="2"/>
<pin id="644" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln2509 "/>
</bind>
</comp>

<comp id="646" class="1005" name="and_ln2509_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="1"/>
<pin id="648" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and_ln2509 "/>
</bind>
</comp>

<comp id="651" class="1005" name="add_ln691_843_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="4" slack="0"/>
<pin id="653" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_843 "/>
</bind>
</comp>

<comp id="656" class="1005" name="icmp_ln890_681_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="1"/>
<pin id="658" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_681 "/>
</bind>
</comp>

<comp id="660" class="1005" name="add_ln890_22_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="7" slack="0"/>
<pin id="662" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_22 "/>
</bind>
</comp>

<comp id="665" class="1005" name="icmp_ln890_684_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="1"/>
<pin id="667" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_684 "/>
</bind>
</comp>

<comp id="669" class="1005" name="select_ln890_1_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="4" slack="0"/>
<pin id="671" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_1 "/>
</bind>
</comp>

<comp id="674" class="1005" name="local_B_ping_V_addr_2_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="3" slack="1"/>
<pin id="676" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_B_ping_V_addr_2 "/>
</bind>
</comp>

<comp id="679" class="1005" name="select_ln691_1_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="4" slack="0"/>
<pin id="681" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln691_1 "/>
</bind>
</comp>

<comp id="684" class="1005" name="arb_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="1"/>
<pin id="686" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="arb "/>
</bind>
</comp>

<comp id="689" class="1005" name="select_ln691_2_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="6" slack="1"/>
<pin id="691" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln691_2 "/>
</bind>
</comp>

<comp id="694" class="1005" name="select_ln890_2_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="11" slack="1"/>
<pin id="696" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln890_2 "/>
</bind>
</comp>

<comp id="699" class="1005" name="add_ln691_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="4" slack="0"/>
<pin id="701" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="704" class="1005" name="icmp_ln890_680_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="1"/>
<pin id="706" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_680 "/>
</bind>
</comp>

<comp id="708" class="1005" name="add_ln890_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="7" slack="0"/>
<pin id="710" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="713" class="1005" name="icmp_ln890_683_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="1"/>
<pin id="715" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_683 "/>
</bind>
</comp>

<comp id="717" class="1005" name="select_ln890_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="4" slack="0"/>
<pin id="719" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890 "/>
</bind>
</comp>

<comp id="722" class="1005" name="local_B_pong_V_addr_1_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="3" slack="1"/>
<pin id="724" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_B_pong_V_addr_1 "/>
</bind>
</comp>

<comp id="727" class="1005" name="select_ln691_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="4" slack="0"/>
<pin id="729" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln691 "/>
</bind>
</comp>

<comp id="732" class="1005" name="add_ln691_844_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="4" slack="0"/>
<pin id="734" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_844 "/>
</bind>
</comp>

<comp id="737" class="1005" name="local_B_ping_V_addr_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="3" slack="1"/>
<pin id="739" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_B_ping_V_addr "/>
</bind>
</comp>

<comp id="745" class="1005" name="local_B_ping_V_load_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="512" slack="1"/>
<pin id="747" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="local_B_ping_V_load "/>
</bind>
</comp>

<comp id="750" class="1005" name="add_ln691_845_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="4" slack="0"/>
<pin id="752" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_845 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="70" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="84" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="62" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="136"><net_src comp="108" pin="2"/><net_sink comp="127" pin=4"/></net>

<net id="137"><net_src comp="121" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="143"><net_src comp="62" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="144" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="62" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="108" pin="2"/><net_sink comp="144" pin=4"/></net>

<net id="162"><net_src comp="151" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="168"><net_src comp="62" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="169"><net_src comp="127" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="170"><net_src comp="163" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="176"><net_src comp="62" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="177"><net_src comp="171" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="26" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="193" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="204"><net_src comp="28" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="216"><net_src comp="30" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="213" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="213" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="30" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="54" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="248"><net_src comp="241" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="252"><net_src comp="72" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="263"><net_src comp="54" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="274"><net_src comp="54" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="285"><net_src comp="54" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="293"><net_src comp="286" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="297"><net_src comp="72" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="308"><net_src comp="54" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="319"><net_src comp="54" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="330"><net_src comp="54" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="341"><net_src comp="54" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="353"><net_src comp="182" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="34" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="182" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="36" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="193" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="46" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="218" pin="4"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="361" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="32" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="230" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="373" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="205" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="48" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="385" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="373" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="367" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="385" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="32" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="361" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="403" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="379" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="409" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="241" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="56" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="241" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="58" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="237" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="442"><net_src comp="253" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="74" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="253" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="76" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="264" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="56" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="275" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="58" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="467"><net_src comp="456" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="450" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="264" pin="4"/><net_sink comp="462" pin=2"/></net>

<net id="473"><net_src comp="462" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="479"><net_src comp="275" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="56" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="486"><net_src comp="456" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="56" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="475" pin="2"/><net_sink comp="481" pin=2"/></net>

<net id="493"><net_src comp="32" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="201" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="86" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="509"><net_src comp="500" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="86" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="494" pin="2"/><net_sink comp="504" pin=2"/></net>

<net id="516"><net_src comp="189" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="88" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="88" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="524"><net_src comp="512" pin="2"/><net_sink comp="518" pin=2"/></net>

<net id="529"><net_src comp="286" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="56" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="286" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="58" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="282" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="546"><net_src comp="298" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="74" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="298" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="76" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="309" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="56" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="320" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="58" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="571"><net_src comp="560" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="554" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="309" pin="4"/><net_sink comp="566" pin=2"/></net>

<net id="577"><net_src comp="566" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="583"><net_src comp="320" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="56" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="590"><net_src comp="560" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="56" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="592"><net_src comp="579" pin="2"/><net_sink comp="585" pin=2"/></net>

<net id="597"><net_src comp="331" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="56" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="602"><net_src comp="331" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="608"><net_src comp="331" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="58" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="342" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="56" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="342" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="58" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="625"><net_src comp="349" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="630"><net_src comp="355" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="361" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="640"><net_src comp="391" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="645"><net_src comp="397" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="415" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="654"><net_src comp="421" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="659"><net_src comp="427" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="438" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="668"><net_src comp="444" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="462" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="677"><net_src comp="138" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="682"><net_src comp="481" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="687"><net_src comp="489" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="692"><net_src comp="504" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="697"><net_src comp="518" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="702"><net_src comp="525" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="707"><net_src comp="531" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="542" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="716"><net_src comp="548" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="566" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="725"><net_src comp="163" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="730"><net_src comp="585" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="735"><net_src comp="593" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="740"><net_src comp="171" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="748"><net_src comp="144" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="753"><net_src comp="610" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="342" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_B_PE_0_7_x0155 | {7 13 16 }
 - Input state : 
	Port: B_IO_L2_in_boundary_x0 : fifo_B_B_IO_L2_in_7_x019 | {4 10 }
  - Chain level:
	State 1
		specmemcore_ln2495 : 1
		specmemcore_ln2497 : 1
	State 2
		add_ln890_24 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		icmp_ln890_678 : 1
		or_ln2508 : 2
		xor_ln2508 : 2
		and_ln2508 : 2
		icmp_ln89076 : 1
		and_ln2508_1 : 2
		or_ln2509 : 2
		xor_ln2509 : 2
		or_ln2509_1 : 2
		and_ln2509 : 2
		br_ln2514 : 2
	State 3
		add_ln691_843 : 1
		icmp_ln890_681 : 1
		br_ln2519 : 2
	State 4
		local_B_pong_V_addr : 1
		store_ln2526 : 2
	State 5
	State 6
		add_ln890_22 : 1
		icmp_ln890_684 : 1
		br_ln890 : 2
		add_ln691_848 : 1
		icmp_ln890_686 : 1
		select_ln890_1 : 2
		zext_ln890_124 : 3
		local_B_ping_V_addr_2 : 4
		local_B_ping_V_load_1 : 5
		add_ln691_849 : 1
		select_ln691_1 : 2
	State 7
		write_ln174 : 1
	State 8
		select_ln890_2 : 1
	State 9
		add_ln691 : 1
		icmp_ln890_680 : 1
		br_ln2550 : 2
	State 10
		local_B_ping_V_addr_1 : 1
		store_ln2557 : 2
	State 11
	State 12
		add_ln890 : 1
		icmp_ln890_683 : 1
		br_ln890 : 2
		add_ln691_846 : 1
		icmp_ln890_685 : 1
		select_ln890 : 2
		zext_ln890_123 : 3
		local_B_pong_V_addr_1 : 4
		local_B_pong_V_load : 5
		add_ln691_847 : 1
		select_ln691 : 2
	State 13
		write_ln174 : 1
	State 14
		add_ln691_844 : 1
		zext_ln890 : 1
		local_B_ping_V_addr : 2
		icmp_ln890_679 : 1
		br_ln2586 : 2
		local_B_ping_V_load : 3
	State 15
	State 16
		add_ln691_845 : 1
		icmp_ln890_682 : 1
		br_ln2588 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |  add_ln890_24_fu_349  |    0    |    21   |
|          |  add_ln691_843_fu_421 |    0    |    12   |
|          |  add_ln890_22_fu_438  |    0    |    14   |
|          |  add_ln691_848_fu_450 |    0    |    12   |
|          |  add_ln691_849_fu_475 |    0    |    12   |
|          |  add_ln691_850_fu_494 |    0    |    13   |
|    add   |  add_ln890_23_fu_512  |    0    |    18   |
|          |    add_ln691_fu_525   |    0    |    12   |
|          |    add_ln890_fu_542   |    0    |    14   |
|          |  add_ln691_846_fu_554 |    0    |    12   |
|          |  add_ln691_847_fu_579 |    0    |    12   |
|          |  add_ln691_844_fu_593 |    0    |    12   |
|          |  add_ln691_845_fu_610 |    0    |    12   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln890_fu_355   |    0    |    12   |
|          | icmp_ln890_678_fu_361 |    0    |    11   |
|          |  icmp_ln89076_fu_385  |    0    |    10   |
|          | icmp_ln890_681_fu_427 |    0    |    9    |
|          | icmp_ln890_684_fu_444 |    0    |    10   |
|   icmp   | icmp_ln890_686_fu_456 |    0    |    9    |
|          | icmp_ln890_680_fu_531 |    0    |    9    |
|          | icmp_ln890_683_fu_548 |    0    |    10   |
|          | icmp_ln890_685_fu_560 |    0    |    9    |
|          | icmp_ln890_679_fu_604 |    0    |    9    |
|          | icmp_ln890_682_fu_616 |    0    |    9    |
|----------|-----------------------|---------|---------|
|          | select_ln890_1_fu_462 |    0    |    4    |
|          | select_ln691_1_fu_481 |    0    |    4    |
|  select  | select_ln691_2_fu_504 |    0    |    6    |
|          | select_ln890_2_fu_518 |    0    |    11   |
|          |  select_ln890_fu_566  |    0    |    4    |
|          |  select_ln691_fu_585  |    0    |    4    |
|----------|-----------------------|---------|---------|
|          |    or_ln2508_fu_367   |    0    |    2    |
|    or    |    or_ln2509_fu_397   |    0    |    2    |
|          |   or_ln2509_1_fu_409  |    0    |    2    |
|          |    or_ln691_fu_500    |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |   xor_ln2508_fu_373   |    0    |    2    |
|    xor   |   xor_ln2509_fu_403   |    0    |    2    |
|          |       arb_fu_489      |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |   and_ln2508_fu_379   |    0    |    2    |
|    and   |  and_ln2508_1_fu_391  |    0    |    2    |
|          |   and_ln2509_fu_415   |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   |    grp_read_fu_108    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_114   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          | zext_ln890_122_fu_433 |    0    |    0    |
|          | zext_ln890_124_fu_470 |    0    |    0    |
|   zext   | zext_ln890_121_fu_537 |    0    |    0    |
|          | zext_ln890_123_fu_574 |    0    |    0    |
|          |   zext_ln890_fu_599   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   336   |
|----------|-----------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|local_B_ping_V|    8   |    0   |    0   |
|local_B_pong_V|    8   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |   16   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    add_ln691_843_reg_651    |    4   |
|    add_ln691_844_reg_732    |    4   |
|    add_ln691_845_reg_750    |    4   |
|      add_ln691_reg_699      |    4   |
|     add_ln890_22_reg_660    |    7   |
|     add_ln890_24_reg_622    |   14   |
|      add_ln890_reg_708      |    7   |
|     and_ln2508_1_reg_637    |    1   |
|      and_ln2509_reg_646     |    1   |
|        arb_1_reg_226        |    1   |
|         arb_reg_684         |    1   |
|         c2_V_reg_201        |    6   |
|        c4_V_1_reg_237       |    4   |
|         c4_V_reg_282        |    4   |
|        c6_V_1_reg_305       |    4   |
|        c6_V_2_reg_260       |    4   |
|         c6_V_reg_327        |    4   |
|        c7_V_1_reg_316       |    4   |
|        c7_V_2_reg_271       |    4   |
|         c7_V_reg_338        |    4   |
|    icmp_ln890_678_reg_631   |    1   |
|    icmp_ln890_680_reg_704   |    1   |
|    icmp_ln890_681_reg_656   |    1   |
|    icmp_ln890_683_reg_713   |    1   |
|    icmp_ln890_684_reg_665   |    1   |
|      icmp_ln890_reg_627     |    1   |
|   indvar_flatten17_reg_189  |   11   |
|   indvar_flatten31_reg_178  |   14   |
|   indvar_flatten9_reg_294   |    7   |
|    indvar_flatten_reg_249   |    7   |
|    intra_trans_en_reg_213   |    1   |
|local_B_ping_V_addr_2_reg_674|    3   |
| local_B_ping_V_addr_reg_737 |    3   |
| local_B_ping_V_load_reg_745 |   512  |
|local_B_pong_V_addr_1_reg_722|    3   |
|      or_ln2509_reg_642      |    1   |
|    select_ln691_1_reg_679   |    4   |
|    select_ln691_2_reg_689   |    6   |
|     select_ln691_reg_727    |    4   |
|    select_ln890_1_reg_669   |    4   |
|    select_ln890_2_reg_694   |   11   |
|     select_ln890_reg_717    |    4   |
+-----------------------------+--------+
|            Total            |   687  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_write_fu_114     |  p2  |   3  |  512 |  1536  ||    14   |
|     grp_access_fu_127    |  p0  |   2  |   3  |    6   ||    9    |
|     grp_access_fu_144    |  p0  |   4  |   3  |   12   ||    20   |
| indvar_flatten17_reg_189 |  p0  |   2  |  11  |   22   ||    9    |
|       c2_V_reg_201       |  p0  |   2  |   6  |   12   ||    9    |
|  intra_trans_en_reg_213  |  p0  |   2  |   1  |    2   |
|      c4_V_1_reg_237      |  p0  |   2  |   4  |    8   ||    9    |
|       c4_V_reg_282       |  p0  |   2  |   4  |    8   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |  1606  || 3.19457 ||    79   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   336  |
|   Memory  |   16   |    -   |    0   |    0   |
|Multiplexer|    -   |    3   |    -   |   79   |
|  Register |    -   |    -   |   687  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    3   |   687  |   415  |
+-----------+--------+--------+--------+--------+
