// Seed: 1487141048
module module_0;
  wire id_1;
  wire id_2;
  wire id_4;
  wire id_5;
  assign module_2.id_7 = 0;
  assign module_1.id_1 = 0;
  wire id_6;
  assign id_4 = id_2;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    output tri1 id_2,
    output uwire id_3,
    input supply1 id_4,
    input tri1 id_5,
    inout tri1 id_6,
    output tri id_7
);
  module_0 modCall_1 ();
  assign id_3 = id_0;
endmodule
module module_2 (
    input tri0 id_0,
    input tri0 id_1,
    output supply1 id_2
    , id_7,
    input wire id_3,
    input uwire id_4,
    output wire id_5
);
  wire id_8;
  assign id_7 = 1;
  module_0 modCall_1 ();
endmodule
