============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Sun Apr 28 17:06:40 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'sys_rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(88)
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(91)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(112)
HDL-1007 : undeclared symbol 'isp_out_data', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(465)
HDL-1007 : undeclared symbol 'isp_out_en', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(467)
HDL-1007 : undeclared symbol 'GPIO_PSEL', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(570)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.343068s wall, 0.609375s user + 0.046875s system = 0.656250s CPU (48.9%)

RUN-1004 : used memory is 295 MB, reserved memory is 272 MB, peak memory is 300 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75458280423424"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4217657884672"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4200478015488"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75458280423424"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 108 trigger nets, 108 data nets.
KIT-1004 : Chipwatcher code = 0111000111010011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=7,BUS_DIN_NUM=108,BUS_CTRL_NUM=244,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb0110,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010,32'sb0101000,32'sb0101100,32'sb01001100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000,32'sb01100000,32'sb01101100,32'sb010110000}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=266) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=266) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=7,BUS_DIN_NUM=108,BUS_CTRL_NUM=244,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb0110,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010,32'sb0101000,32'sb0101100,32'sb01001100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000,32'sb01100000,32'sb01101100,32'sb010110000}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=108,BUS_CTRL_NUM=244,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb0110,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010,32'sb0101000,32'sb0101100,32'sb01001100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000,32'sb01100000,32'sb01101100,32'sb010110000}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0110) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=7,BUS_DIN_NUM=108,BUS_CTRL_NUM=244,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb0110,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010,32'sb0101000,32'sb0101100,32'sb01001100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000,32'sb01100000,32'sb01101100,32'sb010110000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=266)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=266)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=7,BUS_DIN_NUM=108,BUS_CTRL_NUM=244,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb0110,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010,32'sb0101000,32'sb0101100,32'sb01001100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000,32'sb01100000,32'sb01101100,32'sb010110000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=108,BUS_CTRL_NUM=244,BUS_WIDTH='{32'sb01,32'sb01,32'sb0100000,32'sb0110,32'sb0100,32'sb0100000,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb0100010,32'sb0101000,32'sb0101100,32'sb01001100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01010000,32'sb01100000,32'sb01101100,32'sb010110000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 27047/33 useful/useless nets, 15508/16 useful/useless insts
SYN-1016 : Merged 36 instances.
SYN-1032 : 26444/4 useful/useless nets, 16285/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 26428/16 useful/useless nets, 16273/12 useful/useless insts
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 5 mux instances.
SYN-1015 : Optimize round 1, 778 better
SYN-1014 : Optimize round 2
SYN-1032 : 25794/75 useful/useless nets, 15639/80 useful/useless insts
SYN-1015 : Optimize round 2, 160 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.906678s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (37.7%)

RUN-1004 : used memory is 312 MB, reserved memory is 288 MB, peak memory is 314 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 106 instances.
SYN-2501 : Optimize round 1, 214 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 21 mux instances.
SYN-1016 : Merged 13 instances.
SYN-1032 : 26638/2 useful/useless nets, 16494/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 86524, tnet num: 18190, tinst num: 16493, tnode num: 101440, tedge num: 139899.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 18190 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 437 (3.13), #lev = 7 (1.46)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 437 (3.13), #lev = 7 (1.46)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 898 instances into 437 LUTs, name keeping = 71%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 739 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 268 adder to BLE ...
SYN-4008 : Packed 268 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.932974s wall, 1.640625s user + 0.046875s system = 1.687500s CPU (57.5%)

RUN-1004 : used memory is 319 MB, reserved memory is 297 MB, peak memory is 450 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  5.042416s wall, 2.421875s user + 0.046875s system = 2.468750s CPU (49.0%)

RUN-1004 : used memory is 320 MB, reserved memory is 297 MB, peak memory is 450 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR[31]
SYN-5055 WARNING: The kept net u_logic/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR[30]
SYN-5055 WARNING: The kept net u_logic/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR[29]
SYN-5055 WARNING: The kept net u_logic/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR[28]
SYN-5055 WARNING: The kept net u_logic/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR[27]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 25491/16 useful/useless nets, 15318/2 useful/useless insts
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (551 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 15318 instances
RUN-0007 : 8988 luts, 3261 seqs, 1970 mslices, 962 lslices, 101 pads, 27 brams, 3 dsps
RUN-1001 : There are total 25491 nets
RUN-6002 WARNING: There are 1 undriven nets.
RUN-6003 WARNING: There are 1 nets without any pin.
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 14666 nets have 2 pins
RUN-1001 : 9457 nets have [3 - 5] pins
RUN-1001 : 697 nets have [6 - 10] pins
RUN-1001 : 345 nets have [11 - 20] pins
RUN-1001 : 228 nets have [21 - 99] pins
RUN-1001 : 71 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     217     
RUN-1001 :   No   |  No   |  Yes  |    1339     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     902     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  51   |     11     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 66
PHY-3001 : Initial placement ...
PHY-3001 : design contains 15316 instances, 8988 luts, 3261 seqs, 2932 slices, 873 macros(2932 instances: 1970 mslices 962 lslices)
PHY-0007 : Cell area utilization is 75%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 83951, tnet num: 17041, tinst num: 15316, tnode num: 98646, tedge num: 137190.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.010882s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (32.5%)

RUN-1004 : used memory is 499 MB, reserved memory is 479 MB, peak memory is 499 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 17041 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_max_delay -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ] -datapath_only  999.70000000000005.
TMR-6524 WARNING: Fails to find any valid -from targets, for constraint(s):  set_false_path -hold -from [ get_regs {wr_to_rd_cross_inst/primary_addr_gray_reg[*]} ] -to [ get_regs {wr_to_rd_cross_inst/sync_r1[*]} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.357836s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (44.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.55523e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 15316.
PHY-3001 : Level 1 #clusters 2052.
PHY-3001 : End clustering;  0.140871s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (22.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 75%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.18818e+06, overlap = 881.625
PHY-3002 : Step(2): len = 1.04545e+06, overlap = 972.25
PHY-3002 : Step(3): len = 707126, overlap = 1232.84
PHY-3002 : Step(4): len = 616556, overlap = 1336.41
PHY-3002 : Step(5): len = 476369, overlap = 1513.72
PHY-3002 : Step(6): len = 408817, overlap = 1580.62
PHY-3002 : Step(7): len = 334093, overlap = 1704.09
PHY-3002 : Step(8): len = 282573, overlap = 1793.44
PHY-3002 : Step(9): len = 240357, overlap = 1838.81
PHY-3002 : Step(10): len = 212118, overlap = 1882.81
PHY-3002 : Step(11): len = 187106, overlap = 1908.91
PHY-3002 : Step(12): len = 168143, overlap = 1941.47
PHY-3002 : Step(13): len = 153740, overlap = 1966.66
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.03843e-07
PHY-3002 : Step(14): len = 156607, overlap = 1965.28
PHY-3002 : Step(15): len = 178140, overlap = 1953.53
PHY-3002 : Step(16): len = 160906, overlap = 1916.88
PHY-3002 : Step(17): len = 162631, overlap = 1880.28
PHY-3002 : Step(18): len = 150103, overlap = 1869.78
PHY-3002 : Step(19): len = 150334, overlap = 1836.62
PHY-3002 : Step(20): len = 144223, overlap = 1844.75
PHY-3002 : Step(21): len = 146643, overlap = 1829.06
PHY-3002 : Step(22): len = 140331, overlap = 1818.12
PHY-3002 : Step(23): len = 139914, overlap = 1822.16
PHY-3002 : Step(24): len = 134872, overlap = 1819
PHY-3002 : Step(25): len = 135285, overlap = 1838.88
PHY-3002 : Step(26): len = 132010, overlap = 1823.41
PHY-3002 : Step(27): len = 133423, overlap = 1806.47
PHY-3002 : Step(28): len = 131542, overlap = 1815.16
PHY-3002 : Step(29): len = 130306, overlap = 1831.28
PHY-3002 : Step(30): len = 129356, overlap = 1851
PHY-3002 : Step(31): len = 128789, overlap = 1878.16
PHY-3002 : Step(32): len = 125579, overlap = 1873.53
PHY-3002 : Step(33): len = 125682, overlap = 1873.34
PHY-3002 : Step(34): len = 122577, overlap = 1866.31
PHY-3002 : Step(35): len = 123124, overlap = 1842.88
PHY-3002 : Step(36): len = 121731, overlap = 1853.72
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.07687e-07
PHY-3002 : Step(37): len = 131930, overlap = 1836.75
PHY-3002 : Step(38): len = 144386, overlap = 1812.25
PHY-3002 : Step(39): len = 143784, overlap = 1778.53
PHY-3002 : Step(40): len = 145820, overlap = 1748.56
PHY-3002 : Step(41): len = 144294, overlap = 1763.22
PHY-3002 : Step(42): len = 146636, overlap = 1760.47
PHY-3002 : Step(43): len = 142839, overlap = 1776.81
PHY-3002 : Step(44): len = 143506, overlap = 1780.84
PHY-3002 : Step(45): len = 142110, overlap = 1784.53
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.21537e-06
PHY-3002 : Step(46): len = 159774, overlap = 1719.97
PHY-3002 : Step(47): len = 175056, overlap = 1663.44
PHY-3002 : Step(48): len = 181511, overlap = 1567.94
PHY-3002 : Step(49): len = 185055, overlap = 1552.81
PHY-3002 : Step(50): len = 182545, overlap = 1546.97
PHY-3002 : Step(51): len = 183369, overlap = 1559.12
PHY-3002 : Step(52): len = 178879, overlap = 1559.34
PHY-3002 : Step(53): len = 178013, overlap = 1560.84
PHY-3002 : Step(54): len = 176735, overlap = 1547.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.43075e-06
PHY-3002 : Step(55): len = 195147, overlap = 1466.47
PHY-3002 : Step(56): len = 206836, overlap = 1421.66
PHY-3002 : Step(57): len = 212033, overlap = 1419.53
PHY-3002 : Step(58): len = 216887, overlap = 1412.69
PHY-3002 : Step(59): len = 217200, overlap = 1408.19
PHY-3002 : Step(60): len = 220251, overlap = 1429
PHY-3002 : Step(61): len = 213675, overlap = 1493.03
PHY-3002 : Step(62): len = 212814, overlap = 1503.56
PHY-3002 : Step(63): len = 210479, overlap = 1486.38
PHY-3002 : Step(64): len = 210752, overlap = 1400
PHY-3002 : Step(65): len = 207575, overlap = 1355
PHY-3002 : Step(66): len = 207318, overlap = 1360.41
PHY-3002 : Step(67): len = 206115, overlap = 1394.91
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.86149e-06
PHY-3002 : Step(68): len = 220552, overlap = 1361.47
PHY-3002 : Step(69): len = 229871, overlap = 1336.59
PHY-3002 : Step(70): len = 233555, overlap = 1304.66
PHY-3002 : Step(71): len = 235806, overlap = 1305.34
PHY-3002 : Step(72): len = 236746, overlap = 1305.12
PHY-3002 : Step(73): len = 237735, overlap = 1283.75
PHY-3002 : Step(74): len = 235616, overlap = 1257.28
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.72299e-06
PHY-3002 : Step(75): len = 249732, overlap = 1209.22
PHY-3002 : Step(76): len = 263659, overlap = 1194.19
PHY-3002 : Step(77): len = 271598, overlap = 1166.16
PHY-3002 : Step(78): len = 275836, overlap = 1144.16
PHY-3002 : Step(79): len = 277169, overlap = 1147.34
PHY-3002 : Step(80): len = 280564, overlap = 1181.62
PHY-3002 : Step(81): len = 280817, overlap = 1163.69
PHY-3002 : Step(82): len = 279195, overlap = 1151.75
PHY-3002 : Step(83): len = 279113, overlap = 1153.34
PHY-3002 : Step(84): len = 280778, overlap = 1129.91
PHY-3002 : Step(85): len = 281332, overlap = 1085.97
PHY-3002 : Step(86): len = 280543, overlap = 1087.56
PHY-3002 : Step(87): len = 279291, overlap = 1070.97
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.9446e-05
PHY-3002 : Step(88): len = 295147, overlap = 1051.31
PHY-3002 : Step(89): len = 308340, overlap = 1015.5
PHY-3002 : Step(90): len = 314271, overlap = 950.531
PHY-3002 : Step(91): len = 316322, overlap = 902.844
PHY-3002 : Step(92): len = 317068, overlap = 906.875
PHY-3002 : Step(93): len = 317367, overlap = 913.875
PHY-3002 : Step(94): len = 315333, overlap = 906.188
PHY-3002 : Step(95): len = 315348, overlap = 908.719
PHY-3002 : Step(96): len = 315130, overlap = 900.281
PHY-3002 : Step(97): len = 315273, overlap = 911.031
PHY-3002 : Step(98): len = 314073, overlap = 908.844
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 3.86902e-05
PHY-3002 : Step(99): len = 327050, overlap = 892.844
PHY-3002 : Step(100): len = 335972, overlap = 875.344
PHY-3002 : Step(101): len = 338353, overlap = 866.875
PHY-3002 : Step(102): len = 340527, overlap = 846.719
PHY-3002 : Step(103): len = 341828, overlap = 872.594
PHY-3002 : Step(104): len = 343867, overlap = 855
PHY-3002 : Step(105): len = 343249, overlap = 814.812
PHY-3002 : Step(106): len = 343080, overlap = 799.375
PHY-3002 : Step(107): len = 343856, overlap = 802.875
PHY-3002 : Step(108): len = 344425, overlap = 793.656
PHY-3002 : Step(109): len = 343364, overlap = 759.062
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 7.62905e-05
PHY-3002 : Step(110): len = 352463, overlap = 732.031
PHY-3002 : Step(111): len = 359986, overlap = 733.188
PHY-3002 : Step(112): len = 361758, overlap = 731.5
PHY-3002 : Step(113): len = 362716, overlap = 734.375
PHY-3002 : Step(114): len = 363993, overlap = 722.781
PHY-3002 : Step(115): len = 365124, overlap = 703.719
PHY-3002 : Step(116): len = 364563, overlap = 673.25
PHY-3002 : Step(117): len = 364870, overlap = 662.5
PHY-3002 : Step(118): len = 365657, overlap = 667.156
PHY-3002 : Step(119): len = 366166, overlap = 668
PHY-3002 : Step(120): len = 365129, overlap = 672.5
PHY-3002 : Step(121): len = 364793, overlap = 673.75
PHY-3002 : Step(122): len = 365368, overlap = 666.781
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000152581
PHY-3002 : Step(123): len = 372124, overlap = 640.469
PHY-3002 : Step(124): len = 378990, overlap = 633.094
PHY-3002 : Step(125): len = 382128, overlap = 615.281
PHY-3002 : Step(126): len = 384086, overlap = 618.625
PHY-3002 : Step(127): len = 385692, overlap = 612.5
PHY-3002 : Step(128): len = 386555, overlap = 625.5
PHY-3002 : Step(129): len = 386379, overlap = 603.625
PHY-3002 : Step(130): len = 386535, overlap = 587.062
PHY-3002 : Step(131): len = 387738, overlap = 583.281
PHY-3002 : Step(132): len = 388497, overlap = 594.375
PHY-3002 : Step(133): len = 388554, overlap = 596.688
PHY-3002 : Step(134): len = 388354, overlap = 600.062
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000279199
PHY-3002 : Step(135): len = 391771, overlap = 609.688
PHY-3002 : Step(136): len = 394507, overlap = 612.094
PHY-3002 : Step(137): len = 395227, overlap = 600.438
PHY-3002 : Step(138): len = 395783, overlap = 593.406
PHY-3002 : Step(139): len = 397267, overlap = 592.125
PHY-3002 : Step(140): len = 398384, overlap = 589.344
PHY-3002 : Step(141): len = 398323, overlap = 575.5
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000467625
PHY-3002 : Step(142): len = 400461, overlap = 571.469
PHY-3002 : Step(143): len = 401791, overlap = 580.375
PHY-3002 : Step(144): len = 402223, overlap = 573.188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020927s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 0/25491.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 568072, over cnt = 1748(4%), over = 15105, worst = 168
PHY-1001 : End global iterations;  0.471160s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (53.1%)

PHY-1001 : Congestion index: top1 = 137.39, top5 = 93.38, top10 = 75.43, top15 = 64.68.
PHY-3001 : End congestion estimation;  0.666960s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (51.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 17041 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.415890s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (56.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.79221e-05
PHY-3002 : Step(145): len = 444353, overlap = 487.469
PHY-3002 : Step(146): len = 447366, overlap = 453.531
PHY-3002 : Step(147): len = 433299, overlap = 411.125
PHY-3002 : Step(148): len = 424706, overlap = 321
PHY-3002 : Step(149): len = 420973, overlap = 293.031
PHY-3002 : Step(150): len = 415037, overlap = 296.031
PHY-3002 : Step(151): len = 413033, overlap = 287.625
PHY-3002 : Step(152): len = 410296, overlap = 277.438
PHY-3002 : Step(153): len = 406896, overlap = 272.094
PHY-3002 : Step(154): len = 398919, overlap = 286.562
PHY-3002 : Step(155): len = 399070, overlap = 287.906
PHY-3002 : Step(156): len = 396086, overlap = 295
PHY-3002 : Step(157): len = 395963, overlap = 296.469
PHY-3002 : Step(158): len = 391446, overlap = 290.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000115844
PHY-3002 : Step(159): len = 396653, overlap = 302.844
PHY-3002 : Step(160): len = 396653, overlap = 302.844
PHY-3002 : Step(161): len = 397308, overlap = 299.031
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000202329
PHY-3002 : Step(162): len = 408086, overlap = 302.531
PHY-3002 : Step(163): len = 411829, overlap = 304.406
PHY-3002 : Step(164): len = 419293, overlap = 299.5
PHY-3002 : Step(165): len = 422691, overlap = 292.469
PHY-3002 : Step(166): len = 425680, overlap = 298.781
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000404658
PHY-3002 : Step(167): len = 426619, overlap = 302.938
PHY-3002 : Step(168): len = 427648, overlap = 309.25
PHY-3002 : Step(169): len = 430438, overlap = 299.031
PHY-3002 : Step(170): len = 433693, overlap = 290.625
PHY-3002 : Step(171): len = 439544, overlap = 290.094
PHY-3002 : Step(172): len = 442626, overlap = 294.719
PHY-3002 : Step(173): len = 444832, overlap = 297.531
PHY-3002 : Step(174): len = 445946, overlap = 291
PHY-3002 : Step(175): len = 445286, overlap = 287.312
PHY-3002 : Step(176): len = 443682, overlap = 288.375
PHY-3002 : Step(177): len = 441035, overlap = 291.562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000809317
PHY-3002 : Step(178): len = 441467, overlap = 286.469
PHY-3002 : Step(179): len = 441813, overlap = 288.656
PHY-3002 : Step(180): len = 442251, overlap = 293.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 95/25491.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 585208, over cnt = 2392(6%), over = 16793, worst = 109
PHY-1001 : End global iterations;  0.591825s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (58.1%)

PHY-1001 : Congestion index: top1 = 108.90, top5 = 81.14, top10 = 69.30, top15 = 61.82.
PHY-3001 : End congestion estimation;  0.820729s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (45.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 17041 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.534318s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (38.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.78769e-05
PHY-3002 : Step(181): len = 443941, overlap = 652.281
PHY-3002 : Step(182): len = 441388, overlap = 569.594
PHY-3002 : Step(183): len = 428419, overlap = 523.156
PHY-3002 : Step(184): len = 427530, overlap = 489.25
PHY-3002 : Step(185): len = 417037, overlap = 472.281
PHY-3002 : Step(186): len = 409958, overlap = 471.969
PHY-3002 : Step(187): len = 402510, overlap = 490
PHY-3002 : Step(188): len = 393954, overlap = 510.969
PHY-3002 : Step(189): len = 386300, overlap = 509.75
PHY-3002 : Step(190): len = 383798, overlap = 502.469
PHY-3002 : Step(191): len = 380835, overlap = 498.281
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.57538e-05
PHY-3002 : Step(192): len = 385205, overlap = 464.562
PHY-3002 : Step(193): len = 390286, overlap = 438.688
PHY-3002 : Step(194): len = 394990, overlap = 419.969
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000111508
PHY-3002 : Step(195): len = 396847, overlap = 417.812
PHY-3002 : Step(196): len = 399468, overlap = 416.344
PHY-3002 : Step(197): len = 407739, overlap = 420.156
PHY-3002 : Step(198): len = 410817, overlap = 409.094
PHY-3002 : Step(199): len = 411616, overlap = 398.438
PHY-3002 : Step(200): len = 411916, overlap = 396.781
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000223015
PHY-3002 : Step(201): len = 413712, overlap = 392
PHY-3002 : Step(202): len = 415673, overlap = 388.625
PHY-3002 : Step(203): len = 417756, overlap = 381.781
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 83951, tnet num: 17041, tinst num: 15316, tnode num: 98646, tedge num: 137190.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.109491s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (69.0%)

RUN-1004 : used memory is 549 MB, reserved memory is 530 MB, peak memory is 589 MB
OPT-1001 : Total overflow 959.34 peak overflow 8.84
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 447/25491.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 597608, over cnt = 2938(8%), over = 16132, worst = 86
PHY-1001 : End global iterations;  0.772807s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (64.7%)

PHY-1001 : Congestion index: top1 = 80.17, top5 = 66.18, top10 = 59.03, top15 = 54.53.
PHY-1001 : End incremental global routing;  0.996711s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (58.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 17041 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-6524 Similar messages will be suppressed.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.468224s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (66.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.796142s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (57.4%)

OPT-1001 : Current memory(MB): used = 569, reserve = 551, peak = 589.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 16740/25491.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 597608, over cnt = 2938(8%), over = 16132, worst = 86
PHY-1002 : len = 731144, over cnt = 2803(7%), over = 8925, worst = 51
PHY-1002 : len = 823232, over cnt = 1515(4%), over = 4010, worst = 47
PHY-1002 : len = 888000, over cnt = 635(1%), over = 1170, worst = 25
PHY-1002 : len = 928704, over cnt = 28(0%), over = 40, worst = 4
PHY-1001 : End global iterations;  2.068513s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (69.5%)

PHY-1001 : Congestion index: top1 = 65.65, top5 = 58.72, top10 = 55.04, top15 = 52.46.
OPT-1001 : End congestion update;  2.366017s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (66.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 17041 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.370422s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (46.4%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.736593s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (63.9%)

OPT-1001 : Current memory(MB): used = 574, reserve = 557, peak = 589.
OPT-1001 : End physical optimization;  5.807145s wall, 3.687500s user + 0.015625s system = 3.703125s CPU (63.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8988 LUT to BLE ...
SYN-4008 : Packed 8988 LUT and 1224 SEQ to BLE.
SYN-4003 : Packing 2037 remaining SEQ's ...
SYN-4005 : Packed 1690 SEQ with LUT/SLICE
SYN-4006 : 6171 single LUT's are left
SYN-4006 : 347 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 9335/12772 primitive instances ...
SYN-4036 : The kept net VGA_PSEL is useless
SYN-4036 : The kept net VGA_PSEL is useless
PHY-3001 : End packing;  0.635493s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (73.8%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 8002 instances
RUN-1001 : 3932 mslices, 3933 lslices, 101 pads, 27 brams, 3 dsps
RUN-1001 : There are total 24468 nets
RUN-6002 WARNING: There are 1 undriven nets.
RUN-6003 WARNING: There are 1 nets without any pin.
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 13415 nets have 2 pins
RUN-1001 : 9613 nets have [3 - 5] pins
RUN-1001 : 748 nets have [6 - 10] pins
RUN-1001 : 362 nets have [11 - 20] pins
RUN-1001 : 233 nets have [21 - 99] pins
RUN-1001 : 70 nets have 100+ pins
PHY-3001 : design contains 8000 instances, 7865 slices, 873 macros(2932 instances: 1970 mslices 962 lslices)
PHY-3001 : Cell area utilization is 84%
PHY-3001 : After packing: Len = 429873, Over = 508
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 84%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 12351/24468.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 867936, over cnt = 2187(6%), over = 3694, worst = 12
PHY-1002 : len = 871248, over cnt = 1713(4%), over = 2417, worst = 9
PHY-1002 : len = 888192, over cnt = 865(2%), over = 1130, worst = 6
PHY-1002 : len = 907192, over cnt = 274(0%), over = 347, worst = 6
PHY-1002 : len = 918248, over cnt = 27(0%), over = 39, worst = 3
PHY-1001 : End global iterations;  1.602277s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (73.1%)

PHY-1001 : Congestion index: top1 = 66.27, top5 = 58.31, top10 = 54.52, top15 = 51.84.
PHY-3001 : End congestion estimation;  1.917689s wall, 1.421875s user + 0.015625s system = 1.437500s CPU (75.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80430, tnet num: 16018, tinst num: 8000, tnode num: 92383, tedge num: 133961.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.223060s wall, 0.937500s user + 0.046875s system = 0.984375s CPU (80.5%)

RUN-1004 : used memory is 607 MB, reserved memory is 592 MB, peak memory is 607 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16018 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.764313s wall, 1.328125s user + 0.046875s system = 1.375000s CPU (77.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.17656e-05
PHY-3002 : Step(204): len = 414763, overlap = 537.75
PHY-3002 : Step(205): len = 414663, overlap = 553.75
PHY-3002 : Step(206): len = 408966, overlap = 567.25
PHY-3002 : Step(207): len = 407325, overlap = 571.75
PHY-3002 : Step(208): len = 402346, overlap = 585.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.35311e-05
PHY-3002 : Step(209): len = 406458, overlap = 574.75
PHY-3002 : Step(210): len = 408281, overlap = 572.25
PHY-3002 : Step(211): len = 414921, overlap = 550
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.70622e-05
PHY-3002 : Step(212): len = 428072, overlap = 514.75
PHY-3002 : Step(213): len = 434845, overlap = 499.75
PHY-3002 : Step(214): len = 442491, overlap = 475.75
PHY-3002 : Step(215): len = 445559, overlap = 465.75
PHY-3002 : Step(216): len = 447357, overlap = 456.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.41245e-05
PHY-3002 : Step(217): len = 457015, overlap = 433.75
PHY-3002 : Step(218): len = 463857, overlap = 414.5
PHY-3002 : Step(219): len = 477892, overlap = 402
PHY-3002 : Step(220): len = 477230, overlap = 391.25
PHY-3002 : Step(221): len = 473886, overlap = 393.25
PHY-3002 : Step(222): len = 471873, overlap = 393.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.474343s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 692052
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 83%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 480/24468.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 922568, over cnt = 3646(10%), over = 6687, worst = 7
PHY-1002 : len = 953696, over cnt = 2231(6%), over = 3367, worst = 7
PHY-1002 : len = 978776, over cnt = 1091(3%), over = 1603, worst = 7
PHY-1002 : len = 1.00219e+06, over cnt = 176(0%), over = 209, worst = 4
PHY-1002 : len = 1.00808e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.897193s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (45.8%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 56.13, top10 = 53.22, top15 = 51.19.
PHY-3001 : End congestion estimation;  3.282087s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (44.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16018 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.523252s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (59.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.66714e-05
PHY-3002 : Step(223): len = 587197, overlap = 176.25
PHY-3002 : Step(224): len = 561260, overlap = 211.25
PHY-3002 : Step(225): len = 541175, overlap = 213.75
PHY-3002 : Step(226): len = 531081, overlap = 219.25
PHY-3002 : Step(227): len = 523696, overlap = 218.5
PHY-3002 : Step(228): len = 517990, overlap = 223.25
PHY-3002 : Step(229): len = 514682, overlap = 222
PHY-3002 : Step(230): len = 512935, overlap = 218.5
PHY-3002 : Step(231): len = 512022, overlap = 218.5
PHY-3002 : Step(232): len = 511103, overlap = 216
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000193343
PHY-3002 : Step(233): len = 521620, overlap = 208.75
PHY-3002 : Step(234): len = 532131, overlap = 202.75
PHY-3002 : Step(235): len = 535933, overlap = 200.25
PHY-3002 : Step(236): len = 537430, overlap = 199.25
PHY-3002 : Step(237): len = 538042, overlap = 200
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000373763
PHY-3002 : Step(238): len = 545809, overlap = 196.75
PHY-3002 : Step(239): len = 556952, overlap = 192
PHY-3002 : Step(240): len = 568195, overlap = 189.25
PHY-3002 : Step(241): len = 568512, overlap = 186.5
PHY-3002 : Step(242): len = 567738, overlap = 183.75
PHY-3002 : Step(243): len = 567810, overlap = 183.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018343s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 612886, Over = 0
PHY-3001 : Spreading special nets. 68 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.067290s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 104 instances has been re-located, deltaX = 32, deltaY = 69, maxDist = 2.
PHY-3001 : Final: Len = 615012, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80430, tnet num: 16018, tinst num: 8000, tnode num: 92383, tedge num: 133961.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.398607s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (51.4%)

RUN-1004 : used memory is 604 MB, reserved memory is 593 MB, peak memory is 640 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 2076/24468.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 858136, over cnt = 3577(10%), over = 6372, worst = 8
PHY-1002 : len = 881448, over cnt = 2479(7%), over = 3746, worst = 8
PHY-1002 : len = 906752, over cnt = 1111(3%), over = 1637, worst = 6
PHY-1002 : len = 930840, over cnt = 295(0%), over = 440, worst = 6
PHY-1002 : len = 937328, over cnt = 22(0%), over = 42, worst = 4
PHY-1001 : End global iterations;  2.899262s wall, 2.031250s user + 0.015625s system = 2.046875s CPU (70.6%)

PHY-1001 : Congestion index: top1 = 58.97, top5 = 54.45, top10 = 51.52, top15 = 49.40.
PHY-1001 : End incremental global routing;  3.271108s wall, 2.187500s user + 0.015625s system = 2.203125s CPU (67.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16018 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.666415s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (28.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  4.304635s wall, 2.593750s user + 0.015625s system = 2.609375s CPU (60.6%)

OPT-1001 : Current memory(MB): used = 622, reserve = 612, peak = 640.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 14966/24468.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 937328, over cnt = 22(0%), over = 42, worst = 4
PHY-1002 : len = 937552, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 937576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.425304s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (88.2%)

PHY-1001 : Congestion index: top1 = 58.97, top5 = 54.45, top10 = 51.52, top15 = 49.40.
OPT-1001 : End congestion update;  0.770892s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (81.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16018 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.443891s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (77.4%)

OPT-0007 : Start: WNS 998995 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  1.214918s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (79.7%)

OPT-1001 : Current memory(MB): used = 626, reserve = 615, peak = 640.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16018 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.432067s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (61.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Reuse net number 14966/24468.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 937576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.136373s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (114.6%)

PHY-1001 : Congestion index: top1 = 58.97, top5 = 54.45, top10 = 51.52, top15 = 49.40.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16018 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.486757s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (38.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998995 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 58.482759
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  8.503471s wall, 5.078125s user + 0.015625s system = 5.093750s CPU (59.9%)

RUN-1003 : finish command "place" in  37.160661s wall, 16.703125s user + 0.390625s system = 17.093750s CPU (46.0%)

RUN-1004 : used memory is 583 MB, reserved memory is 573 MB, peak memory is 640 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.406049s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (107.8%)

RUN-1004 : used memory is 584 MB, reserved memory is 573 MB, peak memory is 640 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 8002 instances
RUN-1001 : 3932 mslices, 3933 lslices, 101 pads, 27 brams, 3 dsps
RUN-1001 : There are total 24468 nets
RUN-6002 WARNING: There are 1 undriven nets.
RUN-6003 WARNING: There are 1 nets without any pin.
RUN-6004 WARNING: There are 26 nets with only 1 pin.
RUN-1001 : 13415 nets have 2 pins
RUN-1001 : 9613 nets have [3 - 5] pins
RUN-1001 : 748 nets have [6 - 10] pins
RUN-1001 : 362 nets have [11 - 20] pins
RUN-1001 : 233 nets have [21 - 99] pins
RUN-1001 : 70 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80430, tnet num: 16018, tinst num: 8000, tnode num: 92383, tedge num: 133961.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.393525s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (52.7%)

RUN-1004 : used memory is 585 MB, reserved memory is 577 MB, peak memory is 640 MB
PHY-1001 : 3932 mslices, 3933 lslices, 101 pads, 27 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16018 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 840400, over cnt = 3595(10%), over = 6674, worst = 8
PHY-1002 : len = 871208, over cnt = 2290(6%), over = 3480, worst = 8
PHY-1002 : len = 903664, over cnt = 631(1%), over = 853, worst = 7
PHY-1002 : len = 919000, over cnt = 66(0%), over = 84, worst = 4
PHY-1002 : len = 920720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.508291s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (48.0%)

PHY-1001 : Congestion index: top1 = 58.32, top5 = 53.64, top10 = 50.69, top15 = 48.66.
PHY-1001 : End global routing;  2.832546s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (48.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 638, reserve = 626, peak = 640.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net VGA_PSEL is skipped due to 0 input or output
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net rd_data[15] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[14] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[13] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[12] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net rd_data[7] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 910, reserve = 901, peak = 910.
PHY-1001 : End build detailed router design. 3.019826s wall, 2.046875s user + 0.062500s system = 2.109375s CPU (69.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 170872, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.644289s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (72.2%)

PHY-1001 : Current memory(MB): used = 946, reserve = 938, peak = 946.
PHY-1001 : End phase 1; 1.649932s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (72.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 63% nets.
PHY-1022 : len = 2.98081e+06, over cnt = 3378(0%), over = 3400, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 967, reserve = 959, peak = 967.
PHY-1001 : End initial routed; 23.804783s wall, 10.328125s user + 0.062500s system = 10.390625s CPU (43.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15422(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.109904s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (57.0%)

PHY-1001 : Current memory(MB): used = 982, reserve = 975, peak = 982.
PHY-1001 : End phase 2; 25.914769s wall, 11.531250s user + 0.062500s system = 11.593750s CPU (44.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.98081e+06, over cnt = 3378(0%), over = 3400, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.108451s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (57.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.86674e+06, over cnt = 1761(0%), over = 1767, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 3.695312s wall, 3.296875s user + 0.000000s system = 3.296875s CPU (89.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.84708e+06, over cnt = 572(0%), over = 572, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.567422s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (89.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.84642e+06, over cnt = 171(0%), over = 171, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.878049s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (60.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.84915e+06, over cnt = 42(0%), over = 42, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.547794s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (39.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.8511e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.404227s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (50.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.8512e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.544312s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (48.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.85127e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.760940s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (51.3%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.85129e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.250485s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (31.2%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.85129e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.222596s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (28.1%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.85129e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.237306s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (32.9%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 2.85129e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.222384s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (21.1%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 2.85129e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.447676s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (45.4%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 2.85129e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.201328s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (54.3%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 2.8514e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 0.187372s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (16.7%)

PHY-1001 : ==== DR Iter 15 ====
PHY-1022 : len = 2.8514e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 0.214043s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (51.1%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 2.8514e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 0.202486s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ==== DR Iter 17 ====
PHY-1022 : len = 2.8514e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 17; 0.345649s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (36.2%)

PHY-1001 : ==== DR Iter 18 ====
PHY-1022 : len = 2.8514e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 18; 0.403894s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (34.8%)

PHY-1001 : ===== DR Iter 19 =====
PHY-1022 : len = 2.85138e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 19; 0.169478s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (55.3%)

PHY-1001 : ==== DR Iter 20 ====
PHY-1022 : len = 2.8514e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 20; 0.200200s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (31.2%)

PHY-1001 : ==== DR Iter 21 ====
PHY-1022 : len = 2.8514e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 21; 0.194292s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (48.3%)

PHY-1001 : ==== DR Iter 22 ====
PHY-1022 : len = 2.8514e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 22; 0.258055s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (18.2%)

PHY-1001 : ==== DR Iter 23 ====
PHY-1022 : len = 2.8514e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 23; 0.339399s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (50.6%)

PHY-1001 : ==== DR Iter 24 ====
PHY-1022 : len = 2.8514e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 24; 0.327258s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (23.9%)

PHY-1001 : ==== DR Iter 25 ====
PHY-1022 : len = 2.85139e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 25; 0.897889s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (26.1%)

PHY-1001 : ===== DR Iter 26 =====
PHY-1022 : len = 2.85141e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 26; 0.215434s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (36.3%)

PHY-1001 : ==== DR Iter 27 ====
PHY-1022 : len = 2.85139e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 27; 0.255728s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (6.1%)

PHY-1001 : ==== DR Iter 28 ====
PHY-1022 : len = 2.85139e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 28; 0.203244s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ==== DR Iter 29 ====
PHY-1022 : len = 2.85141e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 29; 0.185797s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (50.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15422(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.196751s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (30.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 839 feed throughs used by 481 nets
PHY-1001 : End commit to database; 1.893530s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (66.8%)

PHY-1001 : Current memory(MB): used = 1081, reserve = 1078, peak = 1081.
PHY-1001 : End phase 3; 19.056241s wall, 10.375000s user + 0.000000s system = 10.375000s CPU (54.4%)

PHY-1003 : Routed, final wirelength = 2.85141e+06
PHY-1001 : Current memory(MB): used = 1086, reserve = 1083, peak = 1086.
PHY-1001 : End export database. 0.049349s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  50.021714s wall, 25.328125s user + 0.125000s system = 25.453125s CPU (50.9%)

RUN-1003 : finish command "route" in  55.014116s wall, 27.718750s user + 0.156250s system = 27.875000s CPU (50.7%)

RUN-1004 : used memory is 1016 MB, reserved memory is 1014 MB, peak memory is 1086 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    15219   out of  19600   77.65%
#reg                     3329   out of  19600   16.98%
#le                     15566
  #lut only             12237   out of  15566   78.61%
  #reg only               347   out of  15566    2.23%
  #lut&reg               2982   out of  15566   19.16%
#dsp                        3   out of     29   10.34%
#bram                      19   out of     64   29.69%
  #bram9k                  19
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2135
#2        config_inst_syn_9                        GCLK               config             config_inst.jtck               300
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    240
#4        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    208
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 73
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    39
#7        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                |15566  |14591   |628     |3345    |27      |3       |
|  ISP                               |AHBISP                                      |8102   |7817    |202     |538     |2       |0       |
|    u_5X5Window                     |slidingWindow_5X5                           |7620   |7506    |76      |258     |2       |0       |
|      u_fifo_1                      |fifo_buf                                    |1767   |1761    |6       |24      |0       |0       |
|      u_fifo_2                      |fifo_buf                                    |1773   |1767    |6       |24      |0       |0       |
|      u_fifo_3                      |fifo_buf                                    |1779   |1773    |6       |24      |0       |0       |
|      u_fifo_4                      |fifo_buf                                    |41     |35      |6       |26      |2       |0       |
|    u_demosaic                      |demosaic                                    |379    |220     |114     |209     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                  |131    |67      |34      |86      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                  |73     |40      |27      |45      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                  |150    |101     |45      |65      |0       |0       |
|    u_gamma                         |gamma                                       |5      |5       |0       |5       |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                   |5      |5       |0       |5       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                        |2      |2       |0       |2       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                            |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                           |14     |14      |0       |12      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                           |19     |15      |0       |14      |0       |0       |
|  RAM_CODE                          |Block_RAM                                   |7      |7       |0       |0       |4       |0       |
|  RAM_DATA                          |Block_RAM                                   |0      |0       |0       |0       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                    |2      |1       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                          |32     |31      |0       |32      |0       |0       |
|  U_sdram                           |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                            |22     |22      |0       |12      |0       |0       |
|  clk_gen_inst                      |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  sd_reader                         |sd_reader                                   |642    |541     |99      |321     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                  |284    |248     |34      |142     |0       |0       |
|  sdram_top_inst                    |sdram_top                                   |668    |503     |103     |339     |5       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                   |331    |212     |57      |218     |5       |0       |
|      rd_fifo_data                  |fifo_data                                   |144    |82      |21      |113     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |15     |8       |0       |15      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |35     |22      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |31     |31      |0       |31      |0       |0       |
|      wr_fifo_data                  |fifo_data                                   |88     |55      |12      |74      |3       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |14     |8       |0       |14      |3       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |17     |8       |0       |17      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |29     |25      |0       |29      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                  |337    |291     |46      |121     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                 |57     |45      |12      |20      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                 |63     |63      |0       |13      |0       |0       |
|      sdram_init_inst               |sdram_init                                  |44     |40      |4       |26      |0       |0       |
|      sdram_read_inst               |sdram_read                                  |100    |82      |18      |33      |0       |0       |
|      sdram_write_inst              |sdram_write                                 |73     |61      |12      |29      |0       |0       |
|  u_logic                           |cortexm0ds_logic                            |5000   |4944    |51      |1342    |0       |3       |
|  cw_top                            |CW_TOP_WRAPPER                              |1054   |692     |173     |715     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                     |1054   |692     |173     |715     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                 |537    |356     |0       |516     |0       |0       |
|        reg_inst                    |register                                    |537    |356     |0       |516     |0       |0       |
|      trigger_inst                  |trigger                                     |517    |336     |173     |199     |0       |0       |
|        bus_inst                    |bus_top                                     |325    |209     |116     |106     |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                     |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                     |3      |3       |0       |3       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                     |97     |63      |34      |29      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                     |22     |14      |8       |10      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                     |14     |8       |6       |4       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det                                     |97     |63      |34      |33      |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det                                     |90     |56      |34      |25      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                    |110    |81      |29      |58      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       13368  
    #2          2       8049   
    #3          3        974   
    #4          4        590   
    #5        5-10       791   
    #6        11-50      529   
    #7       51-100      21    
    #8       101-500     48    
    #9        >500       16    
  Average     3.08             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.994129s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (82.3%)

RUN-1004 : used memory is 1017 MB, reserved memory is 1015 MB, peak memory is 1086 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 80430, tnet num: 16018, tinst num: 8000, tnode num: 92383, tedge num: 133961.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.259590s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (52.1%)

RUN-1004 : used memory is 1025 MB, reserved memory is 1023 MB, peak memory is 1086 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 16018 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 7 (7 unconstrainted).
TMR-5009 WARNING: No clock constraint on 7 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		config_inst_syn_10
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 7c0d00eaf04862a3c143138aed34b7b84b4ad717b9291d59238d988d9180f6dd -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 8000
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 24468, pip num: 189459
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 839
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3173 valid insts, and 499103 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111000000111000111010011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  39.704929s wall, 203.609375s user + 1.109375s system = 204.718750s CPU (515.6%)

RUN-1004 : used memory is 1119 MB, reserved memory is 1120 MB, peak memory is 1292 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240428_170640.log"
