# do {toplevel_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:39 on Aug 15,2023
# vlog -incr -mfcu -work xil_defaultlib toplevel_tb_time_synth.v 
# -- Skipping module cpu
# -- Skipping module rom
# -- Skipping module toplevel
# -- Skipping module glbl
# 
# Top level modules:
# 	toplevel
# 	glbl
# End time: 20:42:39 on Aug 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:42:39 on Aug 15,2023
# vlog -incr -mfcu -sv -work xil_defaultlib ../../../../../vector_database.srcs/sources_1/new/uart.sv ../../../../../vector_database.srcs/sources_1/new/uart_rx.sv ../../../../../vector_database.srcs/sources_1/new/uart_tx.sv ../../../../../vector_database.srcs/sim_1/new/toplevel_tb.sv 
# -- Skipping module uart
# -- Skipping module uart_rx
# -- Skipping module uart_tx
# -- Skipping module toplevel_tb
# 
# Top level modules:
# 	toplevel_tb
# End time: 20:42:40 on Aug 15,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
