
---------- Begin Simulation Statistics ----------
host_inst_rate                                 377492                       # Simulator instruction rate (inst/s)
host_mem_usage                                 362160                       # Number of bytes of host memory used
host_seconds                                    52.98                       # Real time elapsed on the host
host_tick_rate                              451362023                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.023914                       # Number of seconds simulated
sim_ticks                                 23913777000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4696755                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 38571.317853                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 34862.635580                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4266449                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    16597469500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.091618                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               430306                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            294684                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   4728105500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028875                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135621                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 74726.248759                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 72500.865170                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2086455                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   15033650904                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.087944                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              201183                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           128981                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   5234707467                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031562                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72202                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 40014.366285                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  37.976301                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           95745                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   3831175500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6984393                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 50089.740920                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 47938.933453                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6352904                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     31631120404                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.090414                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                631489                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             423665                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   9962812967                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029755                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207823                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996251                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.160559                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6984393                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 50089.740920                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 47938.933453                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6352904                       # number of overall hits
system.cpu.dcache.overall_miss_latency    31631120404                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.090414                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               631489                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            423665                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   9962812967                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029755                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207823                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167929                       # number of replacements
system.cpu.dcache.sampled_refs                 168953                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.160559                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6416210                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525132015000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72164                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13716568                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 67906.354515                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 66182.608696                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13716269                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       20304000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  299                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                68                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     15222000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        92125                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               59377.787879                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       368500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13716568                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 67906.354515                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 66182.608696                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13716269                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        20304000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   299                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 68                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     15222000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.207402                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            106.189972                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13716568                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 67906.354515                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 66182.608696                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13716269                       # number of overall hits
system.cpu.icache.overall_miss_latency       20304000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  299                       # number of overall misses
system.cpu.icache.overall_mshr_hits                68                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     15222000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                106.189972                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13716269                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 52722.442420                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      2512066214                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 47647                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     86253.485577                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 71221.754808                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                           51                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           2870516000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.998470                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      33280                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      2370260000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.998470                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 33280                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135853                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       78051.228948                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  63437.051861                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          88292                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             3712194500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.350092                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        47561                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       838                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        2963842500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.343908                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   46721                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38871                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    58583.416686                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 42855.779373                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2277195990                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38871                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1665847000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38871                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72164                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72164                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.861077                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169184                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        81427.870759                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   66675.447807                       # average overall mshr miss latency
system.l2.demand_hits                           88343                       # number of demand (read+write) hits
system.l2.demand_miss_latency              6582710500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.477829                       # miss rate for demand accesses
system.l2.demand_misses                         80841                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        838                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         5334102500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.472864                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    80001                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.272775                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.196120                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4469.147931                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3213.229462                       # Average occupied blocks per context
system.l2.overall_accesses                     169184                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       81427.870759                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  61467.227955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          88343                       # number of overall hits
system.l2.overall_miss_latency             6582710500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.477829                       # miss rate for overall accesses
system.l2.overall_misses                        80841                       # number of overall misses
system.l2.overall_mshr_hits                       838                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        7846168714                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.754492                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  127648                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.928495                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         44240                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher          167                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        48009                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            47647                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit          195                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          75750                       # number of replacements
system.l2.sampled_refs                          85126                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       7682.377393                       # Cycle average of tags in use
system.l2.total_refs                           158426                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            42557                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 32002100                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2018579                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2103368                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        50461                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2111470                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2127016                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7516                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       219399                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     13976220                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.718222                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.748512                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     11046796     79.04%     79.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       738182      5.28%     84.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       575480      4.12%     88.44% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       487470      3.49%     91.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       394889      2.83%     94.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        83804      0.60%     95.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        78696      0.56%     95.92% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       351504      2.52%     98.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       219399      1.57%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     13976220                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        50354                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8344320                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.582545                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.582545                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1213081                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          114                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7647                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     25226614                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      8423370                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4280607                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1501172                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          456                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        59161                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        5151909                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4962519                       # DTB hits
system.switch_cpus_1.dtb.data_misses           189390                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3952064                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3765155                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           186909                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199845                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197364                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2481                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2127016                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3712028                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8939949                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        43373                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             32253194                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        994364                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.134405                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3712176                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2026095                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.038058                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     15477392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.083891                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.208004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       10249498     66.22%     66.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         583911      3.77%     70.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          49892      0.32%     70.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37575      0.24%     70.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         586959      3.79%     74.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43231      0.28%     74.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         691611      4.47%     79.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        1134603      7.33%     86.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2100112     13.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     15477392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                348061                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1033291                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               73702                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.070774                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6441187                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1336657                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7710811                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            15285668                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812987                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6268788                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.965891                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15488564                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        62167                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        451607                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5331107                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       110788                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1857721                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18520084                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5104530                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       317445                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     16945486                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          843                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1501172                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        10763                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1430596                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1600                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64923                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      2387214                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       561334                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64923                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4740                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57427                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.631894                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.631894                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8836665     51.19%     51.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         4056      0.02%     51.21% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     51.21% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       867464      5.03%     56.24% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3373      0.02%     56.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     56.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1020195      5.91%     62.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          664      0.00%     62.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     62.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5179474     30.00%     92.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1350961      7.83%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     17262933                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        55503                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003215                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          784      1.41%      1.41% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          876      1.58%      2.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      2.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      2.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        42968     77.42%     80.41% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv           12      0.02%     80.43% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     80.43% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        10351     18.65%     99.08% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          512      0.92%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     15477392                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.115364                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.800422                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      9701390     62.68%     62.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1700055     10.98%     73.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       739738      4.78%     78.44% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1319235      8.52%     86.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       907106      5.86%     92.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       257396      1.66%     94.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       764011      4.94%     99.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        81461      0.53%     99.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         7000      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     15477392                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.090833                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18446382                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        17262933                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8384278                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        11624                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3840157                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3712058                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3712028                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              30                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       986403                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       999704                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5331107                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1857721                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               15825453                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       942533                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21430                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8516946                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       247668                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        13731                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35222943                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     24723207                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     17146433                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4243342                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1501172                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       273398                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     10106970                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       476266                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  7753                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
