Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 12 20:27:49 2022
| Host         : DESKTOP-FBV1IIO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              52 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             246 |           66 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------+----------------------------------+------------------+----------------+--------------+
|  Clock Signal  |              Enable Signal              |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------+----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                         | reset_cond/M_reset_cond_in       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | dec_ctr/dctr1/E[0]                      | reset_cond/Q[0]                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | dec_ctr/dctr2/M_val_q_reg[3]_0[0]       | reset_cond/Q[0]                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | btn_cond3/E[0]                          | reset_cond/Q[0]                  |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | btn_cond4/E[0]                          | reset_cond/Q[0]                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | edge_btn1/E[0]                          | reset_cond/Q[0]                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | btn_cond2/E[0]                          | reset_cond/Q[0]                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG |                                         |                                  |                6 |             14 |         2.33 |
|  clk_IBUF_BUFG | btn_cond4/M_ctr_q_reg[14]_0             | btn_cond4/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | btn_cond1/M_ctr_q_reg[14]_0             | btn_cond1/sync/clear             |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | btn_cond2/M_ctr_q_reg[14]_0             | btn_cond2/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | btn_cond3/M_ctr_q_reg[14]_0             | btn_cond3/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | edge_detector_slow_timer/M_last_q_reg_0 | reset_cond/Q[0]                  |               12 |             31 |         2.58 |
|  clk_IBUF_BUFG |                                         | reset_cond/Q[0]                  |               13 |             48 |         3.69 |
|  clk_IBUF_BUFG | slow_timer/E[0]                         | reset_cond/Q[0]                  |               19 |             96 |         5.05 |
+----------------+-----------------------------------------+----------------------------------+------------------+----------------+--------------+


