#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001afa19c2af0 .scope module, "CLK_gate" "CLK_gate" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_EN";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "GATED_CLK";
o000001afa19f6fd8 .functor BUFZ 1, C4<z>; HiZ drive
L_000001afa19c3170 .functor AND 1, v000001afa19c2dc0_0, o000001afa19f6fd8, C4<1>, C4<1>;
v000001afa19c3390_0 .net "CLK", 0 0, o000001afa19f6fd8;  0 drivers
o000001afa19f7008 .functor BUFZ 1, C4<z>; HiZ drive
v000001afa19c2c80_0 .net "CLK_EN", 0 0, o000001afa19f7008;  0 drivers
v000001afa19c2d20_0 .net "GATED_CLK", 0 0, L_000001afa19c3170;  1 drivers
v000001afa19c2dc0_0 .var "latch", 0 0;
E_000001afa19f5630 .event anyedge, v000001afa19c2c80_0, v000001afa19c3390_0;
    .scope S_000001afa19c2af0;
T_0 ;
    %wait E_000001afa19f5630;
    %load/vec4 v000001afa19c3390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001afa19c2c80_0;
    %assign/vec4 v000001afa19c2dc0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "CLK_gate.v";
