/home/dominick/Documents/HDL_Lab_UMC_65/implementation/umc_65_ll/vir/HDL_Lab/1b_ADC/veriloga/veriloga.va .cadence/dfII/TextSupport/Logs/Parser/veriloga/HDL_Lab/veriloga/compile0.log
