#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Aug 19 17:11:46 2016
# Process ID: 3974
# Current directory: /home/javier/Web-Projects/web_smart_sensors
# Command line: vivado
# Log file: /home/javier/Web-Projects/web_smart_sensors/vivado.log
# Journal file: /home/javier/Web-Projects/web_smart_sensors/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/javier/Vivado/LED_Controller/LED_Controller.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 5787.414 ; gain = 132.094 ; free physical = 2357 ; free virtual = 12951
open_bd_design {/home/javier/Vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system_design/system_design.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system_design> from BD file </home/javier/Vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system_design/system_design.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 5852.715 ; gain = 65.301 ; free physical = 2244 ; free virtual = 12879
open_run impl_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/javier/Web-Projects/web_smart_sensors/.Xil/Vivado-3974-Lab100PC/dcp/system_design_wrapper_early.xdc]
Finished Parsing XDC File [/home/javier/Web-Projects/web_smart_sensors/.Xil/Vivado-3974-Lab100PC/dcp/system_design_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.21 . Memory (MB): peak = 6124.008 ; gain = 0.000 ; free physical = 1917 ; free virtual = 12615
Restored from archive | CPU: 0.210000 secs | Memory: 1.075424 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.21 . Memory (MB): peak = 6124.008 ; gain = 0.000 ; free physical = 1917 ; free virtual = 12615
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 6283.547 ; gain = 400.637 ; free physical = 1767 ; free virtual = 12472
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/javier/Vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system_design/ip/system_design_processing_system7_0_0/system_design_processing_system7_0_0.xdc] for cell 'system_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/javier/Vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system_design/ip/system_design_processing_system7_0_0/system_design_processing_system7_0_0.xdc] for cell 'system_design_i/processing_system7_0/inst'
Parsing XDC File [/home/javier/Vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system_design/ip/system_design_axi_gpio_0_0/system_design_axi_gpio_0_0_board.xdc] for cell 'system_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/javier/Vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system_design/ip/system_design_axi_gpio_0_0/system_design_axi_gpio_0_0_board.xdc] for cell 'system_design_i/axi_gpio_0/U0'
Parsing XDC File [/home/javier/Vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system_design/ip/system_design_axi_gpio_0_0/system_design_axi_gpio_0_0.xdc] for cell 'system_design_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/javier/Vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system_design/ip/system_design_axi_gpio_0_0/system_design_axi_gpio_0_0.xdc] for cell 'system_design_i/axi_gpio_0/U0'
Parsing XDC File [/home/javier/Vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system_design/ip/system_design_rst_processing_system7_0_100M_0/system_design_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_design_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/javier/Vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system_design/ip/system_design_rst_processing_system7_0_100M_0/system_design_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_design_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/javier/Vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system_design/ip/system_design_rst_processing_system7_0_100M_0/system_design_rst_processing_system7_0_100M_0.xdc] for cell 'system_design_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/javier/Vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system_design/ip/system_design_rst_processing_system7_0_100M_0/system_design_rst_processing_system7_0_100M_0.xdc] for cell 'system_design_i/rst_processing_system7_0_100M'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 6590.125 ; gain = 29.020 ; free physical = 1444 ; free virtual = 12180
open_bd_design {/home/javier/Vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system_design/system_design.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 19 17:26:17 2016...
