Timing Analyzer report for TopModule
Thu Feb  8 22:32:31 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk'
 22. Slow 1200mV 0C Model Hold: 'clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk'
 30. Fast 1200mV 0C Model Hold: 'clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; TopModule                                              ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.4%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 316.86 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -2.156 ; -76.433            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.452 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; -3.000 ; -87.759                          ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.156 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; clk          ; clk         ; 1.000        ; -0.082     ; 3.075      ;
; -2.156 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3]       ; clk          ; clk         ; 1.000        ; -0.082     ; 3.075      ;
; -2.156 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; clk          ; clk         ; 1.000        ; -0.082     ; 3.075      ;
; -2.156 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; clk          ; clk         ; 1.000        ; -0.082     ; 3.075      ;
; -2.156 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; clk          ; clk         ; 1.000        ; -0.082     ; 3.075      ;
; -2.156 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; clk          ; clk         ; 1.000        ; -0.082     ; 3.075      ;
; -2.156 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; clk          ; clk         ; 1.000        ; -0.082     ; 3.075      ;
; -2.156 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; clk          ; clk         ; 1.000        ; -0.082     ; 3.075      ;
; -2.156 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; clk          ; clk         ; 1.000        ; -0.082     ; 3.075      ;
; -2.125 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; clk          ; clk         ; 1.000        ; -0.082     ; 3.044      ;
; -2.125 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3]       ; clk          ; clk         ; 1.000        ; -0.082     ; 3.044      ;
; -2.125 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; clk          ; clk         ; 1.000        ; -0.082     ; 3.044      ;
; -2.125 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; clk          ; clk         ; 1.000        ; -0.082     ; 3.044      ;
; -2.125 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; clk          ; clk         ; 1.000        ; -0.082     ; 3.044      ;
; -2.125 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; clk          ; clk         ; 1.000        ; -0.082     ; 3.044      ;
; -2.125 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; clk          ; clk         ; 1.000        ; -0.082     ; 3.044      ;
; -2.125 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; clk          ; clk         ; 1.000        ; -0.082     ; 3.044      ;
; -2.125 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; clk          ; clk         ; 1.000        ; -0.082     ; 3.044      ;
; -2.115 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; clk          ; clk         ; 1.000        ; -0.082     ; 3.034      ;
; -2.115 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3]       ; clk          ; clk         ; 1.000        ; -0.082     ; 3.034      ;
; -2.115 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; clk          ; clk         ; 1.000        ; -0.082     ; 3.034      ;
; -2.115 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; clk          ; clk         ; 1.000        ; -0.082     ; 3.034      ;
; -2.115 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; clk          ; clk         ; 1.000        ; -0.082     ; 3.034      ;
; -2.115 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; clk          ; clk         ; 1.000        ; -0.082     ; 3.034      ;
; -2.115 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; clk          ; clk         ; 1.000        ; -0.082     ; 3.034      ;
; -2.115 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; clk          ; clk         ; 1.000        ; -0.082     ; 3.034      ;
; -2.115 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; clk          ; clk         ; 1.000        ; -0.082     ; 3.034      ;
; -1.860 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.779      ;
; -1.860 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.779      ;
; -1.860 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.779      ;
; -1.860 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.779      ;
; -1.860 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.779      ;
; -1.860 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.779      ;
; -1.860 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.779      ;
; -1.860 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.779      ;
; -1.860 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.779      ;
; -1.852 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.771      ;
; -1.852 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.771      ;
; -1.852 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.771      ;
; -1.852 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.771      ;
; -1.852 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.771      ;
; -1.852 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.771      ;
; -1.852 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.771      ;
; -1.852 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.771      ;
; -1.852 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.771      ;
; -1.826 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.745      ;
; -1.826 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.745      ;
; -1.826 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.745      ;
; -1.826 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.745      ;
; -1.826 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.745      ;
; -1.826 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.745      ;
; -1.826 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.745      ;
; -1.826 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.745      ;
; -1.826 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.745      ;
; -1.824 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7] ; clk          ; clk         ; 1.000        ; -0.082     ; 2.743      ;
; -1.824 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1] ; clk          ; clk         ; 1.000        ; -0.082     ; 2.743      ;
; -1.824 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; clk          ; clk         ; 1.000        ; -0.082     ; 2.743      ;
; -1.824 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2] ; clk          ; clk         ; 1.000        ; -0.082     ; 2.743      ;
; -1.824 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; clk          ; clk         ; 1.000        ; -0.082     ; 2.743      ;
; -1.824 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8] ; clk          ; clk         ; 1.000        ; -0.082     ; 2.743      ;
; -1.824 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4] ; clk          ; clk         ; 1.000        ; -0.082     ; 2.743      ;
; -1.824 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5] ; clk          ; clk         ; 1.000        ; -0.082     ; 2.743      ;
; -1.824 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6] ; clk          ; clk         ; 1.000        ; -0.082     ; 2.743      ;
; -1.817 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7] ; clk          ; clk         ; 1.000        ; -0.081     ; 2.737      ;
; -1.817 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1] ; clk          ; clk         ; 1.000        ; -0.081     ; 2.737      ;
; -1.817 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; clk          ; clk         ; 1.000        ; -0.081     ; 2.737      ;
; -1.817 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2] ; clk          ; clk         ; 1.000        ; -0.081     ; 2.737      ;
; -1.817 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; clk          ; clk         ; 1.000        ; -0.081     ; 2.737      ;
; -1.817 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8] ; clk          ; clk         ; 1.000        ; -0.081     ; 2.737      ;
; -1.817 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4] ; clk          ; clk         ; 1.000        ; -0.081     ; 2.737      ;
; -1.817 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5] ; clk          ; clk         ; 1.000        ; -0.081     ; 2.737      ;
; -1.817 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6] ; clk          ; clk         ; 1.000        ; -0.081     ; 2.737      ;
; -1.814 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7] ; clk          ; clk         ; 1.000        ; -0.082     ; 2.733      ;
; -1.814 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1] ; clk          ; clk         ; 1.000        ; -0.082     ; 2.733      ;
; -1.814 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; clk          ; clk         ; 1.000        ; -0.082     ; 2.733      ;
; -1.814 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2] ; clk          ; clk         ; 1.000        ; -0.082     ; 2.733      ;
; -1.814 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; clk          ; clk         ; 1.000        ; -0.082     ; 2.733      ;
; -1.814 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8] ; clk          ; clk         ; 1.000        ; -0.082     ; 2.733      ;
; -1.814 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4] ; clk          ; clk         ; 1.000        ; -0.082     ; 2.733      ;
; -1.814 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5] ; clk          ; clk         ; 1.000        ; -0.082     ; 2.733      ;
; -1.814 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6] ; clk          ; clk         ; 1.000        ; -0.082     ; 2.733      ;
; -1.813 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.732      ;
; -1.813 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.732      ;
; -1.813 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.732      ;
; -1.813 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.732      ;
; -1.813 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.732      ;
; -1.813 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.732      ;
; -1.813 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.732      ;
; -1.813 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.732      ;
; -1.813 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.732      ;
; -1.809 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7] ; clk          ; clk         ; 1.000        ; -0.081     ; 2.729      ;
; -1.809 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1] ; clk          ; clk         ; 1.000        ; -0.081     ; 2.729      ;
; -1.809 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; clk          ; clk         ; 1.000        ; -0.081     ; 2.729      ;
; -1.809 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2] ; clk          ; clk         ; 1.000        ; -0.081     ; 2.729      ;
; -1.809 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; clk          ; clk         ; 1.000        ; -0.081     ; 2.729      ;
; -1.809 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8] ; clk          ; clk         ; 1.000        ; -0.081     ; 2.729      ;
; -1.809 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4] ; clk          ; clk         ; 1.000        ; -0.081     ; 2.729      ;
; -1.809 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5] ; clk          ; clk         ; 1.000        ; -0.081     ; 2.729      ;
; -1.809 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6] ; clk          ; clk         ; 1.000        ; -0.081     ; 2.729      ;
; -1.804 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; clk          ; clk         ; 1.000        ; -0.082     ; 2.723      ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; Receiver:Receiver_inst|fsm_state.IDLE                                                  ; Receiver:Receiver_inst|fsm_state.IDLE                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Receiver:Receiver_inst|start                                                           ; Receiver:Receiver_inst|start                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Receiver:Receiver_inst|fsm_state.RECEIVING                                             ; Receiver:Receiver_inst|fsm_state.RECEIVING                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|ready                ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|ready                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[0]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[0]              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Receiver:Receiver_inst|rx_data_ready                                                   ; Receiver:Receiver_inst|rx_data_ready                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fsm_state                                                                              ; fsm_state                                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|ready          ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|ready          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.484 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|ready          ; fsm_state                                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.777      ;
; 0.499 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|ready                ; Receiver:Receiver_inst|fsm_state.DONE                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.793      ;
; 0.502 ; Receiver:Receiver_inst|Synchronizer:Synchronizer_inst|shift_register[0]                ; Receiver:Receiver_inst|Synchronizer:Synchronizer_inst|shift_register[1]                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.796      ;
; 0.508 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[4]              ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[3]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[6]              ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[5]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.803      ;
; 0.517 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|ready                ; Receiver:Receiver_inst|fsm_state.IDLE                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.811      ;
; 0.518 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|ready                ; Receiver:Receiver_inst|fsm_state.RECEIVING                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 0.812      ;
; 0.525 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[5]              ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[4]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[7]              ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[6]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.821      ;
; 0.534 ; Receiver:Receiver_inst|fsm_state.DONE                                                  ; Receiver:Receiver_inst|start                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.828      ;
; 0.578 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.871      ;
; 0.581 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.874      ;
; 0.630 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[0]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[1]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.924      ;
; 0.644 ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[5]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[4]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.938      ;
; 0.647 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[2]              ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[1]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.941      ;
; 0.648 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[1]              ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[0]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.942      ;
; 0.649 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[3]              ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[2]              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.943      ;
; 0.680 ; Receiver:Receiver_inst|synced_rx_pin_delay                                             ; Receiver:Receiver_inst|is_started                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.974      ;
; 0.744 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3]       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.041      ;
; 0.747 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.041      ;
; 0.747 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.042      ;
; 0.748 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.042      ;
; 0.755 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.048      ;
; 0.756 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[6]              ; clk          ; clk         ; 0.000        ; 0.080      ; 1.048      ;
; 0.760 ; Receiver:Receiver_inst|is_started                                                      ; Receiver:Receiver_inst|start                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 1.054      ;
; 0.762 ; Receiver:Receiver_inst|start                                                           ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; clk          ; clk         ; 0.000        ; 0.083      ; 1.057      ;
; 0.763 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[8]              ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; Receiver:Receiver_inst|start                                                           ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]          ; clk          ; clk         ; 0.000        ; 0.083      ; 1.058      ;
; 0.764 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[1]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[2]              ; clk          ; clk         ; 0.000        ; 0.082      ; 1.059      ;
; 0.766 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[4]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[5]              ; clk          ; clk         ; 0.000        ; 0.082      ; 1.060      ;
; 0.767 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[2]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[3]              ; clk          ; clk         ; 0.000        ; 0.082      ; 1.061      ;
; 0.771 ; Receiver:Receiver_inst|start                                                           ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]          ; clk          ; clk         ; 0.000        ; 0.083      ; 1.066      ;
; 0.772 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.066      ;
; 0.773 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[6]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[7]              ; clk          ; clk         ; 0.000        ; 0.082      ; 1.067      ;
; 0.774 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[3]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[4]              ; clk          ; clk         ; 0.000        ; 0.082      ; 1.068      ;
; 0.776 ; Receiver:Receiver_inst|fsm_state.IDLE                                                  ; Receiver:Receiver_inst|fsm_state.RECEIVING                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 1.070      ;
; 0.779 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|baud_clk       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.072      ;
; 0.780 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; clk          ; clk         ; 0.000        ; 0.082      ; 1.074      ;
; 0.782 ; Receiver:Receiver_inst|start                                                           ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]          ; clk          ; clk         ; 0.000        ; 0.082      ; 1.076      ;
; 0.782 ; Receiver:Receiver_inst|start                                                           ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|ready                ; clk          ; clk         ; 0.000        ; 0.082      ; 1.076      ;
; 0.788 ; Receiver:Receiver_inst|fsm_state.IDLE                                                  ; Receiver:Receiver_inst|start                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 1.082      ;
; 0.790 ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[4]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[3]              ; clk          ; clk         ; 0.000        ; 0.082      ; 1.084      ;
; 0.792 ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[3]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[2]              ; clk          ; clk         ; 0.000        ; 0.082      ; 1.086      ;
; 0.792 ; Receiver:Receiver_inst|fsm_state.DONE                                                  ; Receiver:Receiver_inst|fsm_state.IDLE                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.086      ;
; 0.792 ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[2]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[1]              ; clk          ; clk         ; 0.000        ; 0.082      ; 1.086      ;
; 0.802 ; Receiver:Receiver_inst|rx_data_ready                                                   ; fsm_state                                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 1.095      ;
; 0.829 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; clk          ; clk         ; 0.000        ; 0.082      ; 1.123      ;
; 0.838 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]          ; clk          ; clk         ; 0.000        ; 0.082      ; 1.132      ;
; 0.838 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|ready          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.131      ;
; 0.841 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.134      ;
; 0.842 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.135      ;
; 0.846 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]          ; clk          ; clk         ; 0.000        ; 0.082      ; 1.140      ;
; 0.858 ; Receiver:Receiver_inst|Synchronizer:Synchronizer_inst|shift_register[1]                ; Receiver:Receiver_inst|synced_rx_pin_delay                                             ; clk          ; clk         ; 0.000        ; 0.082      ; 1.152      ;
; 0.915 ; fsm_state                                                                              ; Receiver:Receiver_inst|rx_data_ready                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.208      ;
; 0.924 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.217      ;
; 0.943 ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[8]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[7]              ; clk          ; clk         ; 0.000        ; 0.105      ; 1.260      ;
; 0.958 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[7]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[8]              ; clk          ; clk         ; 0.000        ; 0.058      ; 1.228      ;
; 0.966 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|ready          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.259      ;
; 0.975 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|baud_clk       ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[0]              ; clk          ; clk         ; 0.000        ; 0.082      ; 1.269      ;
; 0.995 ; Receiver:Receiver_inst|fsm_state.RECEIVING                                             ; Receiver:Receiver_inst|fsm_state.DONE                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.289      ;
; 1.005 ; Receiver:Receiver_inst|Synchronizer:Synchronizer_inst|shift_register[1]                ; Receiver:Receiver_inst|is_started                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.299      ;
; 1.021 ; Receiver:Receiver_inst|Synchronizer:Synchronizer_inst|shift_register[1]                ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[7]              ; clk          ; clk         ; 0.000        ; 0.074      ; 1.307      ;
; 1.025 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.318      ;
; 1.031 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.324      ;
; 1.035 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|baud_clk       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.328      ;
; 1.035 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.328      ;
; 1.046 ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[6]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[5]              ; clk          ; clk         ; 0.000        ; 0.105      ; 1.363      ;
; 1.074 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|ready          ; clk          ; clk         ; 0.000        ; 0.081      ; 1.367      ;
; 1.082 ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[7]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[6]              ; clk          ; clk         ; 0.000        ; 0.058      ; 1.352      ;
; 1.086 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[2]              ; clk          ; clk         ; 0.000        ; 0.104      ; 1.402      ;
; 1.090 ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[1]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[0]              ; clk          ; clk         ; 0.000        ; 0.059      ; 1.361      ;
; 1.090 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[7]              ; clk          ; clk         ; 0.000        ; 0.104      ; 1.406      ;
; 1.091 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[4]              ; clk          ; clk         ; 0.000        ; 0.104      ; 1.407      ;
; 1.094 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[5]              ; clk          ; clk         ; 0.000        ; 0.104      ; 1.410      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 347.34 MHz ; 250.0 MHz       ; clk        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -1.879 ; -66.704           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.400 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -87.759                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.879 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.808      ;
; -1.879 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.808      ;
; -1.879 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.808      ;
; -1.879 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.808      ;
; -1.879 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.808      ;
; -1.879 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.808      ;
; -1.879 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.808      ;
; -1.879 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.808      ;
; -1.879 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.808      ;
; -1.868 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.797      ;
; -1.868 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.797      ;
; -1.868 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.797      ;
; -1.868 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.797      ;
; -1.868 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.797      ;
; -1.868 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.797      ;
; -1.868 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.797      ;
; -1.868 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.797      ;
; -1.868 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.797      ;
; -1.856 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.785      ;
; -1.856 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.785      ;
; -1.856 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.785      ;
; -1.856 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.785      ;
; -1.856 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.785      ;
; -1.856 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.785      ;
; -1.856 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.785      ;
; -1.856 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.785      ;
; -1.856 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.785      ;
; -1.655 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.584      ;
; -1.655 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.584      ;
; -1.655 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.584      ;
; -1.655 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.584      ;
; -1.655 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.584      ;
; -1.655 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.584      ;
; -1.655 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.584      ;
; -1.655 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.584      ;
; -1.655 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.584      ;
; -1.604 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.533      ;
; -1.604 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.533      ;
; -1.604 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.533      ;
; -1.604 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.533      ;
; -1.604 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.533      ;
; -1.604 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.533      ;
; -1.604 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.533      ;
; -1.604 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.533      ;
; -1.604 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.533      ;
; -1.594 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7] ; clk          ; clk         ; 1.000        ; -0.074     ; 2.522      ;
; -1.594 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1] ; clk          ; clk         ; 1.000        ; -0.074     ; 2.522      ;
; -1.594 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; clk          ; clk         ; 1.000        ; -0.074     ; 2.522      ;
; -1.594 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2] ; clk          ; clk         ; 1.000        ; -0.074     ; 2.522      ;
; -1.594 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; clk          ; clk         ; 1.000        ; -0.074     ; 2.522      ;
; -1.594 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8] ; clk          ; clk         ; 1.000        ; -0.074     ; 2.522      ;
; -1.594 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4] ; clk          ; clk         ; 1.000        ; -0.074     ; 2.522      ;
; -1.594 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5] ; clk          ; clk         ; 1.000        ; -0.074     ; 2.522      ;
; -1.594 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6] ; clk          ; clk         ; 1.000        ; -0.074     ; 2.522      ;
; -1.594 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7] ; clk          ; clk         ; 1.000        ; -0.074     ; 2.522      ;
; -1.594 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1] ; clk          ; clk         ; 1.000        ; -0.074     ; 2.522      ;
; -1.594 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; clk          ; clk         ; 1.000        ; -0.074     ; 2.522      ;
; -1.594 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2] ; clk          ; clk         ; 1.000        ; -0.074     ; 2.522      ;
; -1.594 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; clk          ; clk         ; 1.000        ; -0.074     ; 2.522      ;
; -1.594 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8] ; clk          ; clk         ; 1.000        ; -0.074     ; 2.522      ;
; -1.594 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4] ; clk          ; clk         ; 1.000        ; -0.074     ; 2.522      ;
; -1.594 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5] ; clk          ; clk         ; 1.000        ; -0.074     ; 2.522      ;
; -1.594 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6] ; clk          ; clk         ; 1.000        ; -0.074     ; 2.522      ;
; -1.588 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.517      ;
; -1.588 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.517      ;
; -1.588 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.517      ;
; -1.588 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.517      ;
; -1.588 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.517      ;
; -1.588 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.517      ;
; -1.588 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.517      ;
; -1.588 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.517      ;
; -1.588 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.517      ;
; -1.580 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.509      ;
; -1.580 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.509      ;
; -1.580 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.509      ;
; -1.580 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.509      ;
; -1.580 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.509      ;
; -1.580 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.509      ;
; -1.580 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.509      ;
; -1.580 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.509      ;
; -1.580 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.509      ;
; -1.572 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.501      ;
; -1.572 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.501      ;
; -1.572 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.501      ;
; -1.572 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.501      ;
; -1.572 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.501      ;
; -1.572 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.501      ;
; -1.572 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.501      ;
; -1.572 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.501      ;
; -1.572 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; clk          ; clk         ; 1.000        ; -0.073     ; 2.501      ;
; -1.566 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7] ; clk          ; clk         ; 1.000        ; -0.072     ; 2.496      ;
; -1.566 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1] ; clk          ; clk         ; 1.000        ; -0.072     ; 2.496      ;
; -1.566 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; clk          ; clk         ; 1.000        ; -0.072     ; 2.496      ;
; -1.566 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2] ; clk          ; clk         ; 1.000        ; -0.072     ; 2.496      ;
; -1.566 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; clk          ; clk         ; 1.000        ; -0.072     ; 2.496      ;
; -1.566 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8] ; clk          ; clk         ; 1.000        ; -0.072     ; 2.496      ;
; -1.566 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4] ; clk          ; clk         ; 1.000        ; -0.072     ; 2.496      ;
; -1.566 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5] ; clk          ; clk         ; 1.000        ; -0.072     ; 2.496      ;
; -1.566 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6] ; clk          ; clk         ; 1.000        ; -0.072     ; 2.496      ;
; -1.560 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7] ; clk          ; clk         ; 1.000        ; -0.072     ; 2.490      ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; Receiver:Receiver_inst|fsm_state.IDLE                                                  ; Receiver:Receiver_inst|fsm_state.IDLE                                                  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Receiver:Receiver_inst|start                                                           ; Receiver:Receiver_inst|start                                                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Receiver:Receiver_inst|fsm_state.RECEIVING                                             ; Receiver:Receiver_inst|fsm_state.RECEIVING                                             ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|ready                ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|ready                ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[0]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[0]              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Receiver:Receiver_inst|rx_data_ready                                                   ; Receiver:Receiver_inst|rx_data_ready                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fsm_state                                                                              ; fsm_state                                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|ready          ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|ready          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.448 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|ready          ; fsm_state                                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 0.716      ;
; 0.460 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|ready                ; Receiver:Receiver_inst|fsm_state.DONE                                                  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.729      ;
; 0.471 ; Receiver:Receiver_inst|Synchronizer:Synchronizer_inst|shift_register[0]                ; Receiver:Receiver_inst|Synchronizer:Synchronizer_inst|shift_register[1]                ; clk          ; clk         ; 0.000        ; 0.074      ; 0.740      ;
; 0.478 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[4]              ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[3]              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.747      ;
; 0.478 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[6]              ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[5]              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.747      ;
; 0.483 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.751      ;
; 0.483 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|ready                ; Receiver:Receiver_inst|fsm_state.IDLE                                                  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.752      ;
; 0.483 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|ready                ; Receiver:Receiver_inst|fsm_state.RECEIVING                                             ; clk          ; clk         ; 0.000        ; 0.074      ; 0.752      ;
; 0.490 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[5]              ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[4]              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.759      ;
; 0.492 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[7]              ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[6]              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.761      ;
; 0.500 ; Receiver:Receiver_inst|fsm_state.DONE                                                  ; Receiver:Receiver_inst|start                                                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.769      ;
; 0.534 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.802      ;
; 0.538 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.806      ;
; 0.584 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[0]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[1]              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.853      ;
; 0.600 ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[5]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[4]              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.869      ;
; 0.604 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[2]              ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[1]              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.873      ;
; 0.605 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[1]              ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[0]              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.874      ;
; 0.606 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[3]              ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[2]              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.875      ;
; 0.641 ; Receiver:Receiver_inst|synced_rx_pin_delay                                             ; Receiver:Receiver_inst|is_started                                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.910      ;
; 0.684 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[6]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.950      ;
; 0.684 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[8]              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.950      ;
; 0.686 ; Receiver:Receiver_inst|start                                                           ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.955      ;
; 0.693 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3]       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.964      ;
; 0.699 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.967      ;
; 0.699 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.967      ;
; 0.699 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.966      ;
; 0.705 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.709 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; Receiver:Receiver_inst|is_started                                                      ; Receiver:Receiver_inst|start                                                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.980      ;
; 0.714 ; Receiver:Receiver_inst|start                                                           ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.983      ;
; 0.715 ; Receiver:Receiver_inst|start                                                           ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.984      ;
; 0.716 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[1]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[2]              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.985      ;
; 0.716 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[4]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[5]              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.985      ;
; 0.717 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.985      ;
; 0.718 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[2]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[3]              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.987      ;
; 0.718 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.985      ;
; 0.723 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[6]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[7]              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.992      ;
; 0.724 ; Receiver:Receiver_inst|fsm_state.IDLE                                                  ; Receiver:Receiver_inst|fsm_state.RECEIVING                                             ; clk          ; clk         ; 0.000        ; 0.074      ; 0.993      ;
; 0.724 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[3]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[4]              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.993      ;
; 0.726 ; Receiver:Receiver_inst|start                                                           ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]          ; clk          ; clk         ; 0.000        ; 0.074      ; 0.995      ;
; 0.726 ; Receiver:Receiver_inst|start                                                           ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|ready                ; clk          ; clk         ; 0.000        ; 0.074      ; 0.995      ;
; 0.728 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.996      ;
; 0.730 ; Receiver:Receiver_inst|fsm_state.IDLE                                                  ; Receiver:Receiver_inst|start                                                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.999      ;
; 0.733 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|baud_clk       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.000      ;
; 0.734 ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[4]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[3]              ; clk          ; clk         ; 0.000        ; 0.074      ; 1.003      ;
; 0.736 ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[3]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[2]              ; clk          ; clk         ; 0.000        ; 0.074      ; 1.005      ;
; 0.737 ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[2]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[1]              ; clk          ; clk         ; 0.000        ; 0.074      ; 1.006      ;
; 0.738 ; Receiver:Receiver_inst|fsm_state.DONE                                                  ; Receiver:Receiver_inst|fsm_state.IDLE                                                  ; clk          ; clk         ; 0.000        ; 0.074      ; 1.007      ;
; 0.743 ; Receiver:Receiver_inst|rx_data_ready                                                   ; fsm_state                                                                              ; clk          ; clk         ; 0.000        ; 0.073      ; 1.011      ;
; 0.771 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; clk          ; clk         ; 0.000        ; 0.073      ; 1.039      ;
; 0.779 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|ready          ; clk          ; clk         ; 0.000        ; 0.073      ; 1.047      ;
; 0.782 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.050      ;
; 0.783 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.051      ;
; 0.783 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]          ; clk          ; clk         ; 0.000        ; 0.073      ; 1.051      ;
; 0.792 ; Receiver:Receiver_inst|Synchronizer:Synchronizer_inst|shift_register[1]                ; Receiver:Receiver_inst|synced_rx_pin_delay                                             ; clk          ; clk         ; 0.000        ; 0.074      ; 1.061      ;
; 0.792 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]          ; clk          ; clk         ; 0.000        ; 0.073      ; 1.060      ;
; 0.852 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.120      ;
; 0.854 ; fsm_state                                                                              ; Receiver:Receiver_inst|rx_data_ready                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 1.122      ;
; 0.867 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|baud_clk       ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[0]              ; clk          ; clk         ; 0.000        ; 0.074      ; 1.136      ;
; 0.881 ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[8]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[7]              ; clk          ; clk         ; 0.000        ; 0.096      ; 1.172      ;
; 0.884 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|ready          ; clk          ; clk         ; 0.000        ; 0.073      ; 1.152      ;
; 0.893 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[7]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[8]              ; clk          ; clk         ; 0.000        ; 0.050      ; 1.138      ;
; 0.898 ; Receiver:Receiver_inst|fsm_state.RECEIVING                                             ; Receiver:Receiver_inst|fsm_state.DONE                                                  ; clk          ; clk         ; 0.000        ; 0.074      ; 1.167      ;
; 0.914 ; Receiver:Receiver_inst|Synchronizer:Synchronizer_inst|shift_register[1]                ; Receiver:Receiver_inst|is_started                                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 1.183      ;
; 0.917 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.185      ;
; 0.923 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.191      ;
; 0.924 ; Receiver:Receiver_inst|Synchronizer:Synchronizer_inst|shift_register[1]                ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[7]              ; clk          ; clk         ; 0.000        ; 0.067      ; 1.186      ;
; 0.956 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|baud_clk       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.223      ;
; 0.956 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.224      ;
; 0.966 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[2]              ; clk          ; clk         ; 0.000        ; 0.095      ; 1.256      ;
; 0.970 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[4]              ; clk          ; clk         ; 0.000        ; 0.095      ; 1.260      ;
; 0.970 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[7]              ; clk          ; clk         ; 0.000        ; 0.095      ; 1.260      ;
; 0.973 ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[1]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[0]              ; clk          ; clk         ; 0.000        ; 0.052      ; 1.220      ;
; 0.973 ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[6]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[5]              ; clk          ; clk         ; 0.000        ; 0.096      ; 1.264      ;
; 0.974 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[5]              ; clk          ; clk         ; 0.000        ; 0.095      ; 1.264      ;
; 0.975 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|baud_clk             ; clk          ; clk         ; 0.000        ; 0.073      ; 1.243      ;
; 0.975 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[3]              ; clk          ; clk         ; 0.000        ; 0.095      ; 1.265      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; -0.350 ; -5.776            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.185 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; -3.000 ; -63.737                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.350 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.299      ;
; -0.350 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.299      ;
; -0.350 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.299      ;
; -0.350 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.299      ;
; -0.350 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.299      ;
; -0.350 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.299      ;
; -0.350 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.299      ;
; -0.350 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.299      ;
; -0.350 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.299      ;
; -0.336 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.285      ;
; -0.336 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.285      ;
; -0.336 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.285      ;
; -0.336 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.285      ;
; -0.336 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.285      ;
; -0.336 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.285      ;
; -0.336 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.285      ;
; -0.336 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.285      ;
; -0.336 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.285      ;
; -0.312 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.261      ;
; -0.312 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.261      ;
; -0.312 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.261      ;
; -0.312 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.261      ;
; -0.312 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.261      ;
; -0.312 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.261      ;
; -0.312 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.261      ;
; -0.312 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.261      ;
; -0.312 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.261      ;
; -0.206 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.155      ;
; -0.206 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.155      ;
; -0.206 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.155      ;
; -0.206 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.155      ;
; -0.206 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.155      ;
; -0.206 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.155      ;
; -0.206 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.155      ;
; -0.206 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.155      ;
; -0.206 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.155      ;
; -0.201 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.150      ;
; -0.201 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.150      ;
; -0.201 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.150      ;
; -0.201 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.150      ;
; -0.201 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.150      ;
; -0.201 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.150      ;
; -0.201 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.150      ;
; -0.201 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.150      ;
; -0.201 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.150      ;
; -0.197 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.146      ;
; -0.197 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.146      ;
; -0.197 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.146      ;
; -0.197 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.146      ;
; -0.197 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.146      ;
; -0.197 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.146      ;
; -0.197 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.146      ;
; -0.197 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.146      ;
; -0.197 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6] ; clk          ; clk         ; 1.000        ; -0.038     ; 1.146      ;
; -0.194 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.143      ;
; -0.194 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.143      ;
; -0.194 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.143      ;
; -0.194 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.143      ;
; -0.194 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.143      ;
; -0.194 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.143      ;
; -0.194 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.143      ;
; -0.194 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.143      ;
; -0.194 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.143      ;
; -0.192 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.143      ;
; -0.192 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.143      ;
; -0.192 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.143      ;
; -0.192 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.143      ;
; -0.192 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.143      ;
; -0.192 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.143      ;
; -0.192 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.143      ;
; -0.192 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.143      ;
; -0.192 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.143      ;
; -0.188 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.139      ;
; -0.188 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.139      ;
; -0.188 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.139      ;
; -0.188 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.139      ;
; -0.188 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.139      ;
; -0.188 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.139      ;
; -0.188 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.139      ;
; -0.188 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.139      ;
; -0.188 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6] ; clk          ; clk         ; 1.000        ; -0.036     ; 1.139      ;
; -0.185 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.134      ;
; -0.185 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.134      ;
; -0.185 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.134      ;
; -0.185 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.134      ;
; -0.185 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.134      ;
; -0.185 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.134      ;
; -0.185 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.134      ;
; -0.185 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.134      ;
; -0.185 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.134      ;
; -0.185 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.134      ;
; -0.185 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.134      ;
; -0.185 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.134      ;
; -0.185 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.134      ;
; -0.185 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.134      ;
; -0.185 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.134      ;
; -0.185 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.134      ;
; -0.185 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.134      ;
; -0.185 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.134      ;
; -0.183 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; clk          ; clk         ; 1.000        ; -0.038     ; 1.132      ;
+--------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.185 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]          ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; clk          ; clk         ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[0]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[0]              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Receiver:Receiver_inst|rx_data_ready                                                   ; Receiver:Receiver_inst|rx_data_ready                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fsm_state                                                                              ; fsm_state                                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|ready          ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|ready          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Receiver:Receiver_inst|fsm_state.IDLE                                                  ; Receiver:Receiver_inst|fsm_state.IDLE                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Receiver:Receiver_inst|start                                                           ; Receiver:Receiver_inst|start                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Receiver:Receiver_inst|fsm_state.RECEIVING                                             ; Receiver:Receiver_inst|fsm_state.RECEIVING                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|ready                ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|ready                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]          ; clk          ; clk         ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.195 ; Receiver:Receiver_inst|Synchronizer:Synchronizer_inst|shift_register[0]                ; Receiver:Receiver_inst|Synchronizer:Synchronizer_inst|shift_register[1]                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.316      ;
; 0.197 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|ready          ; fsm_state                                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[4]              ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[3]              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[6]              ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[5]              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.320      ;
; 0.201 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|ready                ; Receiver:Receiver_inst|fsm_state.IDLE                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.322      ;
; 0.202 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|ready                ; Receiver:Receiver_inst|fsm_state.RECEIVING                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.323      ;
; 0.204 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[5]              ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[4]              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|ready                ; Receiver:Receiver_inst|fsm_state.DONE                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.206 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[7]              ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[6]              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.327      ;
; 0.210 ; Receiver:Receiver_inst|fsm_state.DONE                                                  ; Receiver:Receiver_inst|start                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.331      ;
; 0.212 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.333      ;
; 0.242 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.363      ;
; 0.246 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.367      ;
; 0.253 ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[5]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[4]              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.374      ;
; 0.256 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[0]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[1]              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.377      ;
; 0.256 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[1]              ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[0]              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.377      ;
; 0.256 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[2]              ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[1]              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.377      ;
; 0.257 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[3]              ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[2]              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.378      ;
; 0.266 ; Receiver:Receiver_inst|synced_rx_pin_delay                                             ; Receiver:Receiver_inst|is_started                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.387      ;
; 0.292 ; Receiver:Receiver_inst|start                                                           ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]          ; clk          ; clk         ; 0.000        ; 0.038      ; 0.414      ;
; 0.293 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[6]              ; clk          ; clk         ; 0.000        ; 0.035      ; 0.412      ;
; 0.293 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[8]              ; clk          ; clk         ; 0.000        ; 0.035      ; 0.412      ;
; 0.296 ; Receiver:Receiver_inst|start                                                           ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; clk          ; clk         ; 0.000        ; 0.038      ; 0.418      ;
; 0.297 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3]       ; clk          ; clk         ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1]       ; clk          ; clk         ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; Receiver:Receiver_inst|start                                                           ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]          ; clk          ; clk         ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7]       ; clk          ; clk         ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2]       ; clk          ; clk         ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[1] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4]       ; clk          ; clk         ; 0.000        ; 0.038      ; 0.421      ;
; 0.299 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6]       ; clk          ; clk         ; 0.000        ; 0.038      ; 0.421      ;
; 0.299 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[3] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[2] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[6] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[4] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; Receiver:Receiver_inst|is_started                                                      ; Receiver:Receiver_inst|start                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.422      ;
; 0.304 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5]       ; clk          ; clk         ; 0.000        ; 0.038      ; 0.427      ;
; 0.307 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[4]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[5]              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[5] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[1]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[2]              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; clk          ; clk         ; 0.000        ; 0.038      ; 0.430      ;
; 0.309 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[2]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[3]              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[6]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[7]              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; Receiver:Receiver_inst|fsm_state.IDLE                                                  ; Receiver:Receiver_inst|fsm_state.RECEIVING                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[3]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[4]              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.432      ;
; 0.313 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[0]       ; clk          ; clk         ; 0.000        ; 0.038      ; 0.435      ;
; 0.315 ; Receiver:Receiver_inst|start                                                           ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.436      ;
; 0.315 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|baud_clk       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.435      ;
; 0.315 ; Receiver:Receiver_inst|start                                                           ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|ready                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.436      ;
; 0.316 ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[4]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[3]              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.437      ;
; 0.318 ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[3]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[2]              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.439      ;
; 0.319 ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[2]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[1]              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.440      ;
; 0.320 ; Receiver:Receiver_inst|fsm_state.DONE                                                  ; Receiver:Receiver_inst|fsm_state.IDLE                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.441      ;
; 0.320 ; Receiver:Receiver_inst|fsm_state.IDLE                                                  ; Receiver:Receiver_inst|start                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.441      ;
; 0.322 ; Receiver:Receiver_inst|rx_data_ready                                                   ; fsm_state                                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.443      ;
; 0.328 ; Receiver:Receiver_inst|Synchronizer:Synchronizer_inst|shift_register[1]                ; Receiver:Receiver_inst|synced_rx_pin_delay                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.449      ;
; 0.335 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; clk          ; clk         ; 0.000        ; 0.038      ; 0.457      ;
; 0.337 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]          ; clk          ; clk         ; 0.000        ; 0.038      ; 0.459      ;
; 0.341 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]          ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]          ; clk          ; clk         ; 0.000        ; 0.038      ; 0.463      ;
; 0.345 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|ready          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.466      ;
; 0.348 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.469      ;
; 0.348 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.469      ;
; 0.369 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.490      ;
; 0.369 ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[8]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[7]              ; clk          ; clk         ; 0.000        ; 0.049      ; 0.502      ;
; 0.375 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|ready          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.496      ;
; 0.376 ; fsm_state                                                                              ; Receiver:Receiver_inst|rx_data_ready                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.497      ;
; 0.378 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|baud_clk       ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[0]              ; clk          ; clk         ; 0.000        ; 0.038      ; 0.500      ;
; 0.386 ; Receiver:Receiver_inst|fsm_state.RECEIVING                                             ; Receiver:Receiver_inst|fsm_state.DONE                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.507      ;
; 0.393 ; Receiver:Receiver_inst|Synchronizer:Synchronizer_inst|shift_register[1]                ; Receiver:Receiver_inst|is_started                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.514      ;
; 0.393 ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[7]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[8]              ; clk          ; clk         ; 0.000        ; 0.024      ; 0.501      ;
; 0.398 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[0]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.519      ;
; 0.404 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[1]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.525      ;
; 0.416 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[3]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.537      ;
; 0.419 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|clk_left[2]    ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|ready          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.540      ;
; 0.421 ; Receiver:Receiver_inst|Synchronizer:Synchronizer_inst|shift_register[1]                ; Receiver:Receiver_inst|ShiftRegister:ShiftRegister_inst|shift_register[7]              ; clk          ; clk         ; 0.000        ; 0.028      ; 0.533      ;
; 0.421 ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[6]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[5]              ; clk          ; clk         ; 0.000        ; 0.049      ; 0.554      ;
; 0.424 ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[8]       ; Receiver:Receiver_inst|BaudClockGenerator:BaudClockGenerator_inst|baud_clk             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.545      ;
; 0.427 ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|bit_counter[7] ; Transmitter:Transmitter_inst|BaudClockGenerator:BaudClockGenerator_inst|baud_clk       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.547      ;
; 0.439 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[2]              ; clk          ; clk         ; 0.000        ; 0.048      ; 0.571      ;
; 0.440 ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[7]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[6]              ; clk          ; clk         ; 0.000        ; 0.024      ; 0.548      ;
; 0.442 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[4]              ; clk          ; clk         ; 0.000        ; 0.048      ; 0.574      ;
; 0.442 ; fsm_state                                                                              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[7]              ; clk          ; clk         ; 0.000        ; 0.048      ; 0.574      ;
; 0.445 ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[1]              ; Transmitter:Transmitter_inst|Serialiser:Serialiser_inst|shift_register[0]              ; clk          ; clk         ; 0.000        ; 0.026      ; 0.555      ;
+-------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.891 ns




+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.156  ; 0.185 ; N/A      ; N/A     ; -3.000              ;
;  clk             ; -2.156  ; 0.185 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -76.433 ; 0.0   ; 0.0      ; 0.0     ; -87.759             ;
;  clk             ; -76.433 ; 0.000 ; N/A      ; N/A     ; -87.759             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx_pin        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx_pin                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_pin        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_pin        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_pin        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 508      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 508      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 58    ; 58   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_pin     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; tx_pin      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_pin     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; tx_pin      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Thu Feb  8 22:32:29 2024
Info: Command: quartus_sta UART -c TopModule
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TopModule.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.156
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.156             -76.433 clk 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -87.759 clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.879
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.879             -66.704 clk 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -87.759 clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.350
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.350              -5.776 clk 
Info (332146): Worst-case hold slack is 0.185
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.185               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -63.737 clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.891 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 13209 megabytes
    Info: Processing ended: Thu Feb  8 22:32:31 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


