// Seed: 677743552
`timescale 1 ps / 1ps
`define pp_1 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output id_10;
  output id_9;
  input id_8;
  output id_7;
  input id_6;
  output id_5;
  output id_4;
  input id_3;
  output id_2;
  input id_1;
  logic id_11;
  assign id_1 = 1;
  assign id_8 = 1;
  assign id_4 = 1;
endmodule
`timescale 1ps / 1 ps
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output id_13;
  output id_12;
  input id_11;
  input id_10;
  output id_9;
  output id_8;
  output id_7;
  output id_6;
  input id_5;
  output id_4;
  output id_3;
  output id_2;
  output id_1;
  logic id_14;
  logic id_15;
endmodule
module module_2 ();
  reg   id_1;
  logic id_2;
  always id_1 <= id_1;
  assign id_1 = 1;
  assign id_2 = 1;
  type_11(
      .id_0(1),
      .id_1(id_1 & 1),
      .id_2(id_3.id_1 - 1'd0),
      .id_3(1),
      .id_4(id_1),
      .id_5((1 & 1)),
      .id_6(id_1)
  );
  logic id_4, id_5;
  logic id_6, id_7;
  logic id_8 = 1;
endmodule
`define pp_2 0
