
8. Clock Configuration - Change date and time.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b0c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000180  08005c9c  08005c9c  00015c9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e1c  08005e1c  000200cc  2**0
                  CONTENTS
  4 .ARM          00000008  08005e1c  08005e1c  00015e1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005e24  08005e24  000200cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e24  08005e24  00015e24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005e28  08005e28  00015e28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000cc  20000000  08005e2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200cc  2**0
                  CONTENTS
 10 .bss          000001c0  200000cc  200000cc  000200cc  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000028c  2000028c  000200cc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d785  00000000  00000000  000200fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002890  00000000  00000000  0002d881  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d88  00000000  00000000  00030118  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000c00  00000000  00000000  00030ea0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021c2e  00000000  00000000  00031aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001132f  00000000  00000000  000536ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c865a  00000000  00000000  000649fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012d057  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003708  00000000  00000000  0012d0a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000cc 	.word	0x200000cc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005c84 	.word	0x08005c84

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000d0 	.word	0x200000d0
 80001cc:	08005c84 	.word	0x08005c84

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <_7SEG_GPIO_Init>:
#include "7seg.h"

void _7SEG_GPIO_Init()
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b08a      	sub	sp, #40	; 0x28
 8000578:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOA,D,E Periph clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800057a:	2300      	movs	r3, #0
 800057c:	613b      	str	r3, [r7, #16]
 800057e:	4b6b      	ldr	r3, [pc, #428]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 8000580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000582:	4a6a      	ldr	r2, [pc, #424]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 8000584:	f043 0301 	orr.w	r3, r3, #1
 8000588:	6313      	str	r3, [r2, #48]	; 0x30
 800058a:	4b68      	ldr	r3, [pc, #416]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 800058c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800058e:	f003 0301 	and.w	r3, r3, #1
 8000592:	613b      	str	r3, [r7, #16]
 8000594:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000596:	2300      	movs	r3, #0
 8000598:	60fb      	str	r3, [r7, #12]
 800059a:	4b64      	ldr	r3, [pc, #400]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 800059c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800059e:	4a63      	ldr	r2, [pc, #396]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005a0:	f043 0304 	orr.w	r3, r3, #4
 80005a4:	6313      	str	r3, [r2, #48]	; 0x30
 80005a6:	4b61      	ldr	r3, [pc, #388]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005aa:	f003 0304 	and.w	r3, r3, #4
 80005ae:	60fb      	str	r3, [r7, #12]
 80005b0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80005b2:	2300      	movs	r3, #0
 80005b4:	60bb      	str	r3, [r7, #8]
 80005b6:	4b5d      	ldr	r3, [pc, #372]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ba:	4a5c      	ldr	r2, [pc, #368]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005bc:	f043 0308 	orr.w	r3, r3, #8
 80005c0:	6313      	str	r3, [r2, #48]	; 0x30
 80005c2:	4b5a      	ldr	r3, [pc, #360]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c6:	f003 0308 	and.w	r3, r3, #8
 80005ca:	60bb      	str	r3, [r7, #8]
 80005cc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80005ce:	2300      	movs	r3, #0
 80005d0:	607b      	str	r3, [r7, #4]
 80005d2:	4b56      	ldr	r3, [pc, #344]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d6:	4a55      	ldr	r2, [pc, #340]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005d8:	f043 0310 	orr.w	r3, r3, #16
 80005dc:	6313      	str	r3, [r2, #48]	; 0x30
 80005de:	4b53      	ldr	r3, [pc, #332]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e2:	f003 0310 	and.w	r3, r3, #16
 80005e6:	607b      	str	r3, [r7, #4]
 80005e8:	687b      	ldr	r3, [r7, #4]

	//Digit1
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_A;
 80005ea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80005ee:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005f0:	2301      	movs	r3, #1
 80005f2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f4:	2300      	movs	r3, #0
 80005f6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005f8:	2300      	movs	r3, #0
 80005fa:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIO_DGT1_A, &GPIO_InitStruct);
 80005fc:	f107 0314 	add.w	r3, r7, #20
 8000600:	4619      	mov	r1, r3
 8000602:	484b      	ldr	r0, [pc, #300]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 8000604:	f002 ffa8 	bl	8003558 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_B;
 8000608:	f44f 7380 	mov.w	r3, #256	; 0x100
 800060c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_B, &GPIO_InitStruct);
 800060e:	f107 0314 	add.w	r3, r7, #20
 8000612:	4619      	mov	r1, r3
 8000614:	4847      	ldr	r0, [pc, #284]	; (8000734 <_7SEG_GPIO_Init+0x1c0>)
 8000616:	f002 ff9f 	bl	8003558 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_C;
 800061a:	2340      	movs	r3, #64	; 0x40
 800061c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_C, &GPIO_InitStruct);
 800061e:	f107 0314 	add.w	r3, r7, #20
 8000622:	4619      	mov	r1, r3
 8000624:	4842      	ldr	r0, [pc, #264]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 8000626:	f002 ff97 	bl	8003558 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_D;
 800062a:	2320      	movs	r3, #32
 800062c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_D, &GPIO_InitStruct);
 800062e:	f107 0314 	add.w	r3, r7, #20
 8000632:	4619      	mov	r1, r3
 8000634:	483e      	ldr	r0, [pc, #248]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 8000636:	f002 ff8f 	bl	8003558 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_E;
 800063a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800063e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_E, &GPIO_InitStruct);
 8000640:	f107 0314 	add.w	r3, r7, #20
 8000644:	4619      	mov	r1, r3
 8000646:	483c      	ldr	r0, [pc, #240]	; (8000738 <_7SEG_GPIO_Init+0x1c4>)
 8000648:	f002 ff86 	bl	8003558 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_F;
 800064c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000650:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_F, &GPIO_InitStruct);
 8000652:	f107 0314 	add.w	r3, r7, #20
 8000656:	4619      	mov	r1, r3
 8000658:	4837      	ldr	r0, [pc, #220]	; (8000738 <_7SEG_GPIO_Init+0x1c4>)
 800065a:	f002 ff7d 	bl	8003558 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_G;
 800065e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000662:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_G, &GPIO_InitStruct);
 8000664:	f107 0314 	add.w	r3, r7, #20
 8000668:	4619      	mov	r1, r3
 800066a:	4831      	ldr	r0, [pc, #196]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 800066c:	f002 ff74 	bl	8003558 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_DP;
 8000670:	2380      	movs	r3, #128	; 0x80
 8000672:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_DP, &GPIO_InitStruct);
 8000674:	f107 0314 	add.w	r3, r7, #20
 8000678:	4619      	mov	r1, r3
 800067a:	482d      	ldr	r0, [pc, #180]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 800067c:	f002 ff6c 	bl	8003558 <HAL_GPIO_Init>

	//Digit2
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_A;
 8000680:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000684:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_A, &GPIO_InitStruct);
 8000686:	f107 0314 	add.w	r3, r7, #20
 800068a:	4619      	mov	r1, r3
 800068c:	482b      	ldr	r0, [pc, #172]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 800068e:	f002 ff63 	bl	8003558 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_B;
 8000692:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000696:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_B, &GPIO_InitStruct);
 8000698:	f107 0314 	add.w	r3, r7, #20
 800069c:	4619      	mov	r1, r3
 800069e:	4827      	ldr	r0, [pc, #156]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006a0:	f002 ff5a 	bl	8003558 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_C;
 80006a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006a8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_C, &GPIO_InitStruct);
 80006aa:	f107 0314 	add.w	r3, r7, #20
 80006ae:	4619      	mov	r1, r3
 80006b0:	4822      	ldr	r0, [pc, #136]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006b2:	f002 ff51 	bl	8003558 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_D;
 80006b6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80006ba:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_D, &GPIO_InitStruct);
 80006bc:	f107 0314 	add.w	r3, r7, #20
 80006c0:	4619      	mov	r1, r3
 80006c2:	481e      	ldr	r0, [pc, #120]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006c4:	f002 ff48 	bl	8003558 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_E;
 80006c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80006cc:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_E, &GPIO_InitStruct);
 80006ce:	f107 0314 	add.w	r3, r7, #20
 80006d2:	4619      	mov	r1, r3
 80006d4:	4819      	ldr	r0, [pc, #100]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006d6:	f002 ff3f 	bl	8003558 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_F;
 80006da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006de:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_F, &GPIO_InitStruct);
 80006e0:	f107 0314 	add.w	r3, r7, #20
 80006e4:	4619      	mov	r1, r3
 80006e6:	4815      	ldr	r0, [pc, #84]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006e8:	f002 ff36 	bl	8003558 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_G;
 80006ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80006f0:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_G, &GPIO_InitStruct);
 80006f2:	f107 0314 	add.w	r3, r7, #20
 80006f6:	4619      	mov	r1, r3
 80006f8:	4810      	ldr	r0, [pc, #64]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006fa:	f002 ff2d 	bl	8003558 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_DP;
 80006fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000702:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_DP, &GPIO_InitStruct);
 8000704:	f107 0314 	add.w	r3, r7, #20
 8000708:	4619      	mov	r1, r3
 800070a:	480c      	ldr	r0, [pc, #48]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 800070c:	f002 ff24 	bl	8003558 <HAL_GPIO_Init>

	
	_7SEG_SetNumber(DGT1, 0, ON);
 8000710:	2201      	movs	r2, #1
 8000712:	2100      	movs	r1, #0
 8000714:	2000      	movs	r0, #0
 8000716:	f000 f813 	bl	8000740 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, 0, ON);
 800071a:	2201      	movs	r2, #1
 800071c:	2100      	movs	r1, #0
 800071e:	2001      	movs	r0, #1
 8000720:	f000 f80e 	bl	8000740 <_7SEG_SetNumber>
}
 8000724:	bf00      	nop
 8000726:	3728      	adds	r7, #40	; 0x28
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	40023800 	.word	0x40023800
 8000730:	40020c00 	.word	0x40020c00
 8000734:	40020000 	.word	0x40020000
 8000738:	40020800 	.word	0x40020800
 800073c:	40021000 	.word	0x40021000

08000740 <_7SEG_SetNumber>:


void _7SEG_SetNumber(int dgt, int num, int dp)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b084      	sub	sp, #16
 8000744:	af00      	add	r7, sp, #0
 8000746:	60f8      	str	r0, [r7, #12]
 8000748:	60b9      	str	r1, [r7, #8]
 800074a:	607a      	str	r2, [r7, #4]
	if(dgt == DGT1)
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	2b00      	cmp	r3, #0
 8000750:	f040 81dc 	bne.w	8000b0c <_7SEG_SetNumber+0x3cc>
	{
		switch(num%10)
 8000754:	68b9      	ldr	r1, [r7, #8]
 8000756:	4bcb      	ldr	r3, [pc, #812]	; (8000a84 <_7SEG_SetNumber+0x344>)
 8000758:	fb83 2301 	smull	r2, r3, r3, r1
 800075c:	109a      	asrs	r2, r3, #2
 800075e:	17cb      	asrs	r3, r1, #31
 8000760:	1ad2      	subs	r2, r2, r3
 8000762:	4613      	mov	r3, r2
 8000764:	009b      	lsls	r3, r3, #2
 8000766:	4413      	add	r3, r2
 8000768:	005b      	lsls	r3, r3, #1
 800076a:	1aca      	subs	r2, r1, r3
 800076c:	2a09      	cmp	r2, #9
 800076e:	f200 81ba 	bhi.w	8000ae6 <_7SEG_SetNumber+0x3a6>
 8000772:	a301      	add	r3, pc, #4	; (adr r3, 8000778 <_7SEG_SetNumber+0x38>)
 8000774:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000778:	080007a1 	.word	0x080007a1
 800077c:	080007f3 	.word	0x080007f3
 8000780:	08000845 	.word	0x08000845
 8000784:	08000897 	.word	0x08000897
 8000788:	080008e9 	.word	0x080008e9
 800078c:	0800093b 	.word	0x0800093b
 8000790:	0800098d 	.word	0x0800098d
 8000794:	080009df 	.word	0x080009df
 8000798:	08000a31 	.word	0x08000a31
 800079c:	08000a95 	.word	0x08000a95
		{
			case 0: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON;
 80007a0:	2200      	movs	r2, #0
 80007a2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007a6:	48b8      	ldr	r0, [pc, #736]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80007a8:	f003 f88a 	bl	80038c0 <HAL_GPIO_WritePin>
 80007ac:	2200      	movs	r2, #0
 80007ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007b2:	48b6      	ldr	r0, [pc, #728]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80007b4:	f003 f884 	bl	80038c0 <HAL_GPIO_WritePin>
 80007b8:	2200      	movs	r2, #0
 80007ba:	2140      	movs	r1, #64	; 0x40
 80007bc:	48b2      	ldr	r0, [pc, #712]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80007be:	f003 f87f 	bl	80038c0 <HAL_GPIO_WritePin>
 80007c2:	2200      	movs	r2, #0
 80007c4:	2120      	movs	r1, #32
 80007c6:	48b0      	ldr	r0, [pc, #704]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80007c8:	f003 f87a 	bl	80038c0 <HAL_GPIO_WritePin>
 80007cc:	2200      	movs	r2, #0
 80007ce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007d2:	48af      	ldr	r0, [pc, #700]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80007d4:	f003 f874 	bl	80038c0 <HAL_GPIO_WritePin>
 80007d8:	2200      	movs	r2, #0
 80007da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007de:	48ac      	ldr	r0, [pc, #688]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80007e0:	f003 f86e 	bl	80038c0 <HAL_GPIO_WritePin>
					DGT1_G_OFF;
 80007e4:	2201      	movs	r2, #1
 80007e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007ea:	48a7      	ldr	r0, [pc, #668]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80007ec:	f003 f868 	bl	80038c0 <HAL_GPIO_WritePin>
				break;
 80007f0:	e179      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 1: DGT1_B_ON; DGT1_C_ON;
 80007f2:	2200      	movs	r2, #0
 80007f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007f8:	48a4      	ldr	r0, [pc, #656]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80007fa:	f003 f861 	bl	80038c0 <HAL_GPIO_WritePin>
 80007fe:	2200      	movs	r2, #0
 8000800:	2140      	movs	r1, #64	; 0x40
 8000802:	48a1      	ldr	r0, [pc, #644]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000804:	f003 f85c 	bl	80038c0 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF; DGT1_F_OFF; DGT1_G_OFF;
 8000808:	2201      	movs	r2, #1
 800080a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800080e:	489e      	ldr	r0, [pc, #632]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000810:	f003 f856 	bl	80038c0 <HAL_GPIO_WritePin>
 8000814:	2201      	movs	r2, #1
 8000816:	2120      	movs	r1, #32
 8000818:	489b      	ldr	r0, [pc, #620]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800081a:	f003 f851 	bl	80038c0 <HAL_GPIO_WritePin>
 800081e:	2201      	movs	r2, #1
 8000820:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000824:	489a      	ldr	r0, [pc, #616]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000826:	f003 f84b 	bl	80038c0 <HAL_GPIO_WritePin>
 800082a:	2201      	movs	r2, #1
 800082c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000830:	4897      	ldr	r0, [pc, #604]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000832:	f003 f845 	bl	80038c0 <HAL_GPIO_WritePin>
 8000836:	2201      	movs	r2, #1
 8000838:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800083c:	4892      	ldr	r0, [pc, #584]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800083e:	f003 f83f 	bl	80038c0 <HAL_GPIO_WritePin>
				break;
 8000842:	e150      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 2: DGT1_A_ON; DGT1_B_ON; DGT1_G_ON; DGT1_E_ON; DGT1_D_ON;
 8000844:	2200      	movs	r2, #0
 8000846:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800084a:	488f      	ldr	r0, [pc, #572]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800084c:	f003 f838 	bl	80038c0 <HAL_GPIO_WritePin>
 8000850:	2200      	movs	r2, #0
 8000852:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000856:	488d      	ldr	r0, [pc, #564]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 8000858:	f003 f832 	bl	80038c0 <HAL_GPIO_WritePin>
 800085c:	2200      	movs	r2, #0
 800085e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000862:	4889      	ldr	r0, [pc, #548]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000864:	f003 f82c 	bl	80038c0 <HAL_GPIO_WritePin>
 8000868:	2200      	movs	r2, #0
 800086a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800086e:	4888      	ldr	r0, [pc, #544]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000870:	f003 f826 	bl	80038c0 <HAL_GPIO_WritePin>
 8000874:	2200      	movs	r2, #0
 8000876:	2120      	movs	r1, #32
 8000878:	4883      	ldr	r0, [pc, #524]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800087a:	f003 f821 	bl	80038c0 <HAL_GPIO_WritePin>
					DGT1_C_OFF; DGT1_F_OFF;
 800087e:	2201      	movs	r2, #1
 8000880:	2140      	movs	r1, #64	; 0x40
 8000882:	4881      	ldr	r0, [pc, #516]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000884:	f003 f81c 	bl	80038c0 <HAL_GPIO_WritePin>
 8000888:	2201      	movs	r2, #1
 800088a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800088e:	4880      	ldr	r0, [pc, #512]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000890:	f003 f816 	bl	80038c0 <HAL_GPIO_WritePin>
				break;
 8000894:	e127      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 3: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_G_ON;
 8000896:	2200      	movs	r2, #0
 8000898:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800089c:	487a      	ldr	r0, [pc, #488]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800089e:	f003 f80f 	bl	80038c0 <HAL_GPIO_WritePin>
 80008a2:	2200      	movs	r2, #0
 80008a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008a8:	4878      	ldr	r0, [pc, #480]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80008aa:	f003 f809 	bl	80038c0 <HAL_GPIO_WritePin>
 80008ae:	2200      	movs	r2, #0
 80008b0:	2140      	movs	r1, #64	; 0x40
 80008b2:	4875      	ldr	r0, [pc, #468]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80008b4:	f003 f804 	bl	80038c0 <HAL_GPIO_WritePin>
 80008b8:	2200      	movs	r2, #0
 80008ba:	2120      	movs	r1, #32
 80008bc:	4872      	ldr	r0, [pc, #456]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80008be:	f002 ffff 	bl	80038c0 <HAL_GPIO_WritePin>
 80008c2:	2200      	movs	r2, #0
 80008c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008c8:	486f      	ldr	r0, [pc, #444]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80008ca:	f002 fff9 	bl	80038c0 <HAL_GPIO_WritePin>
					DGT1_E_OFF; DGT1_F_OFF;
 80008ce:	2201      	movs	r2, #1
 80008d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008d4:	486e      	ldr	r0, [pc, #440]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80008d6:	f002 fff3 	bl	80038c0 <HAL_GPIO_WritePin>
 80008da:	2201      	movs	r2, #1
 80008dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008e0:	486b      	ldr	r0, [pc, #428]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80008e2:	f002 ffed 	bl	80038c0 <HAL_GPIO_WritePin>
				break;
 80008e6:	e0fe      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 4: DGT1_F_ON; DGT1_G_ON; DGT1_B_ON; DGT1_C_ON;
 80008e8:	2200      	movs	r2, #0
 80008ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008ee:	4868      	ldr	r0, [pc, #416]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80008f0:	f002 ffe6 	bl	80038c0 <HAL_GPIO_WritePin>
 80008f4:	2200      	movs	r2, #0
 80008f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008fa:	4863      	ldr	r0, [pc, #396]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80008fc:	f002 ffe0 	bl	80038c0 <HAL_GPIO_WritePin>
 8000900:	2200      	movs	r2, #0
 8000902:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000906:	4861      	ldr	r0, [pc, #388]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 8000908:	f002 ffda 	bl	80038c0 <HAL_GPIO_WritePin>
 800090c:	2200      	movs	r2, #0
 800090e:	2140      	movs	r1, #64	; 0x40
 8000910:	485d      	ldr	r0, [pc, #372]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000912:	f002 ffd5 	bl	80038c0 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF;
 8000916:	2201      	movs	r2, #1
 8000918:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800091c:	485a      	ldr	r0, [pc, #360]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800091e:	f002 ffcf 	bl	80038c0 <HAL_GPIO_WritePin>
 8000922:	2201      	movs	r2, #1
 8000924:	2120      	movs	r1, #32
 8000926:	4858      	ldr	r0, [pc, #352]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000928:	f002 ffca 	bl	80038c0 <HAL_GPIO_WritePin>
 800092c:	2201      	movs	r2, #1
 800092e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000932:	4857      	ldr	r0, [pc, #348]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000934:	f002 ffc4 	bl	80038c0 <HAL_GPIO_WritePin>
				break;
 8000938:	e0d5      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 5: DGT1_A_ON; DGT1_F_ON; DGT1_G_ON; DGT1_C_ON; DGT1_D_ON;
 800093a:	2200      	movs	r2, #0
 800093c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000940:	4851      	ldr	r0, [pc, #324]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000942:	f002 ffbd 	bl	80038c0 <HAL_GPIO_WritePin>
 8000946:	2200      	movs	r2, #0
 8000948:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800094c:	4850      	ldr	r0, [pc, #320]	; (8000a90 <_7SEG_SetNumber+0x350>)
 800094e:	f002 ffb7 	bl	80038c0 <HAL_GPIO_WritePin>
 8000952:	2200      	movs	r2, #0
 8000954:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000958:	484b      	ldr	r0, [pc, #300]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800095a:	f002 ffb1 	bl	80038c0 <HAL_GPIO_WritePin>
 800095e:	2200      	movs	r2, #0
 8000960:	2140      	movs	r1, #64	; 0x40
 8000962:	4849      	ldr	r0, [pc, #292]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000964:	f002 ffac 	bl	80038c0 <HAL_GPIO_WritePin>
 8000968:	2200      	movs	r2, #0
 800096a:	2120      	movs	r1, #32
 800096c:	4846      	ldr	r0, [pc, #280]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800096e:	f002 ffa7 	bl	80038c0 <HAL_GPIO_WritePin>
					DGT1_B_OFF; DGT1_E_OFF;
 8000972:	2201      	movs	r2, #1
 8000974:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000978:	4844      	ldr	r0, [pc, #272]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 800097a:	f002 ffa1 	bl	80038c0 <HAL_GPIO_WritePin>
 800097e:	2201      	movs	r2, #1
 8000980:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000984:	4842      	ldr	r0, [pc, #264]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000986:	f002 ff9b 	bl	80038c0 <HAL_GPIO_WritePin>
				break;
 800098a:	e0ac      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 6: DGT1_A_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 800098c:	2200      	movs	r2, #0
 800098e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000992:	483d      	ldr	r0, [pc, #244]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000994:	f002 ff94 	bl	80038c0 <HAL_GPIO_WritePin>
 8000998:	2200      	movs	r2, #0
 800099a:	2140      	movs	r1, #64	; 0x40
 800099c:	483a      	ldr	r0, [pc, #232]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800099e:	f002 ff8f 	bl	80038c0 <HAL_GPIO_WritePin>
 80009a2:	2200      	movs	r2, #0
 80009a4:	2120      	movs	r1, #32
 80009a6:	4838      	ldr	r0, [pc, #224]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80009a8:	f002 ff8a 	bl	80038c0 <HAL_GPIO_WritePin>
 80009ac:	2200      	movs	r2, #0
 80009ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009b2:	4837      	ldr	r0, [pc, #220]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80009b4:	f002 ff84 	bl	80038c0 <HAL_GPIO_WritePin>
 80009b8:	2200      	movs	r2, #0
 80009ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009be:	4834      	ldr	r0, [pc, #208]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80009c0:	f002 ff7e 	bl	80038c0 <HAL_GPIO_WritePin>
 80009c4:	2200      	movs	r2, #0
 80009c6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009ca:	482f      	ldr	r0, [pc, #188]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80009cc:	f002 ff78 	bl	80038c0 <HAL_GPIO_WritePin>
					DGT1_B_OFF;
 80009d0:	2201      	movs	r2, #1
 80009d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009d6:	482d      	ldr	r0, [pc, #180]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80009d8:	f002 ff72 	bl	80038c0 <HAL_GPIO_WritePin>
				break;
 80009dc:	e083      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 7: DGT1_F_ON; DGT1_A_ON; DGT1_B_ON; DGT1_C_ON;
 80009de:	2200      	movs	r2, #0
 80009e0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009e4:	482a      	ldr	r0, [pc, #168]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80009e6:	f002 ff6b 	bl	80038c0 <HAL_GPIO_WritePin>
 80009ea:	2200      	movs	r2, #0
 80009ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009f0:	4825      	ldr	r0, [pc, #148]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80009f2:	f002 ff65 	bl	80038c0 <HAL_GPIO_WritePin>
 80009f6:	2200      	movs	r2, #0
 80009f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009fc:	4823      	ldr	r0, [pc, #140]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80009fe:	f002 ff5f 	bl	80038c0 <HAL_GPIO_WritePin>
 8000a02:	2200      	movs	r2, #0
 8000a04:	2140      	movs	r1, #64	; 0x40
 8000a06:	4820      	ldr	r0, [pc, #128]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a08:	f002 ff5a 	bl	80038c0 <HAL_GPIO_WritePin>
					DGT1_D_OFF; DGT1_E_OFF; DGT1_G_OFF;
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	2120      	movs	r1, #32
 8000a10:	481d      	ldr	r0, [pc, #116]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a12:	f002 ff55 	bl	80038c0 <HAL_GPIO_WritePin>
 8000a16:	2201      	movs	r2, #1
 8000a18:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a1c:	481c      	ldr	r0, [pc, #112]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000a1e:	f002 ff4f 	bl	80038c0 <HAL_GPIO_WritePin>
 8000a22:	2201      	movs	r2, #1
 8000a24:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a28:	4817      	ldr	r0, [pc, #92]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a2a:	f002 ff49 	bl	80038c0 <HAL_GPIO_WritePin>
				break;
 8000a2e:	e05a      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 8: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8000a30:	2200      	movs	r2, #0
 8000a32:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a36:	4814      	ldr	r0, [pc, #80]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a38:	f002 ff42 	bl	80038c0 <HAL_GPIO_WritePin>
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a42:	4812      	ldr	r0, [pc, #72]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 8000a44:	f002 ff3c 	bl	80038c0 <HAL_GPIO_WritePin>
 8000a48:	2200      	movs	r2, #0
 8000a4a:	2140      	movs	r1, #64	; 0x40
 8000a4c:	480e      	ldr	r0, [pc, #56]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a4e:	f002 ff37 	bl	80038c0 <HAL_GPIO_WritePin>
 8000a52:	2200      	movs	r2, #0
 8000a54:	2120      	movs	r1, #32
 8000a56:	480c      	ldr	r0, [pc, #48]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a58:	f002 ff32 	bl	80038c0 <HAL_GPIO_WritePin>
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a62:	480b      	ldr	r0, [pc, #44]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000a64:	f002 ff2c 	bl	80038c0 <HAL_GPIO_WritePin>
 8000a68:	2200      	movs	r2, #0
 8000a6a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a6e:	4808      	ldr	r0, [pc, #32]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000a70:	f002 ff26 	bl	80038c0 <HAL_GPIO_WritePin>
 8000a74:	2200      	movs	r2, #0
 8000a76:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a7a:	4803      	ldr	r0, [pc, #12]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a7c:	f002 ff20 	bl	80038c0 <HAL_GPIO_WritePin>
				break;
 8000a80:	e031      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
 8000a82:	bf00      	nop
 8000a84:	66666667 	.word	0x66666667
 8000a88:	40020c00 	.word	0x40020c00
 8000a8c:	40020000 	.word	0x40020000
 8000a90:	40020800 	.word	0x40020800
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
 8000a94:	2200      	movs	r2, #0
 8000a96:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a9a:	48c8      	ldr	r0, [pc, #800]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000a9c:	f002 ff10 	bl	80038c0 <HAL_GPIO_WritePin>
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000aa6:	48c6      	ldr	r0, [pc, #792]	; (8000dc0 <_7SEG_SetNumber+0x680>)
 8000aa8:	f002 ff0a 	bl	80038c0 <HAL_GPIO_WritePin>
 8000aac:	2200      	movs	r2, #0
 8000aae:	2140      	movs	r1, #64	; 0x40
 8000ab0:	48c2      	ldr	r0, [pc, #776]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000ab2:	f002 ff05 	bl	80038c0 <HAL_GPIO_WritePin>
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	2120      	movs	r1, #32
 8000aba:	48c0      	ldr	r0, [pc, #768]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000abc:	f002 ff00 	bl	80038c0 <HAL_GPIO_WritePin>
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ac6:	48bf      	ldr	r0, [pc, #764]	; (8000dc4 <_7SEG_SetNumber+0x684>)
 8000ac8:	f002 fefa 	bl	80038c0 <HAL_GPIO_WritePin>
 8000acc:	2200      	movs	r2, #0
 8000ace:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ad2:	48ba      	ldr	r0, [pc, #744]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000ad4:	f002 fef4 	bl	80038c0 <HAL_GPIO_WritePin>
					DGT1_E_OFF;
 8000ad8:	2201      	movs	r2, #1
 8000ada:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ade:	48b9      	ldr	r0, [pc, #740]	; (8000dc4 <_7SEG_SetNumber+0x684>)
 8000ae0:	f002 feee 	bl	80038c0 <HAL_GPIO_WritePin>
				break;
 8000ae4:	bf00      	nop
		}

		if(dp == ON)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	2b01      	cmp	r3, #1
 8000aea:	d105      	bne.n	8000af8 <_7SEG_SetNumber+0x3b8>
		{
			DGT1_DP_ON;
 8000aec:	2200      	movs	r2, #0
 8000aee:	2180      	movs	r1, #128	; 0x80
 8000af0:	48b2      	ldr	r0, [pc, #712]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000af2:	f002 fee5 	bl	80038c0 <HAL_GPIO_WritePin>
		else if(dp == OFF)
		{
			DGT2_DP_OFF;
		}
	}
}
 8000af6:	e1ff      	b.n	8000ef8 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	f040 81fc 	bne.w	8000ef8 <_7SEG_SetNumber+0x7b8>
			DGT1_DP_OFF;
 8000b00:	2201      	movs	r2, #1
 8000b02:	2180      	movs	r1, #128	; 0x80
 8000b04:	48ad      	ldr	r0, [pc, #692]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000b06:	f002 fedb 	bl	80038c0 <HAL_GPIO_WritePin>
}
 8000b0a:	e1f5      	b.n	8000ef8 <_7SEG_SetNumber+0x7b8>
	else if(dgt == DGT2)
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	2b01      	cmp	r3, #1
 8000b10:	f040 81f2 	bne.w	8000ef8 <_7SEG_SetNumber+0x7b8>
		switch(num%10)
 8000b14:	68b9      	ldr	r1, [r7, #8]
 8000b16:	4bac      	ldr	r3, [pc, #688]	; (8000dc8 <_7SEG_SetNumber+0x688>)
 8000b18:	fb83 2301 	smull	r2, r3, r3, r1
 8000b1c:	109a      	asrs	r2, r3, #2
 8000b1e:	17cb      	asrs	r3, r1, #31
 8000b20:	1ad2      	subs	r2, r2, r3
 8000b22:	4613      	mov	r3, r2
 8000b24:	009b      	lsls	r3, r3, #2
 8000b26:	4413      	add	r3, r2
 8000b28:	005b      	lsls	r3, r3, #1
 8000b2a:	1aca      	subs	r2, r1, r3
 8000b2c:	2a09      	cmp	r2, #9
 8000b2e:	f200 81d0 	bhi.w	8000ed2 <_7SEG_SetNumber+0x792>
 8000b32:	a301      	add	r3, pc, #4	; (adr r3, 8000b38 <_7SEG_SetNumber+0x3f8>)
 8000b34:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000b38:	08000b61 	.word	0x08000b61
 8000b3c:	08000bb7 	.word	0x08000bb7
 8000b40:	08000c0d 	.word	0x08000c0d
 8000b44:	08000c63 	.word	0x08000c63
 8000b48:	08000cb9 	.word	0x08000cb9
 8000b4c:	08000d0f 	.word	0x08000d0f
 8000b50:	08000d65 	.word	0x08000d65
 8000b54:	08000dd1 	.word	0x08000dd1
 8000b58:	08000e27 	.word	0x08000e27
 8000b5c:	08000e7d 	.word	0x08000e7d
			case 0: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON;
 8000b60:	2200      	movs	r2, #0
 8000b62:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b66:	4899      	ldr	r0, [pc, #612]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b68:	f002 feaa 	bl	80038c0 <HAL_GPIO_WritePin>
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b72:	4896      	ldr	r0, [pc, #600]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b74:	f002 fea4 	bl	80038c0 <HAL_GPIO_WritePin>
 8000b78:	2200      	movs	r2, #0
 8000b7a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b7e:	4893      	ldr	r0, [pc, #588]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b80:	f002 fe9e 	bl	80038c0 <HAL_GPIO_WritePin>
 8000b84:	2200      	movs	r2, #0
 8000b86:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b8a:	4890      	ldr	r0, [pc, #576]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b8c:	f002 fe98 	bl	80038c0 <HAL_GPIO_WritePin>
 8000b90:	2200      	movs	r2, #0
 8000b92:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b96:	488d      	ldr	r0, [pc, #564]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b98:	f002 fe92 	bl	80038c0 <HAL_GPIO_WritePin>
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ba2:	488a      	ldr	r0, [pc, #552]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000ba4:	f002 fe8c 	bl	80038c0 <HAL_GPIO_WritePin>
					DGT2_G_OFF;
 8000ba8:	2201      	movs	r2, #1
 8000baa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bae:	4887      	ldr	r0, [pc, #540]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bb0:	f002 fe86 	bl	80038c0 <HAL_GPIO_WritePin>
				break;
 8000bb4:	e18d      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 1: DGT2_B_ON; DGT2_C_ON;
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bbc:	4883      	ldr	r0, [pc, #524]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bbe:	f002 fe7f 	bl	80038c0 <HAL_GPIO_WritePin>
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bc8:	4880      	ldr	r0, [pc, #512]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bca:	f002 fe79 	bl	80038c0 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF; DGT2_F_OFF; DGT2_G_OFF;
 8000bce:	2201      	movs	r2, #1
 8000bd0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bd4:	487d      	ldr	r0, [pc, #500]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bd6:	f002 fe73 	bl	80038c0 <HAL_GPIO_WritePin>
 8000bda:	2201      	movs	r2, #1
 8000bdc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000be0:	487a      	ldr	r0, [pc, #488]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000be2:	f002 fe6d 	bl	80038c0 <HAL_GPIO_WritePin>
 8000be6:	2201      	movs	r2, #1
 8000be8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bec:	4877      	ldr	r0, [pc, #476]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bee:	f002 fe67 	bl	80038c0 <HAL_GPIO_WritePin>
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bf8:	4874      	ldr	r0, [pc, #464]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bfa:	f002 fe61 	bl	80038c0 <HAL_GPIO_WritePin>
 8000bfe:	2201      	movs	r2, #1
 8000c00:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c04:	4871      	ldr	r0, [pc, #452]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c06:	f002 fe5b 	bl	80038c0 <HAL_GPIO_WritePin>
				break;
 8000c0a:	e162      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 2: DGT2_A_ON; DGT2_B_ON; DGT2_G_ON; DGT2_E_ON; DGT2_D_ON;
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c12:	486e      	ldr	r0, [pc, #440]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c14:	f002 fe54 	bl	80038c0 <HAL_GPIO_WritePin>
 8000c18:	2200      	movs	r2, #0
 8000c1a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c1e:	486b      	ldr	r0, [pc, #428]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c20:	f002 fe4e 	bl	80038c0 <HAL_GPIO_WritePin>
 8000c24:	2200      	movs	r2, #0
 8000c26:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c2a:	4868      	ldr	r0, [pc, #416]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c2c:	f002 fe48 	bl	80038c0 <HAL_GPIO_WritePin>
 8000c30:	2200      	movs	r2, #0
 8000c32:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c36:	4865      	ldr	r0, [pc, #404]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c38:	f002 fe42 	bl	80038c0 <HAL_GPIO_WritePin>
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c42:	4862      	ldr	r0, [pc, #392]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c44:	f002 fe3c 	bl	80038c0 <HAL_GPIO_WritePin>
					DGT2_C_OFF; DGT2_F_OFF;
 8000c48:	2201      	movs	r2, #1
 8000c4a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c4e:	485f      	ldr	r0, [pc, #380]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c50:	f002 fe36 	bl	80038c0 <HAL_GPIO_WritePin>
 8000c54:	2201      	movs	r2, #1
 8000c56:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c5a:	485c      	ldr	r0, [pc, #368]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c5c:	f002 fe30 	bl	80038c0 <HAL_GPIO_WritePin>
				break;
 8000c60:	e137      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 3: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_G_ON;
 8000c62:	2200      	movs	r2, #0
 8000c64:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c68:	4858      	ldr	r0, [pc, #352]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c6a:	f002 fe29 	bl	80038c0 <HAL_GPIO_WritePin>
 8000c6e:	2200      	movs	r2, #0
 8000c70:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c74:	4855      	ldr	r0, [pc, #340]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c76:	f002 fe23 	bl	80038c0 <HAL_GPIO_WritePin>
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c80:	4852      	ldr	r0, [pc, #328]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c82:	f002 fe1d 	bl	80038c0 <HAL_GPIO_WritePin>
 8000c86:	2200      	movs	r2, #0
 8000c88:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c8c:	484f      	ldr	r0, [pc, #316]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c8e:	f002 fe17 	bl	80038c0 <HAL_GPIO_WritePin>
 8000c92:	2200      	movs	r2, #0
 8000c94:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c98:	484c      	ldr	r0, [pc, #304]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c9a:	f002 fe11 	bl	80038c0 <HAL_GPIO_WritePin>
					DGT2_E_OFF; DGT2_F_OFF;
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ca4:	4849      	ldr	r0, [pc, #292]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000ca6:	f002 fe0b 	bl	80038c0 <HAL_GPIO_WritePin>
 8000caa:	2201      	movs	r2, #1
 8000cac:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cb0:	4846      	ldr	r0, [pc, #280]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cb2:	f002 fe05 	bl	80038c0 <HAL_GPIO_WritePin>
				break;
 8000cb6:	e10c      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 4: DGT2_F_ON; DGT2_G_ON; DGT2_B_ON; DGT2_C_ON;
 8000cb8:	2200      	movs	r2, #0
 8000cba:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cbe:	4843      	ldr	r0, [pc, #268]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cc0:	f002 fdfe 	bl	80038c0 <HAL_GPIO_WritePin>
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cca:	4840      	ldr	r0, [pc, #256]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000ccc:	f002 fdf8 	bl	80038c0 <HAL_GPIO_WritePin>
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cd6:	483d      	ldr	r0, [pc, #244]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cd8:	f002 fdf2 	bl	80038c0 <HAL_GPIO_WritePin>
 8000cdc:	2200      	movs	r2, #0
 8000cde:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ce2:	483a      	ldr	r0, [pc, #232]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000ce4:	f002 fdec 	bl	80038c0 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF;
 8000ce8:	2201      	movs	r2, #1
 8000cea:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cee:	4837      	ldr	r0, [pc, #220]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cf0:	f002 fde6 	bl	80038c0 <HAL_GPIO_WritePin>
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000cfa:	4834      	ldr	r0, [pc, #208]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cfc:	f002 fde0 	bl	80038c0 <HAL_GPIO_WritePin>
 8000d00:	2201      	movs	r2, #1
 8000d02:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d06:	4831      	ldr	r0, [pc, #196]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d08:	f002 fdda 	bl	80038c0 <HAL_GPIO_WritePin>
				break;
 8000d0c:	e0e1      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 5: DGT2_A_ON; DGT2_F_ON; DGT2_G_ON; DGT2_C_ON; DGT2_D_ON;
 8000d0e:	2200      	movs	r2, #0
 8000d10:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d14:	482d      	ldr	r0, [pc, #180]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d16:	f002 fdd3 	bl	80038c0 <HAL_GPIO_WritePin>
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d20:	482a      	ldr	r0, [pc, #168]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d22:	f002 fdcd 	bl	80038c0 <HAL_GPIO_WritePin>
 8000d26:	2200      	movs	r2, #0
 8000d28:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d2c:	4827      	ldr	r0, [pc, #156]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d2e:	f002 fdc7 	bl	80038c0 <HAL_GPIO_WritePin>
 8000d32:	2200      	movs	r2, #0
 8000d34:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d38:	4824      	ldr	r0, [pc, #144]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d3a:	f002 fdc1 	bl	80038c0 <HAL_GPIO_WritePin>
 8000d3e:	2200      	movs	r2, #0
 8000d40:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d44:	4821      	ldr	r0, [pc, #132]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d46:	f002 fdbb 	bl	80038c0 <HAL_GPIO_WritePin>
					DGT2_B_OFF; DGT2_E_OFF;
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d50:	481e      	ldr	r0, [pc, #120]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d52:	f002 fdb5 	bl	80038c0 <HAL_GPIO_WritePin>
 8000d56:	2201      	movs	r2, #1
 8000d58:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d5c:	481b      	ldr	r0, [pc, #108]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d5e:	f002 fdaf 	bl	80038c0 <HAL_GPIO_WritePin>
				break;
 8000d62:	e0b6      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 6: DGT2_A_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8000d64:	2200      	movs	r2, #0
 8000d66:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d6a:	4818      	ldr	r0, [pc, #96]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d6c:	f002 fda8 	bl	80038c0 <HAL_GPIO_WritePin>
 8000d70:	2200      	movs	r2, #0
 8000d72:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d76:	4815      	ldr	r0, [pc, #84]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d78:	f002 fda2 	bl	80038c0 <HAL_GPIO_WritePin>
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d82:	4812      	ldr	r0, [pc, #72]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d84:	f002 fd9c 	bl	80038c0 <HAL_GPIO_WritePin>
 8000d88:	2200      	movs	r2, #0
 8000d8a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d8e:	480f      	ldr	r0, [pc, #60]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d90:	f002 fd96 	bl	80038c0 <HAL_GPIO_WritePin>
 8000d94:	2200      	movs	r2, #0
 8000d96:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d9a:	480c      	ldr	r0, [pc, #48]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d9c:	f002 fd90 	bl	80038c0 <HAL_GPIO_WritePin>
 8000da0:	2200      	movs	r2, #0
 8000da2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000da6:	4809      	ldr	r0, [pc, #36]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000da8:	f002 fd8a 	bl	80038c0 <HAL_GPIO_WritePin>
					DGT2_B_OFF;
 8000dac:	2201      	movs	r2, #1
 8000dae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000db2:	4806      	ldr	r0, [pc, #24]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000db4:	f002 fd84 	bl	80038c0 <HAL_GPIO_WritePin>
				break;
 8000db8:	e08b      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
 8000dba:	bf00      	nop
 8000dbc:	40020c00 	.word	0x40020c00
 8000dc0:	40020000 	.word	0x40020000
 8000dc4:	40020800 	.word	0x40020800
 8000dc8:	66666667 	.word	0x66666667
 8000dcc:	40021000 	.word	0x40021000
			case 7: DGT2_F_ON; DGT2_A_ON; DGT2_B_ON; DGT2_C_ON;
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dd6:	484a      	ldr	r0, [pc, #296]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000dd8:	f002 fd72 	bl	80038c0 <HAL_GPIO_WritePin>
 8000ddc:	2200      	movs	r2, #0
 8000dde:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000de2:	4847      	ldr	r0, [pc, #284]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000de4:	f002 fd6c 	bl	80038c0 <HAL_GPIO_WritePin>
 8000de8:	2200      	movs	r2, #0
 8000dea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000dee:	4844      	ldr	r0, [pc, #272]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000df0:	f002 fd66 	bl	80038c0 <HAL_GPIO_WritePin>
 8000df4:	2200      	movs	r2, #0
 8000df6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000dfa:	4841      	ldr	r0, [pc, #260]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000dfc:	f002 fd60 	bl	80038c0 <HAL_GPIO_WritePin>
					DGT2_D_OFF; DGT2_E_OFF; DGT2_G_OFF;
 8000e00:	2201      	movs	r2, #1
 8000e02:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e06:	483e      	ldr	r0, [pc, #248]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e08:	f002 fd5a 	bl	80038c0 <HAL_GPIO_WritePin>
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e12:	483b      	ldr	r0, [pc, #236]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e14:	f002 fd54 	bl	80038c0 <HAL_GPIO_WritePin>
 8000e18:	2201      	movs	r2, #1
 8000e1a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e1e:	4838      	ldr	r0, [pc, #224]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e20:	f002 fd4e 	bl	80038c0 <HAL_GPIO_WritePin>
				break;
 8000e24:	e055      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 8: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8000e26:	2200      	movs	r2, #0
 8000e28:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e2c:	4834      	ldr	r0, [pc, #208]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e2e:	f002 fd47 	bl	80038c0 <HAL_GPIO_WritePin>
 8000e32:	2200      	movs	r2, #0
 8000e34:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e38:	4831      	ldr	r0, [pc, #196]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e3a:	f002 fd41 	bl	80038c0 <HAL_GPIO_WritePin>
 8000e3e:	2200      	movs	r2, #0
 8000e40:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e44:	482e      	ldr	r0, [pc, #184]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e46:	f002 fd3b 	bl	80038c0 <HAL_GPIO_WritePin>
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e50:	482b      	ldr	r0, [pc, #172]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e52:	f002 fd35 	bl	80038c0 <HAL_GPIO_WritePin>
 8000e56:	2200      	movs	r2, #0
 8000e58:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e5c:	4828      	ldr	r0, [pc, #160]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e5e:	f002 fd2f 	bl	80038c0 <HAL_GPIO_WritePin>
 8000e62:	2200      	movs	r2, #0
 8000e64:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e68:	4825      	ldr	r0, [pc, #148]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e6a:	f002 fd29 	bl	80038c0 <HAL_GPIO_WritePin>
 8000e6e:	2200      	movs	r2, #0
 8000e70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e74:	4822      	ldr	r0, [pc, #136]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e76:	f002 fd23 	bl	80038c0 <HAL_GPIO_WritePin>
				break;
 8000e7a:	e02a      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 9: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_F_ON; DGT2_G_ON;
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e82:	481f      	ldr	r0, [pc, #124]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e84:	f002 fd1c 	bl	80038c0 <HAL_GPIO_WritePin>
 8000e88:	2200      	movs	r2, #0
 8000e8a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e8e:	481c      	ldr	r0, [pc, #112]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e90:	f002 fd16 	bl	80038c0 <HAL_GPIO_WritePin>
 8000e94:	2200      	movs	r2, #0
 8000e96:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e9a:	4819      	ldr	r0, [pc, #100]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e9c:	f002 fd10 	bl	80038c0 <HAL_GPIO_WritePin>
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ea6:	4816      	ldr	r0, [pc, #88]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ea8:	f002 fd0a 	bl	80038c0 <HAL_GPIO_WritePin>
 8000eac:	2200      	movs	r2, #0
 8000eae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000eb2:	4813      	ldr	r0, [pc, #76]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000eb4:	f002 fd04 	bl	80038c0 <HAL_GPIO_WritePin>
 8000eb8:	2200      	movs	r2, #0
 8000eba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ebe:	4810      	ldr	r0, [pc, #64]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ec0:	f002 fcfe 	bl	80038c0 <HAL_GPIO_WritePin>
					DGT2_E_OFF;
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000eca:	480d      	ldr	r0, [pc, #52]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ecc:	f002 fcf8 	bl	80038c0 <HAL_GPIO_WritePin>
				break;
 8000ed0:	bf00      	nop
		if(dp == ON)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	2b01      	cmp	r3, #1
 8000ed6:	d106      	bne.n	8000ee6 <_7SEG_SetNumber+0x7a6>
			DGT2_DP_ON;
 8000ed8:	2200      	movs	r2, #0
 8000eda:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ede:	4808      	ldr	r0, [pc, #32]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ee0:	f002 fcee 	bl	80038c0 <HAL_GPIO_WritePin>
}
 8000ee4:	e008      	b.n	8000ef8 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d105      	bne.n	8000ef8 <_7SEG_SetNumber+0x7b8>
			DGT2_DP_OFF;
 8000eec:	2201      	movs	r2, #1
 8000eee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ef2:	4803      	ldr	r0, [pc, #12]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ef4:	f002 fce4 	bl	80038c0 <HAL_GPIO_WritePin>
}
 8000ef8:	bf00      	nop
 8000efa:	3710      	adds	r7, #16
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	40021000 	.word	0x40021000

08000f04 <CLCD_GPIO_Init>:
 */

#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b086      	sub	sp, #24
 8000f08:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	603b      	str	r3, [r7, #0]
 8000f0e:	4b23      	ldr	r3, [pc, #140]	; (8000f9c <CLCD_GPIO_Init+0x98>)
 8000f10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f12:	4a22      	ldr	r2, [pc, #136]	; (8000f9c <CLCD_GPIO_Init+0x98>)
 8000f14:	f043 0310 	orr.w	r3, r3, #16
 8000f18:	6313      	str	r3, [r2, #48]	; 0x30
 8000f1a:	4b20      	ldr	r3, [pc, #128]	; (8000f9c <CLCD_GPIO_Init+0x98>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1e:	f003 0310 	and.w	r3, r3, #16
 8000f22:	603b      	str	r3, [r7, #0]
 8000f24:	683b      	ldr	r3, [r7, #0]
	
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 8000f26:	2301      	movs	r3, #1
 8000f28:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f32:	2300      	movs	r3, #0
 8000f34:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 8000f36:	1d3b      	adds	r3, r7, #4
 8000f38:	4619      	mov	r1, r3
 8000f3a:	4819      	ldr	r0, [pc, #100]	; (8000fa0 <CLCD_GPIO_Init+0x9c>)
 8000f3c:	f002 fb0c 	bl	8003558 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 8000f40:	2302      	movs	r3, #2
 8000f42:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 8000f44:	1d3b      	adds	r3, r7, #4
 8000f46:	4619      	mov	r1, r3
 8000f48:	4815      	ldr	r0, [pc, #84]	; (8000fa0 <CLCD_GPIO_Init+0x9c>)
 8000f4a:	f002 fb05 	bl	8003558 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 8000f4e:	2304      	movs	r3, #4
 8000f50:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 8000f52:	1d3b      	adds	r3, r7, #4
 8000f54:	4619      	mov	r1, r3
 8000f56:	4812      	ldr	r0, [pc, #72]	; (8000fa0 <CLCD_GPIO_Init+0x9c>)
 8000f58:	f002 fafe 	bl	8003558 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 8000f5c:	2310      	movs	r3, #16
 8000f5e:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 8000f60:	1d3b      	adds	r3, r7, #4
 8000f62:	4619      	mov	r1, r3
 8000f64:	480e      	ldr	r0, [pc, #56]	; (8000fa0 <CLCD_GPIO_Init+0x9c>)
 8000f66:	f002 faf7 	bl	8003558 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 8000f6a:	2320      	movs	r3, #32
 8000f6c:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 8000f6e:	1d3b      	adds	r3, r7, #4
 8000f70:	4619      	mov	r1, r3
 8000f72:	480b      	ldr	r0, [pc, #44]	; (8000fa0 <CLCD_GPIO_Init+0x9c>)
 8000f74:	f002 faf0 	bl	8003558 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 8000f78:	2340      	movs	r3, #64	; 0x40
 8000f7a:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 8000f7c:	1d3b      	adds	r3, r7, #4
 8000f7e:	4619      	mov	r1, r3
 8000f80:	4807      	ldr	r0, [pc, #28]	; (8000fa0 <CLCD_GPIO_Init+0x9c>)
 8000f82:	f002 fae9 	bl	8003558 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 8000f86:	2380      	movs	r3, #128	; 0x80
 8000f88:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 8000f8a:	1d3b      	adds	r3, r7, #4
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	4804      	ldr	r0, [pc, #16]	; (8000fa0 <CLCD_GPIO_Init+0x9c>)
 8000f90:	f002 fae2 	bl	8003558 <HAL_GPIO_Init>
}
 8000f94:	bf00      	nop
 8000f96:	3718      	adds	r7, #24
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	40023800 	.word	0x40023800
 8000fa0:	40021000 	.word	0x40021000

08000fa4 <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	4603      	mov	r3, r0
 8000fac:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8000fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	da04      	bge.n	8000fc0 <CLCD_Write_Instruction+0x1c>
 8000fb6:	4b5f      	ldr	r3, [pc, #380]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8000fb8:	695b      	ldr	r3, [r3, #20]
 8000fba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000fbe:	e003      	b.n	8000fc8 <CLCD_Write_Instruction+0x24>
 8000fc0:	4b5c      	ldr	r3, [pc, #368]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8000fc2:	695b      	ldr	r3, [r3, #20]
 8000fc4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000fc8:	4a5a      	ldr	r2, [pc, #360]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8000fca:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8000fcc:	79fb      	ldrb	r3, [r7, #7]
 8000fce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d004      	beq.n	8000fe0 <CLCD_Write_Instruction+0x3c>
 8000fd6:	4b57      	ldr	r3, [pc, #348]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8000fd8:	695b      	ldr	r3, [r3, #20]
 8000fda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000fde:	e003      	b.n	8000fe8 <CLCD_Write_Instruction+0x44>
 8000fe0:	4b54      	ldr	r3, [pc, #336]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8000fe2:	695b      	ldr	r3, [r3, #20]
 8000fe4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000fe8:	4a52      	ldr	r2, [pc, #328]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8000fea:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8000fec:	79fb      	ldrb	r3, [r7, #7]
 8000fee:	f003 0320 	and.w	r3, r3, #32
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d004      	beq.n	8001000 <CLCD_Write_Instruction+0x5c>
 8000ff6:	4b4f      	ldr	r3, [pc, #316]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8000ff8:	695b      	ldr	r3, [r3, #20]
 8000ffa:	f043 0320 	orr.w	r3, r3, #32
 8000ffe:	e003      	b.n	8001008 <CLCD_Write_Instruction+0x64>
 8001000:	4b4c      	ldr	r3, [pc, #304]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001002:	695b      	ldr	r3, [r3, #20]
 8001004:	f023 0320 	bic.w	r3, r3, #32
 8001008:	4a4a      	ldr	r2, [pc, #296]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800100a:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 800100c:	79fb      	ldrb	r3, [r7, #7]
 800100e:	f003 0310 	and.w	r3, r3, #16
 8001012:	2b00      	cmp	r3, #0
 8001014:	d004      	beq.n	8001020 <CLCD_Write_Instruction+0x7c>
 8001016:	4b47      	ldr	r3, [pc, #284]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001018:	695b      	ldr	r3, [r3, #20]
 800101a:	f043 0310 	orr.w	r3, r3, #16
 800101e:	e003      	b.n	8001028 <CLCD_Write_Instruction+0x84>
 8001020:	4b44      	ldr	r3, [pc, #272]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001022:	695b      	ldr	r3, [r3, #20]
 8001024:	f023 0310 	bic.w	r3, r3, #16
 8001028:	4a42      	ldr	r2, [pc, #264]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800102a:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 800102c:	4b41      	ldr	r3, [pc, #260]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800102e:	695b      	ldr	r3, [r3, #20]
 8001030:	4a40      	ldr	r2, [pc, #256]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001032:	f023 0301 	bic.w	r3, r3, #1
 8001036:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001038:	4b3e      	ldr	r3, [pc, #248]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800103a:	695b      	ldr	r3, [r3, #20]
 800103c:	4a3d      	ldr	r2, [pc, #244]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800103e:	f023 0302 	bic.w	r3, r3, #2
 8001042:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001044:	4b3b      	ldr	r3, [pc, #236]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001046:	695b      	ldr	r3, [r3, #20]
 8001048:	4a3a      	ldr	r2, [pc, #232]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800104a:	f023 0304 	bic.w	r3, r3, #4
 800104e:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8001050:	4b38      	ldr	r3, [pc, #224]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001052:	695b      	ldr	r3, [r3, #20]
 8001054:	4a37      	ldr	r2, [pc, #220]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001056:	f043 0304 	orr.w	r3, r3, #4
 800105a:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 800105c:	4b35      	ldr	r3, [pc, #212]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800105e:	695b      	ldr	r3, [r3, #20]
 8001060:	4a34      	ldr	r2, [pc, #208]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001062:	f023 0304 	bic.w	r3, r3, #4
 8001066:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001068:	79fb      	ldrb	r3, [r7, #7]
 800106a:	f003 0308 	and.w	r3, r3, #8
 800106e:	2b00      	cmp	r3, #0
 8001070:	d004      	beq.n	800107c <CLCD_Write_Instruction+0xd8>
 8001072:	4b30      	ldr	r3, [pc, #192]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001074:	695b      	ldr	r3, [r3, #20]
 8001076:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800107a:	e003      	b.n	8001084 <CLCD_Write_Instruction+0xe0>
 800107c:	4b2d      	ldr	r3, [pc, #180]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800107e:	695b      	ldr	r3, [r3, #20]
 8001080:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001084:	4a2b      	ldr	r2, [pc, #172]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001086:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001088:	79fb      	ldrb	r3, [r7, #7]
 800108a:	f003 0304 	and.w	r3, r3, #4
 800108e:	2b00      	cmp	r3, #0
 8001090:	d004      	beq.n	800109c <CLCD_Write_Instruction+0xf8>
 8001092:	4b28      	ldr	r3, [pc, #160]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001094:	695b      	ldr	r3, [r3, #20]
 8001096:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800109a:	e003      	b.n	80010a4 <CLCD_Write_Instruction+0x100>
 800109c:	4b25      	ldr	r3, [pc, #148]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800109e:	695b      	ldr	r3, [r3, #20]
 80010a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80010a4:	4a23      	ldr	r2, [pc, #140]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010a6:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 80010a8:	79fb      	ldrb	r3, [r7, #7]
 80010aa:	f003 0302 	and.w	r3, r3, #2
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d004      	beq.n	80010bc <CLCD_Write_Instruction+0x118>
 80010b2:	4b20      	ldr	r3, [pc, #128]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010b4:	695b      	ldr	r3, [r3, #20]
 80010b6:	f043 0320 	orr.w	r3, r3, #32
 80010ba:	e003      	b.n	80010c4 <CLCD_Write_Instruction+0x120>
 80010bc:	4b1d      	ldr	r3, [pc, #116]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010be:	695b      	ldr	r3, [r3, #20]
 80010c0:	f023 0320 	bic.w	r3, r3, #32
 80010c4:	4a1b      	ldr	r2, [pc, #108]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010c6:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	f003 0301 	and.w	r3, r3, #1
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d004      	beq.n	80010dc <CLCD_Write_Instruction+0x138>
 80010d2:	4b18      	ldr	r3, [pc, #96]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010d4:	695b      	ldr	r3, [r3, #20]
 80010d6:	f043 0310 	orr.w	r3, r3, #16
 80010da:	e003      	b.n	80010e4 <CLCD_Write_Instruction+0x140>
 80010dc:	4b15      	ldr	r3, [pc, #84]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010de:	695b      	ldr	r3, [r3, #20]
 80010e0:	f023 0310 	bic.w	r3, r3, #16
 80010e4:	4a13      	ldr	r2, [pc, #76]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010e6:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 80010e8:	4b12      	ldr	r3, [pc, #72]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010ea:	695b      	ldr	r3, [r3, #20]
 80010ec:	4a11      	ldr	r2, [pc, #68]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010ee:	f023 0301 	bic.w	r3, r3, #1
 80010f2:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80010f4:	4b0f      	ldr	r3, [pc, #60]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010f6:	695b      	ldr	r3, [r3, #20]
 80010f8:	4a0e      	ldr	r2, [pc, #56]	; (8001134 <CLCD_Write_Instruction+0x190>)
 80010fa:	f023 0302 	bic.w	r3, r3, #2
 80010fe:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001100:	4b0c      	ldr	r3, [pc, #48]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001102:	695b      	ldr	r3, [r3, #20]
 8001104:	4a0b      	ldr	r2, [pc, #44]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001106:	f023 0304 	bic.w	r3, r3, #4
 800110a:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 800110c:	4b09      	ldr	r3, [pc, #36]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800110e:	695b      	ldr	r3, [r3, #20]
 8001110:	4a08      	ldr	r2, [pc, #32]	; (8001134 <CLCD_Write_Instruction+0x190>)
 8001112:	f043 0304 	orr.w	r3, r3, #4
 8001116:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001118:	4b06      	ldr	r3, [pc, #24]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800111a:	695b      	ldr	r3, [r3, #20]
 800111c:	4a05      	ldr	r2, [pc, #20]	; (8001134 <CLCD_Write_Instruction+0x190>)
 800111e:	f023 0304 	bic.w	r3, r3, #4
 8001122:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 8001124:	2001      	movs	r0, #1
 8001126:	f002 f8e1 	bl	80032ec <HAL_Delay>
}
 800112a:	bf00      	nop
 800112c:	3708      	adds	r7, #8
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40021000 	.word	0x40021000

08001138 <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	4603      	mov	r3, r0
 8001140:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001142:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001146:	2b00      	cmp	r3, #0
 8001148:	da04      	bge.n	8001154 <CLCD_Write_Display+0x1c>
 800114a:	4b5f      	ldr	r3, [pc, #380]	; (80012c8 <CLCD_Write_Display+0x190>)
 800114c:	695b      	ldr	r3, [r3, #20]
 800114e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001152:	e003      	b.n	800115c <CLCD_Write_Display+0x24>
 8001154:	4b5c      	ldr	r3, [pc, #368]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001156:	695b      	ldr	r3, [r3, #20]
 8001158:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800115c:	4a5a      	ldr	r2, [pc, #360]	; (80012c8 <CLCD_Write_Display+0x190>)
 800115e:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001160:	79fb      	ldrb	r3, [r7, #7]
 8001162:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001166:	2b00      	cmp	r3, #0
 8001168:	d004      	beq.n	8001174 <CLCD_Write_Display+0x3c>
 800116a:	4b57      	ldr	r3, [pc, #348]	; (80012c8 <CLCD_Write_Display+0x190>)
 800116c:	695b      	ldr	r3, [r3, #20]
 800116e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001172:	e003      	b.n	800117c <CLCD_Write_Display+0x44>
 8001174:	4b54      	ldr	r3, [pc, #336]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001176:	695b      	ldr	r3, [r3, #20]
 8001178:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800117c:	4a52      	ldr	r2, [pc, #328]	; (80012c8 <CLCD_Write_Display+0x190>)
 800117e:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001180:	79fb      	ldrb	r3, [r7, #7]
 8001182:	f003 0320 	and.w	r3, r3, #32
 8001186:	2b00      	cmp	r3, #0
 8001188:	d004      	beq.n	8001194 <CLCD_Write_Display+0x5c>
 800118a:	4b4f      	ldr	r3, [pc, #316]	; (80012c8 <CLCD_Write_Display+0x190>)
 800118c:	695b      	ldr	r3, [r3, #20]
 800118e:	f043 0320 	orr.w	r3, r3, #32
 8001192:	e003      	b.n	800119c <CLCD_Write_Display+0x64>
 8001194:	4b4c      	ldr	r3, [pc, #304]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001196:	695b      	ldr	r3, [r3, #20]
 8001198:	f023 0320 	bic.w	r3, r3, #32
 800119c:	4a4a      	ldr	r2, [pc, #296]	; (80012c8 <CLCD_Write_Display+0x190>)
 800119e:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80011a0:	79fb      	ldrb	r3, [r7, #7]
 80011a2:	f003 0310 	and.w	r3, r3, #16
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d004      	beq.n	80011b4 <CLCD_Write_Display+0x7c>
 80011aa:	4b47      	ldr	r3, [pc, #284]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011ac:	695b      	ldr	r3, [r3, #20]
 80011ae:	f043 0310 	orr.w	r3, r3, #16
 80011b2:	e003      	b.n	80011bc <CLCD_Write_Display+0x84>
 80011b4:	4b44      	ldr	r3, [pc, #272]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011b6:	695b      	ldr	r3, [r3, #20]
 80011b8:	f023 0310 	bic.w	r3, r3, #16
 80011bc:	4a42      	ldr	r2, [pc, #264]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011be:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 80011c0:	4b41      	ldr	r3, [pc, #260]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011c2:	695b      	ldr	r3, [r3, #20]
 80011c4:	4a40      	ldr	r2, [pc, #256]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011c6:	f043 0301 	orr.w	r3, r3, #1
 80011ca:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80011cc:	4b3e      	ldr	r3, [pc, #248]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011ce:	695b      	ldr	r3, [r3, #20]
 80011d0:	4a3d      	ldr	r2, [pc, #244]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011d2:	f023 0302 	bic.w	r3, r3, #2
 80011d6:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80011d8:	4b3b      	ldr	r3, [pc, #236]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011da:	695b      	ldr	r3, [r3, #20]
 80011dc:	4a3a      	ldr	r2, [pc, #232]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011de:	f023 0304 	bic.w	r3, r3, #4
 80011e2:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80011e4:	4b38      	ldr	r3, [pc, #224]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011e6:	695b      	ldr	r3, [r3, #20]
 80011e8:	4a37      	ldr	r2, [pc, #220]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011ea:	f043 0304 	orr.w	r3, r3, #4
 80011ee:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80011f0:	4b35      	ldr	r3, [pc, #212]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011f2:	695b      	ldr	r3, [r3, #20]
 80011f4:	4a34      	ldr	r2, [pc, #208]	; (80012c8 <CLCD_Write_Display+0x190>)
 80011f6:	f023 0304 	bic.w	r3, r3, #4
 80011fa:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	f003 0308 	and.w	r3, r3, #8
 8001202:	2b00      	cmp	r3, #0
 8001204:	d004      	beq.n	8001210 <CLCD_Write_Display+0xd8>
 8001206:	4b30      	ldr	r3, [pc, #192]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001208:	695b      	ldr	r3, [r3, #20]
 800120a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800120e:	e003      	b.n	8001218 <CLCD_Write_Display+0xe0>
 8001210:	4b2d      	ldr	r3, [pc, #180]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001212:	695b      	ldr	r3, [r3, #20]
 8001214:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001218:	4a2b      	ldr	r2, [pc, #172]	; (80012c8 <CLCD_Write_Display+0x190>)
 800121a:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 800121c:	79fb      	ldrb	r3, [r7, #7]
 800121e:	f003 0304 	and.w	r3, r3, #4
 8001222:	2b00      	cmp	r3, #0
 8001224:	d004      	beq.n	8001230 <CLCD_Write_Display+0xf8>
 8001226:	4b28      	ldr	r3, [pc, #160]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001228:	695b      	ldr	r3, [r3, #20]
 800122a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800122e:	e003      	b.n	8001238 <CLCD_Write_Display+0x100>
 8001230:	4b25      	ldr	r3, [pc, #148]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001232:	695b      	ldr	r3, [r3, #20]
 8001234:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001238:	4a23      	ldr	r2, [pc, #140]	; (80012c8 <CLCD_Write_Display+0x190>)
 800123a:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 800123c:	79fb      	ldrb	r3, [r7, #7]
 800123e:	f003 0302 	and.w	r3, r3, #2
 8001242:	2b00      	cmp	r3, #0
 8001244:	d004      	beq.n	8001250 <CLCD_Write_Display+0x118>
 8001246:	4b20      	ldr	r3, [pc, #128]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001248:	695b      	ldr	r3, [r3, #20]
 800124a:	f043 0320 	orr.w	r3, r3, #32
 800124e:	e003      	b.n	8001258 <CLCD_Write_Display+0x120>
 8001250:	4b1d      	ldr	r3, [pc, #116]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001252:	695b      	ldr	r3, [r3, #20]
 8001254:	f023 0320 	bic.w	r3, r3, #32
 8001258:	4a1b      	ldr	r2, [pc, #108]	; (80012c8 <CLCD_Write_Display+0x190>)
 800125a:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 800125c:	79fb      	ldrb	r3, [r7, #7]
 800125e:	f003 0301 	and.w	r3, r3, #1
 8001262:	2b00      	cmp	r3, #0
 8001264:	d004      	beq.n	8001270 <CLCD_Write_Display+0x138>
 8001266:	4b18      	ldr	r3, [pc, #96]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001268:	695b      	ldr	r3, [r3, #20]
 800126a:	f043 0310 	orr.w	r3, r3, #16
 800126e:	e003      	b.n	8001278 <CLCD_Write_Display+0x140>
 8001270:	4b15      	ldr	r3, [pc, #84]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001272:	695b      	ldr	r3, [r3, #20]
 8001274:	f023 0310 	bic.w	r3, r3, #16
 8001278:	4a13      	ldr	r2, [pc, #76]	; (80012c8 <CLCD_Write_Display+0x190>)
 800127a:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 800127c:	4b12      	ldr	r3, [pc, #72]	; (80012c8 <CLCD_Write_Display+0x190>)
 800127e:	695b      	ldr	r3, [r3, #20]
 8001280:	4a11      	ldr	r2, [pc, #68]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001282:	f043 0301 	orr.w	r3, r3, #1
 8001286:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001288:	4b0f      	ldr	r3, [pc, #60]	; (80012c8 <CLCD_Write_Display+0x190>)
 800128a:	695b      	ldr	r3, [r3, #20]
 800128c:	4a0e      	ldr	r2, [pc, #56]	; (80012c8 <CLCD_Write_Display+0x190>)
 800128e:	f023 0302 	bic.w	r3, r3, #2
 8001292:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001294:	4b0c      	ldr	r3, [pc, #48]	; (80012c8 <CLCD_Write_Display+0x190>)
 8001296:	695b      	ldr	r3, [r3, #20]
 8001298:	4a0b      	ldr	r2, [pc, #44]	; (80012c8 <CLCD_Write_Display+0x190>)
 800129a:	f023 0304 	bic.w	r3, r3, #4
 800129e:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80012a0:	4b09      	ldr	r3, [pc, #36]	; (80012c8 <CLCD_Write_Display+0x190>)
 80012a2:	695b      	ldr	r3, [r3, #20]
 80012a4:	4a08      	ldr	r2, [pc, #32]	; (80012c8 <CLCD_Write_Display+0x190>)
 80012a6:	f043 0304 	orr.w	r3, r3, #4
 80012aa:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80012ac:	4b06      	ldr	r3, [pc, #24]	; (80012c8 <CLCD_Write_Display+0x190>)
 80012ae:	695b      	ldr	r3, [r3, #20]
 80012b0:	4a05      	ldr	r2, [pc, #20]	; (80012c8 <CLCD_Write_Display+0x190>)
 80012b2:	f023 0304 	bic.w	r3, r3, #4
 80012b6:	6153      	str	r3, [r2, #20]
	
	HAL_Delay(1);
 80012b8:	2001      	movs	r0, #1
 80012ba:	f002 f817 	bl	80032ec <HAL_Delay>
}
 80012be:	bf00      	nop
 80012c0:	3708      	adds	r7, #8
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	40021000 	.word	0x40021000

080012cc <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	4603      	mov	r3, r0
 80012d4:	460a      	mov	r2, r1
 80012d6:	71fb      	strb	r3, [r7, #7]
 80012d8:	4613      	mov	r3, r2
 80012da:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 character LCD
	switch(y)
 80012dc:	79bb      	ldrb	r3, [r7, #6]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d002      	beq.n	80012e8 <CLCD_Gotoxy+0x1c>
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	d007      	beq.n	80012f6 <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : CLCD_Write_Instruction(0x90+x); break; //Uncomment for 16 * 4 character LCD
		//case 3 : CLCD_Write_Instruction(0xd0+x); break; //Uncomment for 16 * 4 character LCD
	}
}
 80012e6:	e00d      	b.n	8001304 <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 80012e8:	79fb      	ldrb	r3, [r7, #7]
 80012ea:	3b80      	subs	r3, #128	; 0x80
 80012ec:	b2db      	uxtb	r3, r3
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7ff fe58 	bl	8000fa4 <CLCD_Write_Instruction>
 80012f4:	e006      	b.n	8001304 <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 80012f6:	79fb      	ldrb	r3, [r7, #7]
 80012f8:	3b40      	subs	r3, #64	; 0x40
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff fe51 	bl	8000fa4 <CLCD_Write_Instruction>
 8001302:	bf00      	nop
}
 8001304:	bf00      	nop
 8001306:	3708      	adds	r7, #8
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}

0800130c <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b084      	sub	sp, #16
 8001310:	af00      	add	r7, sp, #0
 8001312:	4603      	mov	r3, r0
 8001314:	603a      	str	r2, [r7, #0]
 8001316:	71fb      	strb	r3, [r7, #7]
 8001318:	460b      	mov	r3, r1
 800131a:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 800131c:	2300      	movs	r3, #0
 800131e:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 8001320:	79ba      	ldrb	r2, [r7, #6]
 8001322:	79fb      	ldrb	r3, [r7, #7]
 8001324:	4611      	mov	r1, r2
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff ffd0 	bl	80012cc <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 800132c:	683a      	ldr	r2, [r7, #0]
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	4413      	add	r3, r2
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff feff 	bl	8001138 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	3301      	adds	r3, #1
 800133e:	60fb      	str	r3, [r7, #12]
 8001340:	683a      	ldr	r2, [r7, #0]
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	4413      	add	r3, r2
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d1ef      	bne.n	800132c <CLCD_Puts+0x20>
}
 800134c:	bf00      	nop
 800134e:	bf00      	nop
 8001350:	3710      	adds	r7, #16
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}

08001356 <CLCD_Init>:

void CLCD_Init(void)
{
 8001356:	b580      	push	{r7, lr}
 8001358:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 800135a:	2064      	movs	r0, #100	; 0x64
 800135c:	f001 ffc6 	bl	80032ec <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8001360:	2028      	movs	r0, #40	; 0x28
 8001362:	f7ff fe1f 	bl	8000fa4 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001366:	200a      	movs	r0, #10
 8001368:	f001 ffc0 	bl	80032ec <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 800136c:	2028      	movs	r0, #40	; 0x28
 800136e:	f7ff fe19 	bl	8000fa4 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001372:	200a      	movs	r0, #10
 8001374:	f001 ffba 	bl	80032ec <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 8001378:	200c      	movs	r0, #12
 800137a:	f7ff fe13 	bl	8000fa4 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 800137e:	2006      	movs	r0, #6
 8001380:	f7ff fe10 	bl	8000fa4 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 8001384:	2002      	movs	r0, #2
 8001386:	f7ff fe0d 	bl	8000fa4 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 800138a:	2001      	movs	r0, #1
 800138c:	f7ff fe0a 	bl	8000fa4 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8001390:	2001      	movs	r0, #1
 8001392:	f7ff fe07 	bl	8000fa4 <CLCD_Write_Instruction>
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}

0800139a <CLCD_Clear>:

void CLCD_Clear(void)
{
 800139a:	b580      	push	{r7, lr}
 800139c:	af00      	add	r7, sp, #0
	CLCD_Write_Instruction(0x01);
 800139e:	2001      	movs	r0, #1
 80013a0:	f7ff fe00 	bl	8000fa4 <CLCD_Write_Instruction>
	HAL_Delay(10);
 80013a4:	200a      	movs	r0, #10
 80013a6:	f001 ffa1 	bl	80032ec <HAL_Delay>
}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
	...

080013b0 <button1_start>:
extern Button button1;
extern CLCD clcd;

// Start
void button1_start()
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
	button1.hold_milisecond = 0;
 80013b4:	4b04      	ldr	r3, [pc, #16]	; (80013c8 <button1_start+0x18>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	605a      	str	r2, [r3, #4]
	button1.state = MEASURE_HOLD;
 80013ba:	4b03      	ldr	r3, [pc, #12]	; (80013c8 <button1_start+0x18>)
 80013bc:	2201      	movs	r2, #1
 80013be:	731a      	strb	r2, [r3, #12]
	button1_measure_hold();
 80013c0:	f000 f804 	bl	80013cc <button1_measure_hold>
}
 80013c4:	bf00      	nop
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	200001a4 	.word	0x200001a4

080013cc <button1_measure_hold>:

void button1_measure_hold()
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0
	// measure
	if(button1.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)
 80013d0:	4b2c      	ldr	r3, [pc, #176]	; (8001484 <button1_measure_hold+0xb8>)
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 80013d8:	dc03      	bgt.n	80013e2 <button1_measure_hold+0x16>
	{
		                                               button1.state = SHORT_HOLD;
 80013da:	4b2a      	ldr	r3, [pc, #168]	; (8001484 <button1_measure_hold+0xb8>)
 80013dc:	2202      	movs	r2, #2
 80013de:	731a      	strb	r2, [r3, #12]
 80013e0:	e024      	b.n	800142c <button1_measure_hold+0x60>
	}
	else if(button1.hold_milisecond <= MID_LONG_BOUNDARY_TIME)
 80013e2:	4b28      	ldr	r3, [pc, #160]	; (8001484 <button1_measure_hold+0xb8>)
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80013ea:	4293      	cmp	r3, r2
 80013ec:	dc0f      	bgt.n	800140e <button1_measure_hold+0x42>
	{
		if(button1.state == SHORT_HOLD)                button1.state = SHORT_MID_THRESHOLD;
 80013ee:	4b25      	ldr	r3, [pc, #148]	; (8001484 <button1_measure_hold+0xb8>)
 80013f0:	7b1b      	ldrb	r3, [r3, #12]
 80013f2:	2b02      	cmp	r3, #2
 80013f4:	d103      	bne.n	80013fe <button1_measure_hold+0x32>
 80013f6:	4b23      	ldr	r3, [pc, #140]	; (8001484 <button1_measure_hold+0xb8>)
 80013f8:	2203      	movs	r2, #3
 80013fa:	731a      	strb	r2, [r3, #12]
 80013fc:	e016      	b.n	800142c <button1_measure_hold+0x60>
		else if(button1.state == SHORT_MID_THRESHOLD)  button1.state = MID_HOLD;
 80013fe:	4b21      	ldr	r3, [pc, #132]	; (8001484 <button1_measure_hold+0xb8>)
 8001400:	7b1b      	ldrb	r3, [r3, #12]
 8001402:	2b03      	cmp	r3, #3
 8001404:	d112      	bne.n	800142c <button1_measure_hold+0x60>
 8001406:	4b1f      	ldr	r3, [pc, #124]	; (8001484 <button1_measure_hold+0xb8>)
 8001408:	2204      	movs	r2, #4
 800140a:	731a      	strb	r2, [r3, #12]
 800140c:	e00e      	b.n	800142c <button1_measure_hold+0x60>
	}
	else
	{
		if(button1.state == MID_HOLD)                  button1.state = MID_LONG_THRESHOLD;
 800140e:	4b1d      	ldr	r3, [pc, #116]	; (8001484 <button1_measure_hold+0xb8>)
 8001410:	7b1b      	ldrb	r3, [r3, #12]
 8001412:	2b04      	cmp	r3, #4
 8001414:	d103      	bne.n	800141e <button1_measure_hold+0x52>
 8001416:	4b1b      	ldr	r3, [pc, #108]	; (8001484 <button1_measure_hold+0xb8>)
 8001418:	2205      	movs	r2, #5
 800141a:	731a      	strb	r2, [r3, #12]
 800141c:	e006      	b.n	800142c <button1_measure_hold+0x60>
		else if(button1.state == MID_LONG_THRESHOLD)   button1.state = LONG_HOLD;
 800141e:	4b19      	ldr	r3, [pc, #100]	; (8001484 <button1_measure_hold+0xb8>)
 8001420:	7b1b      	ldrb	r3, [r3, #12]
 8001422:	2b05      	cmp	r3, #5
 8001424:	d102      	bne.n	800142c <button1_measure_hold+0x60>
 8001426:	4b17      	ldr	r3, [pc, #92]	; (8001484 <button1_measure_hold+0xb8>)
 8001428:	2206      	movs	r2, #6
 800142a:	731a      	strb	r2, [r3, #12]
	}

	// acting
	switch(system_mode)
 800142c:	4b16      	ldr	r3, [pc, #88]	; (8001488 <button1_measure_hold+0xbc>)
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	2b02      	cmp	r3, #2
 8001432:	d103      	bne.n	800143c <button1_measure_hold+0x70>
	{
	case CLOCK_CONFIG:
		clock_config.wait_milisecond = 0;
 8001434:	4b15      	ldr	r3, [pc, #84]	; (800148c <button1_measure_hold+0xc0>)
 8001436:	2200      	movs	r2, #0
 8001438:	601a      	str	r2, [r3, #0]
		break;
 800143a:	bf00      	nop
	}

	switch(button1.state)
 800143c:	4b11      	ldr	r3, [pc, #68]	; (8001484 <button1_measure_hold+0xb8>)
 800143e:	7b1b      	ldrb	r3, [r3, #12]
 8001440:	3b02      	subs	r3, #2
 8001442:	2b04      	cmp	r3, #4
 8001444:	d81b      	bhi.n	800147e <button1_measure_hold+0xb2>
 8001446:	a201      	add	r2, pc, #4	; (adr r2, 800144c <button1_measure_hold+0x80>)
 8001448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800144c:	08001461 	.word	0x08001461
 8001450:	08001467 	.word	0x08001467
 8001454:	0800146d 	.word	0x0800146d
 8001458:	08001473 	.word	0x08001473
 800145c:	08001479 	.word	0x08001479
	{
	case SHORT_HOLD:          button1_short_hold();          break;
 8001460:	f000 f816 	bl	8001490 <button1_short_hold>
 8001464:	e00b      	b.n	800147e <button1_measure_hold+0xb2>
	case SHORT_MID_THRESHOLD: button1_short_mid_threshold(); break;
 8001466:	f000 f81b 	bl	80014a0 <button1_short_mid_threshold>
 800146a:	e008      	b.n	800147e <button1_measure_hold+0xb2>
	case MID_HOLD:            button1_mid_hold();            break;
 800146c:	f000 f834 	bl	80014d8 <button1_mid_hold>
 8001470:	e005      	b.n	800147e <button1_measure_hold+0xb2>
	case MID_LONG_THRESHOLD:  button1_mid_long_threshold();  break;
 8001472:	f000 f838 	bl	80014e6 <button1_mid_long_threshold>
 8001476:	e002      	b.n	800147e <button1_measure_hold+0xb2>
	case LONG_HOLD:           button1_long_hold();           break;
 8001478:	f000 f83e 	bl	80014f8 <button1_long_hold>
 800147c:	bf00      	nop
	}
}
 800147e:	bf00      	nop
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	200001a4 	.word	0x200001a4
 8001488:	20000000 	.word	0x20000000
 800148c:	20000054 	.word	0x20000054

08001490 <button1_short_hold>:

void button1_short_hold()
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0

}
 8001494:	bf00      	nop
 8001496:	46bd      	mov	sp, r7
 8001498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149c:	4770      	bx	lr
	...

080014a0 <button1_short_mid_threshold>:

void button1_short_mid_threshold()
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
	beep_buzzer(30, MID);
 80014a4:	f242 7110 	movw	r1, #10000	; 0x2710
 80014a8:	201e      	movs	r0, #30
 80014aa:	f000 fba1 	bl	8001bf0 <beep_buzzer>

	switch(system_mode)
 80014ae:	4b09      	ldr	r3, [pc, #36]	; (80014d4 <button1_short_mid_threshold+0x34>)
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d002      	beq.n	80014bc <button1_short_mid_threshold+0x1c>
 80014b6:	2b02      	cmp	r3, #2
 80014b8:	d006      	beq.n	80014c8 <button1_short_mid_threshold+0x28>

	case CLOCK_CONFIG:
		system_mode = CLOCK;
		break;
	}
}
 80014ba:	e009      	b.n	80014d0 <button1_short_mid_threshold+0x30>
		system_mode = CLOCK_CONFIG;
 80014bc:	4b05      	ldr	r3, [pc, #20]	; (80014d4 <button1_short_mid_threshold+0x34>)
 80014be:	2202      	movs	r2, #2
 80014c0:	701a      	strb	r2, [r3, #0]
		init_clock_config();
 80014c2:	f000 fdc9 	bl	8002058 <init_clock_config>
		break;
 80014c6:	e003      	b.n	80014d0 <button1_short_mid_threshold+0x30>
		system_mode = CLOCK;
 80014c8:	4b02      	ldr	r3, [pc, #8]	; (80014d4 <button1_short_mid_threshold+0x34>)
 80014ca:	2201      	movs	r2, #1
 80014cc:	701a      	strb	r2, [r3, #0]
		break;
 80014ce:	bf00      	nop
}
 80014d0:	bf00      	nop
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	20000000 	.word	0x20000000

080014d8 <button1_mid_hold>:

void button1_mid_hold()
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0

}
 80014dc:	bf00      	nop
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr

080014e6 <button1_mid_long_threshold>:

void button1_mid_long_threshold()
{
 80014e6:	b580      	push	{r7, lr}
 80014e8:	af00      	add	r7, sp, #0
	beep_buzzer(30, HIGH);
 80014ea:	f641 514c 	movw	r1, #7500	; 0x1d4c
 80014ee:	201e      	movs	r0, #30
 80014f0:	f000 fb7e 	bl	8001bf0 <beep_buzzer>
}
 80014f4:	bf00      	nop
 80014f6:	bd80      	pop	{r7, pc}

080014f8 <button1_long_hold>:

void button1_long_hold()
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0

}
 80014fc:	bf00      	nop
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr

08001506 <button1_finish>:

// Finish
void button1_finish()
{
 8001506:	b580      	push	{r7, lr}
 8001508:	af00      	add	r7, sp, #0
	button1_measure_release();
 800150a:	f000 f803 	bl	8001514 <button1_measure_release>
}
 800150e:	bf00      	nop
 8001510:	bd80      	pop	{r7, pc}
	...

08001514 <button1_measure_release>:

void button1_measure_release()
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
	// measure
	if(button1.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)       button1.state = SHORT_RELEASE;
 8001518:	4b15      	ldr	r3, [pc, #84]	; (8001570 <button1_measure_release+0x5c>)
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8001520:	dc03      	bgt.n	800152a <button1_measure_release+0x16>
 8001522:	4b13      	ldr	r3, [pc, #76]	; (8001570 <button1_measure_release+0x5c>)
 8001524:	2208      	movs	r2, #8
 8001526:	731a      	strb	r2, [r3, #12]
 8001528:	e00c      	b.n	8001544 <button1_measure_release+0x30>
	else if(button1.hold_milisecond <= MID_LONG_BOUNDARY_TIME)   button1.state = MID_RELEASE;
 800152a:	4b11      	ldr	r3, [pc, #68]	; (8001570 <button1_measure_release+0x5c>)
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001532:	4293      	cmp	r3, r2
 8001534:	dc03      	bgt.n	800153e <button1_measure_release+0x2a>
 8001536:	4b0e      	ldr	r3, [pc, #56]	; (8001570 <button1_measure_release+0x5c>)
 8001538:	2209      	movs	r2, #9
 800153a:	731a      	strb	r2, [r3, #12]
 800153c:	e002      	b.n	8001544 <button1_measure_release+0x30>
	else                                                         button1.state = LONG_RELEASE;
 800153e:	4b0c      	ldr	r3, [pc, #48]	; (8001570 <button1_measure_release+0x5c>)
 8001540:	220a      	movs	r2, #10
 8001542:	731a      	strb	r2, [r3, #12]

	// acting
	switch(button1.state)
 8001544:	4b0a      	ldr	r3, [pc, #40]	; (8001570 <button1_measure_release+0x5c>)
 8001546:	7b1b      	ldrb	r3, [r3, #12]
 8001548:	2b0a      	cmp	r3, #10
 800154a:	d00c      	beq.n	8001566 <button1_measure_release+0x52>
 800154c:	2b0a      	cmp	r3, #10
 800154e:	dc0d      	bgt.n	800156c <button1_measure_release+0x58>
 8001550:	2b08      	cmp	r3, #8
 8001552:	d002      	beq.n	800155a <button1_measure_release+0x46>
 8001554:	2b09      	cmp	r3, #9
 8001556:	d003      	beq.n	8001560 <button1_measure_release+0x4c>
	{
	case SHORT_RELEASE: button1_short_release(); break;
	case MID_RELEASE:   button1_mid_release();   break;
	case LONG_RELEASE:  button1_long_release();  break;
	}
}
 8001558:	e008      	b.n	800156c <button1_measure_release+0x58>
	case SHORT_RELEASE: button1_short_release(); break;
 800155a:	f000 f80b 	bl	8001574 <button1_short_release>
 800155e:	e005      	b.n	800156c <button1_measure_release+0x58>
	case MID_RELEASE:   button1_mid_release();   break;
 8001560:	f000 f816 	bl	8001590 <button1_mid_release>
 8001564:	e002      	b.n	800156c <button1_measure_release+0x58>
	case LONG_RELEASE:  button1_long_release();  break;
 8001566:	f000 f81a 	bl	800159e <button1_long_release>
 800156a:	bf00      	nop
}
 800156c:	bf00      	nop
 800156e:	bd80      	pop	{r7, pc}
 8001570:	200001a4 	.word	0x200001a4

08001574 <button1_short_release>:

void button1_short_release()
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
	switch(system_mode)
 8001578:	4b04      	ldr	r3, [pc, #16]	; (800158c <button1_short_release+0x18>)
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	2b01      	cmp	r3, #1
 800157e:	d100      	bne.n	8001582 <button1_short_release+0xe>
	{
	case CLOCK: break;
 8001580:	bf00      	nop
	}
}
 8001582:	bf00      	nop
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr
 800158c:	20000000 	.word	0x20000000

08001590 <button1_mid_release>:

void button1_mid_release()
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0

}
 8001594:	bf00      	nop
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr

0800159e <button1_long_release>:

void button1_long_release()
{
 800159e:	b480      	push	{r7}
 80015a0:	af00      	add	r7, sp, #0

}
 80015a2:	bf00      	nop
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr

080015ac <button2_start>:
extern Button button2;
extern CLCD clcd;

// Start
void button2_start()
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
	button2.hold_milisecond = 0;
 80015b0:	4b08      	ldr	r3, [pc, #32]	; (80015d4 <button2_start+0x28>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	605a      	str	r2, [r3, #4]
	button2.state = MEASURE_HOLD;
 80015b6:	4b07      	ldr	r3, [pc, #28]	; (80015d4 <button2_start+0x28>)
 80015b8:	2201      	movs	r2, #1
 80015ba:	731a      	strb	r2, [r3, #12]
	button2_measure_hold();
 80015bc:	f000 f80e 	bl	80015dc <button2_measure_hold>

	switch(system_mode)
 80015c0:	4b05      	ldr	r3, [pc, #20]	; (80015d8 <button2_start+0x2c>)
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	2b02      	cmp	r3, #2
 80015c6:	d102      	bne.n	80015ce <button2_start+0x22>
	{
	case CLOCK_CONFIG:
		next_item();
 80015c8:	f000 fe20 	bl	800220c <next_item>
		break;
 80015cc:	bf00      	nop
	}
}
 80015ce:	bf00      	nop
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	200001b4 	.word	0x200001b4
 80015d8:	20000000 	.word	0x20000000

080015dc <button2_measure_hold>:

void button2_measure_hold()
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
	// measure
	if(button2.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)
 80015e0:	4b2c      	ldr	r3, [pc, #176]	; (8001694 <button2_measure_hold+0xb8>)
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 80015e8:	dc03      	bgt.n	80015f2 <button2_measure_hold+0x16>
	{
		                                               button2.state = SHORT_HOLD;
 80015ea:	4b2a      	ldr	r3, [pc, #168]	; (8001694 <button2_measure_hold+0xb8>)
 80015ec:	2202      	movs	r2, #2
 80015ee:	731a      	strb	r2, [r3, #12]
 80015f0:	e024      	b.n	800163c <button2_measure_hold+0x60>
	}
	else if(button2.hold_milisecond <= MID_LONG_BOUNDARY_TIME)
 80015f2:	4b28      	ldr	r3, [pc, #160]	; (8001694 <button2_measure_hold+0xb8>)
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80015fa:	4293      	cmp	r3, r2
 80015fc:	dc0f      	bgt.n	800161e <button2_measure_hold+0x42>
	{
		if(button2.state == SHORT_HOLD)                button2.state = SHORT_MID_THRESHOLD;
 80015fe:	4b25      	ldr	r3, [pc, #148]	; (8001694 <button2_measure_hold+0xb8>)
 8001600:	7b1b      	ldrb	r3, [r3, #12]
 8001602:	2b02      	cmp	r3, #2
 8001604:	d103      	bne.n	800160e <button2_measure_hold+0x32>
 8001606:	4b23      	ldr	r3, [pc, #140]	; (8001694 <button2_measure_hold+0xb8>)
 8001608:	2203      	movs	r2, #3
 800160a:	731a      	strb	r2, [r3, #12]
 800160c:	e016      	b.n	800163c <button2_measure_hold+0x60>
		else if(button2.state == SHORT_MID_THRESHOLD)  button2.state = MID_HOLD;
 800160e:	4b21      	ldr	r3, [pc, #132]	; (8001694 <button2_measure_hold+0xb8>)
 8001610:	7b1b      	ldrb	r3, [r3, #12]
 8001612:	2b03      	cmp	r3, #3
 8001614:	d112      	bne.n	800163c <button2_measure_hold+0x60>
 8001616:	4b1f      	ldr	r3, [pc, #124]	; (8001694 <button2_measure_hold+0xb8>)
 8001618:	2204      	movs	r2, #4
 800161a:	731a      	strb	r2, [r3, #12]
 800161c:	e00e      	b.n	800163c <button2_measure_hold+0x60>
	}
	else
	{
		if(button2.state == MID_HOLD)                  button2.state = MID_LONG_THRESHOLD;
 800161e:	4b1d      	ldr	r3, [pc, #116]	; (8001694 <button2_measure_hold+0xb8>)
 8001620:	7b1b      	ldrb	r3, [r3, #12]
 8001622:	2b04      	cmp	r3, #4
 8001624:	d103      	bne.n	800162e <button2_measure_hold+0x52>
 8001626:	4b1b      	ldr	r3, [pc, #108]	; (8001694 <button2_measure_hold+0xb8>)
 8001628:	2205      	movs	r2, #5
 800162a:	731a      	strb	r2, [r3, #12]
 800162c:	e006      	b.n	800163c <button2_measure_hold+0x60>
		else if(button2.state == MID_LONG_THRESHOLD)   button2.state = LONG_HOLD;
 800162e:	4b19      	ldr	r3, [pc, #100]	; (8001694 <button2_measure_hold+0xb8>)
 8001630:	7b1b      	ldrb	r3, [r3, #12]
 8001632:	2b05      	cmp	r3, #5
 8001634:	d102      	bne.n	800163c <button2_measure_hold+0x60>
 8001636:	4b17      	ldr	r3, [pc, #92]	; (8001694 <button2_measure_hold+0xb8>)
 8001638:	2206      	movs	r2, #6
 800163a:	731a      	strb	r2, [r3, #12]
	}

	// acting
	switch(system_mode)
 800163c:	4b16      	ldr	r3, [pc, #88]	; (8001698 <button2_measure_hold+0xbc>)
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	2b02      	cmp	r3, #2
 8001642:	d103      	bne.n	800164c <button2_measure_hold+0x70>
	{
	case CLOCK_CONFIG:
		clock_config.wait_milisecond = 0;
 8001644:	4b15      	ldr	r3, [pc, #84]	; (800169c <button2_measure_hold+0xc0>)
 8001646:	2200      	movs	r2, #0
 8001648:	601a      	str	r2, [r3, #0]
		break;
 800164a:	bf00      	nop
	}

	switch(button2.state)
 800164c:	4b11      	ldr	r3, [pc, #68]	; (8001694 <button2_measure_hold+0xb8>)
 800164e:	7b1b      	ldrb	r3, [r3, #12]
 8001650:	3b02      	subs	r3, #2
 8001652:	2b04      	cmp	r3, #4
 8001654:	d81b      	bhi.n	800168e <button2_measure_hold+0xb2>
 8001656:	a201      	add	r2, pc, #4	; (adr r2, 800165c <button2_measure_hold+0x80>)
 8001658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800165c:	08001671 	.word	0x08001671
 8001660:	08001677 	.word	0x08001677
 8001664:	0800167d 	.word	0x0800167d
 8001668:	08001683 	.word	0x08001683
 800166c:	08001689 	.word	0x08001689
	{
	case SHORT_HOLD:          button2_short_hold();          break;
 8001670:	f000 f816 	bl	80016a0 <button2_short_hold>
 8001674:	e00b      	b.n	800168e <button2_measure_hold+0xb2>
	case SHORT_MID_THRESHOLD: button2_short_mid_threshold(); break;
 8001676:	f000 f81a 	bl	80016ae <button2_short_mid_threshold>
 800167a:	e008      	b.n	800168e <button2_measure_hold+0xb2>
	case MID_HOLD:            button2_mid_hold();            break;
 800167c:	f000 f820 	bl	80016c0 <button2_mid_hold>
 8001680:	e005      	b.n	800168e <button2_measure_hold+0xb2>
	case MID_LONG_THRESHOLD:  button2_mid_long_threshold();  break;
 8001682:	f000 f824 	bl	80016ce <button2_mid_long_threshold>
 8001686:	e002      	b.n	800168e <button2_measure_hold+0xb2>
	case LONG_HOLD:           button2_long_hold();           break;
 8001688:	f000 f82a 	bl	80016e0 <button2_long_hold>
 800168c:	bf00      	nop
	}
}
 800168e:	bf00      	nop
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	200001b4 	.word	0x200001b4
 8001698:	20000000 	.word	0x20000000
 800169c:	20000054 	.word	0x20000054

080016a0 <button2_short_hold>:

void button2_short_hold()
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0

}
 80016a4:	bf00      	nop
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr

080016ae <button2_short_mid_threshold>:

void button2_short_mid_threshold()
{
 80016ae:	b580      	push	{r7, lr}
 80016b0:	af00      	add	r7, sp, #0
	beep_buzzer(30, MID);
 80016b2:	f242 7110 	movw	r1, #10000	; 0x2710
 80016b6:	201e      	movs	r0, #30
 80016b8:	f000 fa9a 	bl	8001bf0 <beep_buzzer>
}
 80016bc:	bf00      	nop
 80016be:	bd80      	pop	{r7, pc}

080016c0 <button2_mid_hold>:

void button2_mid_hold()
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0

}
 80016c4:	bf00      	nop
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr

080016ce <button2_mid_long_threshold>:

void button2_mid_long_threshold()
{
 80016ce:	b580      	push	{r7, lr}
 80016d0:	af00      	add	r7, sp, #0
	beep_buzzer(30, HIGH);
 80016d2:	f641 514c 	movw	r1, #7500	; 0x1d4c
 80016d6:	201e      	movs	r0, #30
 80016d8:	f000 fa8a 	bl	8001bf0 <beep_buzzer>
}
 80016dc:	bf00      	nop
 80016de:	bd80      	pop	{r7, pc}

080016e0 <button2_long_hold>:

void button2_long_hold()
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0

}
 80016e4:	bf00      	nop
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr

080016ee <button2_finish>:

// Finish
void button2_finish()
{
 80016ee:	b580      	push	{r7, lr}
 80016f0:	af00      	add	r7, sp, #0
	button2_measure_release();
 80016f2:	f000 f803 	bl	80016fc <button2_measure_release>
}
 80016f6:	bf00      	nop
 80016f8:	bd80      	pop	{r7, pc}
	...

080016fc <button2_measure_release>:

void button2_measure_release()
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
	// measure
	if(button2.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)       button2.state = SHORT_RELEASE;
 8001700:	4b15      	ldr	r3, [pc, #84]	; (8001758 <button2_measure_release+0x5c>)
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8001708:	dc03      	bgt.n	8001712 <button2_measure_release+0x16>
 800170a:	4b13      	ldr	r3, [pc, #76]	; (8001758 <button2_measure_release+0x5c>)
 800170c:	2208      	movs	r2, #8
 800170e:	731a      	strb	r2, [r3, #12]
 8001710:	e00c      	b.n	800172c <button2_measure_release+0x30>
	else if(button2.hold_milisecond <= MID_LONG_BOUNDARY_TIME)   button2.state = MID_RELEASE;
 8001712:	4b11      	ldr	r3, [pc, #68]	; (8001758 <button2_measure_release+0x5c>)
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800171a:	4293      	cmp	r3, r2
 800171c:	dc03      	bgt.n	8001726 <button2_measure_release+0x2a>
 800171e:	4b0e      	ldr	r3, [pc, #56]	; (8001758 <button2_measure_release+0x5c>)
 8001720:	2209      	movs	r2, #9
 8001722:	731a      	strb	r2, [r3, #12]
 8001724:	e002      	b.n	800172c <button2_measure_release+0x30>
	else                                                         button2.state = LONG_RELEASE;
 8001726:	4b0c      	ldr	r3, [pc, #48]	; (8001758 <button2_measure_release+0x5c>)
 8001728:	220a      	movs	r2, #10
 800172a:	731a      	strb	r2, [r3, #12]

	// acting
	switch(button2.state)
 800172c:	4b0a      	ldr	r3, [pc, #40]	; (8001758 <button2_measure_release+0x5c>)
 800172e:	7b1b      	ldrb	r3, [r3, #12]
 8001730:	2b0a      	cmp	r3, #10
 8001732:	d00c      	beq.n	800174e <button2_measure_release+0x52>
 8001734:	2b0a      	cmp	r3, #10
 8001736:	dc0d      	bgt.n	8001754 <button2_measure_release+0x58>
 8001738:	2b08      	cmp	r3, #8
 800173a:	d002      	beq.n	8001742 <button2_measure_release+0x46>
 800173c:	2b09      	cmp	r3, #9
 800173e:	d003      	beq.n	8001748 <button2_measure_release+0x4c>
	{
	case SHORT_RELEASE: button2_short_release(); break;
	case MID_RELEASE:   button2_mid_release();   break;
	case LONG_RELEASE:  button2_long_release();  break;
	}
}
 8001740:	e008      	b.n	8001754 <button2_measure_release+0x58>
	case SHORT_RELEASE: button2_short_release(); break;
 8001742:	f000 f80b 	bl	800175c <button2_short_release>
 8001746:	e005      	b.n	8001754 <button2_measure_release+0x58>
	case MID_RELEASE:   button2_mid_release();   break;
 8001748:	f000 f822 	bl	8001790 <button2_mid_release>
 800174c:	e002      	b.n	8001754 <button2_measure_release+0x58>
	case LONG_RELEASE:  button2_long_release();  break;
 800174e:	f000 f826 	bl	800179e <button2_long_release>
 8001752:	bf00      	nop
}
 8001754:	bf00      	nop
 8001756:	bd80      	pop	{r7, pc}
 8001758:	200001b4 	.word	0x200001b4

0800175c <button2_short_release>:

void button2_short_release()
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
	switch(system_mode)
 8001760:	4b09      	ldr	r3, [pc, #36]	; (8001788 <button2_short_release+0x2c>)
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	2b01      	cmp	r3, #1
 8001766:	d10a      	bne.n	800177e <button2_short_release+0x22>
	{
	case CLOCK: buzzer.config = !buzzer.config; break;
 8001768:	4b08      	ldr	r3, [pc, #32]	; (800178c <button2_short_release+0x30>)
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	2b00      	cmp	r3, #0
 800176e:	bf0c      	ite	eq
 8001770:	2301      	moveq	r3, #1
 8001772:	2300      	movne	r3, #0
 8001774:	b2db      	uxtb	r3, r3
 8001776:	461a      	mov	r2, r3
 8001778:	4b04      	ldr	r3, [pc, #16]	; (800178c <button2_short_release+0x30>)
 800177a:	609a      	str	r2, [r3, #8]
 800177c:	bf00      	nop
	}
}
 800177e:	bf00      	nop
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr
 8001788:	20000000 	.word	0x20000000
 800178c:	2000001c 	.word	0x2000001c

08001790 <button2_mid_release>:

void button2_mid_release()
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0

}
 8001794:	bf00      	nop
 8001796:	46bd      	mov	sp, r7
 8001798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179c:	4770      	bx	lr

0800179e <button2_long_release>:

void button2_long_release()
{
 800179e:	b480      	push	{r7}
 80017a0:	af00      	add	r7, sp, #0

}
 80017a2:	bf00      	nop
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr

080017ac <button3_start>:
extern Button button3;
extern CLCD clcd;

// Start
void button3_start()
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
	button3.hold_milisecond = 0;
 80017b0:	4b08      	ldr	r3, [pc, #32]	; (80017d4 <button3_start+0x28>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	605a      	str	r2, [r3, #4]
	button3.state = MEASURE_HOLD;
 80017b6:	4b07      	ldr	r3, [pc, #28]	; (80017d4 <button3_start+0x28>)
 80017b8:	2201      	movs	r2, #1
 80017ba:	731a      	strb	r2, [r3, #12]
	button3_measure_hold();
 80017bc:	f000 f80e 	bl	80017dc <button3_measure_hold>

	switch(system_mode)
 80017c0:	4b05      	ldr	r3, [pc, #20]	; (80017d8 <button3_start+0x2c>)
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	2b02      	cmp	r3, #2
 80017c6:	d102      	bne.n	80017ce <button3_start+0x22>
	{
	case CLOCK_CONFIG:
		increase_once();
 80017c8:	f000 fd56 	bl	8002278 <increase_once>
		break;
 80017cc:	bf00      	nop
	}
}
 80017ce:	bf00      	nop
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	200001c4 	.word	0x200001c4
 80017d8:	20000000 	.word	0x20000000

080017dc <button3_measure_hold>:

void button3_measure_hold()
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
	// measure
	if(button3.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)
 80017e0:	4b2c      	ldr	r3, [pc, #176]	; (8001894 <button3_measure_hold+0xb8>)
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 80017e8:	dc03      	bgt.n	80017f2 <button3_measure_hold+0x16>
	{
		                                               button3.state = SHORT_HOLD;
 80017ea:	4b2a      	ldr	r3, [pc, #168]	; (8001894 <button3_measure_hold+0xb8>)
 80017ec:	2202      	movs	r2, #2
 80017ee:	731a      	strb	r2, [r3, #12]
 80017f0:	e024      	b.n	800183c <button3_measure_hold+0x60>
	}
	else if(button3.hold_milisecond <= MID_LONG_BOUNDARY_TIME)
 80017f2:	4b28      	ldr	r3, [pc, #160]	; (8001894 <button3_measure_hold+0xb8>)
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80017fa:	4293      	cmp	r3, r2
 80017fc:	dc0f      	bgt.n	800181e <button3_measure_hold+0x42>
	{
		if(button3.state == SHORT_HOLD)                button3.state = SHORT_MID_THRESHOLD;
 80017fe:	4b25      	ldr	r3, [pc, #148]	; (8001894 <button3_measure_hold+0xb8>)
 8001800:	7b1b      	ldrb	r3, [r3, #12]
 8001802:	2b02      	cmp	r3, #2
 8001804:	d103      	bne.n	800180e <button3_measure_hold+0x32>
 8001806:	4b23      	ldr	r3, [pc, #140]	; (8001894 <button3_measure_hold+0xb8>)
 8001808:	2203      	movs	r2, #3
 800180a:	731a      	strb	r2, [r3, #12]
 800180c:	e016      	b.n	800183c <button3_measure_hold+0x60>
		else if(button3.state == SHORT_MID_THRESHOLD)  button3.state = MID_HOLD;
 800180e:	4b21      	ldr	r3, [pc, #132]	; (8001894 <button3_measure_hold+0xb8>)
 8001810:	7b1b      	ldrb	r3, [r3, #12]
 8001812:	2b03      	cmp	r3, #3
 8001814:	d112      	bne.n	800183c <button3_measure_hold+0x60>
 8001816:	4b1f      	ldr	r3, [pc, #124]	; (8001894 <button3_measure_hold+0xb8>)
 8001818:	2204      	movs	r2, #4
 800181a:	731a      	strb	r2, [r3, #12]
 800181c:	e00e      	b.n	800183c <button3_measure_hold+0x60>
	}
	else
	{
		if(button3.state == MID_HOLD)                  button3.state = MID_LONG_THRESHOLD;
 800181e:	4b1d      	ldr	r3, [pc, #116]	; (8001894 <button3_measure_hold+0xb8>)
 8001820:	7b1b      	ldrb	r3, [r3, #12]
 8001822:	2b04      	cmp	r3, #4
 8001824:	d103      	bne.n	800182e <button3_measure_hold+0x52>
 8001826:	4b1b      	ldr	r3, [pc, #108]	; (8001894 <button3_measure_hold+0xb8>)
 8001828:	2205      	movs	r2, #5
 800182a:	731a      	strb	r2, [r3, #12]
 800182c:	e006      	b.n	800183c <button3_measure_hold+0x60>
		else if(button3.state == MID_LONG_THRESHOLD)   button3.state = LONG_HOLD;
 800182e:	4b19      	ldr	r3, [pc, #100]	; (8001894 <button3_measure_hold+0xb8>)
 8001830:	7b1b      	ldrb	r3, [r3, #12]
 8001832:	2b05      	cmp	r3, #5
 8001834:	d102      	bne.n	800183c <button3_measure_hold+0x60>
 8001836:	4b17      	ldr	r3, [pc, #92]	; (8001894 <button3_measure_hold+0xb8>)
 8001838:	2206      	movs	r2, #6
 800183a:	731a      	strb	r2, [r3, #12]
	}

	// acting
	switch(system_mode)
 800183c:	4b16      	ldr	r3, [pc, #88]	; (8001898 <button3_measure_hold+0xbc>)
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	2b02      	cmp	r3, #2
 8001842:	d103      	bne.n	800184c <button3_measure_hold+0x70>
	{
	case CLOCK_CONFIG:
		clock_config.wait_milisecond = 0;
 8001844:	4b15      	ldr	r3, [pc, #84]	; (800189c <button3_measure_hold+0xc0>)
 8001846:	2200      	movs	r2, #0
 8001848:	601a      	str	r2, [r3, #0]
		break;
 800184a:	bf00      	nop
	}

	switch(button3.state)
 800184c:	4b11      	ldr	r3, [pc, #68]	; (8001894 <button3_measure_hold+0xb8>)
 800184e:	7b1b      	ldrb	r3, [r3, #12]
 8001850:	3b02      	subs	r3, #2
 8001852:	2b04      	cmp	r3, #4
 8001854:	d81b      	bhi.n	800188e <button3_measure_hold+0xb2>
 8001856:	a201      	add	r2, pc, #4	; (adr r2, 800185c <button3_measure_hold+0x80>)
 8001858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800185c:	08001871 	.word	0x08001871
 8001860:	08001877 	.word	0x08001877
 8001864:	0800187d 	.word	0x0800187d
 8001868:	08001883 	.word	0x08001883
 800186c:	08001889 	.word	0x08001889
	{
	case SHORT_HOLD:          button3_short_hold();          break;
 8001870:	f000 f816 	bl	80018a0 <button3_short_hold>
 8001874:	e00b      	b.n	800188e <button3_measure_hold+0xb2>
	case SHORT_MID_THRESHOLD: button3_short_mid_threshold(); break;
 8001876:	f000 f81a 	bl	80018ae <button3_short_mid_threshold>
 800187a:	e008      	b.n	800188e <button3_measure_hold+0xb2>
	case MID_HOLD:            button3_mid_hold();            break;
 800187c:	f000 f820 	bl	80018c0 <button3_mid_hold>
 8001880:	e005      	b.n	800188e <button3_measure_hold+0xb2>
	case MID_LONG_THRESHOLD:  button3_mid_long_threshold();  break;
 8001882:	f000 f831 	bl	80018e8 <button3_mid_long_threshold>
 8001886:	e002      	b.n	800188e <button3_measure_hold+0xb2>
	case LONG_HOLD:           button3_long_hold();           break;
 8001888:	f000 f838 	bl	80018fc <button3_long_hold>
 800188c:	bf00      	nop
	}
}
 800188e:	bf00      	nop
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	200001c4 	.word	0x200001c4
 8001898:	20000000 	.word	0x20000000
 800189c:	20000054 	.word	0x20000054

080018a0 <button3_short_hold>:

void button3_short_hold()
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0

}
 80018a4:	bf00      	nop
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr

080018ae <button3_short_mid_threshold>:

void button3_short_mid_threshold()
{
 80018ae:	b580      	push	{r7, lr}
 80018b0:	af00      	add	r7, sp, #0
	beep_buzzer(30, MID);
 80018b2:	f242 7110 	movw	r1, #10000	; 0x2710
 80018b6:	201e      	movs	r0, #30
 80018b8:	f000 f99a 	bl	8001bf0 <beep_buzzer>
}
 80018bc:	bf00      	nop
 80018be:	bd80      	pop	{r7, pc}

080018c0 <button3_mid_hold>:

void button3_mid_hold()
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
	button3.repeating_milisecond++;
 80018c4:	4b06      	ldr	r3, [pc, #24]	; (80018e0 <button3_mid_hold+0x20>)
 80018c6:	689b      	ldr	r3, [r3, #8]
 80018c8:	3301      	adds	r3, #1
 80018ca:	4a05      	ldr	r2, [pc, #20]	; (80018e0 <button3_mid_hold+0x20>)
 80018cc:	6093      	str	r3, [r2, #8]

	switch(system_mode)
 80018ce:	4b05      	ldr	r3, [pc, #20]	; (80018e4 <button3_mid_hold+0x24>)
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	2b02      	cmp	r3, #2
 80018d4:	d102      	bne.n	80018dc <button3_mid_hold+0x1c>
	{
	case CLOCK_CONFIG: increase_continuous_150ms(); break;
 80018d6:	f000 fdb1 	bl	800243c <increase_continuous_150ms>
 80018da:	bf00      	nop
	}
}
 80018dc:	bf00      	nop
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	200001c4 	.word	0x200001c4
 80018e4:	20000000 	.word	0x20000000

080018e8 <button3_mid_long_threshold>:

void button3_mid_long_threshold()
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
	beep_buzzer(30, HIGH);
 80018ec:	f641 514c 	movw	r1, #7500	; 0x1d4c
 80018f0:	201e      	movs	r0, #30
 80018f2:	f000 f97d 	bl	8001bf0 <beep_buzzer>
}
 80018f6:	bf00      	nop
 80018f8:	bd80      	pop	{r7, pc}
	...

080018fc <button3_long_hold>:

void button3_long_hold()
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
	button3.repeating_milisecond++;
 8001900:	4b06      	ldr	r3, [pc, #24]	; (800191c <button3_long_hold+0x20>)
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	3301      	adds	r3, #1
 8001906:	4a05      	ldr	r2, [pc, #20]	; (800191c <button3_long_hold+0x20>)
 8001908:	6093      	str	r3, [r2, #8]

	switch(system_mode)
 800190a:	4b05      	ldr	r3, [pc, #20]	; (8001920 <button3_long_hold+0x24>)
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	2b02      	cmp	r3, #2
 8001910:	d102      	bne.n	8001918 <button3_long_hold+0x1c>
	{
	case CLOCK_CONFIG: increase_continuous_20ms(); break;
 8001912:	f000 fda3 	bl	800245c <increase_continuous_20ms>
 8001916:	bf00      	nop
	}
}
 8001918:	bf00      	nop
 800191a:	bd80      	pop	{r7, pc}
 800191c:	200001c4 	.word	0x200001c4
 8001920:	20000000 	.word	0x20000000

08001924 <button3_finish>:

// Finish
void button3_finish()
{
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
	button3_measure_release();
 8001928:	f000 f802 	bl	8001930 <button3_measure_release>
}
 800192c:	bf00      	nop
 800192e:	bd80      	pop	{r7, pc}

08001930 <button3_measure_release>:

void button3_measure_release()
{
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
	// measure
	if(button3.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)       button3.state = SHORT_RELEASE;
 8001934:	4b15      	ldr	r3, [pc, #84]	; (800198c <button3_measure_release+0x5c>)
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 800193c:	dc03      	bgt.n	8001946 <button3_measure_release+0x16>
 800193e:	4b13      	ldr	r3, [pc, #76]	; (800198c <button3_measure_release+0x5c>)
 8001940:	2208      	movs	r2, #8
 8001942:	731a      	strb	r2, [r3, #12]
 8001944:	e00c      	b.n	8001960 <button3_measure_release+0x30>
	else if(button3.hold_milisecond <= MID_LONG_BOUNDARY_TIME)   button3.state = MID_RELEASE;
 8001946:	4b11      	ldr	r3, [pc, #68]	; (800198c <button3_measure_release+0x5c>)
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800194e:	4293      	cmp	r3, r2
 8001950:	dc03      	bgt.n	800195a <button3_measure_release+0x2a>
 8001952:	4b0e      	ldr	r3, [pc, #56]	; (800198c <button3_measure_release+0x5c>)
 8001954:	2209      	movs	r2, #9
 8001956:	731a      	strb	r2, [r3, #12]
 8001958:	e002      	b.n	8001960 <button3_measure_release+0x30>
	else                                                         button3.state = LONG_RELEASE;
 800195a:	4b0c      	ldr	r3, [pc, #48]	; (800198c <button3_measure_release+0x5c>)
 800195c:	220a      	movs	r2, #10
 800195e:	731a      	strb	r2, [r3, #12]

	// acting
	switch(button3.state)
 8001960:	4b0a      	ldr	r3, [pc, #40]	; (800198c <button3_measure_release+0x5c>)
 8001962:	7b1b      	ldrb	r3, [r3, #12]
 8001964:	2b0a      	cmp	r3, #10
 8001966:	d00c      	beq.n	8001982 <button3_measure_release+0x52>
 8001968:	2b0a      	cmp	r3, #10
 800196a:	dc0d      	bgt.n	8001988 <button3_measure_release+0x58>
 800196c:	2b08      	cmp	r3, #8
 800196e:	d002      	beq.n	8001976 <button3_measure_release+0x46>
 8001970:	2b09      	cmp	r3, #9
 8001972:	d003      	beq.n	800197c <button3_measure_release+0x4c>
	{
	case SHORT_RELEASE: button3_short_release(); break;
	case MID_RELEASE:   button3_mid_release();   break;
	case LONG_RELEASE:  button3_long_release();  break;
	}
}
 8001974:	e008      	b.n	8001988 <button3_measure_release+0x58>
	case SHORT_RELEASE: button3_short_release(); break;
 8001976:	f000 f80b 	bl	8001990 <button3_short_release>
 800197a:	e005      	b.n	8001988 <button3_measure_release+0x58>
	case MID_RELEASE:   button3_mid_release();   break;
 800197c:	f000 f822 	bl	80019c4 <button3_mid_release>
 8001980:	e002      	b.n	8001988 <button3_measure_release+0x58>
	case LONG_RELEASE:  button3_long_release();  break;
 8001982:	f000 f826 	bl	80019d2 <button3_long_release>
 8001986:	bf00      	nop
}
 8001988:	bf00      	nop
 800198a:	bd80      	pop	{r7, pc}
 800198c:	200001c4 	.word	0x200001c4

08001990 <button3_short_release>:

void button3_short_release()
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
	switch(system_mode)
 8001994:	4b09      	ldr	r3, [pc, #36]	; (80019bc <button3_short_release+0x2c>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	2b01      	cmp	r3, #1
 800199a:	d10a      	bne.n	80019b2 <button3_short_release+0x22>
	{
	case CLOCK: clock.mode_24h = !clock.mode_24h; break;
 800199c:	4b08      	ldr	r3, [pc, #32]	; (80019c0 <button3_short_release+0x30>)
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	bf0c      	ite	eq
 80019a4:	2301      	moveq	r3, #1
 80019a6:	2300      	movne	r3, #0
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	461a      	mov	r2, r3
 80019ac:	4b04      	ldr	r3, [pc, #16]	; (80019c0 <button3_short_release+0x30>)
 80019ae:	609a      	str	r2, [r3, #8]
 80019b0:	bf00      	nop
	}
}
 80019b2:	bf00      	nop
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr
 80019bc:	20000000 	.word	0x20000000
 80019c0:	2000002c 	.word	0x2000002c

080019c4 <button3_mid_release>:

void button3_mid_release()
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0

}
 80019c8:	bf00      	nop
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr

080019d2 <button3_long_release>:

void button3_long_release()
{
 80019d2:	b480      	push	{r7}
 80019d4:	af00      	add	r7, sp, #0

}
 80019d6:	bf00      	nop
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr

080019e0 <button4_start>:
extern Button button4;
extern CLCD clcd;

// Start
void button4_start()
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
	button4.hold_milisecond = 0;
 80019e4:	4b08      	ldr	r3, [pc, #32]	; (8001a08 <button4_start+0x28>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	605a      	str	r2, [r3, #4]
	button4.state = MEASURE_HOLD;
 80019ea:	4b07      	ldr	r3, [pc, #28]	; (8001a08 <button4_start+0x28>)
 80019ec:	2201      	movs	r2, #1
 80019ee:	731a      	strb	r2, [r3, #12]
	button4_measure_hold();
 80019f0:	f000 f80e 	bl	8001a10 <button4_measure_hold>

	switch(system_mode)
 80019f4:	4b05      	ldr	r3, [pc, #20]	; (8001a0c <button4_start+0x2c>)
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	2b02      	cmp	r3, #2
 80019fa:	d102      	bne.n	8001a02 <button4_start+0x22>
	{
	case CLOCK_CONFIG:
		decrease_once();
 80019fc:	f000 fcae 	bl	800235c <decrease_once>
		break;
 8001a00:	bf00      	nop
	}
}
 8001a02:	bf00      	nop
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	200001d4 	.word	0x200001d4
 8001a0c:	20000000 	.word	0x20000000

08001a10 <button4_measure_hold>:

void button4_measure_hold()
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
	// measure
	if(button4.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)
 8001a14:	4b2c      	ldr	r3, [pc, #176]	; (8001ac8 <button4_measure_hold+0xb8>)
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8001a1c:	dc03      	bgt.n	8001a26 <button4_measure_hold+0x16>
	{
		                                               button4.state = SHORT_HOLD;
 8001a1e:	4b2a      	ldr	r3, [pc, #168]	; (8001ac8 <button4_measure_hold+0xb8>)
 8001a20:	2202      	movs	r2, #2
 8001a22:	731a      	strb	r2, [r3, #12]
 8001a24:	e024      	b.n	8001a70 <button4_measure_hold+0x60>
	}
	else if(button4.hold_milisecond <= MID_LONG_BOUNDARY_TIME)
 8001a26:	4b28      	ldr	r3, [pc, #160]	; (8001ac8 <button4_measure_hold+0xb8>)
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	dc0f      	bgt.n	8001a52 <button4_measure_hold+0x42>
	{
		if(button4.state == SHORT_HOLD)                button4.state = SHORT_MID_THRESHOLD;
 8001a32:	4b25      	ldr	r3, [pc, #148]	; (8001ac8 <button4_measure_hold+0xb8>)
 8001a34:	7b1b      	ldrb	r3, [r3, #12]
 8001a36:	2b02      	cmp	r3, #2
 8001a38:	d103      	bne.n	8001a42 <button4_measure_hold+0x32>
 8001a3a:	4b23      	ldr	r3, [pc, #140]	; (8001ac8 <button4_measure_hold+0xb8>)
 8001a3c:	2203      	movs	r2, #3
 8001a3e:	731a      	strb	r2, [r3, #12]
 8001a40:	e016      	b.n	8001a70 <button4_measure_hold+0x60>
		else if(button4.state == SHORT_MID_THRESHOLD)  button4.state = MID_HOLD;
 8001a42:	4b21      	ldr	r3, [pc, #132]	; (8001ac8 <button4_measure_hold+0xb8>)
 8001a44:	7b1b      	ldrb	r3, [r3, #12]
 8001a46:	2b03      	cmp	r3, #3
 8001a48:	d112      	bne.n	8001a70 <button4_measure_hold+0x60>
 8001a4a:	4b1f      	ldr	r3, [pc, #124]	; (8001ac8 <button4_measure_hold+0xb8>)
 8001a4c:	2204      	movs	r2, #4
 8001a4e:	731a      	strb	r2, [r3, #12]
 8001a50:	e00e      	b.n	8001a70 <button4_measure_hold+0x60>
	}
	else
	{
		if(button4.state == MID_HOLD)                  button4.state = MID_LONG_THRESHOLD;
 8001a52:	4b1d      	ldr	r3, [pc, #116]	; (8001ac8 <button4_measure_hold+0xb8>)
 8001a54:	7b1b      	ldrb	r3, [r3, #12]
 8001a56:	2b04      	cmp	r3, #4
 8001a58:	d103      	bne.n	8001a62 <button4_measure_hold+0x52>
 8001a5a:	4b1b      	ldr	r3, [pc, #108]	; (8001ac8 <button4_measure_hold+0xb8>)
 8001a5c:	2205      	movs	r2, #5
 8001a5e:	731a      	strb	r2, [r3, #12]
 8001a60:	e006      	b.n	8001a70 <button4_measure_hold+0x60>
		else if(button4.state == MID_LONG_THRESHOLD)   button4.state = LONG_HOLD;
 8001a62:	4b19      	ldr	r3, [pc, #100]	; (8001ac8 <button4_measure_hold+0xb8>)
 8001a64:	7b1b      	ldrb	r3, [r3, #12]
 8001a66:	2b05      	cmp	r3, #5
 8001a68:	d102      	bne.n	8001a70 <button4_measure_hold+0x60>
 8001a6a:	4b17      	ldr	r3, [pc, #92]	; (8001ac8 <button4_measure_hold+0xb8>)
 8001a6c:	2206      	movs	r2, #6
 8001a6e:	731a      	strb	r2, [r3, #12]
	}

	// acting
	switch(system_mode)
 8001a70:	4b16      	ldr	r3, [pc, #88]	; (8001acc <button4_measure_hold+0xbc>)
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	2b02      	cmp	r3, #2
 8001a76:	d103      	bne.n	8001a80 <button4_measure_hold+0x70>
	{
	case CLOCK_CONFIG:
		clock_config.wait_milisecond = 0;
 8001a78:	4b15      	ldr	r3, [pc, #84]	; (8001ad0 <button4_measure_hold+0xc0>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	601a      	str	r2, [r3, #0]
		break;
 8001a7e:	bf00      	nop
	}

	switch(button4.state)
 8001a80:	4b11      	ldr	r3, [pc, #68]	; (8001ac8 <button4_measure_hold+0xb8>)
 8001a82:	7b1b      	ldrb	r3, [r3, #12]
 8001a84:	3b02      	subs	r3, #2
 8001a86:	2b04      	cmp	r3, #4
 8001a88:	d81b      	bhi.n	8001ac2 <button4_measure_hold+0xb2>
 8001a8a:	a201      	add	r2, pc, #4	; (adr r2, 8001a90 <button4_measure_hold+0x80>)
 8001a8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a90:	08001aa5 	.word	0x08001aa5
 8001a94:	08001aab 	.word	0x08001aab
 8001a98:	08001ab1 	.word	0x08001ab1
 8001a9c:	08001ab7 	.word	0x08001ab7
 8001aa0:	08001abd 	.word	0x08001abd
	{
	case SHORT_HOLD:          button4_short_hold();          break;
 8001aa4:	f000 f816 	bl	8001ad4 <button4_short_hold>
 8001aa8:	e00b      	b.n	8001ac2 <button4_measure_hold+0xb2>
	case SHORT_MID_THRESHOLD: button4_short_mid_threshold(); break;
 8001aaa:	f000 f81a 	bl	8001ae2 <button4_short_mid_threshold>
 8001aae:	e008      	b.n	8001ac2 <button4_measure_hold+0xb2>
	case MID_HOLD:            button4_mid_hold();            break;
 8001ab0:	f000 f820 	bl	8001af4 <button4_mid_hold>
 8001ab4:	e005      	b.n	8001ac2 <button4_measure_hold+0xb2>
	case MID_LONG_THRESHOLD:  button4_mid_long_threshold();  break;
 8001ab6:	f000 f831 	bl	8001b1c <button4_mid_long_threshold>
 8001aba:	e002      	b.n	8001ac2 <button4_measure_hold+0xb2>
	case LONG_HOLD:           button4_long_hold();           break;
 8001abc:	f000 f838 	bl	8001b30 <button4_long_hold>
 8001ac0:	bf00      	nop
	}
}
 8001ac2:	bf00      	nop
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	200001d4 	.word	0x200001d4
 8001acc:	20000000 	.word	0x20000000
 8001ad0:	20000054 	.word	0x20000054

08001ad4 <button4_short_hold>:

void button4_short_hold()
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0

}
 8001ad8:	bf00      	nop
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr

08001ae2 <button4_short_mid_threshold>:

void button4_short_mid_threshold()
{
 8001ae2:	b580      	push	{r7, lr}
 8001ae4:	af00      	add	r7, sp, #0
	beep_buzzer(30, MID);
 8001ae6:	f242 7110 	movw	r1, #10000	; 0x2710
 8001aea:	201e      	movs	r0, #30
 8001aec:	f000 f880 	bl	8001bf0 <beep_buzzer>
}
 8001af0:	bf00      	nop
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <button4_mid_hold>:

void button4_mid_hold()
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
	button4.repeating_milisecond++;
 8001af8:	4b06      	ldr	r3, [pc, #24]	; (8001b14 <button4_mid_hold+0x20>)
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	3301      	adds	r3, #1
 8001afe:	4a05      	ldr	r2, [pc, #20]	; (8001b14 <button4_mid_hold+0x20>)
 8001b00:	6093      	str	r3, [r2, #8]

	switch(system_mode)
 8001b02:	4b05      	ldr	r3, [pc, #20]	; (8001b18 <button4_mid_hold+0x24>)
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	2b02      	cmp	r3, #2
 8001b08:	d102      	bne.n	8001b10 <button4_mid_hold+0x1c>
	{
	case CLOCK_CONFIG: decrease_continuous_150ms(); break;
 8001b0a:	f000 fcb7 	bl	800247c <decrease_continuous_150ms>
 8001b0e:	bf00      	nop
	}
}
 8001b10:	bf00      	nop
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	200001d4 	.word	0x200001d4
 8001b18:	20000000 	.word	0x20000000

08001b1c <button4_mid_long_threshold>:

void button4_mid_long_threshold()
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
	beep_buzzer(30, HIGH);
 8001b20:	f641 514c 	movw	r1, #7500	; 0x1d4c
 8001b24:	201e      	movs	r0, #30
 8001b26:	f000 f863 	bl	8001bf0 <beep_buzzer>
}
 8001b2a:	bf00      	nop
 8001b2c:	bd80      	pop	{r7, pc}
	...

08001b30 <button4_long_hold>:

void button4_long_hold()
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
	button4.repeating_milisecond++;
 8001b34:	4b06      	ldr	r3, [pc, #24]	; (8001b50 <button4_long_hold+0x20>)
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	3301      	adds	r3, #1
 8001b3a:	4a05      	ldr	r2, [pc, #20]	; (8001b50 <button4_long_hold+0x20>)
 8001b3c:	6093      	str	r3, [r2, #8]

	switch(system_mode)
 8001b3e:	4b05      	ldr	r3, [pc, #20]	; (8001b54 <button4_long_hold+0x24>)
 8001b40:	781b      	ldrb	r3, [r3, #0]
 8001b42:	2b02      	cmp	r3, #2
 8001b44:	d102      	bne.n	8001b4c <button4_long_hold+0x1c>
	{
	case CLOCK_CONFIG: decrease_continuous_20ms(); break;
 8001b46:	f000 fca9 	bl	800249c <decrease_continuous_20ms>
 8001b4a:	bf00      	nop
	}
}
 8001b4c:	bf00      	nop
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	200001d4 	.word	0x200001d4
 8001b54:	20000000 	.word	0x20000000

08001b58 <button4_finish>:

// Finish
void button4_finish()
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	af00      	add	r7, sp, #0
	button4_measure_release();
 8001b5c:	f000 f802 	bl	8001b64 <button4_measure_release>
}
 8001b60:	bf00      	nop
 8001b62:	bd80      	pop	{r7, pc}

08001b64 <button4_measure_release>:

void button4_measure_release()
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
	// measure
	if(button4.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)       button4.state = SHORT_RELEASE;
 8001b68:	4b15      	ldr	r3, [pc, #84]	; (8001bc0 <button4_measure_release+0x5c>)
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8001b70:	dc03      	bgt.n	8001b7a <button4_measure_release+0x16>
 8001b72:	4b13      	ldr	r3, [pc, #76]	; (8001bc0 <button4_measure_release+0x5c>)
 8001b74:	2208      	movs	r2, #8
 8001b76:	731a      	strb	r2, [r3, #12]
 8001b78:	e00c      	b.n	8001b94 <button4_measure_release+0x30>
	else if(button4.hold_milisecond <= MID_LONG_BOUNDARY_TIME)   button4.state = MID_RELEASE;
 8001b7a:	4b11      	ldr	r3, [pc, #68]	; (8001bc0 <button4_measure_release+0x5c>)
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001b82:	4293      	cmp	r3, r2
 8001b84:	dc03      	bgt.n	8001b8e <button4_measure_release+0x2a>
 8001b86:	4b0e      	ldr	r3, [pc, #56]	; (8001bc0 <button4_measure_release+0x5c>)
 8001b88:	2209      	movs	r2, #9
 8001b8a:	731a      	strb	r2, [r3, #12]
 8001b8c:	e002      	b.n	8001b94 <button4_measure_release+0x30>
	else                                                         button4.state = LONG_RELEASE;
 8001b8e:	4b0c      	ldr	r3, [pc, #48]	; (8001bc0 <button4_measure_release+0x5c>)
 8001b90:	220a      	movs	r2, #10
 8001b92:	731a      	strb	r2, [r3, #12]

	// acting
	switch(button4.state)
 8001b94:	4b0a      	ldr	r3, [pc, #40]	; (8001bc0 <button4_measure_release+0x5c>)
 8001b96:	7b1b      	ldrb	r3, [r3, #12]
 8001b98:	2b0a      	cmp	r3, #10
 8001b9a:	d00c      	beq.n	8001bb6 <button4_measure_release+0x52>
 8001b9c:	2b0a      	cmp	r3, #10
 8001b9e:	dc0d      	bgt.n	8001bbc <button4_measure_release+0x58>
 8001ba0:	2b08      	cmp	r3, #8
 8001ba2:	d002      	beq.n	8001baa <button4_measure_release+0x46>
 8001ba4:	2b09      	cmp	r3, #9
 8001ba6:	d003      	beq.n	8001bb0 <button4_measure_release+0x4c>
	{
	case SHORT_RELEASE: button4_short_release(); break;
	case MID_RELEASE:   button4_mid_release();   break;
	case LONG_RELEASE:  button4_long_release();  break;
	}
}
 8001ba8:	e008      	b.n	8001bbc <button4_measure_release+0x58>
	case SHORT_RELEASE: button4_short_release(); break;
 8001baa:	f000 f80b 	bl	8001bc4 <button4_short_release>
 8001bae:	e005      	b.n	8001bbc <button4_measure_release+0x58>
	case MID_RELEASE:   button4_mid_release();   break;
 8001bb0:	f000 f80f 	bl	8001bd2 <button4_mid_release>
 8001bb4:	e002      	b.n	8001bbc <button4_measure_release+0x58>
	case LONG_RELEASE:  button4_long_release();  break;
 8001bb6:	f000 f813 	bl	8001be0 <button4_long_release>
 8001bba:	bf00      	nop
}
 8001bbc:	bf00      	nop
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	200001d4 	.word	0x200001d4

08001bc4 <button4_short_release>:

void button4_short_release()
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0

}
 8001bc8:	bf00      	nop
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr

08001bd2 <button4_mid_release>:

void button4_mid_release()
{
 8001bd2:	b480      	push	{r7}
 8001bd4:	af00      	add	r7, sp, #0

}
 8001bd6:	bf00      	nop
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr

08001be0 <button4_long_release>:

void button4_long_release()
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0

}
 8001be4:	bf00      	nop
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr
	...

08001bf0 <beep_buzzer>:
#include "buzzer.h"

extern Buzzer buzzer;

void beep_buzzer(int beep_milisecond, Tone tone)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
 8001bf8:	460b      	mov	r3, r1
 8001bfa:	807b      	strh	r3, [r7, #2]
	// ready
	buzzer.beep_milisecond = beep_milisecond;
 8001bfc:	4a0c      	ldr	r2, [pc, #48]	; (8001c30 <beep_buzzer+0x40>)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6053      	str	r3, [r2, #4]
	buzzer.state = BEEP;
 8001c02:	4b0b      	ldr	r3, [pc, #44]	; (8001c30 <beep_buzzer+0x40>)
 8001c04:	2201      	movs	r2, #1
 8001c06:	731a      	strb	r2, [r3, #12]
	buzzer.tone = tone;
 8001c08:	4a09      	ldr	r2, [pc, #36]	; (8001c30 <beep_buzzer+0x40>)
 8001c0a:	887b      	ldrh	r3, [r7, #2]
 8001c0c:	81d3      	strh	r3, [r2, #14]

	// running
	if(buzzer.config == ON)
 8001c0e:	4b08      	ldr	r3, [pc, #32]	; (8001c30 <beep_buzzer+0x40>)
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	2b01      	cmp	r3, #1
 8001c14:	d108      	bne.n	8001c28 <beep_buzzer+0x38>
	{
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001c16:	2100      	movs	r1, #0
 8001c18:	4806      	ldr	r0, [pc, #24]	; (8001c34 <beep_buzzer+0x44>)
 8001c1a:	f002 fc01 	bl	8004420 <HAL_TIM_PWM_Start>
		TIM2->PSC = buzzer.tone;
 8001c1e:	4b04      	ldr	r3, [pc, #16]	; (8001c30 <beep_buzzer+0x40>)
 8001c20:	89da      	ldrh	r2, [r3, #14]
 8001c22:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001c26:	629a      	str	r2, [r3, #40]	; 0x28
	}
}
 8001c28:	bf00      	nop
 8001c2a:	3708      	adds	r7, #8
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	2000001c 	.word	0x2000001c
 8001c34:	200001e8 	.word	0x200001e8

08001c38 <beep_buzzer_check>:

void beep_buzzer_check()
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
	// stop
	if(buzzer.running_milisecond > buzzer.beep_milisecond)
 8001c3c:	4b0a      	ldr	r3, [pc, #40]	; (8001c68 <beep_buzzer_check+0x30>)
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	4b09      	ldr	r3, [pc, #36]	; (8001c68 <beep_buzzer_check+0x30>)
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	429a      	cmp	r2, r3
 8001c46:	dd0c      	ble.n	8001c62 <beep_buzzer_check+0x2a>
	{
		buzzer.running_milisecond = 0;
 8001c48:	4b07      	ldr	r3, [pc, #28]	; (8001c68 <beep_buzzer_check+0x30>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	601a      	str	r2, [r3, #0]
		buzzer.beep_milisecond = 0;
 8001c4e:	4b06      	ldr	r3, [pc, #24]	; (8001c68 <beep_buzzer_check+0x30>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	605a      	str	r2, [r3, #4]
		buzzer.state = STOP;
 8001c54:	4b04      	ldr	r3, [pc, #16]	; (8001c68 <beep_buzzer_check+0x30>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	731a      	strb	r2, [r3, #12]

		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8001c5a:	2100      	movs	r1, #0
 8001c5c:	4803      	ldr	r0, [pc, #12]	; (8001c6c <beep_buzzer_check+0x34>)
 8001c5e:	f002 fca7 	bl	80045b0 <HAL_TIM_PWM_Stop>
	}
}
 8001c62:	bf00      	nop
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	2000001c 	.word	0x2000001c
 8001c6c:	200001e8 	.word	0x200001e8

08001c70 <init_clock>:
extern Clock clock;
extern Buzzer buzzer;
extern CLCD clcd;

void init_clock()
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
	clock_convert_time_format();
 8001c74:	f000 f8ae 	bl	8001dd4 <clock_convert_time_format>
	check_leap_year();
 8001c78:	f000 f958 	bl	8001f2c <check_leap_year>
}
 8001c7c:	bf00      	nop
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <show_clock>:

void show_clock()
{
 8001c80:	b590      	push	{r4, r7, lr}
 8001c82:	b085      	sub	sp, #20
 8001c84:	af04      	add	r7, sp, #16
	// control flashing points.
	if(clock.time.milisecond < 500) clock.point = ON;
 8001c86:	4b44      	ldr	r3, [pc, #272]	; (8001d98 <show_clock+0x118>)
 8001c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c8a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001c8e:	da03      	bge.n	8001c98 <show_clock+0x18>
 8001c90:	4b41      	ldr	r3, [pc, #260]	; (8001d98 <show_clock+0x118>)
 8001c92:	2201      	movs	r2, #1
 8001c94:	601a      	str	r2, [r3, #0]
 8001c96:	e002      	b.n	8001c9e <show_clock+0x1e>
	else clock.point = OFF;
 8001c98:	4b3f      	ldr	r3, [pc, #252]	; (8001d98 <show_clock+0x118>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	601a      	str	r2, [r3, #0]

	// display on CLCD
	sprintf(clcd.str1, "%s  %4d.%02d.%02d",
			clock.leap_year ? "LEAP" : "    ",
 8001c9e:	4b3e      	ldr	r3, [pc, #248]	; (8001d98 <show_clock+0x118>)
 8001ca0:	685b      	ldr	r3, [r3, #4]
	sprintf(clcd.str1, "%s  %4d.%02d.%02d",
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <show_clock+0x2a>
 8001ca6:	493d      	ldr	r1, [pc, #244]	; (8001d9c <show_clock+0x11c>)
 8001ca8:	e000      	b.n	8001cac <show_clock+0x2c>
 8001caa:	493d      	ldr	r1, [pc, #244]	; (8001da0 <show_clock+0x120>)
 8001cac:	4b3a      	ldr	r3, [pc, #232]	; (8001d98 <show_clock+0x118>)
 8001cae:	68d8      	ldr	r0, [r3, #12]
 8001cb0:	4b39      	ldr	r3, [pc, #228]	; (8001d98 <show_clock+0x118>)
 8001cb2:	691b      	ldr	r3, [r3, #16]
 8001cb4:	4a38      	ldr	r2, [pc, #224]	; (8001d98 <show_clock+0x118>)
 8001cb6:	6952      	ldr	r2, [r2, #20]
 8001cb8:	9201      	str	r2, [sp, #4]
 8001cba:	9300      	str	r3, [sp, #0]
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	460a      	mov	r2, r1
 8001cc0:	4938      	ldr	r1, [pc, #224]	; (8001da4 <show_clock+0x124>)
 8001cc2:	4839      	ldr	r0, [pc, #228]	; (8001da8 <show_clock+0x128>)
 8001cc4:	f003 fb70 	bl	80053a8 <siprintf>
			clock.time.year,
			clock.time.month,
			clock.time.day);
	sprintf(clcd.str2, "BZ %s  %s %02d%c%02d",
			buzzer.config ? "ON " : "OFF",
 8001cc8:	4b38      	ldr	r3, [pc, #224]	; (8001dac <show_clock+0x12c>)
 8001cca:	689b      	ldr	r3, [r3, #8]
	sprintf(clcd.str2, "BZ %s  %s %02d%c%02d",
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d001      	beq.n	8001cd4 <show_clock+0x54>
 8001cd0:	4c37      	ldr	r4, [pc, #220]	; (8001db0 <show_clock+0x130>)
 8001cd2:	e000      	b.n	8001cd6 <show_clock+0x56>
 8001cd4:	4c37      	ldr	r4, [pc, #220]	; (8001db4 <show_clock+0x134>)
			clock.mode_24h ? "  " : (clock.time.hour < 12 ? "AM" : "PM"),
 8001cd6:	4b30      	ldr	r3, [pc, #192]	; (8001d98 <show_clock+0x118>)
 8001cd8:	689b      	ldr	r3, [r3, #8]
	sprintf(clcd.str2, "BZ %s  %s %02d%c%02d",
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d107      	bne.n	8001cee <show_clock+0x6e>
			clock.mode_24h ? "  " : (clock.time.hour < 12 ? "AM" : "PM"),
 8001cde:	4b2e      	ldr	r3, [pc, #184]	; (8001d98 <show_clock+0x118>)
 8001ce0:	699b      	ldr	r3, [r3, #24]
 8001ce2:	2b0b      	cmp	r3, #11
 8001ce4:	dc01      	bgt.n	8001cea <show_clock+0x6a>
 8001ce6:	4834      	ldr	r0, [pc, #208]	; (8001db8 <show_clock+0x138>)
 8001ce8:	e002      	b.n	8001cf0 <show_clock+0x70>
 8001cea:	4834      	ldr	r0, [pc, #208]	; (8001dbc <show_clock+0x13c>)
 8001cec:	e000      	b.n	8001cf0 <show_clock+0x70>
	sprintf(clcd.str2, "BZ %s  %s %02d%c%02d",
 8001cee:	4834      	ldr	r0, [pc, #208]	; (8001dc0 <show_clock+0x140>)
			clock.mode_24h ? clock.time.hour : clock.time.hour % 12,
 8001cf0:	4b29      	ldr	r3, [pc, #164]	; (8001d98 <show_clock+0x118>)
 8001cf2:	689b      	ldr	r3, [r3, #8]
	sprintf(clcd.str2, "BZ %s  %s %02d%c%02d",
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d002      	beq.n	8001cfe <show_clock+0x7e>
 8001cf8:	4b27      	ldr	r3, [pc, #156]	; (8001d98 <show_clock+0x118>)
 8001cfa:	699a      	ldr	r2, [r3, #24]
 8001cfc:	e00c      	b.n	8001d18 <show_clock+0x98>
			clock.mode_24h ? clock.time.hour : clock.time.hour % 12,
 8001cfe:	4b26      	ldr	r3, [pc, #152]	; (8001d98 <show_clock+0x118>)
 8001d00:	6999      	ldr	r1, [r3, #24]
	sprintf(clcd.str2, "BZ %s  %s %02d%c%02d",
 8001d02:	4b30      	ldr	r3, [pc, #192]	; (8001dc4 <show_clock+0x144>)
 8001d04:	fb83 2301 	smull	r2, r3, r3, r1
 8001d08:	105a      	asrs	r2, r3, #1
 8001d0a:	17cb      	asrs	r3, r1, #31
 8001d0c:	1ad2      	subs	r2, r2, r3
 8001d0e:	4613      	mov	r3, r2
 8001d10:	005b      	lsls	r3, r3, #1
 8001d12:	4413      	add	r3, r2
 8001d14:	009b      	lsls	r3, r3, #2
 8001d16:	1aca      	subs	r2, r1, r3
			clock.point ? ':' : ' ',
 8001d18:	4b1f      	ldr	r3, [pc, #124]	; (8001d98 <show_clock+0x118>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
	sprintf(clcd.str2, "BZ %s  %s %02d%c%02d",
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d001      	beq.n	8001d24 <show_clock+0xa4>
 8001d20:	233a      	movs	r3, #58	; 0x3a
 8001d22:	e000      	b.n	8001d26 <show_clock+0xa6>
 8001d24:	2320      	movs	r3, #32
 8001d26:	491c      	ldr	r1, [pc, #112]	; (8001d98 <show_clock+0x118>)
 8001d28:	69c9      	ldr	r1, [r1, #28]
 8001d2a:	9102      	str	r1, [sp, #8]
 8001d2c:	9301      	str	r3, [sp, #4]
 8001d2e:	9200      	str	r2, [sp, #0]
 8001d30:	4603      	mov	r3, r0
 8001d32:	4622      	mov	r2, r4
 8001d34:	4924      	ldr	r1, [pc, #144]	; (8001dc8 <show_clock+0x148>)
 8001d36:	4825      	ldr	r0, [pc, #148]	; (8001dcc <show_clock+0x14c>)
 8001d38:	f003 fb36 	bl	80053a8 <siprintf>
			clock.time.minute);

	CLCD_Puts(0, 0, clcd.str1);
 8001d3c:	4a1a      	ldr	r2, [pc, #104]	; (8001da8 <show_clock+0x128>)
 8001d3e:	2100      	movs	r1, #0
 8001d40:	2000      	movs	r0, #0
 8001d42:	f7ff fae3 	bl	800130c <CLCD_Puts>
	CLCD_Puts(0, 1, clcd.str2);
 8001d46:	4a21      	ldr	r2, [pc, #132]	; (8001dcc <show_clock+0x14c>)
 8001d48:	2101      	movs	r1, #1
 8001d4a:	2000      	movs	r0, #0
 8001d4c:	f7ff fade 	bl	800130c <CLCD_Puts>

	// display on 7-SEG
	_7SEG_SetNumber(DGT1, clock.time.second / 10, OFF);
 8001d50:	4b11      	ldr	r3, [pc, #68]	; (8001d98 <show_clock+0x118>)
 8001d52:	6a1b      	ldr	r3, [r3, #32]
 8001d54:	4a1e      	ldr	r2, [pc, #120]	; (8001dd0 <show_clock+0x150>)
 8001d56:	fb82 1203 	smull	r1, r2, r2, r3
 8001d5a:	1092      	asrs	r2, r2, #2
 8001d5c:	17db      	asrs	r3, r3, #31
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	2200      	movs	r2, #0
 8001d62:	4619      	mov	r1, r3
 8001d64:	2000      	movs	r0, #0
 8001d66:	f7fe fceb 	bl	8000740 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, clock.time.second % 10, clock.point);
 8001d6a:	4b0b      	ldr	r3, [pc, #44]	; (8001d98 <show_clock+0x118>)
 8001d6c:	6a1a      	ldr	r2, [r3, #32]
 8001d6e:	4b18      	ldr	r3, [pc, #96]	; (8001dd0 <show_clock+0x150>)
 8001d70:	fb83 1302 	smull	r1, r3, r3, r2
 8001d74:	1099      	asrs	r1, r3, #2
 8001d76:	17d3      	asrs	r3, r2, #31
 8001d78:	1ac9      	subs	r1, r1, r3
 8001d7a:	460b      	mov	r3, r1
 8001d7c:	009b      	lsls	r3, r3, #2
 8001d7e:	440b      	add	r3, r1
 8001d80:	005b      	lsls	r3, r3, #1
 8001d82:	1ad1      	subs	r1, r2, r3
 8001d84:	4b04      	ldr	r3, [pc, #16]	; (8001d98 <show_clock+0x118>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	461a      	mov	r2, r3
 8001d8a:	2001      	movs	r0, #1
 8001d8c:	f7fe fcd8 	bl	8000740 <_7SEG_SetNumber>
}
 8001d90:	bf00      	nop
 8001d92:	3704      	adds	r7, #4
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd90      	pop	{r4, r7, pc}
 8001d98:	2000002c 	.word	0x2000002c
 8001d9c:	08005c9c 	.word	0x08005c9c
 8001da0:	08005ca4 	.word	0x08005ca4
 8001da4:	08005cac 	.word	0x08005cac
 8001da8:	200000e8 	.word	0x200000e8
 8001dac:	2000001c 	.word	0x2000001c
 8001db0:	08005cc0 	.word	0x08005cc0
 8001db4:	08005cc4 	.word	0x08005cc4
 8001db8:	08005cc8 	.word	0x08005cc8
 8001dbc:	08005ccc 	.word	0x08005ccc
 8001dc0:	08005cd0 	.word	0x08005cd0
 8001dc4:	2aaaaaab 	.word	0x2aaaaaab
 8001dc8:	08005cd4 	.word	0x08005cd4
 8001dcc:	200000f8 	.word	0x200000f8
 8001dd0:	66666667 	.word	0x66666667

08001dd4 <clock_convert_time_format>:

void clock_convert_time_format()
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
	if(clock.time.milisecond == 1000)
 8001dd8:	4b2b      	ldr	r3, [pc, #172]	; (8001e88 <clock_convert_time_format+0xb4>)
 8001dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ddc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001de0:	d107      	bne.n	8001df2 <clock_convert_time_format+0x1e>
	{
		clock.time.milisecond = 0;
 8001de2:	4b29      	ldr	r3, [pc, #164]	; (8001e88 <clock_convert_time_format+0xb4>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	625a      	str	r2, [r3, #36]	; 0x24
		clock.time.second++;
 8001de8:	4b27      	ldr	r3, [pc, #156]	; (8001e88 <clock_convert_time_format+0xb4>)
 8001dea:	6a1b      	ldr	r3, [r3, #32]
 8001dec:	3301      	adds	r3, #1
 8001dee:	4a26      	ldr	r2, [pc, #152]	; (8001e88 <clock_convert_time_format+0xb4>)
 8001df0:	6213      	str	r3, [r2, #32]
	}
	if(clock.time.second == 60)
 8001df2:	4b25      	ldr	r3, [pc, #148]	; (8001e88 <clock_convert_time_format+0xb4>)
 8001df4:	6a1b      	ldr	r3, [r3, #32]
 8001df6:	2b3c      	cmp	r3, #60	; 0x3c
 8001df8:	d107      	bne.n	8001e0a <clock_convert_time_format+0x36>
	{
		clock.time.second = 0;
 8001dfa:	4b23      	ldr	r3, [pc, #140]	; (8001e88 <clock_convert_time_format+0xb4>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	621a      	str	r2, [r3, #32]
		clock.time.minute++;
 8001e00:	4b21      	ldr	r3, [pc, #132]	; (8001e88 <clock_convert_time_format+0xb4>)
 8001e02:	69db      	ldr	r3, [r3, #28]
 8001e04:	3301      	adds	r3, #1
 8001e06:	4a20      	ldr	r2, [pc, #128]	; (8001e88 <clock_convert_time_format+0xb4>)
 8001e08:	61d3      	str	r3, [r2, #28]
	}
	if(clock.time.minute == 60)
 8001e0a:	4b1f      	ldr	r3, [pc, #124]	; (8001e88 <clock_convert_time_format+0xb4>)
 8001e0c:	69db      	ldr	r3, [r3, #28]
 8001e0e:	2b3c      	cmp	r3, #60	; 0x3c
 8001e10:	d10c      	bne.n	8001e2c <clock_convert_time_format+0x58>
	{
		clock.time.minute = 0;
 8001e12:	4b1d      	ldr	r3, [pc, #116]	; (8001e88 <clock_convert_time_format+0xb4>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	61da      	str	r2, [r3, #28]
		clock.time.hour++;
 8001e18:	4b1b      	ldr	r3, [pc, #108]	; (8001e88 <clock_convert_time_format+0xb4>)
 8001e1a:	699b      	ldr	r3, [r3, #24]
 8001e1c:	3301      	adds	r3, #1
 8001e1e:	4a1a      	ldr	r2, [pc, #104]	; (8001e88 <clock_convert_time_format+0xb4>)
 8001e20:	6193      	str	r3, [r2, #24]

		beep_buzzer(30, MID);
 8001e22:	f242 7110 	movw	r1, #10000	; 0x2710
 8001e26:	201e      	movs	r0, #30
 8001e28:	f7ff fee2 	bl	8001bf0 <beep_buzzer>
	}
	if(clock.time.hour == 24)
 8001e2c:	4b16      	ldr	r3, [pc, #88]	; (8001e88 <clock_convert_time_format+0xb4>)
 8001e2e:	699b      	ldr	r3, [r3, #24]
 8001e30:	2b18      	cmp	r3, #24
 8001e32:	d10c      	bne.n	8001e4e <clock_convert_time_format+0x7a>
	{
		clock.time.hour = 0;
 8001e34:	4b14      	ldr	r3, [pc, #80]	; (8001e88 <clock_convert_time_format+0xb4>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	619a      	str	r2, [r3, #24]
		clock.time.day++;
 8001e3a:	4b13      	ldr	r3, [pc, #76]	; (8001e88 <clock_convert_time_format+0xb4>)
 8001e3c:	695b      	ldr	r3, [r3, #20]
 8001e3e:	3301      	adds	r3, #1
 8001e40:	4a11      	ldr	r2, [pc, #68]	; (8001e88 <clock_convert_time_format+0xb4>)
 8001e42:	6153      	str	r3, [r2, #20]

		beep_buzzer(30, HIGH);
 8001e44:	f641 514c 	movw	r1, #7500	; 0x1d4c
 8001e48:	201e      	movs	r0, #30
 8001e4a:	f7ff fed1 	bl	8001bf0 <beep_buzzer>
	}
	if(check_day_reach_end())
 8001e4e:	f000 f81d 	bl	8001e8c <check_day_reach_end>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d007      	beq.n	8001e68 <clock_convert_time_format+0x94>
	{
		clock.time.day = 1;
 8001e58:	4b0b      	ldr	r3, [pc, #44]	; (8001e88 <clock_convert_time_format+0xb4>)
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	615a      	str	r2, [r3, #20]
		clock.time.month++;
 8001e5e:	4b0a      	ldr	r3, [pc, #40]	; (8001e88 <clock_convert_time_format+0xb4>)
 8001e60:	691b      	ldr	r3, [r3, #16]
 8001e62:	3301      	adds	r3, #1
 8001e64:	4a08      	ldr	r2, [pc, #32]	; (8001e88 <clock_convert_time_format+0xb4>)
 8001e66:	6113      	str	r3, [r2, #16]
	}
	if(clock.time.month == 13)
 8001e68:	4b07      	ldr	r3, [pc, #28]	; (8001e88 <clock_convert_time_format+0xb4>)
 8001e6a:	691b      	ldr	r3, [r3, #16]
 8001e6c:	2b0d      	cmp	r3, #13
 8001e6e:	d109      	bne.n	8001e84 <clock_convert_time_format+0xb0>
	{
		clock.time.month = 1;
 8001e70:	4b05      	ldr	r3, [pc, #20]	; (8001e88 <clock_convert_time_format+0xb4>)
 8001e72:	2201      	movs	r2, #1
 8001e74:	611a      	str	r2, [r3, #16]
		clock.time.year++;
 8001e76:	4b04      	ldr	r3, [pc, #16]	; (8001e88 <clock_convert_time_format+0xb4>)
 8001e78:	68db      	ldr	r3, [r3, #12]
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	4a02      	ldr	r2, [pc, #8]	; (8001e88 <clock_convert_time_format+0xb4>)
 8001e7e:	60d3      	str	r3, [r2, #12]

		check_leap_year();
 8001e80:	f000 f854 	bl	8001f2c <check_leap_year>
	}
}
 8001e84:	bf00      	nop
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	2000002c 	.word	0x2000002c

08001e8c <check_day_reach_end>:

int check_day_reach_end()
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	af00      	add	r7, sp, #0
	switch(clock.time.month)
 8001e90:	4b25      	ldr	r3, [pc, #148]	; (8001f28 <check_day_reach_end+0x9c>)
 8001e92:	691b      	ldr	r3, [r3, #16]
 8001e94:	3b01      	subs	r3, #1
 8001e96:	2b0b      	cmp	r3, #11
 8001e98:	d840      	bhi.n	8001f1c <check_day_reach_end+0x90>
 8001e9a:	a201      	add	r2, pc, #4	; (adr r2, 8001ea0 <check_day_reach_end+0x14>)
 8001e9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ea0:	08001ed1 	.word	0x08001ed1
 8001ea4:	08001ef1 	.word	0x08001ef1
 8001ea8:	08001ed1 	.word	0x08001ed1
 8001eac:	08001ee1 	.word	0x08001ee1
 8001eb0:	08001ed1 	.word	0x08001ed1
 8001eb4:	08001ee1 	.word	0x08001ee1
 8001eb8:	08001ed1 	.word	0x08001ed1
 8001ebc:	08001ed1 	.word	0x08001ed1
 8001ec0:	08001ee1 	.word	0x08001ee1
 8001ec4:	08001ed1 	.word	0x08001ed1
 8001ec8:	08001ee1 	.word	0x08001ee1
 8001ecc:	08001ed1 	.word	0x08001ed1
	{
	case 1: case 3: case 5: case 7: case 8: case 10: case 12:
		if(clock.time.day > 31) return TRUE;
 8001ed0:	4b15      	ldr	r3, [pc, #84]	; (8001f28 <check_day_reach_end+0x9c>)
 8001ed2:	695b      	ldr	r3, [r3, #20]
 8001ed4:	2b1f      	cmp	r3, #31
 8001ed6:	dd01      	ble.n	8001edc <check_day_reach_end+0x50>
 8001ed8:	2301      	movs	r3, #1
 8001eda:	e020      	b.n	8001f1e <check_day_reach_end+0x92>
		else return FALSE;
 8001edc:	2300      	movs	r3, #0
 8001ede:	e01e      	b.n	8001f1e <check_day_reach_end+0x92>

	case 4: case 6: case 9: case 11:
		if(clock.time.day > 30) return TRUE;
 8001ee0:	4b11      	ldr	r3, [pc, #68]	; (8001f28 <check_day_reach_end+0x9c>)
 8001ee2:	695b      	ldr	r3, [r3, #20]
 8001ee4:	2b1e      	cmp	r3, #30
 8001ee6:	dd01      	ble.n	8001eec <check_day_reach_end+0x60>
 8001ee8:	2301      	movs	r3, #1
 8001eea:	e018      	b.n	8001f1e <check_day_reach_end+0x92>
		else return FALSE;
 8001eec:	2300      	movs	r3, #0
 8001eee:	e016      	b.n	8001f1e <check_day_reach_end+0x92>

	case 2:
		if(clock.time.day > 28 && !clock.leap_year) return TRUE;
 8001ef0:	4b0d      	ldr	r3, [pc, #52]	; (8001f28 <check_day_reach_end+0x9c>)
 8001ef2:	695b      	ldr	r3, [r3, #20]
 8001ef4:	2b1c      	cmp	r3, #28
 8001ef6:	dd05      	ble.n	8001f04 <check_day_reach_end+0x78>
 8001ef8:	4b0b      	ldr	r3, [pc, #44]	; (8001f28 <check_day_reach_end+0x9c>)
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d101      	bne.n	8001f04 <check_day_reach_end+0x78>
 8001f00:	2301      	movs	r3, #1
 8001f02:	e00c      	b.n	8001f1e <check_day_reach_end+0x92>
		else if(clock.time.day > 29 && clock.leap_year) return TRUE;
 8001f04:	4b08      	ldr	r3, [pc, #32]	; (8001f28 <check_day_reach_end+0x9c>)
 8001f06:	695b      	ldr	r3, [r3, #20]
 8001f08:	2b1d      	cmp	r3, #29
 8001f0a:	dd05      	ble.n	8001f18 <check_day_reach_end+0x8c>
 8001f0c:	4b06      	ldr	r3, [pc, #24]	; (8001f28 <check_day_reach_end+0x9c>)
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d001      	beq.n	8001f18 <check_day_reach_end+0x8c>
 8001f14:	2301      	movs	r3, #1
 8001f16:	e002      	b.n	8001f1e <check_day_reach_end+0x92>
		else return FALSE;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	e000      	b.n	8001f1e <check_day_reach_end+0x92>

	default:
		return FALSE;
 8001f1c:	2300      	movs	r3, #0
	}
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr
 8001f28:	2000002c 	.word	0x2000002c

08001f2c <check_leap_year>:

void check_leap_year() {
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0
	     if(!(clock.time.year % 4) && !(clock.time.year % 100) && !(clock.time.year % 400)) clock.leap_year = TRUE;
 8001f30:	4b28      	ldr	r3, [pc, #160]	; (8001fd4 <check_leap_year+0xa8>)
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	f003 0303 	and.w	r3, r3, #3
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d120      	bne.n	8001f7e <check_leap_year+0x52>
 8001f3c:	4b25      	ldr	r3, [pc, #148]	; (8001fd4 <check_leap_year+0xa8>)
 8001f3e:	68da      	ldr	r2, [r3, #12]
 8001f40:	4b25      	ldr	r3, [pc, #148]	; (8001fd8 <check_leap_year+0xac>)
 8001f42:	fb83 1302 	smull	r1, r3, r3, r2
 8001f46:	1159      	asrs	r1, r3, #5
 8001f48:	17d3      	asrs	r3, r2, #31
 8001f4a:	1acb      	subs	r3, r1, r3
 8001f4c:	2164      	movs	r1, #100	; 0x64
 8001f4e:	fb01 f303 	mul.w	r3, r1, r3
 8001f52:	1ad3      	subs	r3, r2, r3
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d112      	bne.n	8001f7e <check_leap_year+0x52>
 8001f58:	4b1e      	ldr	r3, [pc, #120]	; (8001fd4 <check_leap_year+0xa8>)
 8001f5a:	68da      	ldr	r2, [r3, #12]
 8001f5c:	4b1e      	ldr	r3, [pc, #120]	; (8001fd8 <check_leap_year+0xac>)
 8001f5e:	fb83 1302 	smull	r1, r3, r3, r2
 8001f62:	11d9      	asrs	r1, r3, #7
 8001f64:	17d3      	asrs	r3, r2, #31
 8001f66:	1acb      	subs	r3, r1, r3
 8001f68:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8001f6c:	fb01 f303 	mul.w	r3, r1, r3
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d103      	bne.n	8001f7e <check_leap_year+0x52>
 8001f76:	4b17      	ldr	r3, [pc, #92]	; (8001fd4 <check_leap_year+0xa8>)
 8001f78:	2201      	movs	r2, #1
 8001f7a:	605a      	str	r2, [r3, #4]
 8001f7c:	e025      	b.n	8001fca <check_leap_year+0x9e>
	else if(!(clock.time.year % 4) && !(clock.time.year % 100))                             clock.leap_year = FALSE;
 8001f7e:	4b15      	ldr	r3, [pc, #84]	; (8001fd4 <check_leap_year+0xa8>)
 8001f80:	68db      	ldr	r3, [r3, #12]
 8001f82:	f003 0303 	and.w	r3, r3, #3
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d111      	bne.n	8001fae <check_leap_year+0x82>
 8001f8a:	4b12      	ldr	r3, [pc, #72]	; (8001fd4 <check_leap_year+0xa8>)
 8001f8c:	68da      	ldr	r2, [r3, #12]
 8001f8e:	4b12      	ldr	r3, [pc, #72]	; (8001fd8 <check_leap_year+0xac>)
 8001f90:	fb83 1302 	smull	r1, r3, r3, r2
 8001f94:	1159      	asrs	r1, r3, #5
 8001f96:	17d3      	asrs	r3, r2, #31
 8001f98:	1acb      	subs	r3, r1, r3
 8001f9a:	2164      	movs	r1, #100	; 0x64
 8001f9c:	fb01 f303 	mul.w	r3, r1, r3
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d103      	bne.n	8001fae <check_leap_year+0x82>
 8001fa6:	4b0b      	ldr	r3, [pc, #44]	; (8001fd4 <check_leap_year+0xa8>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	605a      	str	r2, [r3, #4]
 8001fac:	e00d      	b.n	8001fca <check_leap_year+0x9e>
	else if(!(clock.time.year % 4))                                                         clock.leap_year = TRUE;
 8001fae:	4b09      	ldr	r3, [pc, #36]	; (8001fd4 <check_leap_year+0xa8>)
 8001fb0:	68db      	ldr	r3, [r3, #12]
 8001fb2:	f003 0303 	and.w	r3, r3, #3
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d103      	bne.n	8001fc2 <check_leap_year+0x96>
 8001fba:	4b06      	ldr	r3, [pc, #24]	; (8001fd4 <check_leap_year+0xa8>)
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	605a      	str	r2, [r3, #4]
	else                                                                                    clock.leap_year = FALSE;
}
 8001fc0:	e003      	b.n	8001fca <check_leap_year+0x9e>
	else                                                                                    clock.leap_year = FALSE;
 8001fc2:	4b04      	ldr	r3, [pc, #16]	; (8001fd4 <check_leap_year+0xa8>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	605a      	str	r2, [r3, #4]
}
 8001fc8:	e7ff      	b.n	8001fca <check_leap_year+0x9e>
 8001fca:	bf00      	nop
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr
 8001fd4:	2000002c 	.word	0x2000002c
 8001fd8:	51eb851f 	.word	0x51eb851f

08001fdc <set_max_day>:

void set_max_day() {
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
	switch(clock.time.month)
 8001fe0:	4b1c      	ldr	r3, [pc, #112]	; (8002054 <set_max_day+0x78>)
 8001fe2:	691b      	ldr	r3, [r3, #16]
 8001fe4:	3b01      	subs	r3, #1
 8001fe6:	2b0b      	cmp	r3, #11
 8001fe8:	d82e      	bhi.n	8002048 <set_max_day+0x6c>
 8001fea:	a201      	add	r2, pc, #4	; (adr r2, 8001ff0 <set_max_day+0x14>)
 8001fec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ff0:	08002021 	.word	0x08002021
 8001ff4:	08002031 	.word	0x08002031
 8001ff8:	08002021 	.word	0x08002021
 8001ffc:	08002029 	.word	0x08002029
 8002000:	08002021 	.word	0x08002021
 8002004:	08002029 	.word	0x08002029
 8002008:	08002021 	.word	0x08002021
 800200c:	08002021 	.word	0x08002021
 8002010:	08002029 	.word	0x08002029
 8002014:	08002021 	.word	0x08002021
 8002018:	08002029 	.word	0x08002029
 800201c:	08002021 	.word	0x08002021
	{
	case 1: case 3: case 5: case 7: case 8: case 10: case 12:
		clock.time.day = 31;
 8002020:	4b0c      	ldr	r3, [pc, #48]	; (8002054 <set_max_day+0x78>)
 8002022:	221f      	movs	r2, #31
 8002024:	615a      	str	r2, [r3, #20]
		break;
 8002026:	e00f      	b.n	8002048 <set_max_day+0x6c>

	case 4: case 6: case 9: case 11:
		clock.time.day = 30;
 8002028:	4b0a      	ldr	r3, [pc, #40]	; (8002054 <set_max_day+0x78>)
 800202a:	221e      	movs	r2, #30
 800202c:	615a      	str	r2, [r3, #20]
		break;
 800202e:	e00b      	b.n	8002048 <set_max_day+0x6c>

	case 2:
		if(clock.leap_year) clock.time.day = 29;
 8002030:	4b08      	ldr	r3, [pc, #32]	; (8002054 <set_max_day+0x78>)
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d003      	beq.n	8002040 <set_max_day+0x64>
 8002038:	4b06      	ldr	r3, [pc, #24]	; (8002054 <set_max_day+0x78>)
 800203a:	221d      	movs	r2, #29
 800203c:	615a      	str	r2, [r3, #20]
		else                clock.time.day = 28;
		break;
 800203e:	e002      	b.n	8002046 <set_max_day+0x6a>
		else                clock.time.day = 28;
 8002040:	4b04      	ldr	r3, [pc, #16]	; (8002054 <set_max_day+0x78>)
 8002042:	221c      	movs	r2, #28
 8002044:	615a      	str	r2, [r3, #20]
		break;
 8002046:	bf00      	nop
	}
}
 8002048:	bf00      	nop
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	2000002c 	.word	0x2000002c

08002058 <init_clock_config>:
extern Button button4;
extern Buzzer buzzer;
extern CLCD clcd;

void init_clock_config()
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
	clock_config.wait_milisecond = 0;
 800205c:	4b05      	ldr	r3, [pc, #20]	; (8002074 <init_clock_config+0x1c>)
 800205e:	2200      	movs	r2, #0
 8002060:	601a      	str	r2, [r3, #0]
	clock_config.choose = SECOND;
 8002062:	4b04      	ldr	r3, [pc, #16]	; (8002074 <init_clock_config+0x1c>)
 8002064:	2205      	movs	r2, #5
 8002066:	711a      	strb	r2, [r3, #4]
}
 8002068:	bf00      	nop
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr
 8002072:	bf00      	nop
 8002074:	20000054 	.word	0x20000054

08002078 <show_clock_config>:

void show_clock_config()
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af02      	add	r7, sp, #8
	// control flashing elements
	if(clock.time.milisecond < 500) clock.point = ON;
 800207e:	4b2e      	ldr	r3, [pc, #184]	; (8002138 <show_clock_config+0xc0>)
 8002080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002082:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002086:	da03      	bge.n	8002090 <show_clock_config+0x18>
 8002088:	4b2b      	ldr	r3, [pc, #172]	; (8002138 <show_clock_config+0xc0>)
 800208a:	2201      	movs	r2, #1
 800208c:	601a      	str	r2, [r3, #0]
 800208e:	e002      	b.n	8002096 <show_clock_config+0x1e>
	else clock.point = OFF;
 8002090:	4b29      	ldr	r3, [pc, #164]	; (8002138 <show_clock_config+0xc0>)
 8002092:	2200      	movs	r2, #0
 8002094:	601a      	str	r2, [r3, #0]

	// display on CLCD
	sprintf(clcd.str1, "CLOCK %4d.%2d.%2d",
 8002096:	4b28      	ldr	r3, [pc, #160]	; (8002138 <show_clock_config+0xc0>)
 8002098:	68da      	ldr	r2, [r3, #12]
 800209a:	4b27      	ldr	r3, [pc, #156]	; (8002138 <show_clock_config+0xc0>)
 800209c:	6919      	ldr	r1, [r3, #16]
 800209e:	4b26      	ldr	r3, [pc, #152]	; (8002138 <show_clock_config+0xc0>)
 80020a0:	695b      	ldr	r3, [r3, #20]
 80020a2:	9300      	str	r3, [sp, #0]
 80020a4:	460b      	mov	r3, r1
 80020a6:	4925      	ldr	r1, [pc, #148]	; (800213c <show_clock_config+0xc4>)
 80020a8:	4825      	ldr	r0, [pc, #148]	; (8002140 <show_clock_config+0xc8>)
 80020aa:	f003 f97d 	bl	80053a8 <siprintf>
			clock.time.year,
			clock.time.month,
			clock.time.day);
	sprintf(clcd.str2, "SET     %2d:%2d:%2d",
 80020ae:	4b22      	ldr	r3, [pc, #136]	; (8002138 <show_clock_config+0xc0>)
 80020b0:	699a      	ldr	r2, [r3, #24]
 80020b2:	4b21      	ldr	r3, [pc, #132]	; (8002138 <show_clock_config+0xc0>)
 80020b4:	69d9      	ldr	r1, [r3, #28]
 80020b6:	4b20      	ldr	r3, [pc, #128]	; (8002138 <show_clock_config+0xc0>)
 80020b8:	6a1b      	ldr	r3, [r3, #32]
 80020ba:	9300      	str	r3, [sp, #0]
 80020bc:	460b      	mov	r3, r1
 80020be:	4921      	ldr	r1, [pc, #132]	; (8002144 <show_clock_config+0xcc>)
 80020c0:	4821      	ldr	r0, [pc, #132]	; (8002148 <show_clock_config+0xd0>)
 80020c2:	f003 f971 	bl	80053a8 <siprintf>
			clock.time.hour,
			clock.time.minute,
			clock.time.second);

	blink_choose_element();
 80020c6:	f000 f847 	bl	8002158 <blink_choose_element>
	CLCD_Puts(0, 0, clcd.str1);
 80020ca:	4a1d      	ldr	r2, [pc, #116]	; (8002140 <show_clock_config+0xc8>)
 80020cc:	2100      	movs	r1, #0
 80020ce:	2000      	movs	r0, #0
 80020d0:	f7ff f91c 	bl	800130c <CLCD_Puts>
	CLCD_Puts(0, 1, clcd.str2);
 80020d4:	4a1c      	ldr	r2, [pc, #112]	; (8002148 <show_clock_config+0xd0>)
 80020d6:	2101      	movs	r1, #1
 80020d8:	2000      	movs	r0, #0
 80020da:	f7ff f917 	bl	800130c <CLCD_Puts>

	// display on 7-SEG
	_7SEG_SetNumber(DGT1, clock.time.second / 10, OFF);
 80020de:	4b16      	ldr	r3, [pc, #88]	; (8002138 <show_clock_config+0xc0>)
 80020e0:	6a1b      	ldr	r3, [r3, #32]
 80020e2:	4a1a      	ldr	r2, [pc, #104]	; (800214c <show_clock_config+0xd4>)
 80020e4:	fb82 1203 	smull	r1, r2, r2, r3
 80020e8:	1092      	asrs	r2, r2, #2
 80020ea:	17db      	asrs	r3, r3, #31
 80020ec:	1ad3      	subs	r3, r2, r3
 80020ee:	2200      	movs	r2, #0
 80020f0:	4619      	mov	r1, r3
 80020f2:	2000      	movs	r0, #0
 80020f4:	f7fe fb24 	bl	8000740 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, clock.time.second % 10, clock.point);
 80020f8:	4b0f      	ldr	r3, [pc, #60]	; (8002138 <show_clock_config+0xc0>)
 80020fa:	6a1a      	ldr	r2, [r3, #32]
 80020fc:	4b13      	ldr	r3, [pc, #76]	; (800214c <show_clock_config+0xd4>)
 80020fe:	fb83 1302 	smull	r1, r3, r3, r2
 8002102:	1099      	asrs	r1, r3, #2
 8002104:	17d3      	asrs	r3, r2, #31
 8002106:	1ac9      	subs	r1, r1, r3
 8002108:	460b      	mov	r3, r1
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	440b      	add	r3, r1
 800210e:	005b      	lsls	r3, r3, #1
 8002110:	1ad1      	subs	r1, r2, r3
 8002112:	4b09      	ldr	r3, [pc, #36]	; (8002138 <show_clock_config+0xc0>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	461a      	mov	r2, r3
 8002118:	2001      	movs	r0, #1
 800211a:	f7fe fb11 	bl	8000740 <_7SEG_SetNumber>

	// if idle time over 30 seconds, return to clock mode
	if(clock_config.wait_milisecond > 30000) system_mode = CLOCK;
 800211e:	4b0c      	ldr	r3, [pc, #48]	; (8002150 <show_clock_config+0xd8>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f247 5230 	movw	r2, #30000	; 0x7530
 8002126:	4293      	cmp	r3, r2
 8002128:	dd02      	ble.n	8002130 <show_clock_config+0xb8>
 800212a:	4b0a      	ldr	r3, [pc, #40]	; (8002154 <show_clock_config+0xdc>)
 800212c:	2201      	movs	r2, #1
 800212e:	701a      	strb	r2, [r3, #0]
}
 8002130:	bf00      	nop
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	2000002c 	.word	0x2000002c
 800213c:	08005cec 	.word	0x08005cec
 8002140:	200000e8 	.word	0x200000e8
 8002144:	08005d00 	.word	0x08005d00
 8002148:	200000f8 	.word	0x200000f8
 800214c:	66666667 	.word	0x66666667
 8002150:	20000054 	.word	0x20000054
 8002154:	20000000 	.word	0x20000000

08002158 <blink_choose_element>:

void blink_choose_element()
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0
	if(clock_config.wait_milisecond > 250 && !clock.point)
 800215c:	4b28      	ldr	r3, [pc, #160]	; (8002200 <blink_choose_element+0xa8>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2bfa      	cmp	r3, #250	; 0xfa
 8002162:	dd47      	ble.n	80021f4 <blink_choose_element+0x9c>
 8002164:	4b27      	ldr	r3, [pc, #156]	; (8002204 <blink_choose_element+0xac>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d143      	bne.n	80021f4 <blink_choose_element+0x9c>
	{
		switch(clock_config.choose)
 800216c:	4b24      	ldr	r3, [pc, #144]	; (8002200 <blink_choose_element+0xa8>)
 800216e:	791b      	ldrb	r3, [r3, #4]
 8002170:	2b05      	cmp	r3, #5
 8002172:	d840      	bhi.n	80021f6 <blink_choose_element+0x9e>
 8002174:	a201      	add	r2, pc, #4	; (adr r2, 800217c <blink_choose_element+0x24>)
 8002176:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800217a:	bf00      	nop
 800217c:	08002195 	.word	0x08002195
 8002180:	080021af 	.word	0x080021af
 8002184:	080021bd 	.word	0x080021bd
 8002188:	080021cb 	.word	0x080021cb
 800218c:	080021d9 	.word	0x080021d9
 8002190:	080021e7 	.word	0x080021e7
		{
		case YEAR:
			clcd.str1[6] = ' ';
 8002194:	4b1c      	ldr	r3, [pc, #112]	; (8002208 <blink_choose_element+0xb0>)
 8002196:	2220      	movs	r2, #32
 8002198:	719a      	strb	r2, [r3, #6]
			clcd.str1[7] = ' ';
 800219a:	4b1b      	ldr	r3, [pc, #108]	; (8002208 <blink_choose_element+0xb0>)
 800219c:	2220      	movs	r2, #32
 800219e:	71da      	strb	r2, [r3, #7]
			clcd.str1[8] = ' ';
 80021a0:	4b19      	ldr	r3, [pc, #100]	; (8002208 <blink_choose_element+0xb0>)
 80021a2:	2220      	movs	r2, #32
 80021a4:	721a      	strb	r2, [r3, #8]
			clcd.str1[9] = ' ';
 80021a6:	4b18      	ldr	r3, [pc, #96]	; (8002208 <blink_choose_element+0xb0>)
 80021a8:	2220      	movs	r2, #32
 80021aa:	725a      	strb	r2, [r3, #9]
			break;
 80021ac:	e023      	b.n	80021f6 <blink_choose_element+0x9e>
		case MONTH:
			clcd.str1[11] = ' ';
 80021ae:	4b16      	ldr	r3, [pc, #88]	; (8002208 <blink_choose_element+0xb0>)
 80021b0:	2220      	movs	r2, #32
 80021b2:	72da      	strb	r2, [r3, #11]
			clcd.str1[12] = ' ';
 80021b4:	4b14      	ldr	r3, [pc, #80]	; (8002208 <blink_choose_element+0xb0>)
 80021b6:	2220      	movs	r2, #32
 80021b8:	731a      	strb	r2, [r3, #12]
			break;
 80021ba:	e01c      	b.n	80021f6 <blink_choose_element+0x9e>
		case DAY:
			clcd.str1[14] = ' ';
 80021bc:	4b12      	ldr	r3, [pc, #72]	; (8002208 <blink_choose_element+0xb0>)
 80021be:	2220      	movs	r2, #32
 80021c0:	739a      	strb	r2, [r3, #14]
			clcd.str1[15] = ' ';
 80021c2:	4b11      	ldr	r3, [pc, #68]	; (8002208 <blink_choose_element+0xb0>)
 80021c4:	2220      	movs	r2, #32
 80021c6:	73da      	strb	r2, [r3, #15]
			break;
 80021c8:	e015      	b.n	80021f6 <blink_choose_element+0x9e>
		case HOUR:
			clcd.str2[8] = ' ';
 80021ca:	4b0f      	ldr	r3, [pc, #60]	; (8002208 <blink_choose_element+0xb0>)
 80021cc:	2220      	movs	r2, #32
 80021ce:	761a      	strb	r2, [r3, #24]
			clcd.str2[9] = ' ';
 80021d0:	4b0d      	ldr	r3, [pc, #52]	; (8002208 <blink_choose_element+0xb0>)
 80021d2:	2220      	movs	r2, #32
 80021d4:	765a      	strb	r2, [r3, #25]
			break;
 80021d6:	e00e      	b.n	80021f6 <blink_choose_element+0x9e>
		case MINUTE:
			clcd.str2[11] = ' ';
 80021d8:	4b0b      	ldr	r3, [pc, #44]	; (8002208 <blink_choose_element+0xb0>)
 80021da:	2220      	movs	r2, #32
 80021dc:	76da      	strb	r2, [r3, #27]
			clcd.str2[12] = ' ';
 80021de:	4b0a      	ldr	r3, [pc, #40]	; (8002208 <blink_choose_element+0xb0>)
 80021e0:	2220      	movs	r2, #32
 80021e2:	771a      	strb	r2, [r3, #28]
			break;
 80021e4:	e007      	b.n	80021f6 <blink_choose_element+0x9e>
		case SECOND:
			clcd.str2[14] = ' ';
 80021e6:	4b08      	ldr	r3, [pc, #32]	; (8002208 <blink_choose_element+0xb0>)
 80021e8:	2220      	movs	r2, #32
 80021ea:	779a      	strb	r2, [r3, #30]
			clcd.str2[15] = ' ';
 80021ec:	4b06      	ldr	r3, [pc, #24]	; (8002208 <blink_choose_element+0xb0>)
 80021ee:	2220      	movs	r2, #32
 80021f0:	77da      	strb	r2, [r3, #31]
			break;
 80021f2:	e000      	b.n	80021f6 <blink_choose_element+0x9e>
		}
	}
 80021f4:	bf00      	nop
}
 80021f6:	bf00      	nop
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr
 8002200:	20000054 	.word	0x20000054
 8002204:	2000002c 	.word	0x2000002c
 8002208:	200000e8 	.word	0x200000e8

0800220c <next_item>:

void next_item()
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0
	switch(clock_config.choose)
 8002210:	4b18      	ldr	r3, [pc, #96]	; (8002274 <next_item+0x68>)
 8002212:	791b      	ldrb	r3, [r3, #4]
 8002214:	2b05      	cmp	r3, #5
 8002216:	d827      	bhi.n	8002268 <next_item+0x5c>
 8002218:	a201      	add	r2, pc, #4	; (adr r2, 8002220 <next_item+0x14>)
 800221a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800221e:	bf00      	nop
 8002220:	08002261 	.word	0x08002261
 8002224:	08002259 	.word	0x08002259
 8002228:	08002251 	.word	0x08002251
 800222c:	08002249 	.word	0x08002249
 8002230:	08002241 	.word	0x08002241
 8002234:	08002239 	.word	0x08002239
	{
	case SECOND: clock_config.choose = MINUTE; break;
 8002238:	4b0e      	ldr	r3, [pc, #56]	; (8002274 <next_item+0x68>)
 800223a:	2204      	movs	r2, #4
 800223c:	711a      	strb	r2, [r3, #4]
 800223e:	e013      	b.n	8002268 <next_item+0x5c>
	case MINUTE: clock_config.choose = HOUR;   break;
 8002240:	4b0c      	ldr	r3, [pc, #48]	; (8002274 <next_item+0x68>)
 8002242:	2203      	movs	r2, #3
 8002244:	711a      	strb	r2, [r3, #4]
 8002246:	e00f      	b.n	8002268 <next_item+0x5c>
	case HOUR:   clock_config.choose = DAY;    break;
 8002248:	4b0a      	ldr	r3, [pc, #40]	; (8002274 <next_item+0x68>)
 800224a:	2202      	movs	r2, #2
 800224c:	711a      	strb	r2, [r3, #4]
 800224e:	e00b      	b.n	8002268 <next_item+0x5c>
	case DAY:    clock_config.choose = MONTH;  break;
 8002250:	4b08      	ldr	r3, [pc, #32]	; (8002274 <next_item+0x68>)
 8002252:	2201      	movs	r2, #1
 8002254:	711a      	strb	r2, [r3, #4]
 8002256:	e007      	b.n	8002268 <next_item+0x5c>
	case MONTH:  clock_config.choose = YEAR;   break;
 8002258:	4b06      	ldr	r3, [pc, #24]	; (8002274 <next_item+0x68>)
 800225a:	2200      	movs	r2, #0
 800225c:	711a      	strb	r2, [r3, #4]
 800225e:	e003      	b.n	8002268 <next_item+0x5c>
	case YEAR:   clock_config.choose = SECOND; break;
 8002260:	4b04      	ldr	r3, [pc, #16]	; (8002274 <next_item+0x68>)
 8002262:	2205      	movs	r2, #5
 8002264:	711a      	strb	r2, [r3, #4]
 8002266:	bf00      	nop
	}
}
 8002268:	bf00      	nop
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr
 8002272:	bf00      	nop
 8002274:	20000054 	.word	0x20000054

08002278 <increase_once>:

void increase_once()
{
 8002278:	b580      	push	{r7, lr}
 800227a:	af00      	add	r7, sp, #0
	switch(clock_config.choose)
 800227c:	4b35      	ldr	r3, [pc, #212]	; (8002354 <increase_once+0xdc>)
 800227e:	791b      	ldrb	r3, [r3, #4]
 8002280:	2b05      	cmp	r3, #5
 8002282:	d864      	bhi.n	800234e <increase_once+0xd6>
 8002284:	a201      	add	r2, pc, #4	; (adr r2, 800228c <increase_once+0x14>)
 8002286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800228a:	bf00      	nop
 800228c:	08002321 	.word	0x08002321
 8002290:	08002303 	.word	0x08002303
 8002294:	080022e7 	.word	0x080022e7
 8002298:	080022cd 	.word	0x080022cd
 800229c:	080022b3 	.word	0x080022b3
 80022a0:	080022a5 	.word	0x080022a5
	{
	case SECOND:
		clock.time.milisecond = 0;
 80022a4:	4b2c      	ldr	r3, [pc, #176]	; (8002358 <increase_once+0xe0>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	625a      	str	r2, [r3, #36]	; 0x24
		clock.time.second = 0;
 80022aa:	4b2b      	ldr	r3, [pc, #172]	; (8002358 <increase_once+0xe0>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	621a      	str	r2, [r3, #32]
		break;
 80022b0:	e04d      	b.n	800234e <increase_once+0xd6>

	case MINUTE:
		clock.time.minute++;
 80022b2:	4b29      	ldr	r3, [pc, #164]	; (8002358 <increase_once+0xe0>)
 80022b4:	69db      	ldr	r3, [r3, #28]
 80022b6:	3301      	adds	r3, #1
 80022b8:	4a27      	ldr	r2, [pc, #156]	; (8002358 <increase_once+0xe0>)
 80022ba:	61d3      	str	r3, [r2, #28]
		if(clock.time.minute >= 60) clock.time.minute = 0;
 80022bc:	4b26      	ldr	r3, [pc, #152]	; (8002358 <increase_once+0xe0>)
 80022be:	69db      	ldr	r3, [r3, #28]
 80022c0:	2b3b      	cmp	r3, #59	; 0x3b
 80022c2:	dd3f      	ble.n	8002344 <increase_once+0xcc>
 80022c4:	4b24      	ldr	r3, [pc, #144]	; (8002358 <increase_once+0xe0>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	61da      	str	r2, [r3, #28]
		break;
 80022ca:	e03b      	b.n	8002344 <increase_once+0xcc>

	case HOUR:
		clock.time.hour++;
 80022cc:	4b22      	ldr	r3, [pc, #136]	; (8002358 <increase_once+0xe0>)
 80022ce:	699b      	ldr	r3, [r3, #24]
 80022d0:	3301      	adds	r3, #1
 80022d2:	4a21      	ldr	r2, [pc, #132]	; (8002358 <increase_once+0xe0>)
 80022d4:	6193      	str	r3, [r2, #24]
		if(clock.time.hour >= 24) clock.time.hour = 0;
 80022d6:	4b20      	ldr	r3, [pc, #128]	; (8002358 <increase_once+0xe0>)
 80022d8:	699b      	ldr	r3, [r3, #24]
 80022da:	2b17      	cmp	r3, #23
 80022dc:	dd34      	ble.n	8002348 <increase_once+0xd0>
 80022de:	4b1e      	ldr	r3, [pc, #120]	; (8002358 <increase_once+0xe0>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	619a      	str	r2, [r3, #24]
		break;
 80022e4:	e030      	b.n	8002348 <increase_once+0xd0>

	case DAY:
		clock.time.day++;
 80022e6:	4b1c      	ldr	r3, [pc, #112]	; (8002358 <increase_once+0xe0>)
 80022e8:	695b      	ldr	r3, [r3, #20]
 80022ea:	3301      	adds	r3, #1
 80022ec:	4a1a      	ldr	r2, [pc, #104]	; (8002358 <increase_once+0xe0>)
 80022ee:	6153      	str	r3, [r2, #20]
		if(check_day_reach_end()) clock.time.day = 1;
 80022f0:	f7ff fdcc 	bl	8001e8c <check_day_reach_end>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d028      	beq.n	800234c <increase_once+0xd4>
 80022fa:	4b17      	ldr	r3, [pc, #92]	; (8002358 <increase_once+0xe0>)
 80022fc:	2201      	movs	r2, #1
 80022fe:	615a      	str	r2, [r3, #20]
		break;
 8002300:	e024      	b.n	800234c <increase_once+0xd4>

	case MONTH:
		clock.time.month++;
 8002302:	4b15      	ldr	r3, [pc, #84]	; (8002358 <increase_once+0xe0>)
 8002304:	691b      	ldr	r3, [r3, #16]
 8002306:	3301      	adds	r3, #1
 8002308:	4a13      	ldr	r2, [pc, #76]	; (8002358 <increase_once+0xe0>)
 800230a:	6113      	str	r3, [r2, #16]
		if(clock.time.month >= 13) clock.time.month = 1;
 800230c:	4b12      	ldr	r3, [pc, #72]	; (8002358 <increase_once+0xe0>)
 800230e:	691b      	ldr	r3, [r3, #16]
 8002310:	2b0c      	cmp	r3, #12
 8002312:	dd02      	ble.n	800231a <increase_once+0xa2>
 8002314:	4b10      	ldr	r3, [pc, #64]	; (8002358 <increase_once+0xe0>)
 8002316:	2201      	movs	r2, #1
 8002318:	611a      	str	r2, [r3, #16]

		adjust_to_max_day();
 800231a:	f000 f8cf 	bl	80024bc <adjust_to_max_day>
		break;
 800231e:	e016      	b.n	800234e <increase_once+0xd6>

	case YEAR:
		clock.time.year++;
 8002320:	4b0d      	ldr	r3, [pc, #52]	; (8002358 <increase_once+0xe0>)
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	3301      	adds	r3, #1
 8002326:	4a0c      	ldr	r2, [pc, #48]	; (8002358 <increase_once+0xe0>)
 8002328:	60d3      	str	r3, [r2, #12]
		if(clock.time.year > 9999) clock.time.year = 9999;
 800232a:	4b0b      	ldr	r3, [pc, #44]	; (8002358 <increase_once+0xe0>)
 800232c:	68db      	ldr	r3, [r3, #12]
 800232e:	f242 720f 	movw	r2, #9999	; 0x270f
 8002332:	4293      	cmp	r3, r2
 8002334:	dd03      	ble.n	800233e <increase_once+0xc6>
 8002336:	4b08      	ldr	r3, [pc, #32]	; (8002358 <increase_once+0xe0>)
 8002338:	f242 720f 	movw	r2, #9999	; 0x270f
 800233c:	60da      	str	r2, [r3, #12]

		adjust_to_max_day();
 800233e:	f000 f8bd 	bl	80024bc <adjust_to_max_day>
		break;
 8002342:	e004      	b.n	800234e <increase_once+0xd6>
		break;
 8002344:	bf00      	nop
 8002346:	e002      	b.n	800234e <increase_once+0xd6>
		break;
 8002348:	bf00      	nop
 800234a:	e000      	b.n	800234e <increase_once+0xd6>
		break;
 800234c:	bf00      	nop
	}
}
 800234e:	bf00      	nop
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	20000054 	.word	0x20000054
 8002358:	2000002c 	.word	0x2000002c

0800235c <decrease_once>:

void decrease_once()
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
	switch(clock_config.choose)
 8002360:	4b34      	ldr	r3, [pc, #208]	; (8002434 <decrease_once+0xd8>)
 8002362:	791b      	ldrb	r3, [r3, #4]
 8002364:	2b05      	cmp	r3, #5
 8002366:	d862      	bhi.n	800242e <decrease_once+0xd2>
 8002368:	a201      	add	r2, pc, #4	; (adr r2, 8002370 <decrease_once+0x14>)
 800236a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800236e:	bf00      	nop
 8002370:	08002401 	.word	0x08002401
 8002374:	080023e3 	.word	0x080023e3
 8002378:	080023cb 	.word	0x080023cb
 800237c:	080023b1 	.word	0x080023b1
 8002380:	08002397 	.word	0x08002397
 8002384:	08002389 	.word	0x08002389
	{
	case SECOND:
		clock.time.milisecond = 0;
 8002388:	4b2b      	ldr	r3, [pc, #172]	; (8002438 <decrease_once+0xdc>)
 800238a:	2200      	movs	r2, #0
 800238c:	625a      	str	r2, [r3, #36]	; 0x24
		clock.time.second = 0;
 800238e:	4b2a      	ldr	r3, [pc, #168]	; (8002438 <decrease_once+0xdc>)
 8002390:	2200      	movs	r2, #0
 8002392:	621a      	str	r2, [r3, #32]
		break;
 8002394:	e04b      	b.n	800242e <decrease_once+0xd2>

	case MINUTE:
		clock.time.minute--;
 8002396:	4b28      	ldr	r3, [pc, #160]	; (8002438 <decrease_once+0xdc>)
 8002398:	69db      	ldr	r3, [r3, #28]
 800239a:	3b01      	subs	r3, #1
 800239c:	4a26      	ldr	r2, [pc, #152]	; (8002438 <decrease_once+0xdc>)
 800239e:	61d3      	str	r3, [r2, #28]
		if(clock.time.minute < 0) clock.time.minute = 59;
 80023a0:	4b25      	ldr	r3, [pc, #148]	; (8002438 <decrease_once+0xdc>)
 80023a2:	69db      	ldr	r3, [r3, #28]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	da3d      	bge.n	8002424 <decrease_once+0xc8>
 80023a8:	4b23      	ldr	r3, [pc, #140]	; (8002438 <decrease_once+0xdc>)
 80023aa:	223b      	movs	r2, #59	; 0x3b
 80023ac:	61da      	str	r2, [r3, #28]
		break;
 80023ae:	e039      	b.n	8002424 <decrease_once+0xc8>

	case HOUR:
		clock.time.hour--;
 80023b0:	4b21      	ldr	r3, [pc, #132]	; (8002438 <decrease_once+0xdc>)
 80023b2:	699b      	ldr	r3, [r3, #24]
 80023b4:	3b01      	subs	r3, #1
 80023b6:	4a20      	ldr	r2, [pc, #128]	; (8002438 <decrease_once+0xdc>)
 80023b8:	6193      	str	r3, [r2, #24]
		if(clock.time.hour < 0) clock.time.hour = 23;
 80023ba:	4b1f      	ldr	r3, [pc, #124]	; (8002438 <decrease_once+0xdc>)
 80023bc:	699b      	ldr	r3, [r3, #24]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	da32      	bge.n	8002428 <decrease_once+0xcc>
 80023c2:	4b1d      	ldr	r3, [pc, #116]	; (8002438 <decrease_once+0xdc>)
 80023c4:	2217      	movs	r2, #23
 80023c6:	619a      	str	r2, [r3, #24]
		break;
 80023c8:	e02e      	b.n	8002428 <decrease_once+0xcc>

	case DAY:
		clock.time.day--;
 80023ca:	4b1b      	ldr	r3, [pc, #108]	; (8002438 <decrease_once+0xdc>)
 80023cc:	695b      	ldr	r3, [r3, #20]
 80023ce:	3b01      	subs	r3, #1
 80023d0:	4a19      	ldr	r2, [pc, #100]	; (8002438 <decrease_once+0xdc>)
 80023d2:	6153      	str	r3, [r2, #20]
		if(clock.time.day < 1) set_max_day();
 80023d4:	4b18      	ldr	r3, [pc, #96]	; (8002438 <decrease_once+0xdc>)
 80023d6:	695b      	ldr	r3, [r3, #20]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	dc27      	bgt.n	800242c <decrease_once+0xd0>
 80023dc:	f7ff fdfe 	bl	8001fdc <set_max_day>
		break;
 80023e0:	e024      	b.n	800242c <decrease_once+0xd0>

	case MONTH:
		clock.time.month--;
 80023e2:	4b15      	ldr	r3, [pc, #84]	; (8002438 <decrease_once+0xdc>)
 80023e4:	691b      	ldr	r3, [r3, #16]
 80023e6:	3b01      	subs	r3, #1
 80023e8:	4a13      	ldr	r2, [pc, #76]	; (8002438 <decrease_once+0xdc>)
 80023ea:	6113      	str	r3, [r2, #16]
		if(clock.time.month < 1) clock.time.month = 12;
 80023ec:	4b12      	ldr	r3, [pc, #72]	; (8002438 <decrease_once+0xdc>)
 80023ee:	691b      	ldr	r3, [r3, #16]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	dc02      	bgt.n	80023fa <decrease_once+0x9e>
 80023f4:	4b10      	ldr	r3, [pc, #64]	; (8002438 <decrease_once+0xdc>)
 80023f6:	220c      	movs	r2, #12
 80023f8:	611a      	str	r2, [r3, #16]

		adjust_to_max_day();
 80023fa:	f000 f85f 	bl	80024bc <adjust_to_max_day>
		break;
 80023fe:	e016      	b.n	800242e <decrease_once+0xd2>

	case YEAR:
		clock.time.year--;
 8002400:	4b0d      	ldr	r3, [pc, #52]	; (8002438 <decrease_once+0xdc>)
 8002402:	68db      	ldr	r3, [r3, #12]
 8002404:	3b01      	subs	r3, #1
 8002406:	4a0c      	ldr	r2, [pc, #48]	; (8002438 <decrease_once+0xdc>)
 8002408:	60d3      	str	r3, [r2, #12]
		if(clock.time.year < 1900) clock.time.year = 1900;
 800240a:	4b0b      	ldr	r3, [pc, #44]	; (8002438 <decrease_once+0xdc>)
 800240c:	68db      	ldr	r3, [r3, #12]
 800240e:	f240 726b 	movw	r2, #1899	; 0x76b
 8002412:	4293      	cmp	r3, r2
 8002414:	dc03      	bgt.n	800241e <decrease_once+0xc2>
 8002416:	4b08      	ldr	r3, [pc, #32]	; (8002438 <decrease_once+0xdc>)
 8002418:	f240 726c 	movw	r2, #1900	; 0x76c
 800241c:	60da      	str	r2, [r3, #12]

		adjust_to_max_day();
 800241e:	f000 f84d 	bl	80024bc <adjust_to_max_day>
		break;
 8002422:	e004      	b.n	800242e <decrease_once+0xd2>
		break;
 8002424:	bf00      	nop
 8002426:	e002      	b.n	800242e <decrease_once+0xd2>
		break;
 8002428:	bf00      	nop
 800242a:	e000      	b.n	800242e <decrease_once+0xd2>
		break;
 800242c:	bf00      	nop
	}
}
 800242e:	bf00      	nop
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	20000054 	.word	0x20000054
 8002438:	2000002c 	.word	0x2000002c

0800243c <increase_continuous_150ms>:

void increase_continuous_150ms()
{
 800243c:	b580      	push	{r7, lr}
 800243e:	af00      	add	r7, sp, #0
	if(button3.repeating_milisecond >= 150)
 8002440:	4b05      	ldr	r3, [pc, #20]	; (8002458 <increase_continuous_150ms+0x1c>)
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	2b95      	cmp	r3, #149	; 0x95
 8002446:	dd04      	ble.n	8002452 <increase_continuous_150ms+0x16>
	{
		button3.repeating_milisecond = 0;
 8002448:	4b03      	ldr	r3, [pc, #12]	; (8002458 <increase_continuous_150ms+0x1c>)
 800244a:	2200      	movs	r2, #0
 800244c:	609a      	str	r2, [r3, #8]
		increase_once();
 800244e:	f7ff ff13 	bl	8002278 <increase_once>
	}
}
 8002452:	bf00      	nop
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	200001c4 	.word	0x200001c4

0800245c <increase_continuous_20ms>:

void increase_continuous_20ms()
{
 800245c:	b580      	push	{r7, lr}
 800245e:	af00      	add	r7, sp, #0
	if(button3.repeating_milisecond >= 20)
 8002460:	4b05      	ldr	r3, [pc, #20]	; (8002478 <increase_continuous_20ms+0x1c>)
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	2b13      	cmp	r3, #19
 8002466:	dd04      	ble.n	8002472 <increase_continuous_20ms+0x16>
	{
		button3.repeating_milisecond = 0;
 8002468:	4b03      	ldr	r3, [pc, #12]	; (8002478 <increase_continuous_20ms+0x1c>)
 800246a:	2200      	movs	r2, #0
 800246c:	609a      	str	r2, [r3, #8]
		increase_once();
 800246e:	f7ff ff03 	bl	8002278 <increase_once>
	}
}
 8002472:	bf00      	nop
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	200001c4 	.word	0x200001c4

0800247c <decrease_continuous_150ms>:

void decrease_continuous_150ms()
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
	if(button4.repeating_milisecond >= 150)
 8002480:	4b05      	ldr	r3, [pc, #20]	; (8002498 <decrease_continuous_150ms+0x1c>)
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	2b95      	cmp	r3, #149	; 0x95
 8002486:	dd04      	ble.n	8002492 <decrease_continuous_150ms+0x16>
	{
		button4.repeating_milisecond = 0;
 8002488:	4b03      	ldr	r3, [pc, #12]	; (8002498 <decrease_continuous_150ms+0x1c>)
 800248a:	2200      	movs	r2, #0
 800248c:	609a      	str	r2, [r3, #8]
		decrease_once();
 800248e:	f7ff ff65 	bl	800235c <decrease_once>
	}
}
 8002492:	bf00      	nop
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	200001d4 	.word	0x200001d4

0800249c <decrease_continuous_20ms>:

void decrease_continuous_20ms()
{
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
	if(button4.repeating_milisecond >= 20)
 80024a0:	4b05      	ldr	r3, [pc, #20]	; (80024b8 <decrease_continuous_20ms+0x1c>)
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	2b13      	cmp	r3, #19
 80024a6:	dd04      	ble.n	80024b2 <decrease_continuous_20ms+0x16>
	{
		button4.repeating_milisecond = 0;
 80024a8:	4b03      	ldr	r3, [pc, #12]	; (80024b8 <decrease_continuous_20ms+0x1c>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	609a      	str	r2, [r3, #8]
		decrease_once();
 80024ae:	f7ff ff55 	bl	800235c <decrease_once>
	}
}
 80024b2:	bf00      	nop
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	200001d4 	.word	0x200001d4

080024bc <adjust_to_max_day>:

void adjust_to_max_day()
{
 80024bc:	b5b0      	push	{r4, r5, r7, lr}
 80024be:	b08e      	sub	sp, #56	; 0x38
 80024c0:	af00      	add	r7, sp, #0
	int max_day[13] = {-1, 31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31}; // index 1 = month 1
 80024c2:	4b15      	ldr	r3, [pc, #84]	; (8002518 <adjust_to_max_day+0x5c>)
 80024c4:	1d3c      	adds	r4, r7, #4
 80024c6:	461d      	mov	r5, r3
 80024c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80024ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80024ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80024d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80024d4:	682b      	ldr	r3, [r5, #0]
 80024d6:	6023      	str	r3, [r4, #0]

	check_leap_year();
 80024d8:	f7ff fd28 	bl	8001f2c <check_leap_year>
	if(clock.leap_year) max_day[2] = 29;
 80024dc:	4b0f      	ldr	r3, [pc, #60]	; (800251c <adjust_to_max_day+0x60>)
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d001      	beq.n	80024e8 <adjust_to_max_day+0x2c>
 80024e4:	231d      	movs	r3, #29
 80024e6:	60fb      	str	r3, [r7, #12]

	if(clock.time.day > max_day[clock.time.month])
 80024e8:	4b0c      	ldr	r3, [pc, #48]	; (800251c <adjust_to_max_day+0x60>)
 80024ea:	695a      	ldr	r2, [r3, #20]
 80024ec:	4b0b      	ldr	r3, [pc, #44]	; (800251c <adjust_to_max_day+0x60>)
 80024ee:	691b      	ldr	r3, [r3, #16]
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	3338      	adds	r3, #56	; 0x38
 80024f4:	443b      	add	r3, r7
 80024f6:	f853 3c34 	ldr.w	r3, [r3, #-52]
 80024fa:	429a      	cmp	r2, r3
 80024fc:	dd08      	ble.n	8002510 <adjust_to_max_day+0x54>
	   clock.time.day = max_day[clock.time.month];
 80024fe:	4b07      	ldr	r3, [pc, #28]	; (800251c <adjust_to_max_day+0x60>)
 8002500:	691b      	ldr	r3, [r3, #16]
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	3338      	adds	r3, #56	; 0x38
 8002506:	443b      	add	r3, r7
 8002508:	f853 3c34 	ldr.w	r3, [r3, #-52]
 800250c:	4a03      	ldr	r2, [pc, #12]	; (800251c <adjust_to_max_day+0x60>)
 800250e:	6153      	str	r3, [r2, #20]
}
 8002510:	bf00      	nop
 8002512:	3738      	adds	r7, #56	; 0x38
 8002514:	46bd      	mov	sp, r7
 8002516:	bdb0      	pop	{r4, r5, r7, pc}
 8002518:	08005d14 	.word	0x08005d14
 800251c:	2000002c 	.word	0x2000002c

08002520 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b08c      	sub	sp, #48	; 0x30
 8002524:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002526:	f107 031c 	add.w	r3, r7, #28
 800252a:	2200      	movs	r2, #0
 800252c:	601a      	str	r2, [r3, #0]
 800252e:	605a      	str	r2, [r3, #4]
 8002530:	609a      	str	r2, [r3, #8]
 8002532:	60da      	str	r2, [r3, #12]
 8002534:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002536:	2300      	movs	r3, #0
 8002538:	61bb      	str	r3, [r7, #24]
 800253a:	4b72      	ldr	r3, [pc, #456]	; (8002704 <MX_GPIO_Init+0x1e4>)
 800253c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800253e:	4a71      	ldr	r2, [pc, #452]	; (8002704 <MX_GPIO_Init+0x1e4>)
 8002540:	f043 0310 	orr.w	r3, r3, #16
 8002544:	6313      	str	r3, [r2, #48]	; 0x30
 8002546:	4b6f      	ldr	r3, [pc, #444]	; (8002704 <MX_GPIO_Init+0x1e4>)
 8002548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800254a:	f003 0310 	and.w	r3, r3, #16
 800254e:	61bb      	str	r3, [r7, #24]
 8002550:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002552:	2300      	movs	r3, #0
 8002554:	617b      	str	r3, [r7, #20]
 8002556:	4b6b      	ldr	r3, [pc, #428]	; (8002704 <MX_GPIO_Init+0x1e4>)
 8002558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255a:	4a6a      	ldr	r2, [pc, #424]	; (8002704 <MX_GPIO_Init+0x1e4>)
 800255c:	f043 0304 	orr.w	r3, r3, #4
 8002560:	6313      	str	r3, [r2, #48]	; 0x30
 8002562:	4b68      	ldr	r3, [pc, #416]	; (8002704 <MX_GPIO_Init+0x1e4>)
 8002564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002566:	f003 0304 	and.w	r3, r3, #4
 800256a:	617b      	str	r3, [r7, #20]
 800256c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800256e:	2300      	movs	r3, #0
 8002570:	613b      	str	r3, [r7, #16]
 8002572:	4b64      	ldr	r3, [pc, #400]	; (8002704 <MX_GPIO_Init+0x1e4>)
 8002574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002576:	4a63      	ldr	r2, [pc, #396]	; (8002704 <MX_GPIO_Init+0x1e4>)
 8002578:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800257c:	6313      	str	r3, [r2, #48]	; 0x30
 800257e:	4b61      	ldr	r3, [pc, #388]	; (8002704 <MX_GPIO_Init+0x1e4>)
 8002580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002582:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002586:	613b      	str	r3, [r7, #16]
 8002588:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800258a:	2300      	movs	r3, #0
 800258c:	60fb      	str	r3, [r7, #12]
 800258e:	4b5d      	ldr	r3, [pc, #372]	; (8002704 <MX_GPIO_Init+0x1e4>)
 8002590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002592:	4a5c      	ldr	r2, [pc, #368]	; (8002704 <MX_GPIO_Init+0x1e4>)
 8002594:	f043 0301 	orr.w	r3, r3, #1
 8002598:	6313      	str	r3, [r2, #48]	; 0x30
 800259a:	4b5a      	ldr	r3, [pc, #360]	; (8002704 <MX_GPIO_Init+0x1e4>)
 800259c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800259e:	f003 0301 	and.w	r3, r3, #1
 80025a2:	60fb      	str	r3, [r7, #12]
 80025a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80025a6:	2300      	movs	r3, #0
 80025a8:	60bb      	str	r3, [r7, #8]
 80025aa:	4b56      	ldr	r3, [pc, #344]	; (8002704 <MX_GPIO_Init+0x1e4>)
 80025ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ae:	4a55      	ldr	r2, [pc, #340]	; (8002704 <MX_GPIO_Init+0x1e4>)
 80025b0:	f043 0302 	orr.w	r3, r3, #2
 80025b4:	6313      	str	r3, [r2, #48]	; 0x30
 80025b6:	4b53      	ldr	r3, [pc, #332]	; (8002704 <MX_GPIO_Init+0x1e4>)
 80025b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ba:	f003 0302 	and.w	r3, r3, #2
 80025be:	60bb      	str	r3, [r7, #8]
 80025c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80025c2:	2300      	movs	r3, #0
 80025c4:	607b      	str	r3, [r7, #4]
 80025c6:	4b4f      	ldr	r3, [pc, #316]	; (8002704 <MX_GPIO_Init+0x1e4>)
 80025c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ca:	4a4e      	ldr	r2, [pc, #312]	; (8002704 <MX_GPIO_Init+0x1e4>)
 80025cc:	f043 0308 	orr.w	r3, r3, #8
 80025d0:	6313      	str	r3, [r2, #48]	; 0x30
 80025d2:	4b4c      	ldr	r3, [pc, #304]	; (8002704 <MX_GPIO_Init+0x1e4>)
 80025d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d6:	f003 0308 	and.w	r3, r3, #8
 80025da:	607b      	str	r3, [r7, #4]
 80025dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 80025de:	2200      	movs	r2, #0
 80025e0:	21f7      	movs	r1, #247	; 0xf7
 80025e2:	4849      	ldr	r0, [pc, #292]	; (8002708 <MX_GPIO_Init+0x1e8>)
 80025e4:	f001 f96c 	bl	80038c0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_5, GPIO_PIN_RESET);
 80025e8:	2200      	movs	r2, #0
 80025ea:	2121      	movs	r1, #33	; 0x21
 80025ec:	4847      	ldr	r0, [pc, #284]	; (800270c <MX_GPIO_Init+0x1ec>)
 80025ee:	f001 f967 	bl	80038c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80025f2:	2200      	movs	r2, #0
 80025f4:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 80025f8:	4845      	ldr	r0, [pc, #276]	; (8002710 <MX_GPIO_Init+0x1f0>)
 80025fa:	f001 f961 	bl	80038c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 80025fe:	2200      	movs	r2, #0
 8002600:	2140      	movs	r1, #64	; 0x40
 8002602:	4844      	ldr	r0, [pc, #272]	; (8002714 <MX_GPIO_Init+0x1f4>)
 8002604:	f001 f95c 	bl	80038c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE4 PE5 PE6
                           PE7 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8002608:	23f7      	movs	r3, #247	; 0xf7
 800260a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800260c:	2301      	movs	r3, #1
 800260e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002610:	2300      	movs	r3, #0
 8002612:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002614:	2300      	movs	r3, #0
 8002616:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002618:	f107 031c 	add.w	r3, r7, #28
 800261c:	4619      	mov	r1, r3
 800261e:	483a      	ldr	r0, [pc, #232]	; (8002708 <MX_GPIO_Init+0x1e8>)
 8002620:	f000 ff9a 	bl	8003558 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002624:	2308      	movs	r3, #8
 8002626:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002628:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800262c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800262e:	2300      	movs	r3, #0
 8002630:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002632:	f107 031c 	add.w	r3, r7, #28
 8002636:	4619      	mov	r1, r3
 8002638:	4833      	ldr	r0, [pc, #204]	; (8002708 <MX_GPIO_Init+0x1e8>)
 800263a:	f000 ff8d 	bl	8003558 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800263e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002642:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002644:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8002648:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800264a:	2300      	movs	r3, #0
 800264c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800264e:	f107 031c 	add.w	r3, r7, #28
 8002652:	4619      	mov	r1, r3
 8002654:	482f      	ldr	r0, [pc, #188]	; (8002714 <MX_GPIO_Init+0x1f4>)
 8002656:	f000 ff7f 	bl	8003558 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 800265a:	2321      	movs	r3, #33	; 0x21
 800265c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800265e:	2301      	movs	r3, #1
 8002660:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002662:	2300      	movs	r3, #0
 8002664:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002666:	2300      	movs	r3, #0
 8002668:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800266a:	f107 031c 	add.w	r3, r7, #28
 800266e:	4619      	mov	r1, r3
 8002670:	4826      	ldr	r0, [pc, #152]	; (800270c <MX_GPIO_Init+0x1ec>)
 8002672:	f000 ff71 	bl	8003558 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4;
 8002676:	f44f 6382 	mov.w	r3, #1040	; 0x410
 800267a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800267c:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8002680:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002682:	2300      	movs	r3, #0
 8002684:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002686:	f107 031c 	add.w	r3, r7, #28
 800268a:	4619      	mov	r1, r3
 800268c:	4820      	ldr	r0, [pc, #128]	; (8002710 <MX_GPIO_Init+0x1f0>)
 800268e:	f000 ff63 	bl	8003558 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8002692:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8002696:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002698:	2301      	movs	r3, #1
 800269a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269c:	2300      	movs	r3, #0
 800269e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026a0:	2300      	movs	r3, #0
 80026a2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80026a4:	f107 031c 	add.w	r3, r7, #28
 80026a8:	4619      	mov	r1, r3
 80026aa:	4819      	ldr	r0, [pc, #100]	; (8002710 <MX_GPIO_Init+0x1f0>)
 80026ac:	f000 ff54 	bl	8003558 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80026b0:	2340      	movs	r3, #64	; 0x40
 80026b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026b4:	2301      	movs	r3, #1
 80026b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b8:	2300      	movs	r3, #0
 80026ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026bc:	2300      	movs	r3, #0
 80026be:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026c0:	f107 031c 	add.w	r3, r7, #28
 80026c4:	4619      	mov	r1, r3
 80026c6:	4813      	ldr	r0, [pc, #76]	; (8002714 <MX_GPIO_Init+0x1f4>)
 80026c8:	f000 ff46 	bl	8003558 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80026cc:	2200      	movs	r2, #0
 80026ce:	2100      	movs	r1, #0
 80026d0:	2009      	movs	r0, #9
 80026d2:	f000 ff0a 	bl	80034ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80026d6:	2009      	movs	r0, #9
 80026d8:	f000 ff23 	bl	8003522 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80026dc:	2200      	movs	r2, #0
 80026de:	2100      	movs	r1, #0
 80026e0:	200a      	movs	r0, #10
 80026e2:	f000 ff02 	bl	80034ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80026e6:	200a      	movs	r0, #10
 80026e8:	f000 ff1b 	bl	8003522 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80026ec:	2200      	movs	r2, #0
 80026ee:	2100      	movs	r1, #0
 80026f0:	2028      	movs	r0, #40	; 0x28
 80026f2:	f000 fefa 	bl	80034ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80026f6:	2028      	movs	r0, #40	; 0x28
 80026f8:	f000 ff13 	bl	8003522 <HAL_NVIC_EnableIRQ>

}
 80026fc:	bf00      	nop
 80026fe:	3730      	adds	r7, #48	; 0x30
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}
 8002704:	40023800 	.word	0x40023800
 8002708:	40021000 	.word	0x40021000
 800270c:	40020400 	.word	0x40020400
 8002710:	40020c00 	.word	0x40020c00
 8002714:	40020800 	.word	0x40020800

08002718 <lap_measure>:
extern Stopwatch stopwatch;
extern CLCD clcd;

/* lap   */
void lap_measure()
{
 8002718:	b5b0      	push	{r4, r5, r7, lr}
 800271a:	b084      	sub	sp, #16
 800271c:	af04      	add	r7, sp, #16
	// lap 9    .
	if(lap.count == 9) sprintf(clcd.str2, "LAP FULL(9/9)   ");
 800271e:	4b35      	ldr	r3, [pc, #212]	; (80027f4 <lap_measure+0xdc>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	2b09      	cmp	r3, #9
 8002724:	d104      	bne.n	8002730 <lap_measure+0x18>
 8002726:	4934      	ldr	r1, [pc, #208]	; (80027f8 <lap_measure+0xe0>)
 8002728:	4834      	ldr	r0, [pc, #208]	; (80027fc <lap_measure+0xe4>)
 800272a:	f002 fe3d 	bl	80053a8 <siprintf>
 800272e:	e052      	b.n	80027d6 <lap_measure+0xbe>

	// lap 9  lap .
	else
	{
		// lap   stopwatch  .
		lap.record[lap.count].hour = stopwatch.time.hour;
 8002730:	4b30      	ldr	r3, [pc, #192]	; (80027f4 <lap_measure+0xdc>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a32      	ldr	r2, [pc, #200]	; (8002800 <lap_measure+0xe8>)
 8002736:	6852      	ldr	r2, [r2, #4]
 8002738:	492e      	ldr	r1, [pc, #184]	; (80027f4 <lap_measure+0xdc>)
 800273a:	011b      	lsls	r3, r3, #4
 800273c:	440b      	add	r3, r1
 800273e:	3308      	adds	r3, #8
 8002740:	601a      	str	r2, [r3, #0]
		lap.record[lap.count].minute = stopwatch.time.minute;
 8002742:	4b2c      	ldr	r3, [pc, #176]	; (80027f4 <lap_measure+0xdc>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a2e      	ldr	r2, [pc, #184]	; (8002800 <lap_measure+0xe8>)
 8002748:	6892      	ldr	r2, [r2, #8]
 800274a:	492a      	ldr	r1, [pc, #168]	; (80027f4 <lap_measure+0xdc>)
 800274c:	011b      	lsls	r3, r3, #4
 800274e:	440b      	add	r3, r1
 8002750:	330c      	adds	r3, #12
 8002752:	601a      	str	r2, [r3, #0]
		lap.record[lap.count].second = stopwatch.time.second;
 8002754:	4b27      	ldr	r3, [pc, #156]	; (80027f4 <lap_measure+0xdc>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a29      	ldr	r2, [pc, #164]	; (8002800 <lap_measure+0xe8>)
 800275a:	68d2      	ldr	r2, [r2, #12]
 800275c:	4925      	ldr	r1, [pc, #148]	; (80027f4 <lap_measure+0xdc>)
 800275e:	3301      	adds	r3, #1
 8002760:	011b      	lsls	r3, r3, #4
 8002762:	440b      	add	r3, r1
 8002764:	601a      	str	r2, [r3, #0]
		lap.record[lap.count].milisecond = stopwatch.time.milisecond;
 8002766:	4b23      	ldr	r3, [pc, #140]	; (80027f4 <lap_measure+0xdc>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a25      	ldr	r2, [pc, #148]	; (8002800 <lap_measure+0xe8>)
 800276c:	6912      	ldr	r2, [r2, #16]
 800276e:	4921      	ldr	r1, [pc, #132]	; (80027f4 <lap_measure+0xdc>)
 8002770:	3301      	adds	r3, #1
 8002772:	011b      	lsls	r3, r3, #4
 8002774:	440b      	add	r3, r1
 8002776:	3304      	adds	r3, #4
 8002778:	601a      	str	r2, [r3, #0]

		// lap  string .
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
				lap.count + 1,
 800277a:	4b1e      	ldr	r3, [pc, #120]	; (80027f4 <lap_measure+0xdc>)
 800277c:	681b      	ldr	r3, [r3, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 800277e:	1c58      	adds	r0, r3, #1
				lap.record[lap.count].hour,
 8002780:	4b1c      	ldr	r3, [pc, #112]	; (80027f4 <lap_measure+0xdc>)
 8002782:	681b      	ldr	r3, [r3, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 8002784:	4a1b      	ldr	r2, [pc, #108]	; (80027f4 <lap_measure+0xdc>)
 8002786:	011b      	lsls	r3, r3, #4
 8002788:	4413      	add	r3, r2
 800278a:	3308      	adds	r3, #8
 800278c:	681c      	ldr	r4, [r3, #0]
				lap.record[lap.count].minute,
 800278e:	4b19      	ldr	r3, [pc, #100]	; (80027f4 <lap_measure+0xdc>)
 8002790:	681b      	ldr	r3, [r3, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 8002792:	4a18      	ldr	r2, [pc, #96]	; (80027f4 <lap_measure+0xdc>)
 8002794:	011b      	lsls	r3, r3, #4
 8002796:	4413      	add	r3, r2
 8002798:	330c      	adds	r3, #12
 800279a:	681b      	ldr	r3, [r3, #0]
				lap.record[lap.count].second,
 800279c:	4a15      	ldr	r2, [pc, #84]	; (80027f4 <lap_measure+0xdc>)
 800279e:	6812      	ldr	r2, [r2, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 80027a0:	4914      	ldr	r1, [pc, #80]	; (80027f4 <lap_measure+0xdc>)
 80027a2:	3201      	adds	r2, #1
 80027a4:	0112      	lsls	r2, r2, #4
 80027a6:	440a      	add	r2, r1
 80027a8:	6812      	ldr	r2, [r2, #0]
				lap.record[lap.count].milisecond);
 80027aa:	4912      	ldr	r1, [pc, #72]	; (80027f4 <lap_measure+0xdc>)
 80027ac:	6809      	ldr	r1, [r1, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 80027ae:	4d11      	ldr	r5, [pc, #68]	; (80027f4 <lap_measure+0xdc>)
 80027b0:	3101      	adds	r1, #1
 80027b2:	0109      	lsls	r1, r1, #4
 80027b4:	4429      	add	r1, r5
 80027b6:	3104      	adds	r1, #4
 80027b8:	6809      	ldr	r1, [r1, #0]
 80027ba:	9102      	str	r1, [sp, #8]
 80027bc:	9201      	str	r2, [sp, #4]
 80027be:	9300      	str	r3, [sp, #0]
 80027c0:	4623      	mov	r3, r4
 80027c2:	4602      	mov	r2, r0
 80027c4:	490f      	ldr	r1, [pc, #60]	; (8002804 <lap_measure+0xec>)
 80027c6:	480d      	ldr	r0, [pc, #52]	; (80027fc <lap_measure+0xe4>)
 80027c8:	f002 fdee 	bl	80053a8 <siprintf>

		// lap  1 .
		lap.count++;
 80027cc:	4b09      	ldr	r3, [pc, #36]	; (80027f4 <lap_measure+0xdc>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	3301      	adds	r3, #1
 80027d2:	4a08      	ldr	r2, [pc, #32]	; (80027f4 <lap_measure+0xdc>)
 80027d4:	6013      	str	r3, [r2, #0]
	}

	// CLCD lap  .
	CLCD_Puts(0, 1, clcd.str2);
 80027d6:	4a09      	ldr	r2, [pc, #36]	; (80027fc <lap_measure+0xe4>)
 80027d8:	2101      	movs	r1, #1
 80027da:	2000      	movs	r0, #0
 80027dc:	f7fe fd96 	bl	800130c <CLCD_Puts>

	//   lap   ,     .
	lap.show_num = 0;
 80027e0:	4b04      	ldr	r3, [pc, #16]	; (80027f4 <lap_measure+0xdc>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	605a      	str	r2, [r3, #4]

	//    lap     .
	lap.state = READY;
 80027e6:	4b03      	ldr	r3, [pc, #12]	; (80027f4 <lap_measure+0xdc>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
}
 80027ee:	bf00      	nop
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bdb0      	pop	{r4, r5, r7, pc}
 80027f4:	20000108 	.word	0x20000108
 80027f8:	08005d48 	.word	0x08005d48
 80027fc:	200000f8 	.word	0x200000f8
 8002800:	20000004 	.word	0x20000004
 8002804:	08005d5c 	.word	0x08005d5c

08002808 <lap_display_record>:


/*  lap   */
void lap_display_record()
{
 8002808:	b5f0      	push	{r4, r5, r6, r7, lr}
 800280a:	b085      	sub	sp, #20
 800280c:	af04      	add	r7, sp, #16
	//  lap ,  .
	if(lap.count == 0) sprintf(clcd.str2, "NO LAP          ");
 800280e:	4b28      	ldr	r3, [pc, #160]	; (80028b0 <lap_display_record+0xa8>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d104      	bne.n	8002820 <lap_display_record+0x18>
 8002816:	4927      	ldr	r1, [pc, #156]	; (80028b4 <lap_display_record+0xac>)
 8002818:	4827      	ldr	r0, [pc, #156]	; (80028b8 <lap_display_record+0xb0>)
 800281a:	f002 fdc5 	bl	80053a8 <siprintf>
 800281e:	e039      	b.n	8002894 <lap_display_record+0x8c>

	//  lap ,   lap  .
	else
	{
		//  lap  ,   lap .
		if(lap.show_num == lap.count) lap.show_num = 0;
 8002820:	4b23      	ldr	r3, [pc, #140]	; (80028b0 <lap_display_record+0xa8>)
 8002822:	685a      	ldr	r2, [r3, #4]
 8002824:	4b22      	ldr	r3, [pc, #136]	; (80028b0 <lap_display_record+0xa8>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	429a      	cmp	r2, r3
 800282a:	d102      	bne.n	8002832 <lap_display_record+0x2a>
 800282c:	4b20      	ldr	r3, [pc, #128]	; (80028b0 <lap_display_record+0xa8>)
 800282e:	2200      	movs	r2, #0
 8002830:	605a      	str	r2, [r3, #4]

		//  lap  string  .
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
				lap.show_num + 1,
 8002832:	4b1f      	ldr	r3, [pc, #124]	; (80028b0 <lap_display_record+0xa8>)
 8002834:	685b      	ldr	r3, [r3, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 8002836:	1c5c      	adds	r4, r3, #1
 8002838:	4b1d      	ldr	r3, [pc, #116]	; (80028b0 <lap_display_record+0xa8>)
 800283a:	681d      	ldr	r5, [r3, #0]
				lap.count,
				lap.record[lap.show_num].hour,
 800283c:	4b1c      	ldr	r3, [pc, #112]	; (80028b0 <lap_display_record+0xa8>)
 800283e:	685b      	ldr	r3, [r3, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 8002840:	4a1b      	ldr	r2, [pc, #108]	; (80028b0 <lap_display_record+0xa8>)
 8002842:	011b      	lsls	r3, r3, #4
 8002844:	4413      	add	r3, r2
 8002846:	3308      	adds	r3, #8
 8002848:	681b      	ldr	r3, [r3, #0]
				lap.record[lap.show_num].minute,
 800284a:	4a19      	ldr	r2, [pc, #100]	; (80028b0 <lap_display_record+0xa8>)
 800284c:	6852      	ldr	r2, [r2, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 800284e:	4918      	ldr	r1, [pc, #96]	; (80028b0 <lap_display_record+0xa8>)
 8002850:	0112      	lsls	r2, r2, #4
 8002852:	440a      	add	r2, r1
 8002854:	320c      	adds	r2, #12
 8002856:	6812      	ldr	r2, [r2, #0]
				lap.record[lap.show_num].second,
 8002858:	4915      	ldr	r1, [pc, #84]	; (80028b0 <lap_display_record+0xa8>)
 800285a:	6849      	ldr	r1, [r1, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 800285c:	4814      	ldr	r0, [pc, #80]	; (80028b0 <lap_display_record+0xa8>)
 800285e:	3101      	adds	r1, #1
 8002860:	0109      	lsls	r1, r1, #4
 8002862:	4401      	add	r1, r0
 8002864:	6809      	ldr	r1, [r1, #0]
				lap.record[lap.show_num].milisecond);
 8002866:	4812      	ldr	r0, [pc, #72]	; (80028b0 <lap_display_record+0xa8>)
 8002868:	6840      	ldr	r0, [r0, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 800286a:	4e11      	ldr	r6, [pc, #68]	; (80028b0 <lap_display_record+0xa8>)
 800286c:	3001      	adds	r0, #1
 800286e:	0100      	lsls	r0, r0, #4
 8002870:	4430      	add	r0, r6
 8002872:	3004      	adds	r0, #4
 8002874:	6800      	ldr	r0, [r0, #0]
 8002876:	9003      	str	r0, [sp, #12]
 8002878:	9102      	str	r1, [sp, #8]
 800287a:	9201      	str	r2, [sp, #4]
 800287c:	9300      	str	r3, [sp, #0]
 800287e:	462b      	mov	r3, r5
 8002880:	4622      	mov	r2, r4
 8002882:	490e      	ldr	r1, [pc, #56]	; (80028bc <lap_display_record+0xb4>)
 8002884:	480c      	ldr	r0, [pc, #48]	; (80028b8 <lap_display_record+0xb0>)
 8002886:	f002 fd8f 	bl	80053a8 <siprintf>

		//    lap    ,  1 .
		lap.show_num++;
 800288a:	4b09      	ldr	r3, [pc, #36]	; (80028b0 <lap_display_record+0xa8>)
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	3301      	adds	r3, #1
 8002890:	4a07      	ldr	r2, [pc, #28]	; (80028b0 <lap_display_record+0xa8>)
 8002892:	6053      	str	r3, [r2, #4]
	}

	//  lap  CLCD   ,
	CLCD_Puts(0, 1, clcd.str2);
 8002894:	4a08      	ldr	r2, [pc, #32]	; (80028b8 <lap_display_record+0xb0>)
 8002896:	2101      	movs	r1, #1
 8002898:	2000      	movs	r0, #0
 800289a:	f7fe fd37 	bl	800130c <CLCD_Puts>

	//  lap      .
	lap.state = READY;
 800289e:	4b04      	ldr	r3, [pc, #16]	; (80028b0 <lap_display_record+0xa8>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
}
 80028a6:	bf00      	nop
 80028a8:	3704      	adds	r7, #4
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80028ae:	bf00      	nop
 80028b0:	20000108 	.word	0x20000108
 80028b4:	08005d78 	.word	0x08005d78
 80028b8:	200000f8 	.word	0x200000f8
 80028bc:	08005d8c 	.word	0x08005d8c

080028c0 <lap_clear>:


/* lap    */
void lap_clear()
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	af00      	add	r7, sp, #0
	//  lap    .
	lap.count = 0;
 80028c4:	4b0a      	ldr	r3, [pc, #40]	; (80028f0 <lap_clear+0x30>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	601a      	str	r2, [r3, #0]
	lap.show_num = 0;
 80028ca:	4b09      	ldr	r3, [pc, #36]	; (80028f0 <lap_clear+0x30>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	605a      	str	r2, [r3, #4]
	sprintf(clcd.str2, "                ");
 80028d0:	4908      	ldr	r1, [pc, #32]	; (80028f4 <lap_clear+0x34>)
 80028d2:	4809      	ldr	r0, [pc, #36]	; (80028f8 <lap_clear+0x38>)
 80028d4:	f002 fd68 	bl	80053a8 <siprintf>
	CLCD_Puts(0, 1, clcd.str2);
 80028d8:	4a07      	ldr	r2, [pc, #28]	; (80028f8 <lap_clear+0x38>)
 80028da:	2101      	movs	r1, #1
 80028dc:	2000      	movs	r0, #0
 80028de:	f7fe fd15 	bl	800130c <CLCD_Puts>

	//    lap      .
	lap.state = READY;
 80028e2:	4b03      	ldr	r3, [pc, #12]	; (80028f0 <lap_clear+0x30>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
}
 80028ea:	bf00      	nop
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	20000108 	.word	0x20000108
 80028f4:	08005da8 	.word	0x08005da8
 80028f8:	200000f8 	.word	0x200000f8

080028fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002900:	f000 fc82 	bl	8003208 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002904:	f000 f86e 	bl	80029e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002908:	f7ff fe0a 	bl	8002520 <MX_GPIO_Init>
  MX_TIM6_Init();
 800290c:	f000 fbae 	bl	800306c <MX_TIM6_Init>
  MX_TIM2_Init();
 8002910:	f000 fb36 	bl	8002f80 <MX_TIM2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8002914:	f000 f8d0 	bl	8002ab8 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  L_RED_LED_OFF();
 8002918:	2201      	movs	r2, #1
 800291a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800291e:	482b      	ldr	r0, [pc, #172]	; (80029cc <main+0xd0>)
 8002920:	f000 ffce 	bl	80038c0 <HAL_GPIO_WritePin>
  L_GREEN_LED_OFF();
 8002924:	2201      	movs	r2, #1
 8002926:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800292a:	4828      	ldr	r0, [pc, #160]	; (80029cc <main+0xd0>)
 800292c:	f000 ffc8 	bl	80038c0 <HAL_GPIO_WritePin>
  L_BLUE_LED_OFF();
 8002930:	2201      	movs	r2, #1
 8002932:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002936:	4825      	ldr	r0, [pc, #148]	; (80029cc <main+0xd0>)
 8002938:	f000 ffc2 	bl	80038c0 <HAL_GPIO_WritePin>
  R_RED_LED_OFF();
 800293c:	2201      	movs	r2, #1
 800293e:	2140      	movs	r1, #64	; 0x40
 8002940:	4823      	ldr	r0, [pc, #140]	; (80029d0 <main+0xd4>)
 8002942:	f000 ffbd 	bl	80038c0 <HAL_GPIO_WritePin>
  R_GREEN_LED_OFF();
 8002946:	2201      	movs	r2, #1
 8002948:	2120      	movs	r1, #32
 800294a:	4822      	ldr	r0, [pc, #136]	; (80029d4 <main+0xd8>)
 800294c:	f000 ffb8 	bl	80038c0 <HAL_GPIO_WritePin>
  R_BLUE_LED_OFF();
 8002950:	2201      	movs	r2, #1
 8002952:	2101      	movs	r1, #1
 8002954:	481f      	ldr	r0, [pc, #124]	; (80029d4 <main+0xd8>)
 8002956:	f000 ffb3 	bl	80038c0 <HAL_GPIO_WritePin>

  HAL_TIM_Base_Start_IT(&htim6);
 800295a:	481f      	ldr	r0, [pc, #124]	; (80029d8 <main+0xdc>)
 800295c:	f001 fc96 	bl	800428c <HAL_TIM_Base_Start_IT>
  _7SEG_GPIO_Init();
 8002960:	f7fd fe08 	bl	8000574 <_7SEG_GPIO_Init>
  CLCD_GPIO_Init();
 8002964:	f7fe face 	bl	8000f04 <CLCD_GPIO_Init>
  CLCD_Init();
 8002968:	f7fe fcf5 	bl	8001356 <CLCD_Init>
  CLCD_Clear();
 800296c:	f7fe fd15 	bl	800139a <CLCD_Clear>
  init_clock();
 8002970:	f7ff f97e 	bl	8001c70 <init_clock>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  switch(system_mode)
 8002974:	4b19      	ldr	r3, [pc, #100]	; (80029dc <main+0xe0>)
 8002976:	781b      	ldrb	r3, [r3, #0]
 8002978:	2b02      	cmp	r3, #2
 800297a:	d021      	beq.n	80029c0 <main+0xc4>
 800297c:	2b02      	cmp	r3, #2
 800297e:	dcf9      	bgt.n	8002974 <main+0x78>
 8002980:	2b00      	cmp	r3, #0
 8002982:	d002      	beq.n	800298a <main+0x8e>
 8002984:	2b01      	cmp	r3, #1
 8002986:	d018      	beq.n	80029ba <main+0xbe>
 8002988:	e7f4      	b.n	8002974 <main+0x78>
	  {
	    case STOPWATCH:
	    	stopwatch_show_time();
 800298a:	f000 fa2b 	bl	8002de4 <stopwatch_show_time>

			switch(lap.state)
 800298e:	4b14      	ldr	r3, [pc, #80]	; (80029e0 <main+0xe4>)
 8002990:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8002994:	2b03      	cmp	r3, #3
 8002996:	d00c      	beq.n	80029b2 <main+0xb6>
 8002998:	2b03      	cmp	r3, #3
 800299a:	dc14      	bgt.n	80029c6 <main+0xca>
 800299c:	2b01      	cmp	r3, #1
 800299e:	d002      	beq.n	80029a6 <main+0xaa>
 80029a0:	2b02      	cmp	r3, #2
 80029a2:	d003      	beq.n	80029ac <main+0xb0>
			case MEASURE : lap_measure(); break;
			case DISPLAY_RECORD : lap_display_record(); break;
			case CLEAR : lap_clear(); break;
			}

			break;
 80029a4:	e00f      	b.n	80029c6 <main+0xca>
			case MEASURE : lap_measure(); break;
 80029a6:	f7ff feb7 	bl	8002718 <lap_measure>
 80029aa:	e005      	b.n	80029b8 <main+0xbc>
			case DISPLAY_RECORD : lap_display_record(); break;
 80029ac:	f7ff ff2c 	bl	8002808 <lap_display_record>
 80029b0:	e002      	b.n	80029b8 <main+0xbc>
			case CLEAR : lap_clear(); break;
 80029b2:	f7ff ff85 	bl	80028c0 <lap_clear>
 80029b6:	bf00      	nop
			break;
 80029b8:	e005      	b.n	80029c6 <main+0xca>

		case CLOCK:
			show_clock();
 80029ba:	f7ff f961 	bl	8001c80 <show_clock>

			break;
 80029be:	e003      	b.n	80029c8 <main+0xcc>

		case CLOCK_CONFIG:
			show_clock_config();
 80029c0:	f7ff fb5a 	bl	8002078 <show_clock_config>

			break;
 80029c4:	e000      	b.n	80029c8 <main+0xcc>
			break;
 80029c6:	bf00      	nop
	  switch(system_mode)
 80029c8:	e7d4      	b.n	8002974 <main+0x78>
 80029ca:	bf00      	nop
 80029cc:	40020c00 	.word	0x40020c00
 80029d0:	40020800 	.word	0x40020800
 80029d4:	40020400 	.word	0x40020400
 80029d8:	20000230 	.word	0x20000230
 80029dc:	20000000 	.word	0x20000000
 80029e0:	20000108 	.word	0x20000108

080029e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b094      	sub	sp, #80	; 0x50
 80029e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80029ea:	f107 0320 	add.w	r3, r7, #32
 80029ee:	2230      	movs	r2, #48	; 0x30
 80029f0:	2100      	movs	r1, #0
 80029f2:	4618      	mov	r0, r3
 80029f4:	f002 fcd0 	bl	8005398 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80029f8:	f107 030c 	add.w	r3, r7, #12
 80029fc:	2200      	movs	r2, #0
 80029fe:	601a      	str	r2, [r3, #0]
 8002a00:	605a      	str	r2, [r3, #4]
 8002a02:	609a      	str	r2, [r3, #8]
 8002a04:	60da      	str	r2, [r3, #12]
 8002a06:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a08:	2300      	movs	r3, #0
 8002a0a:	60bb      	str	r3, [r7, #8]
 8002a0c:	4b28      	ldr	r3, [pc, #160]	; (8002ab0 <SystemClock_Config+0xcc>)
 8002a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a10:	4a27      	ldr	r2, [pc, #156]	; (8002ab0 <SystemClock_Config+0xcc>)
 8002a12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a16:	6413      	str	r3, [r2, #64]	; 0x40
 8002a18:	4b25      	ldr	r3, [pc, #148]	; (8002ab0 <SystemClock_Config+0xcc>)
 8002a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a20:	60bb      	str	r3, [r7, #8]
 8002a22:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a24:	2300      	movs	r3, #0
 8002a26:	607b      	str	r3, [r7, #4]
 8002a28:	4b22      	ldr	r3, [pc, #136]	; (8002ab4 <SystemClock_Config+0xd0>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a21      	ldr	r2, [pc, #132]	; (8002ab4 <SystemClock_Config+0xd0>)
 8002a2e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a32:	6013      	str	r3, [r2, #0]
 8002a34:	4b1f      	ldr	r3, [pc, #124]	; (8002ab4 <SystemClock_Config+0xd0>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a3c:	607b      	str	r3, [r7, #4]
 8002a3e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002a40:	2302      	movs	r3, #2
 8002a42:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002a44:	2301      	movs	r3, #1
 8002a46:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002a48:	2310      	movs	r3, #16
 8002a4a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a4c:	2302      	movs	r3, #2
 8002a4e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002a50:	2300      	movs	r3, #0
 8002a52:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002a54:	2308      	movs	r3, #8
 8002a56:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002a58:	23a8      	movs	r3, #168	; 0xa8
 8002a5a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002a60:	2304      	movs	r3, #4
 8002a62:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a64:	f107 0320 	add.w	r3, r7, #32
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f000 ff5b 	bl	8003924 <HAL_RCC_OscConfig>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d001      	beq.n	8002a78 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002a74:	f000 f93a 	bl	8002cec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a78:	230f      	movs	r3, #15
 8002a7a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a7c:	2302      	movs	r3, #2
 8002a7e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a80:	2300      	movs	r3, #0
 8002a82:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002a84:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002a88:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002a8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a8e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002a90:	f107 030c 	add.w	r3, r7, #12
 8002a94:	2105      	movs	r1, #5
 8002a96:	4618      	mov	r0, r3
 8002a98:	f001 f9bc 	bl	8003e14 <HAL_RCC_ClockConfig>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d001      	beq.n	8002aa6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002aa2:	f000 f923 	bl	8002cec <Error_Handler>
  }
}
 8002aa6:	bf00      	nop
 8002aa8:	3750      	adds	r7, #80	; 0x50
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	40023800 	.word	0x40023800
 8002ab4:	40007000 	.word	0x40007000

08002ab8 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	af00      	add	r7, sp, #0
  /* TIM6_DAC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002abc:	2200      	movs	r2, #0
 8002abe:	2100      	movs	r1, #0
 8002ac0:	2036      	movs	r0, #54	; 0x36
 8002ac2:	f000 fd12 	bl	80034ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002ac6:	2036      	movs	r0, #54	; 0x36
 8002ac8:	f000 fd2b 	bl	8003522 <HAL_NVIC_EnableIRQ>
}
 8002acc:	bf00      	nop
 8002ace:	bd80      	pop	{r7, pc}

08002ad0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a31      	ldr	r2, [pc, #196]	; (8002ba4 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d15b      	bne.n	8002b9a <HAL_TIM_PeriodElapsedCallback+0xca>
	{
		// timers for system
		clock.time.milisecond++;
 8002ae2:	4b31      	ldr	r3, [pc, #196]	; (8002ba8 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8002ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	4a2f      	ldr	r2, [pc, #188]	; (8002ba8 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8002aea:	6253      	str	r3, [r2, #36]	; 0x24
		clock_convert_time_format();
 8002aec:	f7ff f972 	bl	8001dd4 <clock_convert_time_format>

		clock_config.wait_milisecond++;
 8002af0:	4b2e      	ldr	r3, [pc, #184]	; (8002bac <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	3301      	adds	r3, #1
 8002af6:	4a2d      	ldr	r2, [pc, #180]	; (8002bac <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8002af8:	6013      	str	r3, [r2, #0]

		if(stopwatch.state == RUNNING)
 8002afa:	4b2d      	ldr	r3, [pc, #180]	; (8002bb0 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8002afc:	7d1b      	ldrb	r3, [r3, #20]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d106      	bne.n	8002b10 <HAL_TIM_PeriodElapsedCallback+0x40>
		{
			stopwatch.time.milisecond++;
 8002b02:	4b2b      	ldr	r3, [pc, #172]	; (8002bb0 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8002b04:	691b      	ldr	r3, [r3, #16]
 8002b06:	3301      	adds	r3, #1
 8002b08:	4a29      	ldr	r2, [pc, #164]	; (8002bb0 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8002b0a:	6113      	str	r3, [r2, #16]
			stopwatch_convert_time_format();
 8002b0c:	f000 f9c2 	bl	8002e94 <stopwatch_convert_time_format>
		}
		if(buzzer.state == BEEP)
 8002b10:	4b28      	ldr	r3, [pc, #160]	; (8002bb4 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8002b12:	7b1b      	ldrb	r3, [r3, #12]
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d106      	bne.n	8002b26 <HAL_TIM_PeriodElapsedCallback+0x56>
		{
			buzzer.running_milisecond++;
 8002b18:	4b26      	ldr	r3, [pc, #152]	; (8002bb4 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	3301      	adds	r3, #1
 8002b1e:	4a25      	ldr	r2, [pc, #148]	; (8002bb4 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8002b20:	6013      	str	r3, [r2, #0]
			beep_buzzer_check();
 8002b22:	f7ff f889 	bl	8001c38 <beep_buzzer_check>
		}

		// timers for buttons
		if(CHECK_SW1_PRESSING())
 8002b26:	2108      	movs	r1, #8
 8002b28:	4823      	ldr	r0, [pc, #140]	; (8002bb8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8002b2a:	f000 feb1 	bl	8003890 <HAL_GPIO_ReadPin>
 8002b2e:	4603      	mov	r3, r0
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d106      	bne.n	8002b42 <HAL_TIM_PeriodElapsedCallback+0x72>
		{
			button1.hold_milisecond++;
 8002b34:	4b21      	ldr	r3, [pc, #132]	; (8002bbc <HAL_TIM_PeriodElapsedCallback+0xec>)
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	3301      	adds	r3, #1
 8002b3a:	4a20      	ldr	r2, [pc, #128]	; (8002bbc <HAL_TIM_PeriodElapsedCallback+0xec>)
 8002b3c:	6053      	str	r3, [r2, #4]
			button1_measure_hold();
 8002b3e:	f7fe fc45 	bl	80013cc <button1_measure_hold>
		}
		if(CHECK_SW2_PRESSING())
 8002b42:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b46:	481e      	ldr	r0, [pc, #120]	; (8002bc0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8002b48:	f000 fea2 	bl	8003890 <HAL_GPIO_ReadPin>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d106      	bne.n	8002b60 <HAL_TIM_PeriodElapsedCallback+0x90>
		{
			button2.hold_milisecond++;
 8002b52:	4b1c      	ldr	r3, [pc, #112]	; (8002bc4 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	3301      	adds	r3, #1
 8002b58:	4a1a      	ldr	r2, [pc, #104]	; (8002bc4 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8002b5a:	6053      	str	r3, [r2, #4]
			button2_measure_hold();
 8002b5c:	f7fe fd3e 	bl	80015dc <button2_measure_hold>
		}
		if(CHECK_SW3_PRESSING())
 8002b60:	2110      	movs	r1, #16
 8002b62:	4819      	ldr	r0, [pc, #100]	; (8002bc8 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8002b64:	f000 fe94 	bl	8003890 <HAL_GPIO_ReadPin>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d106      	bne.n	8002b7c <HAL_TIM_PeriodElapsedCallback+0xac>
		{
			button3.hold_milisecond++;
 8002b6e:	4b17      	ldr	r3, [pc, #92]	; (8002bcc <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	3301      	adds	r3, #1
 8002b74:	4a15      	ldr	r2, [pc, #84]	; (8002bcc <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8002b76:	6053      	str	r3, [r2, #4]
			button3_measure_hold();
 8002b78:	f7fe fe30 	bl	80017dc <button3_measure_hold>
		}
		if(CHECK_SW4_PRESSING())
 8002b7c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002b80:	4811      	ldr	r0, [pc, #68]	; (8002bc8 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8002b82:	f000 fe85 	bl	8003890 <HAL_GPIO_ReadPin>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d106      	bne.n	8002b9a <HAL_TIM_PeriodElapsedCallback+0xca>
		{
			button4.hold_milisecond++;
 8002b8c:	4b10      	ldr	r3, [pc, #64]	; (8002bd0 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	3301      	adds	r3, #1
 8002b92:	4a0f      	ldr	r2, [pc, #60]	; (8002bd0 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8002b94:	6053      	str	r3, [r2, #4]
			button4_measure_hold();
 8002b96:	f7fe ff3b 	bl	8001a10 <button4_measure_hold>
		}
	}
}
 8002b9a:	bf00      	nop
 8002b9c:	3708      	adds	r7, #8
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	40001000 	.word	0x40001000
 8002ba8:	2000002c 	.word	0x2000002c
 8002bac:	20000054 	.word	0x20000054
 8002bb0:	20000004 	.word	0x20000004
 8002bb4:	2000001c 	.word	0x2000001c
 8002bb8:	40021000 	.word	0x40021000
 8002bbc:	200001a4 	.word	0x200001a4
 8002bc0:	40020800 	.word	0x40020800
 8002bc4:	200001b4 	.word	0x200001b4
 8002bc8:	40020c00 	.word	0x40020c00
 8002bcc:	200001c4 	.word	0x200001c4
 8002bd0:	200001d4 	.word	0x200001d4

08002bd4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b082      	sub	sp, #8
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	4603      	mov	r3, r0
 8002bdc:	80fb      	strh	r3, [r7, #6]
	// SW1 press
	if(GPIO_Pin == SW1 && CHECK_SW1_PRESSING())
 8002bde:	88fb      	ldrh	r3, [r7, #6]
 8002be0:	2b08      	cmp	r3, #8
 8002be2:	d10d      	bne.n	8002c00 <HAL_GPIO_EXTI_Callback+0x2c>
 8002be4:	2108      	movs	r1, #8
 8002be6:	483e      	ldr	r0, [pc, #248]	; (8002ce0 <HAL_GPIO_EXTI_Callback+0x10c>)
 8002be8:	f000 fe52 	bl	8003890 <HAL_GPIO_ReadPin>
 8002bec:	4603      	mov	r3, r0
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d106      	bne.n	8002c00 <HAL_GPIO_EXTI_Callback+0x2c>
	{
		button1_start();
 8002bf2:	f7fe fbdd 	bl	80013b0 <button1_start>
		beep_buzzer(30, LOW);
 8002bf6:	f643 2198 	movw	r1, #15000	; 0x3a98
 8002bfa:	201e      	movs	r0, #30
 8002bfc:	f7fe fff8 	bl	8001bf0 <beep_buzzer>
	}

	// SW1 release
	if(GPIO_Pin == SW1 && !CHECK_SW1_PRESSING())
 8002c00:	88fb      	ldrh	r3, [r7, #6]
 8002c02:	2b08      	cmp	r3, #8
 8002c04:	d108      	bne.n	8002c18 <HAL_GPIO_EXTI_Callback+0x44>
 8002c06:	2108      	movs	r1, #8
 8002c08:	4835      	ldr	r0, [pc, #212]	; (8002ce0 <HAL_GPIO_EXTI_Callback+0x10c>)
 8002c0a:	f000 fe41 	bl	8003890 <HAL_GPIO_ReadPin>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d001      	beq.n	8002c18 <HAL_GPIO_EXTI_Callback+0x44>
	{
		button1_finish();
 8002c14:	f7fe fc77 	bl	8001506 <button1_finish>
	}

	// SW2 press
	if(GPIO_Pin == SW2 && CHECK_SW2_PRESSING())
 8002c18:	88fb      	ldrh	r3, [r7, #6]
 8002c1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c1e:	d10e      	bne.n	8002c3e <HAL_GPIO_EXTI_Callback+0x6a>
 8002c20:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002c24:	482f      	ldr	r0, [pc, #188]	; (8002ce4 <HAL_GPIO_EXTI_Callback+0x110>)
 8002c26:	f000 fe33 	bl	8003890 <HAL_GPIO_ReadPin>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d106      	bne.n	8002c3e <HAL_GPIO_EXTI_Callback+0x6a>
	{
		button2_start();
 8002c30:	f7fe fcbc 	bl	80015ac <button2_start>
		beep_buzzer(30, LOW);
 8002c34:	f643 2198 	movw	r1, #15000	; 0x3a98
 8002c38:	201e      	movs	r0, #30
 8002c3a:	f7fe ffd9 	bl	8001bf0 <beep_buzzer>
	}

	// SW2 release
	if(GPIO_Pin == SW2 && !CHECK_SW2_PRESSING())
 8002c3e:	88fb      	ldrh	r3, [r7, #6]
 8002c40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c44:	d109      	bne.n	8002c5a <HAL_GPIO_EXTI_Callback+0x86>
 8002c46:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002c4a:	4826      	ldr	r0, [pc, #152]	; (8002ce4 <HAL_GPIO_EXTI_Callback+0x110>)
 8002c4c:	f000 fe20 	bl	8003890 <HAL_GPIO_ReadPin>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d001      	beq.n	8002c5a <HAL_GPIO_EXTI_Callback+0x86>
	{
		button2_finish();
 8002c56:	f7fe fd4a 	bl	80016ee <button2_finish>
	}


	// SW3 press
	if(GPIO_Pin == SW3 && CHECK_SW3_PRESSING())
 8002c5a:	88fb      	ldrh	r3, [r7, #6]
 8002c5c:	2b10      	cmp	r3, #16
 8002c5e:	d10d      	bne.n	8002c7c <HAL_GPIO_EXTI_Callback+0xa8>
 8002c60:	2110      	movs	r1, #16
 8002c62:	4821      	ldr	r0, [pc, #132]	; (8002ce8 <HAL_GPIO_EXTI_Callback+0x114>)
 8002c64:	f000 fe14 	bl	8003890 <HAL_GPIO_ReadPin>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d106      	bne.n	8002c7c <HAL_GPIO_EXTI_Callback+0xa8>
	{
		button3_start();
 8002c6e:	f7fe fd9d 	bl	80017ac <button3_start>
		beep_buzzer(30, LOW);
 8002c72:	f643 2198 	movw	r1, #15000	; 0x3a98
 8002c76:	201e      	movs	r0, #30
 8002c78:	f7fe ffba 	bl	8001bf0 <beep_buzzer>
	}

	// SW3 release
	if(GPIO_Pin == SW3 && !CHECK_SW3_PRESSING())
 8002c7c:	88fb      	ldrh	r3, [r7, #6]
 8002c7e:	2b10      	cmp	r3, #16
 8002c80:	d108      	bne.n	8002c94 <HAL_GPIO_EXTI_Callback+0xc0>
 8002c82:	2110      	movs	r1, #16
 8002c84:	4818      	ldr	r0, [pc, #96]	; (8002ce8 <HAL_GPIO_EXTI_Callback+0x114>)
 8002c86:	f000 fe03 	bl	8003890 <HAL_GPIO_ReadPin>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d001      	beq.n	8002c94 <HAL_GPIO_EXTI_Callback+0xc0>
	{
		button3_finish();
 8002c90:	f7fe fe48 	bl	8001924 <button3_finish>
	}

	// SW4 press
	if(GPIO_Pin == SW4 && CHECK_SW4_PRESSING())
 8002c94:	88fb      	ldrh	r3, [r7, #6]
 8002c96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c9a:	d10e      	bne.n	8002cba <HAL_GPIO_EXTI_Callback+0xe6>
 8002c9c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002ca0:	4811      	ldr	r0, [pc, #68]	; (8002ce8 <HAL_GPIO_EXTI_Callback+0x114>)
 8002ca2:	f000 fdf5 	bl	8003890 <HAL_GPIO_ReadPin>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b01      	cmp	r3, #1
 8002caa:	d106      	bne.n	8002cba <HAL_GPIO_EXTI_Callback+0xe6>
	{
		button4_start();
 8002cac:	f7fe fe98 	bl	80019e0 <button4_start>
		beep_buzzer(30, LOW);
 8002cb0:	f643 2198 	movw	r1, #15000	; 0x3a98
 8002cb4:	201e      	movs	r0, #30
 8002cb6:	f7fe ff9b 	bl	8001bf0 <beep_buzzer>
	}

	// SW4 release
	if(GPIO_Pin == SW4 && !CHECK_SW4_PRESSING())
 8002cba:	88fb      	ldrh	r3, [r7, #6]
 8002cbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002cc0:	d109      	bne.n	8002cd6 <HAL_GPIO_EXTI_Callback+0x102>
 8002cc2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002cc6:	4808      	ldr	r0, [pc, #32]	; (8002ce8 <HAL_GPIO_EXTI_Callback+0x114>)
 8002cc8:	f000 fde2 	bl	8003890 <HAL_GPIO_ReadPin>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d001      	beq.n	8002cd6 <HAL_GPIO_EXTI_Callback+0x102>
	{
		button4_finish();
 8002cd2:	f7fe ff41 	bl	8001b58 <button4_finish>
	}
}
 8002cd6:	bf00      	nop
 8002cd8:	3708      	adds	r7, #8
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	40021000 	.word	0x40021000
 8002ce4:	40020800 	.word	0x40020800
 8002ce8:	40020c00 	.word	0x40020c00

08002cec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002cec:	b480      	push	{r7}
 8002cee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002cf0:	b672      	cpsid	i
}
 8002cf2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002cf4:	e7fe      	b.n	8002cf4 <Error_Handler+0x8>
	...

08002cf8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b083      	sub	sp, #12
 8002cfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cfe:	2300      	movs	r3, #0
 8002d00:	607b      	str	r3, [r7, #4]
 8002d02:	4b10      	ldr	r3, [pc, #64]	; (8002d44 <HAL_MspInit+0x4c>)
 8002d04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d06:	4a0f      	ldr	r2, [pc, #60]	; (8002d44 <HAL_MspInit+0x4c>)
 8002d08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d0c:	6453      	str	r3, [r2, #68]	; 0x44
 8002d0e:	4b0d      	ldr	r3, [pc, #52]	; (8002d44 <HAL_MspInit+0x4c>)
 8002d10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d16:	607b      	str	r3, [r7, #4]
 8002d18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	603b      	str	r3, [r7, #0]
 8002d1e:	4b09      	ldr	r3, [pc, #36]	; (8002d44 <HAL_MspInit+0x4c>)
 8002d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d22:	4a08      	ldr	r2, [pc, #32]	; (8002d44 <HAL_MspInit+0x4c>)
 8002d24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d28:	6413      	str	r3, [r2, #64]	; 0x40
 8002d2a:	4b06      	ldr	r3, [pc, #24]	; (8002d44 <HAL_MspInit+0x4c>)
 8002d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d32:	603b      	str	r3, [r7, #0]
 8002d34:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d36:	bf00      	nop
 8002d38:	370c      	adds	r7, #12
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d40:	4770      	bx	lr
 8002d42:	bf00      	nop
 8002d44:	40023800 	.word	0x40023800

08002d48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002d4c:	e7fe      	b.n	8002d4c <NMI_Handler+0x4>

08002d4e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d4e:	b480      	push	{r7}
 8002d50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d52:	e7fe      	b.n	8002d52 <HardFault_Handler+0x4>

08002d54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d54:	b480      	push	{r7}
 8002d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d58:	e7fe      	b.n	8002d58 <MemManage_Handler+0x4>

08002d5a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d5e:	e7fe      	b.n	8002d5e <BusFault_Handler+0x4>

08002d60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d60:	b480      	push	{r7}
 8002d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d64:	e7fe      	b.n	8002d64 <UsageFault_Handler+0x4>

08002d66 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d66:	b480      	push	{r7}
 8002d68:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d6a:	bf00      	nop
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d72:	4770      	bx	lr

08002d74 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d74:	b480      	push	{r7}
 8002d76:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d78:	bf00      	nop
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d80:	4770      	bx	lr

08002d82 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d82:	b480      	push	{r7}
 8002d84:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d86:	bf00      	nop
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr

08002d90 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d94:	f000 fa8a 	bl	80032ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d98:	bf00      	nop
 8002d9a:	bd80      	pop	{r7, pc}

08002d9c <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8002da0:	2008      	movs	r0, #8
 8002da2:	f000 fda7 	bl	80038f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002da6:	bf00      	nop
 8002da8:	bd80      	pop	{r7, pc}

08002daa <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002daa:	b580      	push	{r7, lr}
 8002dac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8002dae:	2010      	movs	r0, #16
 8002db0:	f000 fda0 	bl	80038f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002db4:	bf00      	nop
 8002db6:	bd80      	pop	{r7, pc}

08002db8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002dbc:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002dc0:	f000 fd98 	bl	80038f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8002dc4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002dc8:	f000 fd94 	bl	80038f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002dcc:	bf00      	nop
 8002dce:	bd80      	pop	{r7, pc}

08002dd0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002dd4:	4802      	ldr	r0, [pc, #8]	; (8002de0 <TIM6_DAC_IRQHandler+0x10>)
 8002dd6:	f001 fc5b 	bl	8004690 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002dda:	bf00      	nop
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	20000230 	.word	0x20000230

08002de4 <stopwatch_show_time>:
extern Lap lap;
extern Stopwatch stopwatch;
extern CLCD clcd;

void stopwatch_show_time()
{
 8002de4:	b590      	push	{r4, r7, lr}
 8002de6:	b085      	sub	sp, #20
 8002de8:	af04      	add	r7, sp, #16
  	// 0.5    
	if(stopwatch.time.milisecond < 500) stopwatch.point = ON;
 8002dea:	4b25      	ldr	r3, [pc, #148]	; (8002e80 <stopwatch_show_time+0x9c>)
 8002dec:	691b      	ldr	r3, [r3, #16]
 8002dee:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002df2:	d203      	bcs.n	8002dfc <stopwatch_show_time+0x18>
 8002df4:	4b22      	ldr	r3, [pc, #136]	; (8002e80 <stopwatch_show_time+0x9c>)
 8002df6:	2201      	movs	r2, #1
 8002df8:	601a      	str	r2, [r3, #0]
 8002dfa:	e002      	b.n	8002e02 <stopwatch_show_time+0x1e>
	else stopwatch.point = OFF;
 8002dfc:	4b20      	ldr	r3, [pc, #128]	; (8002e80 <stopwatch_show_time+0x9c>)
 8002dfe:	2200      	movs	r2, #0
 8002e00:	601a      	str	r2, [r3, #0]

	// 7-Seg  
	_7SEG_SetNumber(DGT1, stopwatch.time.second % 10, stopwatch.point);
 8002e02:	4b1f      	ldr	r3, [pc, #124]	; (8002e80 <stopwatch_show_time+0x9c>)
 8002e04:	68d9      	ldr	r1, [r3, #12]
 8002e06:	4b1f      	ldr	r3, [pc, #124]	; (8002e84 <stopwatch_show_time+0xa0>)
 8002e08:	fba3 2301 	umull	r2, r3, r3, r1
 8002e0c:	08da      	lsrs	r2, r3, #3
 8002e0e:	4613      	mov	r3, r2
 8002e10:	009b      	lsls	r3, r3, #2
 8002e12:	4413      	add	r3, r2
 8002e14:	005b      	lsls	r3, r3, #1
 8002e16:	1aca      	subs	r2, r1, r3
 8002e18:	4611      	mov	r1, r2
 8002e1a:	4b19      	ldr	r3, [pc, #100]	; (8002e80 <stopwatch_show_time+0x9c>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	461a      	mov	r2, r3
 8002e20:	2000      	movs	r0, #0
 8002e22:	f7fd fc8d 	bl	8000740 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, stopwatch.time.milisecond / 100, OFF);
 8002e26:	4b16      	ldr	r3, [pc, #88]	; (8002e80 <stopwatch_show_time+0x9c>)
 8002e28:	691b      	ldr	r3, [r3, #16]
 8002e2a:	4a17      	ldr	r2, [pc, #92]	; (8002e88 <stopwatch_show_time+0xa4>)
 8002e2c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e30:	095b      	lsrs	r3, r3, #5
 8002e32:	2200      	movs	r2, #0
 8002e34:	4619      	mov	r1, r3
 8002e36:	2001      	movs	r0, #1
 8002e38:	f7fd fc82 	bl	8000740 <_7SEG_SetNumber>

	// CLCD  
	sprintf(clcd.str1, "STW %02d:%02d:%02d%c%03d",
 8002e3c:	4b10      	ldr	r3, [pc, #64]	; (8002e80 <stopwatch_show_time+0x9c>)
 8002e3e:	6858      	ldr	r0, [r3, #4]
 8002e40:	4b0f      	ldr	r3, [pc, #60]	; (8002e80 <stopwatch_show_time+0x9c>)
 8002e42:	689c      	ldr	r4, [r3, #8]
 8002e44:	4b0e      	ldr	r3, [pc, #56]	; (8002e80 <stopwatch_show_time+0x9c>)
 8002e46:	68db      	ldr	r3, [r3, #12]
			stopwatch.time.hour,
			stopwatch.time.minute,
			stopwatch.time.second,
			stopwatch.point ? '.' : ' ',
 8002e48:	4a0d      	ldr	r2, [pc, #52]	; (8002e80 <stopwatch_show_time+0x9c>)
 8002e4a:	6812      	ldr	r2, [r2, #0]
	sprintf(clcd.str1, "STW %02d:%02d:%02d%c%03d",
 8002e4c:	2a00      	cmp	r2, #0
 8002e4e:	d001      	beq.n	8002e54 <stopwatch_show_time+0x70>
 8002e50:	222e      	movs	r2, #46	; 0x2e
 8002e52:	e000      	b.n	8002e56 <stopwatch_show_time+0x72>
 8002e54:	2220      	movs	r2, #32
 8002e56:	490a      	ldr	r1, [pc, #40]	; (8002e80 <stopwatch_show_time+0x9c>)
 8002e58:	6909      	ldr	r1, [r1, #16]
 8002e5a:	9102      	str	r1, [sp, #8]
 8002e5c:	9201      	str	r2, [sp, #4]
 8002e5e:	9300      	str	r3, [sp, #0]
 8002e60:	4623      	mov	r3, r4
 8002e62:	4602      	mov	r2, r0
 8002e64:	4909      	ldr	r1, [pc, #36]	; (8002e8c <stopwatch_show_time+0xa8>)
 8002e66:	480a      	ldr	r0, [pc, #40]	; (8002e90 <stopwatch_show_time+0xac>)
 8002e68:	f002 fa9e 	bl	80053a8 <siprintf>
			stopwatch.time.milisecond);
	CLCD_Puts(0, 0, clcd.str1);
 8002e6c:	4a08      	ldr	r2, [pc, #32]	; (8002e90 <stopwatch_show_time+0xac>)
 8002e6e:	2100      	movs	r1, #0
 8002e70:	2000      	movs	r0, #0
 8002e72:	f7fe fa4b 	bl	800130c <CLCD_Puts>
}
 8002e76:	bf00      	nop
 8002e78:	3704      	adds	r7, #4
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd90      	pop	{r4, r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	20000004 	.word	0x20000004
 8002e84:	cccccccd 	.word	0xcccccccd
 8002e88:	51eb851f 	.word	0x51eb851f
 8002e8c:	08005dbc 	.word	0x08005dbc
 8002e90:	200000e8 	.word	0x200000e8

08002e94 <stopwatch_convert_time_format>:
{
	lap.state = DISPLAY_RECORD;
}

void stopwatch_convert_time_format()
{
 8002e94:	b480      	push	{r7}
 8002e96:	af00      	add	r7, sp, #0
	if(stopwatch.time.milisecond == 1000)
 8002e98:	4b14      	ldr	r3, [pc, #80]	; (8002eec <stopwatch_convert_time_format+0x58>)
 8002e9a:	691b      	ldr	r3, [r3, #16]
 8002e9c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002ea0:	d107      	bne.n	8002eb2 <stopwatch_convert_time_format+0x1e>
	{
		stopwatch.time.milisecond = 0;
 8002ea2:	4b12      	ldr	r3, [pc, #72]	; (8002eec <stopwatch_convert_time_format+0x58>)
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	611a      	str	r2, [r3, #16]
		stopwatch.time.second++;
 8002ea8:	4b10      	ldr	r3, [pc, #64]	; (8002eec <stopwatch_convert_time_format+0x58>)
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	3301      	adds	r3, #1
 8002eae:	4a0f      	ldr	r2, [pc, #60]	; (8002eec <stopwatch_convert_time_format+0x58>)
 8002eb0:	60d3      	str	r3, [r2, #12]
	}
	if(stopwatch.time.second == 60)
 8002eb2:	4b0e      	ldr	r3, [pc, #56]	; (8002eec <stopwatch_convert_time_format+0x58>)
 8002eb4:	68db      	ldr	r3, [r3, #12]
 8002eb6:	2b3c      	cmp	r3, #60	; 0x3c
 8002eb8:	d107      	bne.n	8002eca <stopwatch_convert_time_format+0x36>
	{
		stopwatch.time.second = 0;
 8002eba:	4b0c      	ldr	r3, [pc, #48]	; (8002eec <stopwatch_convert_time_format+0x58>)
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	60da      	str	r2, [r3, #12]
		stopwatch.time.minute++;
 8002ec0:	4b0a      	ldr	r3, [pc, #40]	; (8002eec <stopwatch_convert_time_format+0x58>)
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	3301      	adds	r3, #1
 8002ec6:	4a09      	ldr	r2, [pc, #36]	; (8002eec <stopwatch_convert_time_format+0x58>)
 8002ec8:	6093      	str	r3, [r2, #8]
	}
	if(stopwatch.time.minute == 60)
 8002eca:	4b08      	ldr	r3, [pc, #32]	; (8002eec <stopwatch_convert_time_format+0x58>)
 8002ecc:	689b      	ldr	r3, [r3, #8]
 8002ece:	2b3c      	cmp	r3, #60	; 0x3c
 8002ed0:	d107      	bne.n	8002ee2 <stopwatch_convert_time_format+0x4e>
	{
		stopwatch.time.minute = 0;
 8002ed2:	4b06      	ldr	r3, [pc, #24]	; (8002eec <stopwatch_convert_time_format+0x58>)
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	609a      	str	r2, [r3, #8]
		stopwatch.time.hour++;
 8002ed8:	4b04      	ldr	r3, [pc, #16]	; (8002eec <stopwatch_convert_time_format+0x58>)
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	3301      	adds	r3, #1
 8002ede:	4a03      	ldr	r2, [pc, #12]	; (8002eec <stopwatch_convert_time_format+0x58>)
 8002ee0:	6053      	str	r3, [r2, #4]
	}
}
 8002ee2:	bf00      	nop
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr
 8002eec:	20000004 	.word	0x20000004

08002ef0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b086      	sub	sp, #24
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ef8:	4a14      	ldr	r2, [pc, #80]	; (8002f4c <_sbrk+0x5c>)
 8002efa:	4b15      	ldr	r3, [pc, #84]	; (8002f50 <_sbrk+0x60>)
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f04:	4b13      	ldr	r3, [pc, #76]	; (8002f54 <_sbrk+0x64>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d102      	bne.n	8002f12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f0c:	4b11      	ldr	r3, [pc, #68]	; (8002f54 <_sbrk+0x64>)
 8002f0e:	4a12      	ldr	r2, [pc, #72]	; (8002f58 <_sbrk+0x68>)
 8002f10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f12:	4b10      	ldr	r3, [pc, #64]	; (8002f54 <_sbrk+0x64>)
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	4413      	add	r3, r2
 8002f1a:	693a      	ldr	r2, [r7, #16]
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d207      	bcs.n	8002f30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f20:	f002 fa10 	bl	8005344 <__errno>
 8002f24:	4603      	mov	r3, r0
 8002f26:	220c      	movs	r2, #12
 8002f28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f2a:	f04f 33ff 	mov.w	r3, #4294967295
 8002f2e:	e009      	b.n	8002f44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f30:	4b08      	ldr	r3, [pc, #32]	; (8002f54 <_sbrk+0x64>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f36:	4b07      	ldr	r3, [pc, #28]	; (8002f54 <_sbrk+0x64>)
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	4413      	add	r3, r2
 8002f3e:	4a05      	ldr	r2, [pc, #20]	; (8002f54 <_sbrk+0x64>)
 8002f40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f42:	68fb      	ldr	r3, [r7, #12]
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	3718      	adds	r7, #24
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	20020000 	.word	0x20020000
 8002f50:	00000400 	.word	0x00000400
 8002f54:	200001e4 	.word	0x200001e4
 8002f58:	20000290 	.word	0x20000290

08002f5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f60:	4b06      	ldr	r3, [pc, #24]	; (8002f7c <SystemInit+0x20>)
 8002f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f66:	4a05      	ldr	r2, [pc, #20]	; (8002f7c <SystemInit+0x20>)
 8002f68:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002f6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f70:	bf00      	nop
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
 8002f7a:	bf00      	nop
 8002f7c:	e000ed00 	.word	0xe000ed00

08002f80 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b08e      	sub	sp, #56	; 0x38
 8002f84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f86:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	601a      	str	r2, [r3, #0]
 8002f8e:	605a      	str	r2, [r3, #4]
 8002f90:	609a      	str	r2, [r3, #8]
 8002f92:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f94:	f107 0320 	add.w	r3, r7, #32
 8002f98:	2200      	movs	r2, #0
 8002f9a:	601a      	str	r2, [r3, #0]
 8002f9c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f9e:	1d3b      	adds	r3, r7, #4
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	601a      	str	r2, [r3, #0]
 8002fa4:	605a      	str	r2, [r3, #4]
 8002fa6:	609a      	str	r2, [r3, #8]
 8002fa8:	60da      	str	r2, [r3, #12]
 8002faa:	611a      	str	r2, [r3, #16]
 8002fac:	615a      	str	r2, [r3, #20]
 8002fae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002fb0:	4b2d      	ldr	r3, [pc, #180]	; (8003068 <MX_TIM2_Init+0xe8>)
 8002fb2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002fb6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 41999;
 8002fb8:	4b2b      	ldr	r3, [pc, #172]	; (8003068 <MX_TIM2_Init+0xe8>)
 8002fba:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8002fbe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fc0:	4b29      	ldr	r3, [pc, #164]	; (8003068 <MX_TIM2_Init+0xe8>)
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8002fc6:	4b28      	ldr	r3, [pc, #160]	; (8003068 <MX_TIM2_Init+0xe8>)
 8002fc8:	2209      	movs	r2, #9
 8002fca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fcc:	4b26      	ldr	r3, [pc, #152]	; (8003068 <MX_TIM2_Init+0xe8>)
 8002fce:	2200      	movs	r2, #0
 8002fd0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fd2:	4b25      	ldr	r3, [pc, #148]	; (8003068 <MX_TIM2_Init+0xe8>)
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002fd8:	4823      	ldr	r0, [pc, #140]	; (8003068 <MX_TIM2_Init+0xe8>)
 8002fda:	f001 f907 	bl	80041ec <HAL_TIM_Base_Init>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d001      	beq.n	8002fe8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002fe4:	f7ff fe82 	bl	8002cec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fe8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fec:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002fee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002ff2:	4619      	mov	r1, r3
 8002ff4:	481c      	ldr	r0, [pc, #112]	; (8003068 <MX_TIM2_Init+0xe8>)
 8002ff6:	f001 fd15 	bl	8004a24 <HAL_TIM_ConfigClockSource>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d001      	beq.n	8003004 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8003000:	f7ff fe74 	bl	8002cec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003004:	4818      	ldr	r0, [pc, #96]	; (8003068 <MX_TIM2_Init+0xe8>)
 8003006:	f001 f9b1 	bl	800436c <HAL_TIM_PWM_Init>
 800300a:	4603      	mov	r3, r0
 800300c:	2b00      	cmp	r3, #0
 800300e:	d001      	beq.n	8003014 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8003010:	f7ff fe6c 	bl	8002cec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003014:	2300      	movs	r3, #0
 8003016:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003018:	2300      	movs	r3, #0
 800301a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800301c:	f107 0320 	add.w	r3, r7, #32
 8003020:	4619      	mov	r1, r3
 8003022:	4811      	ldr	r0, [pc, #68]	; (8003068 <MX_TIM2_Init+0xe8>)
 8003024:	f002 f8fe 	bl	8005224 <HAL_TIMEx_MasterConfigSynchronization>
 8003028:	4603      	mov	r3, r0
 800302a:	2b00      	cmp	r3, #0
 800302c:	d001      	beq.n	8003032 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800302e:	f7ff fe5d 	bl	8002cec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003032:	2360      	movs	r3, #96	; 0x60
 8003034:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 4;
 8003036:	2304      	movs	r3, #4
 8003038:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800303a:	2300      	movs	r3, #0
 800303c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800303e:	2300      	movs	r3, #0
 8003040:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003042:	1d3b      	adds	r3, r7, #4
 8003044:	2200      	movs	r2, #0
 8003046:	4619      	mov	r1, r3
 8003048:	4807      	ldr	r0, [pc, #28]	; (8003068 <MX_TIM2_Init+0xe8>)
 800304a:	f001 fc29 	bl	80048a0 <HAL_TIM_PWM_ConfigChannel>
 800304e:	4603      	mov	r3, r0
 8003050:	2b00      	cmp	r3, #0
 8003052:	d001      	beq.n	8003058 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8003054:	f7ff fe4a 	bl	8002cec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003058:	4803      	ldr	r0, [pc, #12]	; (8003068 <MX_TIM2_Init+0xe8>)
 800305a:	f000 f873 	bl	8003144 <HAL_TIM_MspPostInit>

}
 800305e:	bf00      	nop
 8003060:	3738      	adds	r7, #56	; 0x38
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	200001e8 	.word	0x200001e8

0800306c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b082      	sub	sp, #8
 8003070:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003072:	463b      	mov	r3, r7
 8003074:	2200      	movs	r2, #0
 8003076:	601a      	str	r2, [r3, #0]
 8003078:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800307a:	4b15      	ldr	r3, [pc, #84]	; (80030d0 <MX_TIM6_Init+0x64>)
 800307c:	4a15      	ldr	r2, [pc, #84]	; (80030d4 <MX_TIM6_Init+0x68>)
 800307e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 99;
 8003080:	4b13      	ldr	r3, [pc, #76]	; (80030d0 <MX_TIM6_Init+0x64>)
 8003082:	2263      	movs	r2, #99	; 0x63
 8003084:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003086:	4b12      	ldr	r3, [pc, #72]	; (80030d0 <MX_TIM6_Init+0x64>)
 8003088:	2200      	movs	r2, #0
 800308a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 839;
 800308c:	4b10      	ldr	r3, [pc, #64]	; (80030d0 <MX_TIM6_Init+0x64>)
 800308e:	f240 3247 	movw	r2, #839	; 0x347
 8003092:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003094:	4b0e      	ldr	r3, [pc, #56]	; (80030d0 <MX_TIM6_Init+0x64>)
 8003096:	2200      	movs	r2, #0
 8003098:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800309a:	480d      	ldr	r0, [pc, #52]	; (80030d0 <MX_TIM6_Init+0x64>)
 800309c:	f001 f8a6 	bl	80041ec <HAL_TIM_Base_Init>
 80030a0:	4603      	mov	r3, r0
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d001      	beq.n	80030aa <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80030a6:	f7ff fe21 	bl	8002cec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030aa:	2300      	movs	r3, #0
 80030ac:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030ae:	2300      	movs	r3, #0
 80030b0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80030b2:	463b      	mov	r3, r7
 80030b4:	4619      	mov	r1, r3
 80030b6:	4806      	ldr	r0, [pc, #24]	; (80030d0 <MX_TIM6_Init+0x64>)
 80030b8:	f002 f8b4 	bl	8005224 <HAL_TIMEx_MasterConfigSynchronization>
 80030bc:	4603      	mov	r3, r0
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d001      	beq.n	80030c6 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80030c2:	f7ff fe13 	bl	8002cec <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80030c6:	bf00      	nop
 80030c8:	3708      	adds	r7, #8
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	20000230 	.word	0x20000230
 80030d4:	40001000 	.word	0x40001000

080030d8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80030d8:	b480      	push	{r7}
 80030da:	b085      	sub	sp, #20
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030e8:	d10e      	bne.n	8003108 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80030ea:	2300      	movs	r3, #0
 80030ec:	60fb      	str	r3, [r7, #12]
 80030ee:	4b13      	ldr	r3, [pc, #76]	; (800313c <HAL_TIM_Base_MspInit+0x64>)
 80030f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f2:	4a12      	ldr	r2, [pc, #72]	; (800313c <HAL_TIM_Base_MspInit+0x64>)
 80030f4:	f043 0301 	orr.w	r3, r3, #1
 80030f8:	6413      	str	r3, [r2, #64]	; 0x40
 80030fa:	4b10      	ldr	r3, [pc, #64]	; (800313c <HAL_TIM_Base_MspInit+0x64>)
 80030fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030fe:	f003 0301 	and.w	r3, r3, #1
 8003102:	60fb      	str	r3, [r7, #12]
 8003104:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8003106:	e012      	b.n	800312e <HAL_TIM_Base_MspInit+0x56>
  else if(tim_baseHandle->Instance==TIM6)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a0c      	ldr	r2, [pc, #48]	; (8003140 <HAL_TIM_Base_MspInit+0x68>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d10d      	bne.n	800312e <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003112:	2300      	movs	r3, #0
 8003114:	60bb      	str	r3, [r7, #8]
 8003116:	4b09      	ldr	r3, [pc, #36]	; (800313c <HAL_TIM_Base_MspInit+0x64>)
 8003118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800311a:	4a08      	ldr	r2, [pc, #32]	; (800313c <HAL_TIM_Base_MspInit+0x64>)
 800311c:	f043 0310 	orr.w	r3, r3, #16
 8003120:	6413      	str	r3, [r2, #64]	; 0x40
 8003122:	4b06      	ldr	r3, [pc, #24]	; (800313c <HAL_TIM_Base_MspInit+0x64>)
 8003124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003126:	f003 0310 	and.w	r3, r3, #16
 800312a:	60bb      	str	r3, [r7, #8]
 800312c:	68bb      	ldr	r3, [r7, #8]
}
 800312e:	bf00      	nop
 8003130:	3714      	adds	r7, #20
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	40023800 	.word	0x40023800
 8003140:	40001000 	.word	0x40001000

08003144 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b088      	sub	sp, #32
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800314c:	f107 030c 	add.w	r3, r7, #12
 8003150:	2200      	movs	r2, #0
 8003152:	601a      	str	r2, [r3, #0]
 8003154:	605a      	str	r2, [r3, #4]
 8003156:	609a      	str	r2, [r3, #8]
 8003158:	60da      	str	r2, [r3, #12]
 800315a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003164:	d11d      	bne.n	80031a2 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003166:	2300      	movs	r3, #0
 8003168:	60bb      	str	r3, [r7, #8]
 800316a:	4b10      	ldr	r3, [pc, #64]	; (80031ac <HAL_TIM_MspPostInit+0x68>)
 800316c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800316e:	4a0f      	ldr	r2, [pc, #60]	; (80031ac <HAL_TIM_MspPostInit+0x68>)
 8003170:	f043 0301 	orr.w	r3, r3, #1
 8003174:	6313      	str	r3, [r2, #48]	; 0x30
 8003176:	4b0d      	ldr	r3, [pc, #52]	; (80031ac <HAL_TIM_MspPostInit+0x68>)
 8003178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800317a:	f003 0301 	and.w	r3, r3, #1
 800317e:	60bb      	str	r3, [r7, #8]
 8003180:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003182:	2320      	movs	r3, #32
 8003184:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003186:	2302      	movs	r3, #2
 8003188:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800318a:	2300      	movs	r3, #0
 800318c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800318e:	2300      	movs	r3, #0
 8003190:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003192:	2301      	movs	r3, #1
 8003194:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003196:	f107 030c 	add.w	r3, r7, #12
 800319a:	4619      	mov	r1, r3
 800319c:	4804      	ldr	r0, [pc, #16]	; (80031b0 <HAL_TIM_MspPostInit+0x6c>)
 800319e:	f000 f9db 	bl	8003558 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80031a2:	bf00      	nop
 80031a4:	3720      	adds	r7, #32
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	40023800 	.word	0x40023800
 80031b0:	40020000 	.word	0x40020000

080031b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80031b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80031ec <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80031b8:	480d      	ldr	r0, [pc, #52]	; (80031f0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80031ba:	490e      	ldr	r1, [pc, #56]	; (80031f4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80031bc:	4a0e      	ldr	r2, [pc, #56]	; (80031f8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80031be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80031c0:	e002      	b.n	80031c8 <LoopCopyDataInit>

080031c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031c6:	3304      	adds	r3, #4

080031c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031cc:	d3f9      	bcc.n	80031c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031ce:	4a0b      	ldr	r2, [pc, #44]	; (80031fc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80031d0:	4c0b      	ldr	r4, [pc, #44]	; (8003200 <LoopFillZerobss+0x26>)
  movs r3, #0
 80031d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031d4:	e001      	b.n	80031da <LoopFillZerobss>

080031d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031d8:	3204      	adds	r2, #4

080031da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031dc:	d3fb      	bcc.n	80031d6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80031de:	f7ff febd 	bl	8002f5c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80031e2:	f002 f8b5 	bl	8005350 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80031e6:	f7ff fb89 	bl	80028fc <main>
  bx  lr    
 80031ea:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80031ec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80031f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80031f4:	200000cc 	.word	0x200000cc
  ldr r2, =_sidata
 80031f8:	08005e2c 	.word	0x08005e2c
  ldr r2, =_sbss
 80031fc:	200000cc 	.word	0x200000cc
  ldr r4, =_ebss
 8003200:	2000028c 	.word	0x2000028c

08003204 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003204:	e7fe      	b.n	8003204 <ADC_IRQHandler>
	...

08003208 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800320c:	4b0e      	ldr	r3, [pc, #56]	; (8003248 <HAL_Init+0x40>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a0d      	ldr	r2, [pc, #52]	; (8003248 <HAL_Init+0x40>)
 8003212:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003216:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003218:	4b0b      	ldr	r3, [pc, #44]	; (8003248 <HAL_Init+0x40>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a0a      	ldr	r2, [pc, #40]	; (8003248 <HAL_Init+0x40>)
 800321e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003222:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003224:	4b08      	ldr	r3, [pc, #32]	; (8003248 <HAL_Init+0x40>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a07      	ldr	r2, [pc, #28]	; (8003248 <HAL_Init+0x40>)
 800322a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800322e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003230:	2003      	movs	r0, #3
 8003232:	f000 f94f 	bl	80034d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003236:	200f      	movs	r0, #15
 8003238:	f000 f808 	bl	800324c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800323c:	f7ff fd5c 	bl	8002cf8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003240:	2300      	movs	r3, #0
}
 8003242:	4618      	mov	r0, r3
 8003244:	bd80      	pop	{r7, pc}
 8003246:	bf00      	nop
 8003248:	40023c00 	.word	0x40023c00

0800324c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b082      	sub	sp, #8
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003254:	4b12      	ldr	r3, [pc, #72]	; (80032a0 <HAL_InitTick+0x54>)
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	4b12      	ldr	r3, [pc, #72]	; (80032a4 <HAL_InitTick+0x58>)
 800325a:	781b      	ldrb	r3, [r3, #0]
 800325c:	4619      	mov	r1, r3
 800325e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003262:	fbb3 f3f1 	udiv	r3, r3, r1
 8003266:	fbb2 f3f3 	udiv	r3, r2, r3
 800326a:	4618      	mov	r0, r3
 800326c:	f000 f967 	bl	800353e <HAL_SYSTICK_Config>
 8003270:	4603      	mov	r3, r0
 8003272:	2b00      	cmp	r3, #0
 8003274:	d001      	beq.n	800327a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e00e      	b.n	8003298 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2b0f      	cmp	r3, #15
 800327e:	d80a      	bhi.n	8003296 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003280:	2200      	movs	r2, #0
 8003282:	6879      	ldr	r1, [r7, #4]
 8003284:	f04f 30ff 	mov.w	r0, #4294967295
 8003288:	f000 f92f 	bl	80034ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800328c:	4a06      	ldr	r2, [pc, #24]	; (80032a8 <HAL_InitTick+0x5c>)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003292:	2300      	movs	r3, #0
 8003294:	e000      	b.n	8003298 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
}
 8003298:	4618      	mov	r0, r3
 800329a:	3708      	adds	r7, #8
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	2000005c 	.word	0x2000005c
 80032a4:	20000064 	.word	0x20000064
 80032a8:	20000060 	.word	0x20000060

080032ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032ac:	b480      	push	{r7}
 80032ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80032b0:	4b06      	ldr	r3, [pc, #24]	; (80032cc <HAL_IncTick+0x20>)
 80032b2:	781b      	ldrb	r3, [r3, #0]
 80032b4:	461a      	mov	r2, r3
 80032b6:	4b06      	ldr	r3, [pc, #24]	; (80032d0 <HAL_IncTick+0x24>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4413      	add	r3, r2
 80032bc:	4a04      	ldr	r2, [pc, #16]	; (80032d0 <HAL_IncTick+0x24>)
 80032be:	6013      	str	r3, [r2, #0]
}
 80032c0:	bf00      	nop
 80032c2:	46bd      	mov	sp, r7
 80032c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c8:	4770      	bx	lr
 80032ca:	bf00      	nop
 80032cc:	20000064 	.word	0x20000064
 80032d0:	20000278 	.word	0x20000278

080032d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032d4:	b480      	push	{r7}
 80032d6:	af00      	add	r7, sp, #0
  return uwTick;
 80032d8:	4b03      	ldr	r3, [pc, #12]	; (80032e8 <HAL_GetTick+0x14>)
 80032da:	681b      	ldr	r3, [r3, #0]
}
 80032dc:	4618      	mov	r0, r3
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr
 80032e6:	bf00      	nop
 80032e8:	20000278 	.word	0x20000278

080032ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b084      	sub	sp, #16
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80032f4:	f7ff ffee 	bl	80032d4 <HAL_GetTick>
 80032f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003304:	d005      	beq.n	8003312 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003306:	4b0a      	ldr	r3, [pc, #40]	; (8003330 <HAL_Delay+0x44>)
 8003308:	781b      	ldrb	r3, [r3, #0]
 800330a:	461a      	mov	r2, r3
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	4413      	add	r3, r2
 8003310:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003312:	bf00      	nop
 8003314:	f7ff ffde 	bl	80032d4 <HAL_GetTick>
 8003318:	4602      	mov	r2, r0
 800331a:	68bb      	ldr	r3, [r7, #8]
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	68fa      	ldr	r2, [r7, #12]
 8003320:	429a      	cmp	r2, r3
 8003322:	d8f7      	bhi.n	8003314 <HAL_Delay+0x28>
  {
  }
}
 8003324:	bf00      	nop
 8003326:	bf00      	nop
 8003328:	3710      	adds	r7, #16
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
 800332e:	bf00      	nop
 8003330:	20000064 	.word	0x20000064

08003334 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003334:	b480      	push	{r7}
 8003336:	b085      	sub	sp, #20
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	f003 0307 	and.w	r3, r3, #7
 8003342:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003344:	4b0c      	ldr	r3, [pc, #48]	; (8003378 <__NVIC_SetPriorityGrouping+0x44>)
 8003346:	68db      	ldr	r3, [r3, #12]
 8003348:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800334a:	68ba      	ldr	r2, [r7, #8]
 800334c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003350:	4013      	ands	r3, r2
 8003352:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800335c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003360:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003364:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003366:	4a04      	ldr	r2, [pc, #16]	; (8003378 <__NVIC_SetPriorityGrouping+0x44>)
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	60d3      	str	r3, [r2, #12]
}
 800336c:	bf00      	nop
 800336e:	3714      	adds	r7, #20
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr
 8003378:	e000ed00 	.word	0xe000ed00

0800337c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800337c:	b480      	push	{r7}
 800337e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003380:	4b04      	ldr	r3, [pc, #16]	; (8003394 <__NVIC_GetPriorityGrouping+0x18>)
 8003382:	68db      	ldr	r3, [r3, #12]
 8003384:	0a1b      	lsrs	r3, r3, #8
 8003386:	f003 0307 	and.w	r3, r3, #7
}
 800338a:	4618      	mov	r0, r3
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr
 8003394:	e000ed00 	.word	0xe000ed00

08003398 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	4603      	mov	r3, r0
 80033a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	db0b      	blt.n	80033c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033aa:	79fb      	ldrb	r3, [r7, #7]
 80033ac:	f003 021f 	and.w	r2, r3, #31
 80033b0:	4907      	ldr	r1, [pc, #28]	; (80033d0 <__NVIC_EnableIRQ+0x38>)
 80033b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033b6:	095b      	lsrs	r3, r3, #5
 80033b8:	2001      	movs	r0, #1
 80033ba:	fa00 f202 	lsl.w	r2, r0, r2
 80033be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80033c2:	bf00      	nop
 80033c4:	370c      	adds	r7, #12
 80033c6:	46bd      	mov	sp, r7
 80033c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033cc:	4770      	bx	lr
 80033ce:	bf00      	nop
 80033d0:	e000e100 	.word	0xe000e100

080033d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b083      	sub	sp, #12
 80033d8:	af00      	add	r7, sp, #0
 80033da:	4603      	mov	r3, r0
 80033dc:	6039      	str	r1, [r7, #0]
 80033de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	db0a      	blt.n	80033fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	b2da      	uxtb	r2, r3
 80033ec:	490c      	ldr	r1, [pc, #48]	; (8003420 <__NVIC_SetPriority+0x4c>)
 80033ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033f2:	0112      	lsls	r2, r2, #4
 80033f4:	b2d2      	uxtb	r2, r2
 80033f6:	440b      	add	r3, r1
 80033f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80033fc:	e00a      	b.n	8003414 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	b2da      	uxtb	r2, r3
 8003402:	4908      	ldr	r1, [pc, #32]	; (8003424 <__NVIC_SetPriority+0x50>)
 8003404:	79fb      	ldrb	r3, [r7, #7]
 8003406:	f003 030f 	and.w	r3, r3, #15
 800340a:	3b04      	subs	r3, #4
 800340c:	0112      	lsls	r2, r2, #4
 800340e:	b2d2      	uxtb	r2, r2
 8003410:	440b      	add	r3, r1
 8003412:	761a      	strb	r2, [r3, #24]
}
 8003414:	bf00      	nop
 8003416:	370c      	adds	r7, #12
 8003418:	46bd      	mov	sp, r7
 800341a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341e:	4770      	bx	lr
 8003420:	e000e100 	.word	0xe000e100
 8003424:	e000ed00 	.word	0xe000ed00

08003428 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003428:	b480      	push	{r7}
 800342a:	b089      	sub	sp, #36	; 0x24
 800342c:	af00      	add	r7, sp, #0
 800342e:	60f8      	str	r0, [r7, #12]
 8003430:	60b9      	str	r1, [r7, #8]
 8003432:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	f003 0307 	and.w	r3, r3, #7
 800343a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800343c:	69fb      	ldr	r3, [r7, #28]
 800343e:	f1c3 0307 	rsb	r3, r3, #7
 8003442:	2b04      	cmp	r3, #4
 8003444:	bf28      	it	cs
 8003446:	2304      	movcs	r3, #4
 8003448:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800344a:	69fb      	ldr	r3, [r7, #28]
 800344c:	3304      	adds	r3, #4
 800344e:	2b06      	cmp	r3, #6
 8003450:	d902      	bls.n	8003458 <NVIC_EncodePriority+0x30>
 8003452:	69fb      	ldr	r3, [r7, #28]
 8003454:	3b03      	subs	r3, #3
 8003456:	e000      	b.n	800345a <NVIC_EncodePriority+0x32>
 8003458:	2300      	movs	r3, #0
 800345a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800345c:	f04f 32ff 	mov.w	r2, #4294967295
 8003460:	69bb      	ldr	r3, [r7, #24]
 8003462:	fa02 f303 	lsl.w	r3, r2, r3
 8003466:	43da      	mvns	r2, r3
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	401a      	ands	r2, r3
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003470:	f04f 31ff 	mov.w	r1, #4294967295
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	fa01 f303 	lsl.w	r3, r1, r3
 800347a:	43d9      	mvns	r1, r3
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003480:	4313      	orrs	r3, r2
         );
}
 8003482:	4618      	mov	r0, r3
 8003484:	3724      	adds	r7, #36	; 0x24
 8003486:	46bd      	mov	sp, r7
 8003488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348c:	4770      	bx	lr
	...

08003490 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b082      	sub	sp, #8
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	3b01      	subs	r3, #1
 800349c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034a0:	d301      	bcc.n	80034a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034a2:	2301      	movs	r3, #1
 80034a4:	e00f      	b.n	80034c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034a6:	4a0a      	ldr	r2, [pc, #40]	; (80034d0 <SysTick_Config+0x40>)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	3b01      	subs	r3, #1
 80034ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034ae:	210f      	movs	r1, #15
 80034b0:	f04f 30ff 	mov.w	r0, #4294967295
 80034b4:	f7ff ff8e 	bl	80033d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034b8:	4b05      	ldr	r3, [pc, #20]	; (80034d0 <SysTick_Config+0x40>)
 80034ba:	2200      	movs	r2, #0
 80034bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034be:	4b04      	ldr	r3, [pc, #16]	; (80034d0 <SysTick_Config+0x40>)
 80034c0:	2207      	movs	r2, #7
 80034c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034c4:	2300      	movs	r3, #0
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3708      	adds	r7, #8
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	bf00      	nop
 80034d0:	e000e010 	.word	0xe000e010

080034d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b082      	sub	sp, #8
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f7ff ff29 	bl	8003334 <__NVIC_SetPriorityGrouping>
}
 80034e2:	bf00      	nop
 80034e4:	3708      	adds	r7, #8
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}

080034ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80034ea:	b580      	push	{r7, lr}
 80034ec:	b086      	sub	sp, #24
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	4603      	mov	r3, r0
 80034f2:	60b9      	str	r1, [r7, #8]
 80034f4:	607a      	str	r2, [r7, #4]
 80034f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80034f8:	2300      	movs	r3, #0
 80034fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80034fc:	f7ff ff3e 	bl	800337c <__NVIC_GetPriorityGrouping>
 8003500:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	68b9      	ldr	r1, [r7, #8]
 8003506:	6978      	ldr	r0, [r7, #20]
 8003508:	f7ff ff8e 	bl	8003428 <NVIC_EncodePriority>
 800350c:	4602      	mov	r2, r0
 800350e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003512:	4611      	mov	r1, r2
 8003514:	4618      	mov	r0, r3
 8003516:	f7ff ff5d 	bl	80033d4 <__NVIC_SetPriority>
}
 800351a:	bf00      	nop
 800351c:	3718      	adds	r7, #24
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}

08003522 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003522:	b580      	push	{r7, lr}
 8003524:	b082      	sub	sp, #8
 8003526:	af00      	add	r7, sp, #0
 8003528:	4603      	mov	r3, r0
 800352a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800352c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003530:	4618      	mov	r0, r3
 8003532:	f7ff ff31 	bl	8003398 <__NVIC_EnableIRQ>
}
 8003536:	bf00      	nop
 8003538:	3708      	adds	r7, #8
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}

0800353e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800353e:	b580      	push	{r7, lr}
 8003540:	b082      	sub	sp, #8
 8003542:	af00      	add	r7, sp, #0
 8003544:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003546:	6878      	ldr	r0, [r7, #4]
 8003548:	f7ff ffa2 	bl	8003490 <SysTick_Config>
 800354c:	4603      	mov	r3, r0
}
 800354e:	4618      	mov	r0, r3
 8003550:	3708      	adds	r7, #8
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}
	...

08003558 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003558:	b480      	push	{r7}
 800355a:	b089      	sub	sp, #36	; 0x24
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
 8003560:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003562:	2300      	movs	r3, #0
 8003564:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003566:	2300      	movs	r3, #0
 8003568:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800356a:	2300      	movs	r3, #0
 800356c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800356e:	2300      	movs	r3, #0
 8003570:	61fb      	str	r3, [r7, #28]
 8003572:	e16b      	b.n	800384c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003574:	2201      	movs	r2, #1
 8003576:	69fb      	ldr	r3, [r7, #28]
 8003578:	fa02 f303 	lsl.w	r3, r2, r3
 800357c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	697a      	ldr	r2, [r7, #20]
 8003584:	4013      	ands	r3, r2
 8003586:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003588:	693a      	ldr	r2, [r7, #16]
 800358a:	697b      	ldr	r3, [r7, #20]
 800358c:	429a      	cmp	r2, r3
 800358e:	f040 815a 	bne.w	8003846 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	f003 0303 	and.w	r3, r3, #3
 800359a:	2b01      	cmp	r3, #1
 800359c:	d005      	beq.n	80035aa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80035a6:	2b02      	cmp	r3, #2
 80035a8:	d130      	bne.n	800360c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80035b0:	69fb      	ldr	r3, [r7, #28]
 80035b2:	005b      	lsls	r3, r3, #1
 80035b4:	2203      	movs	r2, #3
 80035b6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ba:	43db      	mvns	r3, r3
 80035bc:	69ba      	ldr	r2, [r7, #24]
 80035be:	4013      	ands	r3, r2
 80035c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	68da      	ldr	r2, [r3, #12]
 80035c6:	69fb      	ldr	r3, [r7, #28]
 80035c8:	005b      	lsls	r3, r3, #1
 80035ca:	fa02 f303 	lsl.w	r3, r2, r3
 80035ce:	69ba      	ldr	r2, [r7, #24]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	69ba      	ldr	r2, [r7, #24]
 80035d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80035e0:	2201      	movs	r2, #1
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	fa02 f303 	lsl.w	r3, r2, r3
 80035e8:	43db      	mvns	r3, r3
 80035ea:	69ba      	ldr	r2, [r7, #24]
 80035ec:	4013      	ands	r3, r2
 80035ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	091b      	lsrs	r3, r3, #4
 80035f6:	f003 0201 	and.w	r2, r3, #1
 80035fa:	69fb      	ldr	r3, [r7, #28]
 80035fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003600:	69ba      	ldr	r2, [r7, #24]
 8003602:	4313      	orrs	r3, r2
 8003604:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	69ba      	ldr	r2, [r7, #24]
 800360a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f003 0303 	and.w	r3, r3, #3
 8003614:	2b03      	cmp	r3, #3
 8003616:	d017      	beq.n	8003648 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	005b      	lsls	r3, r3, #1
 8003622:	2203      	movs	r2, #3
 8003624:	fa02 f303 	lsl.w	r3, r2, r3
 8003628:	43db      	mvns	r3, r3
 800362a:	69ba      	ldr	r2, [r7, #24]
 800362c:	4013      	ands	r3, r2
 800362e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	689a      	ldr	r2, [r3, #8]
 8003634:	69fb      	ldr	r3, [r7, #28]
 8003636:	005b      	lsls	r3, r3, #1
 8003638:	fa02 f303 	lsl.w	r3, r2, r3
 800363c:	69ba      	ldr	r2, [r7, #24]
 800363e:	4313      	orrs	r3, r2
 8003640:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	69ba      	ldr	r2, [r7, #24]
 8003646:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	f003 0303 	and.w	r3, r3, #3
 8003650:	2b02      	cmp	r3, #2
 8003652:	d123      	bne.n	800369c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003654:	69fb      	ldr	r3, [r7, #28]
 8003656:	08da      	lsrs	r2, r3, #3
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	3208      	adds	r2, #8
 800365c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003660:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003662:	69fb      	ldr	r3, [r7, #28]
 8003664:	f003 0307 	and.w	r3, r3, #7
 8003668:	009b      	lsls	r3, r3, #2
 800366a:	220f      	movs	r2, #15
 800366c:	fa02 f303 	lsl.w	r3, r2, r3
 8003670:	43db      	mvns	r3, r3
 8003672:	69ba      	ldr	r2, [r7, #24]
 8003674:	4013      	ands	r3, r2
 8003676:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	691a      	ldr	r2, [r3, #16]
 800367c:	69fb      	ldr	r3, [r7, #28]
 800367e:	f003 0307 	and.w	r3, r3, #7
 8003682:	009b      	lsls	r3, r3, #2
 8003684:	fa02 f303 	lsl.w	r3, r2, r3
 8003688:	69ba      	ldr	r2, [r7, #24]
 800368a:	4313      	orrs	r3, r2
 800368c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800368e:	69fb      	ldr	r3, [r7, #28]
 8003690:	08da      	lsrs	r2, r3, #3
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	3208      	adds	r2, #8
 8003696:	69b9      	ldr	r1, [r7, #24]
 8003698:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80036a2:	69fb      	ldr	r3, [r7, #28]
 80036a4:	005b      	lsls	r3, r3, #1
 80036a6:	2203      	movs	r2, #3
 80036a8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ac:	43db      	mvns	r3, r3
 80036ae:	69ba      	ldr	r2, [r7, #24]
 80036b0:	4013      	ands	r3, r2
 80036b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	f003 0203 	and.w	r2, r3, #3
 80036bc:	69fb      	ldr	r3, [r7, #28]
 80036be:	005b      	lsls	r3, r3, #1
 80036c0:	fa02 f303 	lsl.w	r3, r2, r3
 80036c4:	69ba      	ldr	r2, [r7, #24]
 80036c6:	4313      	orrs	r3, r2
 80036c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	69ba      	ldr	r2, [r7, #24]
 80036ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80036d8:	2b00      	cmp	r3, #0
 80036da:	f000 80b4 	beq.w	8003846 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036de:	2300      	movs	r3, #0
 80036e0:	60fb      	str	r3, [r7, #12]
 80036e2:	4b60      	ldr	r3, [pc, #384]	; (8003864 <HAL_GPIO_Init+0x30c>)
 80036e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036e6:	4a5f      	ldr	r2, [pc, #380]	; (8003864 <HAL_GPIO_Init+0x30c>)
 80036e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036ec:	6453      	str	r3, [r2, #68]	; 0x44
 80036ee:	4b5d      	ldr	r3, [pc, #372]	; (8003864 <HAL_GPIO_Init+0x30c>)
 80036f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036f6:	60fb      	str	r3, [r7, #12]
 80036f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80036fa:	4a5b      	ldr	r2, [pc, #364]	; (8003868 <HAL_GPIO_Init+0x310>)
 80036fc:	69fb      	ldr	r3, [r7, #28]
 80036fe:	089b      	lsrs	r3, r3, #2
 8003700:	3302      	adds	r3, #2
 8003702:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003706:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003708:	69fb      	ldr	r3, [r7, #28]
 800370a:	f003 0303 	and.w	r3, r3, #3
 800370e:	009b      	lsls	r3, r3, #2
 8003710:	220f      	movs	r2, #15
 8003712:	fa02 f303 	lsl.w	r3, r2, r3
 8003716:	43db      	mvns	r3, r3
 8003718:	69ba      	ldr	r2, [r7, #24]
 800371a:	4013      	ands	r3, r2
 800371c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	4a52      	ldr	r2, [pc, #328]	; (800386c <HAL_GPIO_Init+0x314>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d02b      	beq.n	800377e <HAL_GPIO_Init+0x226>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	4a51      	ldr	r2, [pc, #324]	; (8003870 <HAL_GPIO_Init+0x318>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d025      	beq.n	800377a <HAL_GPIO_Init+0x222>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	4a50      	ldr	r2, [pc, #320]	; (8003874 <HAL_GPIO_Init+0x31c>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d01f      	beq.n	8003776 <HAL_GPIO_Init+0x21e>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	4a4f      	ldr	r2, [pc, #316]	; (8003878 <HAL_GPIO_Init+0x320>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d019      	beq.n	8003772 <HAL_GPIO_Init+0x21a>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	4a4e      	ldr	r2, [pc, #312]	; (800387c <HAL_GPIO_Init+0x324>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d013      	beq.n	800376e <HAL_GPIO_Init+0x216>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	4a4d      	ldr	r2, [pc, #308]	; (8003880 <HAL_GPIO_Init+0x328>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d00d      	beq.n	800376a <HAL_GPIO_Init+0x212>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	4a4c      	ldr	r2, [pc, #304]	; (8003884 <HAL_GPIO_Init+0x32c>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d007      	beq.n	8003766 <HAL_GPIO_Init+0x20e>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	4a4b      	ldr	r2, [pc, #300]	; (8003888 <HAL_GPIO_Init+0x330>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d101      	bne.n	8003762 <HAL_GPIO_Init+0x20a>
 800375e:	2307      	movs	r3, #7
 8003760:	e00e      	b.n	8003780 <HAL_GPIO_Init+0x228>
 8003762:	2308      	movs	r3, #8
 8003764:	e00c      	b.n	8003780 <HAL_GPIO_Init+0x228>
 8003766:	2306      	movs	r3, #6
 8003768:	e00a      	b.n	8003780 <HAL_GPIO_Init+0x228>
 800376a:	2305      	movs	r3, #5
 800376c:	e008      	b.n	8003780 <HAL_GPIO_Init+0x228>
 800376e:	2304      	movs	r3, #4
 8003770:	e006      	b.n	8003780 <HAL_GPIO_Init+0x228>
 8003772:	2303      	movs	r3, #3
 8003774:	e004      	b.n	8003780 <HAL_GPIO_Init+0x228>
 8003776:	2302      	movs	r3, #2
 8003778:	e002      	b.n	8003780 <HAL_GPIO_Init+0x228>
 800377a:	2301      	movs	r3, #1
 800377c:	e000      	b.n	8003780 <HAL_GPIO_Init+0x228>
 800377e:	2300      	movs	r3, #0
 8003780:	69fa      	ldr	r2, [r7, #28]
 8003782:	f002 0203 	and.w	r2, r2, #3
 8003786:	0092      	lsls	r2, r2, #2
 8003788:	4093      	lsls	r3, r2
 800378a:	69ba      	ldr	r2, [r7, #24]
 800378c:	4313      	orrs	r3, r2
 800378e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003790:	4935      	ldr	r1, [pc, #212]	; (8003868 <HAL_GPIO_Init+0x310>)
 8003792:	69fb      	ldr	r3, [r7, #28]
 8003794:	089b      	lsrs	r3, r3, #2
 8003796:	3302      	adds	r3, #2
 8003798:	69ba      	ldr	r2, [r7, #24]
 800379a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800379e:	4b3b      	ldr	r3, [pc, #236]	; (800388c <HAL_GPIO_Init+0x334>)
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	43db      	mvns	r3, r3
 80037a8:	69ba      	ldr	r2, [r7, #24]
 80037aa:	4013      	ands	r3, r2
 80037ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d003      	beq.n	80037c2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80037ba:	69ba      	ldr	r2, [r7, #24]
 80037bc:	693b      	ldr	r3, [r7, #16]
 80037be:	4313      	orrs	r3, r2
 80037c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80037c2:	4a32      	ldr	r2, [pc, #200]	; (800388c <HAL_GPIO_Init+0x334>)
 80037c4:	69bb      	ldr	r3, [r7, #24]
 80037c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80037c8:	4b30      	ldr	r3, [pc, #192]	; (800388c <HAL_GPIO_Init+0x334>)
 80037ca:	68db      	ldr	r3, [r3, #12]
 80037cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	43db      	mvns	r3, r3
 80037d2:	69ba      	ldr	r2, [r7, #24]
 80037d4:	4013      	ands	r3, r2
 80037d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d003      	beq.n	80037ec <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80037e4:	69ba      	ldr	r2, [r7, #24]
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	4313      	orrs	r3, r2
 80037ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80037ec:	4a27      	ldr	r2, [pc, #156]	; (800388c <HAL_GPIO_Init+0x334>)
 80037ee:	69bb      	ldr	r3, [r7, #24]
 80037f0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80037f2:	4b26      	ldr	r3, [pc, #152]	; (800388c <HAL_GPIO_Init+0x334>)
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	43db      	mvns	r3, r3
 80037fc:	69ba      	ldr	r2, [r7, #24]
 80037fe:	4013      	ands	r3, r2
 8003800:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d003      	beq.n	8003816 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800380e:	69ba      	ldr	r2, [r7, #24]
 8003810:	693b      	ldr	r3, [r7, #16]
 8003812:	4313      	orrs	r3, r2
 8003814:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003816:	4a1d      	ldr	r2, [pc, #116]	; (800388c <HAL_GPIO_Init+0x334>)
 8003818:	69bb      	ldr	r3, [r7, #24]
 800381a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800381c:	4b1b      	ldr	r3, [pc, #108]	; (800388c <HAL_GPIO_Init+0x334>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	43db      	mvns	r3, r3
 8003826:	69ba      	ldr	r2, [r7, #24]
 8003828:	4013      	ands	r3, r2
 800382a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003834:	2b00      	cmp	r3, #0
 8003836:	d003      	beq.n	8003840 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003838:	69ba      	ldr	r2, [r7, #24]
 800383a:	693b      	ldr	r3, [r7, #16]
 800383c:	4313      	orrs	r3, r2
 800383e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003840:	4a12      	ldr	r2, [pc, #72]	; (800388c <HAL_GPIO_Init+0x334>)
 8003842:	69bb      	ldr	r3, [r7, #24]
 8003844:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	3301      	adds	r3, #1
 800384a:	61fb      	str	r3, [r7, #28]
 800384c:	69fb      	ldr	r3, [r7, #28]
 800384e:	2b0f      	cmp	r3, #15
 8003850:	f67f ae90 	bls.w	8003574 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003854:	bf00      	nop
 8003856:	bf00      	nop
 8003858:	3724      	adds	r7, #36	; 0x24
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr
 8003862:	bf00      	nop
 8003864:	40023800 	.word	0x40023800
 8003868:	40013800 	.word	0x40013800
 800386c:	40020000 	.word	0x40020000
 8003870:	40020400 	.word	0x40020400
 8003874:	40020800 	.word	0x40020800
 8003878:	40020c00 	.word	0x40020c00
 800387c:	40021000 	.word	0x40021000
 8003880:	40021400 	.word	0x40021400
 8003884:	40021800 	.word	0x40021800
 8003888:	40021c00 	.word	0x40021c00
 800388c:	40013c00 	.word	0x40013c00

08003890 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003890:	b480      	push	{r7}
 8003892:	b085      	sub	sp, #20
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
 8003898:	460b      	mov	r3, r1
 800389a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	691a      	ldr	r2, [r3, #16]
 80038a0:	887b      	ldrh	r3, [r7, #2]
 80038a2:	4013      	ands	r3, r2
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d002      	beq.n	80038ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80038a8:	2301      	movs	r3, #1
 80038aa:	73fb      	strb	r3, [r7, #15]
 80038ac:	e001      	b.n	80038b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80038ae:	2300      	movs	r3, #0
 80038b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80038b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	3714      	adds	r7, #20
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr

080038c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80038c0:	b480      	push	{r7}
 80038c2:	b083      	sub	sp, #12
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
 80038c8:	460b      	mov	r3, r1
 80038ca:	807b      	strh	r3, [r7, #2]
 80038cc:	4613      	mov	r3, r2
 80038ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80038d0:	787b      	ldrb	r3, [r7, #1]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d003      	beq.n	80038de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80038d6:	887a      	ldrh	r2, [r7, #2]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80038dc:	e003      	b.n	80038e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80038de:	887b      	ldrh	r3, [r7, #2]
 80038e0:	041a      	lsls	r2, r3, #16
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	619a      	str	r2, [r3, #24]
}
 80038e6:	bf00      	nop
 80038e8:	370c      	adds	r7, #12
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr
	...

080038f4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b082      	sub	sp, #8
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	4603      	mov	r3, r0
 80038fc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80038fe:	4b08      	ldr	r3, [pc, #32]	; (8003920 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003900:	695a      	ldr	r2, [r3, #20]
 8003902:	88fb      	ldrh	r3, [r7, #6]
 8003904:	4013      	ands	r3, r2
 8003906:	2b00      	cmp	r3, #0
 8003908:	d006      	beq.n	8003918 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800390a:	4a05      	ldr	r2, [pc, #20]	; (8003920 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800390c:	88fb      	ldrh	r3, [r7, #6]
 800390e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003910:	88fb      	ldrh	r3, [r7, #6]
 8003912:	4618      	mov	r0, r3
 8003914:	f7ff f95e 	bl	8002bd4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003918:	bf00      	nop
 800391a:	3708      	adds	r7, #8
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}
 8003920:	40013c00 	.word	0x40013c00

08003924 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b086      	sub	sp, #24
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d101      	bne.n	8003936 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003932:	2301      	movs	r3, #1
 8003934:	e267      	b.n	8003e06 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f003 0301 	and.w	r3, r3, #1
 800393e:	2b00      	cmp	r3, #0
 8003940:	d075      	beq.n	8003a2e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003942:	4b88      	ldr	r3, [pc, #544]	; (8003b64 <HAL_RCC_OscConfig+0x240>)
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	f003 030c 	and.w	r3, r3, #12
 800394a:	2b04      	cmp	r3, #4
 800394c:	d00c      	beq.n	8003968 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800394e:	4b85      	ldr	r3, [pc, #532]	; (8003b64 <HAL_RCC_OscConfig+0x240>)
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003956:	2b08      	cmp	r3, #8
 8003958:	d112      	bne.n	8003980 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800395a:	4b82      	ldr	r3, [pc, #520]	; (8003b64 <HAL_RCC_OscConfig+0x240>)
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003962:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003966:	d10b      	bne.n	8003980 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003968:	4b7e      	ldr	r3, [pc, #504]	; (8003b64 <HAL_RCC_OscConfig+0x240>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003970:	2b00      	cmp	r3, #0
 8003972:	d05b      	beq.n	8003a2c <HAL_RCC_OscConfig+0x108>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d157      	bne.n	8003a2c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e242      	b.n	8003e06 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003988:	d106      	bne.n	8003998 <HAL_RCC_OscConfig+0x74>
 800398a:	4b76      	ldr	r3, [pc, #472]	; (8003b64 <HAL_RCC_OscConfig+0x240>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a75      	ldr	r2, [pc, #468]	; (8003b64 <HAL_RCC_OscConfig+0x240>)
 8003990:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003994:	6013      	str	r3, [r2, #0]
 8003996:	e01d      	b.n	80039d4 <HAL_RCC_OscConfig+0xb0>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80039a0:	d10c      	bne.n	80039bc <HAL_RCC_OscConfig+0x98>
 80039a2:	4b70      	ldr	r3, [pc, #448]	; (8003b64 <HAL_RCC_OscConfig+0x240>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a6f      	ldr	r2, [pc, #444]	; (8003b64 <HAL_RCC_OscConfig+0x240>)
 80039a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80039ac:	6013      	str	r3, [r2, #0]
 80039ae:	4b6d      	ldr	r3, [pc, #436]	; (8003b64 <HAL_RCC_OscConfig+0x240>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a6c      	ldr	r2, [pc, #432]	; (8003b64 <HAL_RCC_OscConfig+0x240>)
 80039b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039b8:	6013      	str	r3, [r2, #0]
 80039ba:	e00b      	b.n	80039d4 <HAL_RCC_OscConfig+0xb0>
 80039bc:	4b69      	ldr	r3, [pc, #420]	; (8003b64 <HAL_RCC_OscConfig+0x240>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a68      	ldr	r2, [pc, #416]	; (8003b64 <HAL_RCC_OscConfig+0x240>)
 80039c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039c6:	6013      	str	r3, [r2, #0]
 80039c8:	4b66      	ldr	r3, [pc, #408]	; (8003b64 <HAL_RCC_OscConfig+0x240>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a65      	ldr	r2, [pc, #404]	; (8003b64 <HAL_RCC_OscConfig+0x240>)
 80039ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d013      	beq.n	8003a04 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039dc:	f7ff fc7a 	bl	80032d4 <HAL_GetTick>
 80039e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039e2:	e008      	b.n	80039f6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039e4:	f7ff fc76 	bl	80032d4 <HAL_GetTick>
 80039e8:	4602      	mov	r2, r0
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	1ad3      	subs	r3, r2, r3
 80039ee:	2b64      	cmp	r3, #100	; 0x64
 80039f0:	d901      	bls.n	80039f6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80039f2:	2303      	movs	r3, #3
 80039f4:	e207      	b.n	8003e06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039f6:	4b5b      	ldr	r3, [pc, #364]	; (8003b64 <HAL_RCC_OscConfig+0x240>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d0f0      	beq.n	80039e4 <HAL_RCC_OscConfig+0xc0>
 8003a02:	e014      	b.n	8003a2e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a04:	f7ff fc66 	bl	80032d4 <HAL_GetTick>
 8003a08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a0a:	e008      	b.n	8003a1e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a0c:	f7ff fc62 	bl	80032d4 <HAL_GetTick>
 8003a10:	4602      	mov	r2, r0
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	2b64      	cmp	r3, #100	; 0x64
 8003a18:	d901      	bls.n	8003a1e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a1a:	2303      	movs	r3, #3
 8003a1c:	e1f3      	b.n	8003e06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a1e:	4b51      	ldr	r3, [pc, #324]	; (8003b64 <HAL_RCC_OscConfig+0x240>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d1f0      	bne.n	8003a0c <HAL_RCC_OscConfig+0xe8>
 8003a2a:	e000      	b.n	8003a2e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 0302 	and.w	r3, r3, #2
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d063      	beq.n	8003b02 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003a3a:	4b4a      	ldr	r3, [pc, #296]	; (8003b64 <HAL_RCC_OscConfig+0x240>)
 8003a3c:	689b      	ldr	r3, [r3, #8]
 8003a3e:	f003 030c 	and.w	r3, r3, #12
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d00b      	beq.n	8003a5e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a46:	4b47      	ldr	r3, [pc, #284]	; (8003b64 <HAL_RCC_OscConfig+0x240>)
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003a4e:	2b08      	cmp	r3, #8
 8003a50:	d11c      	bne.n	8003a8c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a52:	4b44      	ldr	r3, [pc, #272]	; (8003b64 <HAL_RCC_OscConfig+0x240>)
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d116      	bne.n	8003a8c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a5e:	4b41      	ldr	r3, [pc, #260]	; (8003b64 <HAL_RCC_OscConfig+0x240>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f003 0302 	and.w	r3, r3, #2
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d005      	beq.n	8003a76 <HAL_RCC_OscConfig+0x152>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	68db      	ldr	r3, [r3, #12]
 8003a6e:	2b01      	cmp	r3, #1
 8003a70:	d001      	beq.n	8003a76 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e1c7      	b.n	8003e06 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a76:	4b3b      	ldr	r3, [pc, #236]	; (8003b64 <HAL_RCC_OscConfig+0x240>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	691b      	ldr	r3, [r3, #16]
 8003a82:	00db      	lsls	r3, r3, #3
 8003a84:	4937      	ldr	r1, [pc, #220]	; (8003b64 <HAL_RCC_OscConfig+0x240>)
 8003a86:	4313      	orrs	r3, r2
 8003a88:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a8a:	e03a      	b.n	8003b02 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	68db      	ldr	r3, [r3, #12]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d020      	beq.n	8003ad6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a94:	4b34      	ldr	r3, [pc, #208]	; (8003b68 <HAL_RCC_OscConfig+0x244>)
 8003a96:	2201      	movs	r2, #1
 8003a98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a9a:	f7ff fc1b 	bl	80032d4 <HAL_GetTick>
 8003a9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003aa0:	e008      	b.n	8003ab4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003aa2:	f7ff fc17 	bl	80032d4 <HAL_GetTick>
 8003aa6:	4602      	mov	r2, r0
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	1ad3      	subs	r3, r2, r3
 8003aac:	2b02      	cmp	r3, #2
 8003aae:	d901      	bls.n	8003ab4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003ab0:	2303      	movs	r3, #3
 8003ab2:	e1a8      	b.n	8003e06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ab4:	4b2b      	ldr	r3, [pc, #172]	; (8003b64 <HAL_RCC_OscConfig+0x240>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 0302 	and.w	r3, r3, #2
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d0f0      	beq.n	8003aa2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ac0:	4b28      	ldr	r3, [pc, #160]	; (8003b64 <HAL_RCC_OscConfig+0x240>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	691b      	ldr	r3, [r3, #16]
 8003acc:	00db      	lsls	r3, r3, #3
 8003ace:	4925      	ldr	r1, [pc, #148]	; (8003b64 <HAL_RCC_OscConfig+0x240>)
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	600b      	str	r3, [r1, #0]
 8003ad4:	e015      	b.n	8003b02 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ad6:	4b24      	ldr	r3, [pc, #144]	; (8003b68 <HAL_RCC_OscConfig+0x244>)
 8003ad8:	2200      	movs	r2, #0
 8003ada:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003adc:	f7ff fbfa 	bl	80032d4 <HAL_GetTick>
 8003ae0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ae2:	e008      	b.n	8003af6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ae4:	f7ff fbf6 	bl	80032d4 <HAL_GetTick>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	1ad3      	subs	r3, r2, r3
 8003aee:	2b02      	cmp	r3, #2
 8003af0:	d901      	bls.n	8003af6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003af2:	2303      	movs	r3, #3
 8003af4:	e187      	b.n	8003e06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003af6:	4b1b      	ldr	r3, [pc, #108]	; (8003b64 <HAL_RCC_OscConfig+0x240>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f003 0302 	and.w	r3, r3, #2
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d1f0      	bne.n	8003ae4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 0308 	and.w	r3, r3, #8
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d036      	beq.n	8003b7c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	695b      	ldr	r3, [r3, #20]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d016      	beq.n	8003b44 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b16:	4b15      	ldr	r3, [pc, #84]	; (8003b6c <HAL_RCC_OscConfig+0x248>)
 8003b18:	2201      	movs	r2, #1
 8003b1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b1c:	f7ff fbda 	bl	80032d4 <HAL_GetTick>
 8003b20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b22:	e008      	b.n	8003b36 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b24:	f7ff fbd6 	bl	80032d4 <HAL_GetTick>
 8003b28:	4602      	mov	r2, r0
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	1ad3      	subs	r3, r2, r3
 8003b2e:	2b02      	cmp	r3, #2
 8003b30:	d901      	bls.n	8003b36 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003b32:	2303      	movs	r3, #3
 8003b34:	e167      	b.n	8003e06 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b36:	4b0b      	ldr	r3, [pc, #44]	; (8003b64 <HAL_RCC_OscConfig+0x240>)
 8003b38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b3a:	f003 0302 	and.w	r3, r3, #2
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d0f0      	beq.n	8003b24 <HAL_RCC_OscConfig+0x200>
 8003b42:	e01b      	b.n	8003b7c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b44:	4b09      	ldr	r3, [pc, #36]	; (8003b6c <HAL_RCC_OscConfig+0x248>)
 8003b46:	2200      	movs	r2, #0
 8003b48:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b4a:	f7ff fbc3 	bl	80032d4 <HAL_GetTick>
 8003b4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b50:	e00e      	b.n	8003b70 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b52:	f7ff fbbf 	bl	80032d4 <HAL_GetTick>
 8003b56:	4602      	mov	r2, r0
 8003b58:	693b      	ldr	r3, [r7, #16]
 8003b5a:	1ad3      	subs	r3, r2, r3
 8003b5c:	2b02      	cmp	r3, #2
 8003b5e:	d907      	bls.n	8003b70 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003b60:	2303      	movs	r3, #3
 8003b62:	e150      	b.n	8003e06 <HAL_RCC_OscConfig+0x4e2>
 8003b64:	40023800 	.word	0x40023800
 8003b68:	42470000 	.word	0x42470000
 8003b6c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b70:	4b88      	ldr	r3, [pc, #544]	; (8003d94 <HAL_RCC_OscConfig+0x470>)
 8003b72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b74:	f003 0302 	and.w	r3, r3, #2
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d1ea      	bne.n	8003b52 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f003 0304 	and.w	r3, r3, #4
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	f000 8097 	beq.w	8003cb8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b8e:	4b81      	ldr	r3, [pc, #516]	; (8003d94 <HAL_RCC_OscConfig+0x470>)
 8003b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d10f      	bne.n	8003bba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	60bb      	str	r3, [r7, #8]
 8003b9e:	4b7d      	ldr	r3, [pc, #500]	; (8003d94 <HAL_RCC_OscConfig+0x470>)
 8003ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba2:	4a7c      	ldr	r2, [pc, #496]	; (8003d94 <HAL_RCC_OscConfig+0x470>)
 8003ba4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ba8:	6413      	str	r3, [r2, #64]	; 0x40
 8003baa:	4b7a      	ldr	r3, [pc, #488]	; (8003d94 <HAL_RCC_OscConfig+0x470>)
 8003bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bb2:	60bb      	str	r3, [r7, #8]
 8003bb4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bba:	4b77      	ldr	r3, [pc, #476]	; (8003d98 <HAL_RCC_OscConfig+0x474>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d118      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003bc6:	4b74      	ldr	r3, [pc, #464]	; (8003d98 <HAL_RCC_OscConfig+0x474>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a73      	ldr	r2, [pc, #460]	; (8003d98 <HAL_RCC_OscConfig+0x474>)
 8003bcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bd0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bd2:	f7ff fb7f 	bl	80032d4 <HAL_GetTick>
 8003bd6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bd8:	e008      	b.n	8003bec <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bda:	f7ff fb7b 	bl	80032d4 <HAL_GetTick>
 8003bde:	4602      	mov	r2, r0
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	1ad3      	subs	r3, r2, r3
 8003be4:	2b02      	cmp	r3, #2
 8003be6:	d901      	bls.n	8003bec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003be8:	2303      	movs	r3, #3
 8003bea:	e10c      	b.n	8003e06 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bec:	4b6a      	ldr	r3, [pc, #424]	; (8003d98 <HAL_RCC_OscConfig+0x474>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d0f0      	beq.n	8003bda <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d106      	bne.n	8003c0e <HAL_RCC_OscConfig+0x2ea>
 8003c00:	4b64      	ldr	r3, [pc, #400]	; (8003d94 <HAL_RCC_OscConfig+0x470>)
 8003c02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c04:	4a63      	ldr	r2, [pc, #396]	; (8003d94 <HAL_RCC_OscConfig+0x470>)
 8003c06:	f043 0301 	orr.w	r3, r3, #1
 8003c0a:	6713      	str	r3, [r2, #112]	; 0x70
 8003c0c:	e01c      	b.n	8003c48 <HAL_RCC_OscConfig+0x324>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	2b05      	cmp	r3, #5
 8003c14:	d10c      	bne.n	8003c30 <HAL_RCC_OscConfig+0x30c>
 8003c16:	4b5f      	ldr	r3, [pc, #380]	; (8003d94 <HAL_RCC_OscConfig+0x470>)
 8003c18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c1a:	4a5e      	ldr	r2, [pc, #376]	; (8003d94 <HAL_RCC_OscConfig+0x470>)
 8003c1c:	f043 0304 	orr.w	r3, r3, #4
 8003c20:	6713      	str	r3, [r2, #112]	; 0x70
 8003c22:	4b5c      	ldr	r3, [pc, #368]	; (8003d94 <HAL_RCC_OscConfig+0x470>)
 8003c24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c26:	4a5b      	ldr	r2, [pc, #364]	; (8003d94 <HAL_RCC_OscConfig+0x470>)
 8003c28:	f043 0301 	orr.w	r3, r3, #1
 8003c2c:	6713      	str	r3, [r2, #112]	; 0x70
 8003c2e:	e00b      	b.n	8003c48 <HAL_RCC_OscConfig+0x324>
 8003c30:	4b58      	ldr	r3, [pc, #352]	; (8003d94 <HAL_RCC_OscConfig+0x470>)
 8003c32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c34:	4a57      	ldr	r2, [pc, #348]	; (8003d94 <HAL_RCC_OscConfig+0x470>)
 8003c36:	f023 0301 	bic.w	r3, r3, #1
 8003c3a:	6713      	str	r3, [r2, #112]	; 0x70
 8003c3c:	4b55      	ldr	r3, [pc, #340]	; (8003d94 <HAL_RCC_OscConfig+0x470>)
 8003c3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c40:	4a54      	ldr	r2, [pc, #336]	; (8003d94 <HAL_RCC_OscConfig+0x470>)
 8003c42:	f023 0304 	bic.w	r3, r3, #4
 8003c46:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	689b      	ldr	r3, [r3, #8]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d015      	beq.n	8003c7c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c50:	f7ff fb40 	bl	80032d4 <HAL_GetTick>
 8003c54:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c56:	e00a      	b.n	8003c6e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c58:	f7ff fb3c 	bl	80032d4 <HAL_GetTick>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	1ad3      	subs	r3, r2, r3
 8003c62:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d901      	bls.n	8003c6e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	e0cb      	b.n	8003e06 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c6e:	4b49      	ldr	r3, [pc, #292]	; (8003d94 <HAL_RCC_OscConfig+0x470>)
 8003c70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c72:	f003 0302 	and.w	r3, r3, #2
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d0ee      	beq.n	8003c58 <HAL_RCC_OscConfig+0x334>
 8003c7a:	e014      	b.n	8003ca6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c7c:	f7ff fb2a 	bl	80032d4 <HAL_GetTick>
 8003c80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c82:	e00a      	b.n	8003c9a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c84:	f7ff fb26 	bl	80032d4 <HAL_GetTick>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	1ad3      	subs	r3, r2, r3
 8003c8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d901      	bls.n	8003c9a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003c96:	2303      	movs	r3, #3
 8003c98:	e0b5      	b.n	8003e06 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c9a:	4b3e      	ldr	r3, [pc, #248]	; (8003d94 <HAL_RCC_OscConfig+0x470>)
 8003c9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c9e:	f003 0302 	and.w	r3, r3, #2
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d1ee      	bne.n	8003c84 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ca6:	7dfb      	ldrb	r3, [r7, #23]
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d105      	bne.n	8003cb8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cac:	4b39      	ldr	r3, [pc, #228]	; (8003d94 <HAL_RCC_OscConfig+0x470>)
 8003cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cb0:	4a38      	ldr	r2, [pc, #224]	; (8003d94 <HAL_RCC_OscConfig+0x470>)
 8003cb2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003cb6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	699b      	ldr	r3, [r3, #24]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	f000 80a1 	beq.w	8003e04 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003cc2:	4b34      	ldr	r3, [pc, #208]	; (8003d94 <HAL_RCC_OscConfig+0x470>)
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	f003 030c 	and.w	r3, r3, #12
 8003cca:	2b08      	cmp	r3, #8
 8003ccc:	d05c      	beq.n	8003d88 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	699b      	ldr	r3, [r3, #24]
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d141      	bne.n	8003d5a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cd6:	4b31      	ldr	r3, [pc, #196]	; (8003d9c <HAL_RCC_OscConfig+0x478>)
 8003cd8:	2200      	movs	r2, #0
 8003cda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cdc:	f7ff fafa 	bl	80032d4 <HAL_GetTick>
 8003ce0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ce2:	e008      	b.n	8003cf6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ce4:	f7ff faf6 	bl	80032d4 <HAL_GetTick>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	1ad3      	subs	r3, r2, r3
 8003cee:	2b02      	cmp	r3, #2
 8003cf0:	d901      	bls.n	8003cf6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003cf2:	2303      	movs	r3, #3
 8003cf4:	e087      	b.n	8003e06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cf6:	4b27      	ldr	r3, [pc, #156]	; (8003d94 <HAL_RCC_OscConfig+0x470>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d1f0      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	69da      	ldr	r2, [r3, #28]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6a1b      	ldr	r3, [r3, #32]
 8003d0a:	431a      	orrs	r2, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d10:	019b      	lsls	r3, r3, #6
 8003d12:	431a      	orrs	r2, r3
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d18:	085b      	lsrs	r3, r3, #1
 8003d1a:	3b01      	subs	r3, #1
 8003d1c:	041b      	lsls	r3, r3, #16
 8003d1e:	431a      	orrs	r2, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d24:	061b      	lsls	r3, r3, #24
 8003d26:	491b      	ldr	r1, [pc, #108]	; (8003d94 <HAL_RCC_OscConfig+0x470>)
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d2c:	4b1b      	ldr	r3, [pc, #108]	; (8003d9c <HAL_RCC_OscConfig+0x478>)
 8003d2e:	2201      	movs	r2, #1
 8003d30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d32:	f7ff facf 	bl	80032d4 <HAL_GetTick>
 8003d36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d38:	e008      	b.n	8003d4c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d3a:	f7ff facb 	bl	80032d4 <HAL_GetTick>
 8003d3e:	4602      	mov	r2, r0
 8003d40:	693b      	ldr	r3, [r7, #16]
 8003d42:	1ad3      	subs	r3, r2, r3
 8003d44:	2b02      	cmp	r3, #2
 8003d46:	d901      	bls.n	8003d4c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003d48:	2303      	movs	r3, #3
 8003d4a:	e05c      	b.n	8003e06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d4c:	4b11      	ldr	r3, [pc, #68]	; (8003d94 <HAL_RCC_OscConfig+0x470>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d0f0      	beq.n	8003d3a <HAL_RCC_OscConfig+0x416>
 8003d58:	e054      	b.n	8003e04 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d5a:	4b10      	ldr	r3, [pc, #64]	; (8003d9c <HAL_RCC_OscConfig+0x478>)
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d60:	f7ff fab8 	bl	80032d4 <HAL_GetTick>
 8003d64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d66:	e008      	b.n	8003d7a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d68:	f7ff fab4 	bl	80032d4 <HAL_GetTick>
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	2b02      	cmp	r3, #2
 8003d74:	d901      	bls.n	8003d7a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003d76:	2303      	movs	r3, #3
 8003d78:	e045      	b.n	8003e06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d7a:	4b06      	ldr	r3, [pc, #24]	; (8003d94 <HAL_RCC_OscConfig+0x470>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d1f0      	bne.n	8003d68 <HAL_RCC_OscConfig+0x444>
 8003d86:	e03d      	b.n	8003e04 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	699b      	ldr	r3, [r3, #24]
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d107      	bne.n	8003da0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	e038      	b.n	8003e06 <HAL_RCC_OscConfig+0x4e2>
 8003d94:	40023800 	.word	0x40023800
 8003d98:	40007000 	.word	0x40007000
 8003d9c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003da0:	4b1b      	ldr	r3, [pc, #108]	; (8003e10 <HAL_RCC_OscConfig+0x4ec>)
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	699b      	ldr	r3, [r3, #24]
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	d028      	beq.n	8003e00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003db8:	429a      	cmp	r2, r3
 8003dba:	d121      	bne.n	8003e00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d11a      	bne.n	8003e00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003dca:	68fa      	ldr	r2, [r7, #12]
 8003dcc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003dd0:	4013      	ands	r3, r2
 8003dd2:	687a      	ldr	r2, [r7, #4]
 8003dd4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003dd6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d111      	bne.n	8003e00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003de6:	085b      	lsrs	r3, r3, #1
 8003de8:	3b01      	subs	r3, #1
 8003dea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003dec:	429a      	cmp	r2, r3
 8003dee:	d107      	bne.n	8003e00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dfa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003dfc:	429a      	cmp	r2, r3
 8003dfe:	d001      	beq.n	8003e04 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	e000      	b.n	8003e06 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003e04:	2300      	movs	r3, #0
}
 8003e06:	4618      	mov	r0, r3
 8003e08:	3718      	adds	r7, #24
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}
 8003e0e:	bf00      	nop
 8003e10:	40023800 	.word	0x40023800

08003e14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b084      	sub	sp, #16
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
 8003e1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d101      	bne.n	8003e28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e24:	2301      	movs	r3, #1
 8003e26:	e0cc      	b.n	8003fc2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e28:	4b68      	ldr	r3, [pc, #416]	; (8003fcc <HAL_RCC_ClockConfig+0x1b8>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f003 0307 	and.w	r3, r3, #7
 8003e30:	683a      	ldr	r2, [r7, #0]
 8003e32:	429a      	cmp	r2, r3
 8003e34:	d90c      	bls.n	8003e50 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e36:	4b65      	ldr	r3, [pc, #404]	; (8003fcc <HAL_RCC_ClockConfig+0x1b8>)
 8003e38:	683a      	ldr	r2, [r7, #0]
 8003e3a:	b2d2      	uxtb	r2, r2
 8003e3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e3e:	4b63      	ldr	r3, [pc, #396]	; (8003fcc <HAL_RCC_ClockConfig+0x1b8>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 0307 	and.w	r3, r3, #7
 8003e46:	683a      	ldr	r2, [r7, #0]
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d001      	beq.n	8003e50 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	e0b8      	b.n	8003fc2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f003 0302 	and.w	r3, r3, #2
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d020      	beq.n	8003e9e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f003 0304 	and.w	r3, r3, #4
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d005      	beq.n	8003e74 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e68:	4b59      	ldr	r3, [pc, #356]	; (8003fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e6a:	689b      	ldr	r3, [r3, #8]
 8003e6c:	4a58      	ldr	r2, [pc, #352]	; (8003fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e6e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003e72:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 0308 	and.w	r3, r3, #8
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d005      	beq.n	8003e8c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e80:	4b53      	ldr	r3, [pc, #332]	; (8003fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e82:	689b      	ldr	r3, [r3, #8]
 8003e84:	4a52      	ldr	r2, [pc, #328]	; (8003fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e86:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003e8a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e8c:	4b50      	ldr	r3, [pc, #320]	; (8003fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	494d      	ldr	r1, [pc, #308]	; (8003fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 0301 	and.w	r3, r3, #1
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d044      	beq.n	8003f34 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	2b01      	cmp	r3, #1
 8003eb0:	d107      	bne.n	8003ec2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eb2:	4b47      	ldr	r3, [pc, #284]	; (8003fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d119      	bne.n	8003ef2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e07f      	b.n	8003fc2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	2b02      	cmp	r3, #2
 8003ec8:	d003      	beq.n	8003ed2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ece:	2b03      	cmp	r3, #3
 8003ed0:	d107      	bne.n	8003ee2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ed2:	4b3f      	ldr	r3, [pc, #252]	; (8003fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d109      	bne.n	8003ef2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e06f      	b.n	8003fc2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ee2:	4b3b      	ldr	r3, [pc, #236]	; (8003fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f003 0302 	and.w	r3, r3, #2
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d101      	bne.n	8003ef2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	e067      	b.n	8003fc2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ef2:	4b37      	ldr	r3, [pc, #220]	; (8003fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	f023 0203 	bic.w	r2, r3, #3
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	4934      	ldr	r1, [pc, #208]	; (8003fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f00:	4313      	orrs	r3, r2
 8003f02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f04:	f7ff f9e6 	bl	80032d4 <HAL_GetTick>
 8003f08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f0a:	e00a      	b.n	8003f22 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f0c:	f7ff f9e2 	bl	80032d4 <HAL_GetTick>
 8003f10:	4602      	mov	r2, r0
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	1ad3      	subs	r3, r2, r3
 8003f16:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d901      	bls.n	8003f22 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f1e:	2303      	movs	r3, #3
 8003f20:	e04f      	b.n	8003fc2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f22:	4b2b      	ldr	r3, [pc, #172]	; (8003fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	f003 020c 	and.w	r2, r3, #12
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	429a      	cmp	r2, r3
 8003f32:	d1eb      	bne.n	8003f0c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f34:	4b25      	ldr	r3, [pc, #148]	; (8003fcc <HAL_RCC_ClockConfig+0x1b8>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 0307 	and.w	r3, r3, #7
 8003f3c:	683a      	ldr	r2, [r7, #0]
 8003f3e:	429a      	cmp	r2, r3
 8003f40:	d20c      	bcs.n	8003f5c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f42:	4b22      	ldr	r3, [pc, #136]	; (8003fcc <HAL_RCC_ClockConfig+0x1b8>)
 8003f44:	683a      	ldr	r2, [r7, #0]
 8003f46:	b2d2      	uxtb	r2, r2
 8003f48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f4a:	4b20      	ldr	r3, [pc, #128]	; (8003fcc <HAL_RCC_ClockConfig+0x1b8>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 0307 	and.w	r3, r3, #7
 8003f52:	683a      	ldr	r2, [r7, #0]
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d001      	beq.n	8003f5c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e032      	b.n	8003fc2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f003 0304 	and.w	r3, r3, #4
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d008      	beq.n	8003f7a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f68:	4b19      	ldr	r3, [pc, #100]	; (8003fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	68db      	ldr	r3, [r3, #12]
 8003f74:	4916      	ldr	r1, [pc, #88]	; (8003fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f76:	4313      	orrs	r3, r2
 8003f78:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f003 0308 	and.w	r3, r3, #8
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d009      	beq.n	8003f9a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f86:	4b12      	ldr	r3, [pc, #72]	; (8003fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f88:	689b      	ldr	r3, [r3, #8]
 8003f8a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	691b      	ldr	r3, [r3, #16]
 8003f92:	00db      	lsls	r3, r3, #3
 8003f94:	490e      	ldr	r1, [pc, #56]	; (8003fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f96:	4313      	orrs	r3, r2
 8003f98:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003f9a:	f000 f821 	bl	8003fe0 <HAL_RCC_GetSysClockFreq>
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	4b0b      	ldr	r3, [pc, #44]	; (8003fd0 <HAL_RCC_ClockConfig+0x1bc>)
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	091b      	lsrs	r3, r3, #4
 8003fa6:	f003 030f 	and.w	r3, r3, #15
 8003faa:	490a      	ldr	r1, [pc, #40]	; (8003fd4 <HAL_RCC_ClockConfig+0x1c0>)
 8003fac:	5ccb      	ldrb	r3, [r1, r3]
 8003fae:	fa22 f303 	lsr.w	r3, r2, r3
 8003fb2:	4a09      	ldr	r2, [pc, #36]	; (8003fd8 <HAL_RCC_ClockConfig+0x1c4>)
 8003fb4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003fb6:	4b09      	ldr	r3, [pc, #36]	; (8003fdc <HAL_RCC_ClockConfig+0x1c8>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f7ff f946 	bl	800324c <HAL_InitTick>

  return HAL_OK;
 8003fc0:	2300      	movs	r3, #0
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3710      	adds	r7, #16
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}
 8003fca:	bf00      	nop
 8003fcc:	40023c00 	.word	0x40023c00
 8003fd0:	40023800 	.word	0x40023800
 8003fd4:	08005dd8 	.word	0x08005dd8
 8003fd8:	2000005c 	.word	0x2000005c
 8003fdc:	20000060 	.word	0x20000060

08003fe0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003fe0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003fe4:	b094      	sub	sp, #80	; 0x50
 8003fe6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	647b      	str	r3, [r7, #68]	; 0x44
 8003fec:	2300      	movs	r3, #0
 8003fee:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003ff8:	4b79      	ldr	r3, [pc, #484]	; (80041e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	f003 030c 	and.w	r3, r3, #12
 8004000:	2b08      	cmp	r3, #8
 8004002:	d00d      	beq.n	8004020 <HAL_RCC_GetSysClockFreq+0x40>
 8004004:	2b08      	cmp	r3, #8
 8004006:	f200 80e1 	bhi.w	80041cc <HAL_RCC_GetSysClockFreq+0x1ec>
 800400a:	2b00      	cmp	r3, #0
 800400c:	d002      	beq.n	8004014 <HAL_RCC_GetSysClockFreq+0x34>
 800400e:	2b04      	cmp	r3, #4
 8004010:	d003      	beq.n	800401a <HAL_RCC_GetSysClockFreq+0x3a>
 8004012:	e0db      	b.n	80041cc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004014:	4b73      	ldr	r3, [pc, #460]	; (80041e4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004016:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004018:	e0db      	b.n	80041d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800401a:	4b73      	ldr	r3, [pc, #460]	; (80041e8 <HAL_RCC_GetSysClockFreq+0x208>)
 800401c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800401e:	e0d8      	b.n	80041d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004020:	4b6f      	ldr	r3, [pc, #444]	; (80041e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004028:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800402a:	4b6d      	ldr	r3, [pc, #436]	; (80041e0 <HAL_RCC_GetSysClockFreq+0x200>)
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004032:	2b00      	cmp	r3, #0
 8004034:	d063      	beq.n	80040fe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004036:	4b6a      	ldr	r3, [pc, #424]	; (80041e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	099b      	lsrs	r3, r3, #6
 800403c:	2200      	movs	r2, #0
 800403e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004040:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004042:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004044:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004048:	633b      	str	r3, [r7, #48]	; 0x30
 800404a:	2300      	movs	r3, #0
 800404c:	637b      	str	r3, [r7, #52]	; 0x34
 800404e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004052:	4622      	mov	r2, r4
 8004054:	462b      	mov	r3, r5
 8004056:	f04f 0000 	mov.w	r0, #0
 800405a:	f04f 0100 	mov.w	r1, #0
 800405e:	0159      	lsls	r1, r3, #5
 8004060:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004064:	0150      	lsls	r0, r2, #5
 8004066:	4602      	mov	r2, r0
 8004068:	460b      	mov	r3, r1
 800406a:	4621      	mov	r1, r4
 800406c:	1a51      	subs	r1, r2, r1
 800406e:	6139      	str	r1, [r7, #16]
 8004070:	4629      	mov	r1, r5
 8004072:	eb63 0301 	sbc.w	r3, r3, r1
 8004076:	617b      	str	r3, [r7, #20]
 8004078:	f04f 0200 	mov.w	r2, #0
 800407c:	f04f 0300 	mov.w	r3, #0
 8004080:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004084:	4659      	mov	r1, fp
 8004086:	018b      	lsls	r3, r1, #6
 8004088:	4651      	mov	r1, sl
 800408a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800408e:	4651      	mov	r1, sl
 8004090:	018a      	lsls	r2, r1, #6
 8004092:	4651      	mov	r1, sl
 8004094:	ebb2 0801 	subs.w	r8, r2, r1
 8004098:	4659      	mov	r1, fp
 800409a:	eb63 0901 	sbc.w	r9, r3, r1
 800409e:	f04f 0200 	mov.w	r2, #0
 80040a2:	f04f 0300 	mov.w	r3, #0
 80040a6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80040aa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80040ae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80040b2:	4690      	mov	r8, r2
 80040b4:	4699      	mov	r9, r3
 80040b6:	4623      	mov	r3, r4
 80040b8:	eb18 0303 	adds.w	r3, r8, r3
 80040bc:	60bb      	str	r3, [r7, #8]
 80040be:	462b      	mov	r3, r5
 80040c0:	eb49 0303 	adc.w	r3, r9, r3
 80040c4:	60fb      	str	r3, [r7, #12]
 80040c6:	f04f 0200 	mov.w	r2, #0
 80040ca:	f04f 0300 	mov.w	r3, #0
 80040ce:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80040d2:	4629      	mov	r1, r5
 80040d4:	024b      	lsls	r3, r1, #9
 80040d6:	4621      	mov	r1, r4
 80040d8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80040dc:	4621      	mov	r1, r4
 80040de:	024a      	lsls	r2, r1, #9
 80040e0:	4610      	mov	r0, r2
 80040e2:	4619      	mov	r1, r3
 80040e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040e6:	2200      	movs	r2, #0
 80040e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80040ea:	62fa      	str	r2, [r7, #44]	; 0x2c
 80040ec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80040f0:	f7fc f8be 	bl	8000270 <__aeabi_uldivmod>
 80040f4:	4602      	mov	r2, r0
 80040f6:	460b      	mov	r3, r1
 80040f8:	4613      	mov	r3, r2
 80040fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040fc:	e058      	b.n	80041b0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040fe:	4b38      	ldr	r3, [pc, #224]	; (80041e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	099b      	lsrs	r3, r3, #6
 8004104:	2200      	movs	r2, #0
 8004106:	4618      	mov	r0, r3
 8004108:	4611      	mov	r1, r2
 800410a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800410e:	623b      	str	r3, [r7, #32]
 8004110:	2300      	movs	r3, #0
 8004112:	627b      	str	r3, [r7, #36]	; 0x24
 8004114:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004118:	4642      	mov	r2, r8
 800411a:	464b      	mov	r3, r9
 800411c:	f04f 0000 	mov.w	r0, #0
 8004120:	f04f 0100 	mov.w	r1, #0
 8004124:	0159      	lsls	r1, r3, #5
 8004126:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800412a:	0150      	lsls	r0, r2, #5
 800412c:	4602      	mov	r2, r0
 800412e:	460b      	mov	r3, r1
 8004130:	4641      	mov	r1, r8
 8004132:	ebb2 0a01 	subs.w	sl, r2, r1
 8004136:	4649      	mov	r1, r9
 8004138:	eb63 0b01 	sbc.w	fp, r3, r1
 800413c:	f04f 0200 	mov.w	r2, #0
 8004140:	f04f 0300 	mov.w	r3, #0
 8004144:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004148:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800414c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004150:	ebb2 040a 	subs.w	r4, r2, sl
 8004154:	eb63 050b 	sbc.w	r5, r3, fp
 8004158:	f04f 0200 	mov.w	r2, #0
 800415c:	f04f 0300 	mov.w	r3, #0
 8004160:	00eb      	lsls	r3, r5, #3
 8004162:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004166:	00e2      	lsls	r2, r4, #3
 8004168:	4614      	mov	r4, r2
 800416a:	461d      	mov	r5, r3
 800416c:	4643      	mov	r3, r8
 800416e:	18e3      	adds	r3, r4, r3
 8004170:	603b      	str	r3, [r7, #0]
 8004172:	464b      	mov	r3, r9
 8004174:	eb45 0303 	adc.w	r3, r5, r3
 8004178:	607b      	str	r3, [r7, #4]
 800417a:	f04f 0200 	mov.w	r2, #0
 800417e:	f04f 0300 	mov.w	r3, #0
 8004182:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004186:	4629      	mov	r1, r5
 8004188:	028b      	lsls	r3, r1, #10
 800418a:	4621      	mov	r1, r4
 800418c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004190:	4621      	mov	r1, r4
 8004192:	028a      	lsls	r2, r1, #10
 8004194:	4610      	mov	r0, r2
 8004196:	4619      	mov	r1, r3
 8004198:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800419a:	2200      	movs	r2, #0
 800419c:	61bb      	str	r3, [r7, #24]
 800419e:	61fa      	str	r2, [r7, #28]
 80041a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80041a4:	f7fc f864 	bl	8000270 <__aeabi_uldivmod>
 80041a8:	4602      	mov	r2, r0
 80041aa:	460b      	mov	r3, r1
 80041ac:	4613      	mov	r3, r2
 80041ae:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80041b0:	4b0b      	ldr	r3, [pc, #44]	; (80041e0 <HAL_RCC_GetSysClockFreq+0x200>)
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	0c1b      	lsrs	r3, r3, #16
 80041b6:	f003 0303 	and.w	r3, r3, #3
 80041ba:	3301      	adds	r3, #1
 80041bc:	005b      	lsls	r3, r3, #1
 80041be:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80041c0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80041c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80041c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80041c8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80041ca:	e002      	b.n	80041d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80041cc:	4b05      	ldr	r3, [pc, #20]	; (80041e4 <HAL_RCC_GetSysClockFreq+0x204>)
 80041ce:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80041d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80041d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	3750      	adds	r7, #80	; 0x50
 80041d8:	46bd      	mov	sp, r7
 80041da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80041de:	bf00      	nop
 80041e0:	40023800 	.word	0x40023800
 80041e4:	00f42400 	.word	0x00f42400
 80041e8:	007a1200 	.word	0x007a1200

080041ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b082      	sub	sp, #8
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d101      	bne.n	80041fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e041      	b.n	8004282 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004204:	b2db      	uxtb	r3, r3
 8004206:	2b00      	cmp	r3, #0
 8004208:	d106      	bne.n	8004218 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f7fe ff60 	bl	80030d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2202      	movs	r2, #2
 800421c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	3304      	adds	r3, #4
 8004228:	4619      	mov	r1, r3
 800422a:	4610      	mov	r0, r2
 800422c:	f000 fcea 	bl	8004c04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2201      	movs	r2, #1
 8004234:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2201      	movs	r2, #1
 800423c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2201      	movs	r2, #1
 8004244:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2201      	movs	r2, #1
 8004264:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2201      	movs	r2, #1
 800426c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2201      	movs	r2, #1
 8004274:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2201      	movs	r2, #1
 800427c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004280:	2300      	movs	r3, #0
}
 8004282:	4618      	mov	r0, r3
 8004284:	3708      	adds	r7, #8
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}
	...

0800428c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800428c:	b480      	push	{r7}
 800428e:	b085      	sub	sp, #20
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800429a:	b2db      	uxtb	r3, r3
 800429c:	2b01      	cmp	r3, #1
 800429e:	d001      	beq.n	80042a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	e04e      	b.n	8004342 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2202      	movs	r2, #2
 80042a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	68da      	ldr	r2, [r3, #12]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f042 0201 	orr.w	r2, r2, #1
 80042ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a23      	ldr	r2, [pc, #140]	; (8004350 <HAL_TIM_Base_Start_IT+0xc4>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d022      	beq.n	800430c <HAL_TIM_Base_Start_IT+0x80>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042ce:	d01d      	beq.n	800430c <HAL_TIM_Base_Start_IT+0x80>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a1f      	ldr	r2, [pc, #124]	; (8004354 <HAL_TIM_Base_Start_IT+0xc8>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d018      	beq.n	800430c <HAL_TIM_Base_Start_IT+0x80>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a1e      	ldr	r2, [pc, #120]	; (8004358 <HAL_TIM_Base_Start_IT+0xcc>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d013      	beq.n	800430c <HAL_TIM_Base_Start_IT+0x80>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a1c      	ldr	r2, [pc, #112]	; (800435c <HAL_TIM_Base_Start_IT+0xd0>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d00e      	beq.n	800430c <HAL_TIM_Base_Start_IT+0x80>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a1b      	ldr	r2, [pc, #108]	; (8004360 <HAL_TIM_Base_Start_IT+0xd4>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d009      	beq.n	800430c <HAL_TIM_Base_Start_IT+0x80>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a19      	ldr	r2, [pc, #100]	; (8004364 <HAL_TIM_Base_Start_IT+0xd8>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d004      	beq.n	800430c <HAL_TIM_Base_Start_IT+0x80>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a18      	ldr	r2, [pc, #96]	; (8004368 <HAL_TIM_Base_Start_IT+0xdc>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d111      	bne.n	8004330 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	f003 0307 	and.w	r3, r3, #7
 8004316:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2b06      	cmp	r3, #6
 800431c:	d010      	beq.n	8004340 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	681a      	ldr	r2, [r3, #0]
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f042 0201 	orr.w	r2, r2, #1
 800432c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800432e:	e007      	b.n	8004340 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f042 0201 	orr.w	r2, r2, #1
 800433e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004340:	2300      	movs	r3, #0
}
 8004342:	4618      	mov	r0, r3
 8004344:	3714      	adds	r7, #20
 8004346:	46bd      	mov	sp, r7
 8004348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434c:	4770      	bx	lr
 800434e:	bf00      	nop
 8004350:	40010000 	.word	0x40010000
 8004354:	40000400 	.word	0x40000400
 8004358:	40000800 	.word	0x40000800
 800435c:	40000c00 	.word	0x40000c00
 8004360:	40010400 	.word	0x40010400
 8004364:	40014000 	.word	0x40014000
 8004368:	40001800 	.word	0x40001800

0800436c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b082      	sub	sp, #8
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d101      	bne.n	800437e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	e041      	b.n	8004402 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004384:	b2db      	uxtb	r3, r3
 8004386:	2b00      	cmp	r3, #0
 8004388:	d106      	bne.n	8004398 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2200      	movs	r2, #0
 800438e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004392:	6878      	ldr	r0, [r7, #4]
 8004394:	f000 f839 	bl	800440a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2202      	movs	r2, #2
 800439c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681a      	ldr	r2, [r3, #0]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	3304      	adds	r3, #4
 80043a8:	4619      	mov	r1, r3
 80043aa:	4610      	mov	r0, r2
 80043ac:	f000 fc2a 	bl	8004c04 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2201      	movs	r2, #1
 80043b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2201      	movs	r2, #1
 80043c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2201      	movs	r2, #1
 80043cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2201      	movs	r2, #1
 80043d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2201      	movs	r2, #1
 80043dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2201      	movs	r2, #1
 80043e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2201      	movs	r2, #1
 80043f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2201      	movs	r2, #1
 80043fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004400:	2300      	movs	r3, #0
}
 8004402:	4618      	mov	r0, r3
 8004404:	3708      	adds	r7, #8
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}

0800440a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800440a:	b480      	push	{r7}
 800440c:	b083      	sub	sp, #12
 800440e:	af00      	add	r7, sp, #0
 8004410:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004412:	bf00      	nop
 8004414:	370c      	adds	r7, #12
 8004416:	46bd      	mov	sp, r7
 8004418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441c:	4770      	bx	lr
	...

08004420 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b084      	sub	sp, #16
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
 8004428:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d109      	bne.n	8004444 <HAL_TIM_PWM_Start+0x24>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004436:	b2db      	uxtb	r3, r3
 8004438:	2b01      	cmp	r3, #1
 800443a:	bf14      	ite	ne
 800443c:	2301      	movne	r3, #1
 800443e:	2300      	moveq	r3, #0
 8004440:	b2db      	uxtb	r3, r3
 8004442:	e022      	b.n	800448a <HAL_TIM_PWM_Start+0x6a>
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	2b04      	cmp	r3, #4
 8004448:	d109      	bne.n	800445e <HAL_TIM_PWM_Start+0x3e>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004450:	b2db      	uxtb	r3, r3
 8004452:	2b01      	cmp	r3, #1
 8004454:	bf14      	ite	ne
 8004456:	2301      	movne	r3, #1
 8004458:	2300      	moveq	r3, #0
 800445a:	b2db      	uxtb	r3, r3
 800445c:	e015      	b.n	800448a <HAL_TIM_PWM_Start+0x6a>
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	2b08      	cmp	r3, #8
 8004462:	d109      	bne.n	8004478 <HAL_TIM_PWM_Start+0x58>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800446a:	b2db      	uxtb	r3, r3
 800446c:	2b01      	cmp	r3, #1
 800446e:	bf14      	ite	ne
 8004470:	2301      	movne	r3, #1
 8004472:	2300      	moveq	r3, #0
 8004474:	b2db      	uxtb	r3, r3
 8004476:	e008      	b.n	800448a <HAL_TIM_PWM_Start+0x6a>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800447e:	b2db      	uxtb	r3, r3
 8004480:	2b01      	cmp	r3, #1
 8004482:	bf14      	ite	ne
 8004484:	2301      	movne	r3, #1
 8004486:	2300      	moveq	r3, #0
 8004488:	b2db      	uxtb	r3, r3
 800448a:	2b00      	cmp	r3, #0
 800448c:	d001      	beq.n	8004492 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	e07c      	b.n	800458c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d104      	bne.n	80044a2 <HAL_TIM_PWM_Start+0x82>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2202      	movs	r2, #2
 800449c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80044a0:	e013      	b.n	80044ca <HAL_TIM_PWM_Start+0xaa>
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	2b04      	cmp	r3, #4
 80044a6:	d104      	bne.n	80044b2 <HAL_TIM_PWM_Start+0x92>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2202      	movs	r2, #2
 80044ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80044b0:	e00b      	b.n	80044ca <HAL_TIM_PWM_Start+0xaa>
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	2b08      	cmp	r3, #8
 80044b6:	d104      	bne.n	80044c2 <HAL_TIM_PWM_Start+0xa2>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2202      	movs	r2, #2
 80044bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80044c0:	e003      	b.n	80044ca <HAL_TIM_PWM_Start+0xaa>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2202      	movs	r2, #2
 80044c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	2201      	movs	r2, #1
 80044d0:	6839      	ldr	r1, [r7, #0]
 80044d2:	4618      	mov	r0, r3
 80044d4:	f000 fe80 	bl	80051d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a2d      	ldr	r2, [pc, #180]	; (8004594 <HAL_TIM_PWM_Start+0x174>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d004      	beq.n	80044ec <HAL_TIM_PWM_Start+0xcc>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a2c      	ldr	r2, [pc, #176]	; (8004598 <HAL_TIM_PWM_Start+0x178>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d101      	bne.n	80044f0 <HAL_TIM_PWM_Start+0xd0>
 80044ec:	2301      	movs	r3, #1
 80044ee:	e000      	b.n	80044f2 <HAL_TIM_PWM_Start+0xd2>
 80044f0:	2300      	movs	r3, #0
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d007      	beq.n	8004506 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004504:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a22      	ldr	r2, [pc, #136]	; (8004594 <HAL_TIM_PWM_Start+0x174>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d022      	beq.n	8004556 <HAL_TIM_PWM_Start+0x136>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004518:	d01d      	beq.n	8004556 <HAL_TIM_PWM_Start+0x136>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a1f      	ldr	r2, [pc, #124]	; (800459c <HAL_TIM_PWM_Start+0x17c>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d018      	beq.n	8004556 <HAL_TIM_PWM_Start+0x136>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a1d      	ldr	r2, [pc, #116]	; (80045a0 <HAL_TIM_PWM_Start+0x180>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d013      	beq.n	8004556 <HAL_TIM_PWM_Start+0x136>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a1c      	ldr	r2, [pc, #112]	; (80045a4 <HAL_TIM_PWM_Start+0x184>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d00e      	beq.n	8004556 <HAL_TIM_PWM_Start+0x136>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a16      	ldr	r2, [pc, #88]	; (8004598 <HAL_TIM_PWM_Start+0x178>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d009      	beq.n	8004556 <HAL_TIM_PWM_Start+0x136>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a18      	ldr	r2, [pc, #96]	; (80045a8 <HAL_TIM_PWM_Start+0x188>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d004      	beq.n	8004556 <HAL_TIM_PWM_Start+0x136>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4a16      	ldr	r2, [pc, #88]	; (80045ac <HAL_TIM_PWM_Start+0x18c>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d111      	bne.n	800457a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	f003 0307 	and.w	r3, r3, #7
 8004560:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2b06      	cmp	r3, #6
 8004566:	d010      	beq.n	800458a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f042 0201 	orr.w	r2, r2, #1
 8004576:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004578:	e007      	b.n	800458a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f042 0201 	orr.w	r2, r2, #1
 8004588:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800458a:	2300      	movs	r3, #0
}
 800458c:	4618      	mov	r0, r3
 800458e:	3710      	adds	r7, #16
 8004590:	46bd      	mov	sp, r7
 8004592:	bd80      	pop	{r7, pc}
 8004594:	40010000 	.word	0x40010000
 8004598:	40010400 	.word	0x40010400
 800459c:	40000400 	.word	0x40000400
 80045a0:	40000800 	.word	0x40000800
 80045a4:	40000c00 	.word	0x40000c00
 80045a8:	40014000 	.word	0x40014000
 80045ac:	40001800 	.word	0x40001800

080045b0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b082      	sub	sp, #8
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
 80045b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	2200      	movs	r2, #0
 80045c0:	6839      	ldr	r1, [r7, #0]
 80045c2:	4618      	mov	r0, r3
 80045c4:	f000 fe08 	bl	80051d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a2e      	ldr	r2, [pc, #184]	; (8004688 <HAL_TIM_PWM_Stop+0xd8>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d004      	beq.n	80045dc <HAL_TIM_PWM_Stop+0x2c>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a2d      	ldr	r2, [pc, #180]	; (800468c <HAL_TIM_PWM_Stop+0xdc>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d101      	bne.n	80045e0 <HAL_TIM_PWM_Stop+0x30>
 80045dc:	2301      	movs	r3, #1
 80045de:	e000      	b.n	80045e2 <HAL_TIM_PWM_Stop+0x32>
 80045e0:	2300      	movs	r3, #0
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d017      	beq.n	8004616 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	6a1a      	ldr	r2, [r3, #32]
 80045ec:	f241 1311 	movw	r3, #4369	; 0x1111
 80045f0:	4013      	ands	r3, r2
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d10f      	bne.n	8004616 <HAL_TIM_PWM_Stop+0x66>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	6a1a      	ldr	r2, [r3, #32]
 80045fc:	f240 4344 	movw	r3, #1092	; 0x444
 8004600:	4013      	ands	r3, r2
 8004602:	2b00      	cmp	r3, #0
 8004604:	d107      	bne.n	8004616 <HAL_TIM_PWM_Stop+0x66>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004614:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	6a1a      	ldr	r2, [r3, #32]
 800461c:	f241 1311 	movw	r3, #4369	; 0x1111
 8004620:	4013      	ands	r3, r2
 8004622:	2b00      	cmp	r3, #0
 8004624:	d10f      	bne.n	8004646 <HAL_TIM_PWM_Stop+0x96>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	6a1a      	ldr	r2, [r3, #32]
 800462c:	f240 4344 	movw	r3, #1092	; 0x444
 8004630:	4013      	ands	r3, r2
 8004632:	2b00      	cmp	r3, #0
 8004634:	d107      	bne.n	8004646 <HAL_TIM_PWM_Stop+0x96>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f022 0201 	bic.w	r2, r2, #1
 8004644:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d104      	bne.n	8004656 <HAL_TIM_PWM_Stop+0xa6>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2201      	movs	r2, #1
 8004650:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004654:	e013      	b.n	800467e <HAL_TIM_PWM_Stop+0xce>
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	2b04      	cmp	r3, #4
 800465a:	d104      	bne.n	8004666 <HAL_TIM_PWM_Stop+0xb6>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2201      	movs	r2, #1
 8004660:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004664:	e00b      	b.n	800467e <HAL_TIM_PWM_Stop+0xce>
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	2b08      	cmp	r3, #8
 800466a:	d104      	bne.n	8004676 <HAL_TIM_PWM_Stop+0xc6>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2201      	movs	r2, #1
 8004670:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004674:	e003      	b.n	800467e <HAL_TIM_PWM_Stop+0xce>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2201      	movs	r2, #1
 800467a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800467e:	2300      	movs	r3, #0
}
 8004680:	4618      	mov	r0, r3
 8004682:	3708      	adds	r7, #8
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}
 8004688:	40010000 	.word	0x40010000
 800468c:	40010400 	.word	0x40010400

08004690 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b082      	sub	sp, #8
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	691b      	ldr	r3, [r3, #16]
 800469e:	f003 0302 	and.w	r3, r3, #2
 80046a2:	2b02      	cmp	r3, #2
 80046a4:	d122      	bne.n	80046ec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	68db      	ldr	r3, [r3, #12]
 80046ac:	f003 0302 	and.w	r3, r3, #2
 80046b0:	2b02      	cmp	r3, #2
 80046b2:	d11b      	bne.n	80046ec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f06f 0202 	mvn.w	r2, #2
 80046bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2201      	movs	r2, #1
 80046c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	699b      	ldr	r3, [r3, #24]
 80046ca:	f003 0303 	and.w	r3, r3, #3
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d003      	beq.n	80046da <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	f000 fa77 	bl	8004bc6 <HAL_TIM_IC_CaptureCallback>
 80046d8:	e005      	b.n	80046e6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f000 fa69 	bl	8004bb2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046e0:	6878      	ldr	r0, [r7, #4]
 80046e2:	f000 fa7a 	bl	8004bda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	691b      	ldr	r3, [r3, #16]
 80046f2:	f003 0304 	and.w	r3, r3, #4
 80046f6:	2b04      	cmp	r3, #4
 80046f8:	d122      	bne.n	8004740 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	68db      	ldr	r3, [r3, #12]
 8004700:	f003 0304 	and.w	r3, r3, #4
 8004704:	2b04      	cmp	r3, #4
 8004706:	d11b      	bne.n	8004740 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f06f 0204 	mvn.w	r2, #4
 8004710:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2202      	movs	r2, #2
 8004716:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	699b      	ldr	r3, [r3, #24]
 800471e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004722:	2b00      	cmp	r3, #0
 8004724:	d003      	beq.n	800472e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 fa4d 	bl	8004bc6 <HAL_TIM_IC_CaptureCallback>
 800472c:	e005      	b.n	800473a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	f000 fa3f 	bl	8004bb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004734:	6878      	ldr	r0, [r7, #4]
 8004736:	f000 fa50 	bl	8004bda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2200      	movs	r2, #0
 800473e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	691b      	ldr	r3, [r3, #16]
 8004746:	f003 0308 	and.w	r3, r3, #8
 800474a:	2b08      	cmp	r3, #8
 800474c:	d122      	bne.n	8004794 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	68db      	ldr	r3, [r3, #12]
 8004754:	f003 0308 	and.w	r3, r3, #8
 8004758:	2b08      	cmp	r3, #8
 800475a:	d11b      	bne.n	8004794 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f06f 0208 	mvn.w	r2, #8
 8004764:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2204      	movs	r2, #4
 800476a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	69db      	ldr	r3, [r3, #28]
 8004772:	f003 0303 	and.w	r3, r3, #3
 8004776:	2b00      	cmp	r3, #0
 8004778:	d003      	beq.n	8004782 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f000 fa23 	bl	8004bc6 <HAL_TIM_IC_CaptureCallback>
 8004780:	e005      	b.n	800478e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	f000 fa15 	bl	8004bb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004788:	6878      	ldr	r0, [r7, #4]
 800478a:	f000 fa26 	bl	8004bda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2200      	movs	r2, #0
 8004792:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	691b      	ldr	r3, [r3, #16]
 800479a:	f003 0310 	and.w	r3, r3, #16
 800479e:	2b10      	cmp	r3, #16
 80047a0:	d122      	bne.n	80047e8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	68db      	ldr	r3, [r3, #12]
 80047a8:	f003 0310 	and.w	r3, r3, #16
 80047ac:	2b10      	cmp	r3, #16
 80047ae:	d11b      	bne.n	80047e8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f06f 0210 	mvn.w	r2, #16
 80047b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2208      	movs	r2, #8
 80047be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	69db      	ldr	r3, [r3, #28]
 80047c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d003      	beq.n	80047d6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047ce:	6878      	ldr	r0, [r7, #4]
 80047d0:	f000 f9f9 	bl	8004bc6 <HAL_TIM_IC_CaptureCallback>
 80047d4:	e005      	b.n	80047e2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047d6:	6878      	ldr	r0, [r7, #4]
 80047d8:	f000 f9eb 	bl	8004bb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047dc:	6878      	ldr	r0, [r7, #4]
 80047de:	f000 f9fc 	bl	8004bda <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	691b      	ldr	r3, [r3, #16]
 80047ee:	f003 0301 	and.w	r3, r3, #1
 80047f2:	2b01      	cmp	r3, #1
 80047f4:	d10e      	bne.n	8004814 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	68db      	ldr	r3, [r3, #12]
 80047fc:	f003 0301 	and.w	r3, r3, #1
 8004800:	2b01      	cmp	r3, #1
 8004802:	d107      	bne.n	8004814 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f06f 0201 	mvn.w	r2, #1
 800480c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f7fe f95e 	bl	8002ad0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	691b      	ldr	r3, [r3, #16]
 800481a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800481e:	2b80      	cmp	r3, #128	; 0x80
 8004820:	d10e      	bne.n	8004840 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	68db      	ldr	r3, [r3, #12]
 8004828:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800482c:	2b80      	cmp	r3, #128	; 0x80
 800482e:	d107      	bne.n	8004840 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004838:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800483a:	6878      	ldr	r0, [r7, #4]
 800483c:	f000 fd78 	bl	8005330 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	691b      	ldr	r3, [r3, #16]
 8004846:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800484a:	2b40      	cmp	r3, #64	; 0x40
 800484c:	d10e      	bne.n	800486c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	68db      	ldr	r3, [r3, #12]
 8004854:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004858:	2b40      	cmp	r3, #64	; 0x40
 800485a:	d107      	bne.n	800486c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004864:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004866:	6878      	ldr	r0, [r7, #4]
 8004868:	f000 f9c1 	bl	8004bee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	691b      	ldr	r3, [r3, #16]
 8004872:	f003 0320 	and.w	r3, r3, #32
 8004876:	2b20      	cmp	r3, #32
 8004878:	d10e      	bne.n	8004898 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	68db      	ldr	r3, [r3, #12]
 8004880:	f003 0320 	and.w	r3, r3, #32
 8004884:	2b20      	cmp	r3, #32
 8004886:	d107      	bne.n	8004898 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f06f 0220 	mvn.w	r2, #32
 8004890:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004892:	6878      	ldr	r0, [r7, #4]
 8004894:	f000 fd42 	bl	800531c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004898:	bf00      	nop
 800489a:	3708      	adds	r7, #8
 800489c:	46bd      	mov	sp, r7
 800489e:	bd80      	pop	{r7, pc}

080048a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b086      	sub	sp, #24
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	60b9      	str	r1, [r7, #8]
 80048aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048ac:	2300      	movs	r3, #0
 80048ae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048b6:	2b01      	cmp	r3, #1
 80048b8:	d101      	bne.n	80048be <HAL_TIM_PWM_ConfigChannel+0x1e>
 80048ba:	2302      	movs	r3, #2
 80048bc:	e0ae      	b.n	8004a1c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2201      	movs	r2, #1
 80048c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2b0c      	cmp	r3, #12
 80048ca:	f200 809f 	bhi.w	8004a0c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80048ce:	a201      	add	r2, pc, #4	; (adr r2, 80048d4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80048d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048d4:	08004909 	.word	0x08004909
 80048d8:	08004a0d 	.word	0x08004a0d
 80048dc:	08004a0d 	.word	0x08004a0d
 80048e0:	08004a0d 	.word	0x08004a0d
 80048e4:	08004949 	.word	0x08004949
 80048e8:	08004a0d 	.word	0x08004a0d
 80048ec:	08004a0d 	.word	0x08004a0d
 80048f0:	08004a0d 	.word	0x08004a0d
 80048f4:	0800498b 	.word	0x0800498b
 80048f8:	08004a0d 	.word	0x08004a0d
 80048fc:	08004a0d 	.word	0x08004a0d
 8004900:	08004a0d 	.word	0x08004a0d
 8004904:	080049cb 	.word	0x080049cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	68b9      	ldr	r1, [r7, #8]
 800490e:	4618      	mov	r0, r3
 8004910:	f000 fa18 	bl	8004d44 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	699a      	ldr	r2, [r3, #24]
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f042 0208 	orr.w	r2, r2, #8
 8004922:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	699a      	ldr	r2, [r3, #24]
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f022 0204 	bic.w	r2, r2, #4
 8004932:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	6999      	ldr	r1, [r3, #24]
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	691a      	ldr	r2, [r3, #16]
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	430a      	orrs	r2, r1
 8004944:	619a      	str	r2, [r3, #24]
      break;
 8004946:	e064      	b.n	8004a12 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	68b9      	ldr	r1, [r7, #8]
 800494e:	4618      	mov	r0, r3
 8004950:	f000 fa68 	bl	8004e24 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	699a      	ldr	r2, [r3, #24]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004962:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	699a      	ldr	r2, [r3, #24]
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004972:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	6999      	ldr	r1, [r3, #24]
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	691b      	ldr	r3, [r3, #16]
 800497e:	021a      	lsls	r2, r3, #8
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	430a      	orrs	r2, r1
 8004986:	619a      	str	r2, [r3, #24]
      break;
 8004988:	e043      	b.n	8004a12 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	68b9      	ldr	r1, [r7, #8]
 8004990:	4618      	mov	r0, r3
 8004992:	f000 fabd 	bl	8004f10 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	69da      	ldr	r2, [r3, #28]
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f042 0208 	orr.w	r2, r2, #8
 80049a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	69da      	ldr	r2, [r3, #28]
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f022 0204 	bic.w	r2, r2, #4
 80049b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	69d9      	ldr	r1, [r3, #28]
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	691a      	ldr	r2, [r3, #16]
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	430a      	orrs	r2, r1
 80049c6:	61da      	str	r2, [r3, #28]
      break;
 80049c8:	e023      	b.n	8004a12 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	68b9      	ldr	r1, [r7, #8]
 80049d0:	4618      	mov	r0, r3
 80049d2:	f000 fb11 	bl	8004ff8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	69da      	ldr	r2, [r3, #28]
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80049e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	69da      	ldr	r2, [r3, #28]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	69d9      	ldr	r1, [r3, #28]
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	691b      	ldr	r3, [r3, #16]
 8004a00:	021a      	lsls	r2, r3, #8
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	430a      	orrs	r2, r1
 8004a08:	61da      	str	r2, [r3, #28]
      break;
 8004a0a:	e002      	b.n	8004a12 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	75fb      	strb	r3, [r7, #23]
      break;
 8004a10:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2200      	movs	r2, #0
 8004a16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004a1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	3718      	adds	r7, #24
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}

08004a24 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b084      	sub	sp, #16
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
 8004a2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d101      	bne.n	8004a40 <HAL_TIM_ConfigClockSource+0x1c>
 8004a3c:	2302      	movs	r3, #2
 8004a3e:	e0b4      	b.n	8004baa <HAL_TIM_ConfigClockSource+0x186>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2201      	movs	r2, #1
 8004a44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2202      	movs	r2, #2
 8004a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004a5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a60:	68bb      	ldr	r3, [r7, #8]
 8004a62:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a66:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	68ba      	ldr	r2, [r7, #8]
 8004a6e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a78:	d03e      	beq.n	8004af8 <HAL_TIM_ConfigClockSource+0xd4>
 8004a7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a7e:	f200 8087 	bhi.w	8004b90 <HAL_TIM_ConfigClockSource+0x16c>
 8004a82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a86:	f000 8086 	beq.w	8004b96 <HAL_TIM_ConfigClockSource+0x172>
 8004a8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a8e:	d87f      	bhi.n	8004b90 <HAL_TIM_ConfigClockSource+0x16c>
 8004a90:	2b70      	cmp	r3, #112	; 0x70
 8004a92:	d01a      	beq.n	8004aca <HAL_TIM_ConfigClockSource+0xa6>
 8004a94:	2b70      	cmp	r3, #112	; 0x70
 8004a96:	d87b      	bhi.n	8004b90 <HAL_TIM_ConfigClockSource+0x16c>
 8004a98:	2b60      	cmp	r3, #96	; 0x60
 8004a9a:	d050      	beq.n	8004b3e <HAL_TIM_ConfigClockSource+0x11a>
 8004a9c:	2b60      	cmp	r3, #96	; 0x60
 8004a9e:	d877      	bhi.n	8004b90 <HAL_TIM_ConfigClockSource+0x16c>
 8004aa0:	2b50      	cmp	r3, #80	; 0x50
 8004aa2:	d03c      	beq.n	8004b1e <HAL_TIM_ConfigClockSource+0xfa>
 8004aa4:	2b50      	cmp	r3, #80	; 0x50
 8004aa6:	d873      	bhi.n	8004b90 <HAL_TIM_ConfigClockSource+0x16c>
 8004aa8:	2b40      	cmp	r3, #64	; 0x40
 8004aaa:	d058      	beq.n	8004b5e <HAL_TIM_ConfigClockSource+0x13a>
 8004aac:	2b40      	cmp	r3, #64	; 0x40
 8004aae:	d86f      	bhi.n	8004b90 <HAL_TIM_ConfigClockSource+0x16c>
 8004ab0:	2b30      	cmp	r3, #48	; 0x30
 8004ab2:	d064      	beq.n	8004b7e <HAL_TIM_ConfigClockSource+0x15a>
 8004ab4:	2b30      	cmp	r3, #48	; 0x30
 8004ab6:	d86b      	bhi.n	8004b90 <HAL_TIM_ConfigClockSource+0x16c>
 8004ab8:	2b20      	cmp	r3, #32
 8004aba:	d060      	beq.n	8004b7e <HAL_TIM_ConfigClockSource+0x15a>
 8004abc:	2b20      	cmp	r3, #32
 8004abe:	d867      	bhi.n	8004b90 <HAL_TIM_ConfigClockSource+0x16c>
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d05c      	beq.n	8004b7e <HAL_TIM_ConfigClockSource+0x15a>
 8004ac4:	2b10      	cmp	r3, #16
 8004ac6:	d05a      	beq.n	8004b7e <HAL_TIM_ConfigClockSource+0x15a>
 8004ac8:	e062      	b.n	8004b90 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6818      	ldr	r0, [r3, #0]
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	6899      	ldr	r1, [r3, #8]
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	685a      	ldr	r2, [r3, #4]
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	68db      	ldr	r3, [r3, #12]
 8004ada:	f000 fb5d 	bl	8005198 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004aec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	68ba      	ldr	r2, [r7, #8]
 8004af4:	609a      	str	r2, [r3, #8]
      break;
 8004af6:	e04f      	b.n	8004b98 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6818      	ldr	r0, [r3, #0]
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	6899      	ldr	r1, [r3, #8]
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	685a      	ldr	r2, [r3, #4]
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	68db      	ldr	r3, [r3, #12]
 8004b08:	f000 fb46 	bl	8005198 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	689a      	ldr	r2, [r3, #8]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b1a:	609a      	str	r2, [r3, #8]
      break;
 8004b1c:	e03c      	b.n	8004b98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6818      	ldr	r0, [r3, #0]
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	6859      	ldr	r1, [r3, #4]
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	68db      	ldr	r3, [r3, #12]
 8004b2a:	461a      	mov	r2, r3
 8004b2c:	f000 faba 	bl	80050a4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	2150      	movs	r1, #80	; 0x50
 8004b36:	4618      	mov	r0, r3
 8004b38:	f000 fb13 	bl	8005162 <TIM_ITRx_SetConfig>
      break;
 8004b3c:	e02c      	b.n	8004b98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6818      	ldr	r0, [r3, #0]
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	6859      	ldr	r1, [r3, #4]
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	68db      	ldr	r3, [r3, #12]
 8004b4a:	461a      	mov	r2, r3
 8004b4c:	f000 fad9 	bl	8005102 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	2160      	movs	r1, #96	; 0x60
 8004b56:	4618      	mov	r0, r3
 8004b58:	f000 fb03 	bl	8005162 <TIM_ITRx_SetConfig>
      break;
 8004b5c:	e01c      	b.n	8004b98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6818      	ldr	r0, [r3, #0]
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	6859      	ldr	r1, [r3, #4]
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	68db      	ldr	r3, [r3, #12]
 8004b6a:	461a      	mov	r2, r3
 8004b6c:	f000 fa9a 	bl	80050a4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	2140      	movs	r1, #64	; 0x40
 8004b76:	4618      	mov	r0, r3
 8004b78:	f000 faf3 	bl	8005162 <TIM_ITRx_SetConfig>
      break;
 8004b7c:	e00c      	b.n	8004b98 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4619      	mov	r1, r3
 8004b88:	4610      	mov	r0, r2
 8004b8a:	f000 faea 	bl	8005162 <TIM_ITRx_SetConfig>
      break;
 8004b8e:	e003      	b.n	8004b98 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004b90:	2301      	movs	r3, #1
 8004b92:	73fb      	strb	r3, [r7, #15]
      break;
 8004b94:	e000      	b.n	8004b98 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004b96:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004ba8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004baa:	4618      	mov	r0, r3
 8004bac:	3710      	adds	r7, #16
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	bd80      	pop	{r7, pc}

08004bb2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004bb2:	b480      	push	{r7}
 8004bb4:	b083      	sub	sp, #12
 8004bb6:	af00      	add	r7, sp, #0
 8004bb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004bba:	bf00      	nop
 8004bbc:	370c      	adds	r7, #12
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc4:	4770      	bx	lr

08004bc6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004bc6:	b480      	push	{r7}
 8004bc8:	b083      	sub	sp, #12
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004bce:	bf00      	nop
 8004bd0:	370c      	adds	r7, #12
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr

08004bda <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004bda:	b480      	push	{r7}
 8004bdc:	b083      	sub	sp, #12
 8004bde:	af00      	add	r7, sp, #0
 8004be0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004be2:	bf00      	nop
 8004be4:	370c      	adds	r7, #12
 8004be6:	46bd      	mov	sp, r7
 8004be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bec:	4770      	bx	lr

08004bee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004bee:	b480      	push	{r7}
 8004bf0:	b083      	sub	sp, #12
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004bf6:	bf00      	nop
 8004bf8:	370c      	adds	r7, #12
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c00:	4770      	bx	lr
	...

08004c04 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004c04:	b480      	push	{r7}
 8004c06:	b085      	sub	sp, #20
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
 8004c0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	4a40      	ldr	r2, [pc, #256]	; (8004d18 <TIM_Base_SetConfig+0x114>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d013      	beq.n	8004c44 <TIM_Base_SetConfig+0x40>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c22:	d00f      	beq.n	8004c44 <TIM_Base_SetConfig+0x40>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	4a3d      	ldr	r2, [pc, #244]	; (8004d1c <TIM_Base_SetConfig+0x118>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d00b      	beq.n	8004c44 <TIM_Base_SetConfig+0x40>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	4a3c      	ldr	r2, [pc, #240]	; (8004d20 <TIM_Base_SetConfig+0x11c>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d007      	beq.n	8004c44 <TIM_Base_SetConfig+0x40>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	4a3b      	ldr	r2, [pc, #236]	; (8004d24 <TIM_Base_SetConfig+0x120>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d003      	beq.n	8004c44 <TIM_Base_SetConfig+0x40>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	4a3a      	ldr	r2, [pc, #232]	; (8004d28 <TIM_Base_SetConfig+0x124>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d108      	bne.n	8004c56 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	68fa      	ldr	r2, [r7, #12]
 8004c52:	4313      	orrs	r3, r2
 8004c54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	4a2f      	ldr	r2, [pc, #188]	; (8004d18 <TIM_Base_SetConfig+0x114>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d02b      	beq.n	8004cb6 <TIM_Base_SetConfig+0xb2>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c64:	d027      	beq.n	8004cb6 <TIM_Base_SetConfig+0xb2>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	4a2c      	ldr	r2, [pc, #176]	; (8004d1c <TIM_Base_SetConfig+0x118>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d023      	beq.n	8004cb6 <TIM_Base_SetConfig+0xb2>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	4a2b      	ldr	r2, [pc, #172]	; (8004d20 <TIM_Base_SetConfig+0x11c>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d01f      	beq.n	8004cb6 <TIM_Base_SetConfig+0xb2>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	4a2a      	ldr	r2, [pc, #168]	; (8004d24 <TIM_Base_SetConfig+0x120>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d01b      	beq.n	8004cb6 <TIM_Base_SetConfig+0xb2>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	4a29      	ldr	r2, [pc, #164]	; (8004d28 <TIM_Base_SetConfig+0x124>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d017      	beq.n	8004cb6 <TIM_Base_SetConfig+0xb2>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	4a28      	ldr	r2, [pc, #160]	; (8004d2c <TIM_Base_SetConfig+0x128>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d013      	beq.n	8004cb6 <TIM_Base_SetConfig+0xb2>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	4a27      	ldr	r2, [pc, #156]	; (8004d30 <TIM_Base_SetConfig+0x12c>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d00f      	beq.n	8004cb6 <TIM_Base_SetConfig+0xb2>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	4a26      	ldr	r2, [pc, #152]	; (8004d34 <TIM_Base_SetConfig+0x130>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d00b      	beq.n	8004cb6 <TIM_Base_SetConfig+0xb2>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	4a25      	ldr	r2, [pc, #148]	; (8004d38 <TIM_Base_SetConfig+0x134>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d007      	beq.n	8004cb6 <TIM_Base_SetConfig+0xb2>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	4a24      	ldr	r2, [pc, #144]	; (8004d3c <TIM_Base_SetConfig+0x138>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d003      	beq.n	8004cb6 <TIM_Base_SetConfig+0xb2>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	4a23      	ldr	r2, [pc, #140]	; (8004d40 <TIM_Base_SetConfig+0x13c>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d108      	bne.n	8004cc8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	68db      	ldr	r3, [r3, #12]
 8004cc2:	68fa      	ldr	r2, [r7, #12]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	695b      	ldr	r3, [r3, #20]
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	68fa      	ldr	r2, [r7, #12]
 8004cda:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	689a      	ldr	r2, [r3, #8]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	681a      	ldr	r2, [r3, #0]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	4a0a      	ldr	r2, [pc, #40]	; (8004d18 <TIM_Base_SetConfig+0x114>)
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d003      	beq.n	8004cfc <TIM_Base_SetConfig+0xf8>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	4a0c      	ldr	r2, [pc, #48]	; (8004d28 <TIM_Base_SetConfig+0x124>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d103      	bne.n	8004d04 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	691a      	ldr	r2, [r3, #16]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2201      	movs	r2, #1
 8004d08:	615a      	str	r2, [r3, #20]
}
 8004d0a:	bf00      	nop
 8004d0c:	3714      	adds	r7, #20
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d14:	4770      	bx	lr
 8004d16:	bf00      	nop
 8004d18:	40010000 	.word	0x40010000
 8004d1c:	40000400 	.word	0x40000400
 8004d20:	40000800 	.word	0x40000800
 8004d24:	40000c00 	.word	0x40000c00
 8004d28:	40010400 	.word	0x40010400
 8004d2c:	40014000 	.word	0x40014000
 8004d30:	40014400 	.word	0x40014400
 8004d34:	40014800 	.word	0x40014800
 8004d38:	40001800 	.word	0x40001800
 8004d3c:	40001c00 	.word	0x40001c00
 8004d40:	40002000 	.word	0x40002000

08004d44 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d44:	b480      	push	{r7}
 8004d46:	b087      	sub	sp, #28
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
 8004d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6a1b      	ldr	r3, [r3, #32]
 8004d52:	f023 0201 	bic.w	r2, r3, #1
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6a1b      	ldr	r3, [r3, #32]
 8004d5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	699b      	ldr	r3, [r3, #24]
 8004d6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	f023 0303 	bic.w	r3, r3, #3
 8004d7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	68fa      	ldr	r2, [r7, #12]
 8004d82:	4313      	orrs	r3, r2
 8004d84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	f023 0302 	bic.w	r3, r3, #2
 8004d8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	697a      	ldr	r2, [r7, #20]
 8004d94:	4313      	orrs	r3, r2
 8004d96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	4a20      	ldr	r2, [pc, #128]	; (8004e1c <TIM_OC1_SetConfig+0xd8>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d003      	beq.n	8004da8 <TIM_OC1_SetConfig+0x64>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	4a1f      	ldr	r2, [pc, #124]	; (8004e20 <TIM_OC1_SetConfig+0xdc>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d10c      	bne.n	8004dc2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	f023 0308 	bic.w	r3, r3, #8
 8004dae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	68db      	ldr	r3, [r3, #12]
 8004db4:	697a      	ldr	r2, [r7, #20]
 8004db6:	4313      	orrs	r3, r2
 8004db8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004dba:	697b      	ldr	r3, [r7, #20]
 8004dbc:	f023 0304 	bic.w	r3, r3, #4
 8004dc0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	4a15      	ldr	r2, [pc, #84]	; (8004e1c <TIM_OC1_SetConfig+0xd8>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d003      	beq.n	8004dd2 <TIM_OC1_SetConfig+0x8e>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	4a14      	ldr	r2, [pc, #80]	; (8004e20 <TIM_OC1_SetConfig+0xdc>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d111      	bne.n	8004df6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004dd8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004de0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	695b      	ldr	r3, [r3, #20]
 8004de6:	693a      	ldr	r2, [r7, #16]
 8004de8:	4313      	orrs	r3, r2
 8004dea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	699b      	ldr	r3, [r3, #24]
 8004df0:	693a      	ldr	r2, [r7, #16]
 8004df2:	4313      	orrs	r3, r2
 8004df4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	693a      	ldr	r2, [r7, #16]
 8004dfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	68fa      	ldr	r2, [r7, #12]
 8004e00:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	685a      	ldr	r2, [r3, #4]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	697a      	ldr	r2, [r7, #20]
 8004e0e:	621a      	str	r2, [r3, #32]
}
 8004e10:	bf00      	nop
 8004e12:	371c      	adds	r7, #28
 8004e14:	46bd      	mov	sp, r7
 8004e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1a:	4770      	bx	lr
 8004e1c:	40010000 	.word	0x40010000
 8004e20:	40010400 	.word	0x40010400

08004e24 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b087      	sub	sp, #28
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
 8004e2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6a1b      	ldr	r3, [r3, #32]
 8004e32:	f023 0210 	bic.w	r2, r3, #16
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6a1b      	ldr	r3, [r3, #32]
 8004e3e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	699b      	ldr	r3, [r3, #24]
 8004e4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e5a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	021b      	lsls	r3, r3, #8
 8004e62:	68fa      	ldr	r2, [r7, #12]
 8004e64:	4313      	orrs	r3, r2
 8004e66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	f023 0320 	bic.w	r3, r3, #32
 8004e6e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	689b      	ldr	r3, [r3, #8]
 8004e74:	011b      	lsls	r3, r3, #4
 8004e76:	697a      	ldr	r2, [r7, #20]
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	4a22      	ldr	r2, [pc, #136]	; (8004f08 <TIM_OC2_SetConfig+0xe4>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d003      	beq.n	8004e8c <TIM_OC2_SetConfig+0x68>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	4a21      	ldr	r2, [pc, #132]	; (8004f0c <TIM_OC2_SetConfig+0xe8>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d10d      	bne.n	8004ea8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e92:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	68db      	ldr	r3, [r3, #12]
 8004e98:	011b      	lsls	r3, r3, #4
 8004e9a:	697a      	ldr	r2, [r7, #20]
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ea6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	4a17      	ldr	r2, [pc, #92]	; (8004f08 <TIM_OC2_SetConfig+0xe4>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d003      	beq.n	8004eb8 <TIM_OC2_SetConfig+0x94>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	4a16      	ldr	r2, [pc, #88]	; (8004f0c <TIM_OC2_SetConfig+0xe8>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d113      	bne.n	8004ee0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004eb8:	693b      	ldr	r3, [r7, #16]
 8004eba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004ebe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004ec0:	693b      	ldr	r3, [r7, #16]
 8004ec2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004ec6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	695b      	ldr	r3, [r3, #20]
 8004ecc:	009b      	lsls	r3, r3, #2
 8004ece:	693a      	ldr	r2, [r7, #16]
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	699b      	ldr	r3, [r3, #24]
 8004ed8:	009b      	lsls	r3, r3, #2
 8004eda:	693a      	ldr	r2, [r7, #16]
 8004edc:	4313      	orrs	r3, r2
 8004ede:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	693a      	ldr	r2, [r7, #16]
 8004ee4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	68fa      	ldr	r2, [r7, #12]
 8004eea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	685a      	ldr	r2, [r3, #4]
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	697a      	ldr	r2, [r7, #20]
 8004ef8:	621a      	str	r2, [r3, #32]
}
 8004efa:	bf00      	nop
 8004efc:	371c      	adds	r7, #28
 8004efe:	46bd      	mov	sp, r7
 8004f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f04:	4770      	bx	lr
 8004f06:	bf00      	nop
 8004f08:	40010000 	.word	0x40010000
 8004f0c:	40010400 	.word	0x40010400

08004f10 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b087      	sub	sp, #28
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
 8004f18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6a1b      	ldr	r3, [r3, #32]
 8004f1e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6a1b      	ldr	r3, [r3, #32]
 8004f2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	69db      	ldr	r3, [r3, #28]
 8004f36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	f023 0303 	bic.w	r3, r3, #3
 8004f46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	68fa      	ldr	r2, [r7, #12]
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004f58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	021b      	lsls	r3, r3, #8
 8004f60:	697a      	ldr	r2, [r7, #20]
 8004f62:	4313      	orrs	r3, r2
 8004f64:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	4a21      	ldr	r2, [pc, #132]	; (8004ff0 <TIM_OC3_SetConfig+0xe0>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d003      	beq.n	8004f76 <TIM_OC3_SetConfig+0x66>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	4a20      	ldr	r2, [pc, #128]	; (8004ff4 <TIM_OC3_SetConfig+0xe4>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d10d      	bne.n	8004f92 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004f76:	697b      	ldr	r3, [r7, #20]
 8004f78:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004f7c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	68db      	ldr	r3, [r3, #12]
 8004f82:	021b      	lsls	r3, r3, #8
 8004f84:	697a      	ldr	r2, [r7, #20]
 8004f86:	4313      	orrs	r3, r2
 8004f88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004f90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	4a16      	ldr	r2, [pc, #88]	; (8004ff0 <TIM_OC3_SetConfig+0xe0>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d003      	beq.n	8004fa2 <TIM_OC3_SetConfig+0x92>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	4a15      	ldr	r2, [pc, #84]	; (8004ff4 <TIM_OC3_SetConfig+0xe4>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d113      	bne.n	8004fca <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004fa8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004faa:	693b      	ldr	r3, [r7, #16]
 8004fac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004fb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	695b      	ldr	r3, [r3, #20]
 8004fb6:	011b      	lsls	r3, r3, #4
 8004fb8:	693a      	ldr	r2, [r7, #16]
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	699b      	ldr	r3, [r3, #24]
 8004fc2:	011b      	lsls	r3, r3, #4
 8004fc4:	693a      	ldr	r2, [r7, #16]
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	693a      	ldr	r2, [r7, #16]
 8004fce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	68fa      	ldr	r2, [r7, #12]
 8004fd4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	685a      	ldr	r2, [r3, #4]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	697a      	ldr	r2, [r7, #20]
 8004fe2:	621a      	str	r2, [r3, #32]
}
 8004fe4:	bf00      	nop
 8004fe6:	371c      	adds	r7, #28
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fee:	4770      	bx	lr
 8004ff0:	40010000 	.word	0x40010000
 8004ff4:	40010400 	.word	0x40010400

08004ff8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b087      	sub	sp, #28
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
 8005000:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6a1b      	ldr	r3, [r3, #32]
 8005006:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6a1b      	ldr	r3, [r3, #32]
 8005012:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	69db      	ldr	r3, [r3, #28]
 800501e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005026:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800502e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	021b      	lsls	r3, r3, #8
 8005036:	68fa      	ldr	r2, [r7, #12]
 8005038:	4313      	orrs	r3, r2
 800503a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005042:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	031b      	lsls	r3, r3, #12
 800504a:	693a      	ldr	r2, [r7, #16]
 800504c:	4313      	orrs	r3, r2
 800504e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	4a12      	ldr	r2, [pc, #72]	; (800509c <TIM_OC4_SetConfig+0xa4>)
 8005054:	4293      	cmp	r3, r2
 8005056:	d003      	beq.n	8005060 <TIM_OC4_SetConfig+0x68>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	4a11      	ldr	r2, [pc, #68]	; (80050a0 <TIM_OC4_SetConfig+0xa8>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d109      	bne.n	8005074 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005066:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	695b      	ldr	r3, [r3, #20]
 800506c:	019b      	lsls	r3, r3, #6
 800506e:	697a      	ldr	r2, [r7, #20]
 8005070:	4313      	orrs	r3, r2
 8005072:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	697a      	ldr	r2, [r7, #20]
 8005078:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	68fa      	ldr	r2, [r7, #12]
 800507e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	685a      	ldr	r2, [r3, #4]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	693a      	ldr	r2, [r7, #16]
 800508c:	621a      	str	r2, [r3, #32]
}
 800508e:	bf00      	nop
 8005090:	371c      	adds	r7, #28
 8005092:	46bd      	mov	sp, r7
 8005094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005098:	4770      	bx	lr
 800509a:	bf00      	nop
 800509c:	40010000 	.word	0x40010000
 80050a0:	40010400 	.word	0x40010400

080050a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b087      	sub	sp, #28
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	60f8      	str	r0, [r7, #12]
 80050ac:	60b9      	str	r1, [r7, #8]
 80050ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	6a1b      	ldr	r3, [r3, #32]
 80050b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	6a1b      	ldr	r3, [r3, #32]
 80050ba:	f023 0201 	bic.w	r2, r3, #1
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	699b      	ldr	r3, [r3, #24]
 80050c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80050c8:	693b      	ldr	r3, [r7, #16]
 80050ca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80050ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	011b      	lsls	r3, r3, #4
 80050d4:	693a      	ldr	r2, [r7, #16]
 80050d6:	4313      	orrs	r3, r2
 80050d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80050da:	697b      	ldr	r3, [r7, #20]
 80050dc:	f023 030a 	bic.w	r3, r3, #10
 80050e0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80050e2:	697a      	ldr	r2, [r7, #20]
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	4313      	orrs	r3, r2
 80050e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	693a      	ldr	r2, [r7, #16]
 80050ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	697a      	ldr	r2, [r7, #20]
 80050f4:	621a      	str	r2, [r3, #32]
}
 80050f6:	bf00      	nop
 80050f8:	371c      	adds	r7, #28
 80050fa:	46bd      	mov	sp, r7
 80050fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005100:	4770      	bx	lr

08005102 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005102:	b480      	push	{r7}
 8005104:	b087      	sub	sp, #28
 8005106:	af00      	add	r7, sp, #0
 8005108:	60f8      	str	r0, [r7, #12]
 800510a:	60b9      	str	r1, [r7, #8]
 800510c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	6a1b      	ldr	r3, [r3, #32]
 8005112:	f023 0210 	bic.w	r2, r3, #16
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	699b      	ldr	r3, [r3, #24]
 800511e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	6a1b      	ldr	r3, [r3, #32]
 8005124:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800512c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	031b      	lsls	r3, r3, #12
 8005132:	697a      	ldr	r2, [r7, #20]
 8005134:	4313      	orrs	r3, r2
 8005136:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005138:	693b      	ldr	r3, [r7, #16]
 800513a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800513e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	011b      	lsls	r3, r3, #4
 8005144:	693a      	ldr	r2, [r7, #16]
 8005146:	4313      	orrs	r3, r2
 8005148:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	697a      	ldr	r2, [r7, #20]
 800514e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	693a      	ldr	r2, [r7, #16]
 8005154:	621a      	str	r2, [r3, #32]
}
 8005156:	bf00      	nop
 8005158:	371c      	adds	r7, #28
 800515a:	46bd      	mov	sp, r7
 800515c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005160:	4770      	bx	lr

08005162 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005162:	b480      	push	{r7}
 8005164:	b085      	sub	sp, #20
 8005166:	af00      	add	r7, sp, #0
 8005168:	6078      	str	r0, [r7, #4]
 800516a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005178:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800517a:	683a      	ldr	r2, [r7, #0]
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	4313      	orrs	r3, r2
 8005180:	f043 0307 	orr.w	r3, r3, #7
 8005184:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	68fa      	ldr	r2, [r7, #12]
 800518a:	609a      	str	r2, [r3, #8]
}
 800518c:	bf00      	nop
 800518e:	3714      	adds	r7, #20
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr

08005198 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005198:	b480      	push	{r7}
 800519a:	b087      	sub	sp, #28
 800519c:	af00      	add	r7, sp, #0
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	60b9      	str	r1, [r7, #8]
 80051a2:	607a      	str	r2, [r7, #4]
 80051a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	689b      	ldr	r3, [r3, #8]
 80051aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051ac:	697b      	ldr	r3, [r7, #20]
 80051ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80051b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	021a      	lsls	r2, r3, #8
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	431a      	orrs	r2, r3
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	4313      	orrs	r3, r2
 80051c0:	697a      	ldr	r2, [r7, #20]
 80051c2:	4313      	orrs	r3, r2
 80051c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	697a      	ldr	r2, [r7, #20]
 80051ca:	609a      	str	r2, [r3, #8]
}
 80051cc:	bf00      	nop
 80051ce:	371c      	adds	r7, #28
 80051d0:	46bd      	mov	sp, r7
 80051d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d6:	4770      	bx	lr

080051d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80051d8:	b480      	push	{r7}
 80051da:	b087      	sub	sp, #28
 80051dc:	af00      	add	r7, sp, #0
 80051de:	60f8      	str	r0, [r7, #12]
 80051e0:	60b9      	str	r1, [r7, #8]
 80051e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	f003 031f 	and.w	r3, r3, #31
 80051ea:	2201      	movs	r2, #1
 80051ec:	fa02 f303 	lsl.w	r3, r2, r3
 80051f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	6a1a      	ldr	r2, [r3, #32]
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	43db      	mvns	r3, r3
 80051fa:	401a      	ands	r2, r3
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	6a1a      	ldr	r2, [r3, #32]
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	f003 031f 	and.w	r3, r3, #31
 800520a:	6879      	ldr	r1, [r7, #4]
 800520c:	fa01 f303 	lsl.w	r3, r1, r3
 8005210:	431a      	orrs	r2, r3
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	621a      	str	r2, [r3, #32]
}
 8005216:	bf00      	nop
 8005218:	371c      	adds	r7, #28
 800521a:	46bd      	mov	sp, r7
 800521c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005220:	4770      	bx	lr
	...

08005224 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005224:	b480      	push	{r7}
 8005226:	b085      	sub	sp, #20
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
 800522c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005234:	2b01      	cmp	r3, #1
 8005236:	d101      	bne.n	800523c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005238:	2302      	movs	r3, #2
 800523a:	e05a      	b.n	80052f2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2201      	movs	r2, #1
 8005240:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2202      	movs	r2, #2
 8005248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005262:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	68fa      	ldr	r2, [r7, #12]
 800526a:	4313      	orrs	r3, r2
 800526c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	68fa      	ldr	r2, [r7, #12]
 8005274:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4a21      	ldr	r2, [pc, #132]	; (8005300 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d022      	beq.n	80052c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005288:	d01d      	beq.n	80052c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	4a1d      	ldr	r2, [pc, #116]	; (8005304 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d018      	beq.n	80052c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4a1b      	ldr	r2, [pc, #108]	; (8005308 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d013      	beq.n	80052c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4a1a      	ldr	r2, [pc, #104]	; (800530c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d00e      	beq.n	80052c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4a18      	ldr	r2, [pc, #96]	; (8005310 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d009      	beq.n	80052c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	4a17      	ldr	r2, [pc, #92]	; (8005314 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d004      	beq.n	80052c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	4a15      	ldr	r2, [pc, #84]	; (8005318 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d10c      	bne.n	80052e0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80052cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	68ba      	ldr	r2, [r7, #8]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	68ba      	ldr	r2, [r7, #8]
 80052de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2200      	movs	r2, #0
 80052ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80052f0:	2300      	movs	r3, #0
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3714      	adds	r7, #20
 80052f6:	46bd      	mov	sp, r7
 80052f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fc:	4770      	bx	lr
 80052fe:	bf00      	nop
 8005300:	40010000 	.word	0x40010000
 8005304:	40000400 	.word	0x40000400
 8005308:	40000800 	.word	0x40000800
 800530c:	40000c00 	.word	0x40000c00
 8005310:	40010400 	.word	0x40010400
 8005314:	40014000 	.word	0x40014000
 8005318:	40001800 	.word	0x40001800

0800531c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800531c:	b480      	push	{r7}
 800531e:	b083      	sub	sp, #12
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005324:	bf00      	nop
 8005326:	370c      	adds	r7, #12
 8005328:	46bd      	mov	sp, r7
 800532a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532e:	4770      	bx	lr

08005330 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005330:	b480      	push	{r7}
 8005332:	b083      	sub	sp, #12
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005338:	bf00      	nop
 800533a:	370c      	adds	r7, #12
 800533c:	46bd      	mov	sp, r7
 800533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005342:	4770      	bx	lr

08005344 <__errno>:
 8005344:	4b01      	ldr	r3, [pc, #4]	; (800534c <__errno+0x8>)
 8005346:	6818      	ldr	r0, [r3, #0]
 8005348:	4770      	bx	lr
 800534a:	bf00      	nop
 800534c:	20000068 	.word	0x20000068

08005350 <__libc_init_array>:
 8005350:	b570      	push	{r4, r5, r6, lr}
 8005352:	4d0d      	ldr	r5, [pc, #52]	; (8005388 <__libc_init_array+0x38>)
 8005354:	4c0d      	ldr	r4, [pc, #52]	; (800538c <__libc_init_array+0x3c>)
 8005356:	1b64      	subs	r4, r4, r5
 8005358:	10a4      	asrs	r4, r4, #2
 800535a:	2600      	movs	r6, #0
 800535c:	42a6      	cmp	r6, r4
 800535e:	d109      	bne.n	8005374 <__libc_init_array+0x24>
 8005360:	4d0b      	ldr	r5, [pc, #44]	; (8005390 <__libc_init_array+0x40>)
 8005362:	4c0c      	ldr	r4, [pc, #48]	; (8005394 <__libc_init_array+0x44>)
 8005364:	f000 fc8e 	bl	8005c84 <_init>
 8005368:	1b64      	subs	r4, r4, r5
 800536a:	10a4      	asrs	r4, r4, #2
 800536c:	2600      	movs	r6, #0
 800536e:	42a6      	cmp	r6, r4
 8005370:	d105      	bne.n	800537e <__libc_init_array+0x2e>
 8005372:	bd70      	pop	{r4, r5, r6, pc}
 8005374:	f855 3b04 	ldr.w	r3, [r5], #4
 8005378:	4798      	blx	r3
 800537a:	3601      	adds	r6, #1
 800537c:	e7ee      	b.n	800535c <__libc_init_array+0xc>
 800537e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005382:	4798      	blx	r3
 8005384:	3601      	adds	r6, #1
 8005386:	e7f2      	b.n	800536e <__libc_init_array+0x1e>
 8005388:	08005e24 	.word	0x08005e24
 800538c:	08005e24 	.word	0x08005e24
 8005390:	08005e24 	.word	0x08005e24
 8005394:	08005e28 	.word	0x08005e28

08005398 <memset>:
 8005398:	4402      	add	r2, r0
 800539a:	4603      	mov	r3, r0
 800539c:	4293      	cmp	r3, r2
 800539e:	d100      	bne.n	80053a2 <memset+0xa>
 80053a0:	4770      	bx	lr
 80053a2:	f803 1b01 	strb.w	r1, [r3], #1
 80053a6:	e7f9      	b.n	800539c <memset+0x4>

080053a8 <siprintf>:
 80053a8:	b40e      	push	{r1, r2, r3}
 80053aa:	b500      	push	{lr}
 80053ac:	b09c      	sub	sp, #112	; 0x70
 80053ae:	ab1d      	add	r3, sp, #116	; 0x74
 80053b0:	9002      	str	r0, [sp, #8]
 80053b2:	9006      	str	r0, [sp, #24]
 80053b4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80053b8:	4809      	ldr	r0, [pc, #36]	; (80053e0 <siprintf+0x38>)
 80053ba:	9107      	str	r1, [sp, #28]
 80053bc:	9104      	str	r1, [sp, #16]
 80053be:	4909      	ldr	r1, [pc, #36]	; (80053e4 <siprintf+0x3c>)
 80053c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80053c4:	9105      	str	r1, [sp, #20]
 80053c6:	6800      	ldr	r0, [r0, #0]
 80053c8:	9301      	str	r3, [sp, #4]
 80053ca:	a902      	add	r1, sp, #8
 80053cc:	f000 f868 	bl	80054a0 <_svfiprintf_r>
 80053d0:	9b02      	ldr	r3, [sp, #8]
 80053d2:	2200      	movs	r2, #0
 80053d4:	701a      	strb	r2, [r3, #0]
 80053d6:	b01c      	add	sp, #112	; 0x70
 80053d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80053dc:	b003      	add	sp, #12
 80053de:	4770      	bx	lr
 80053e0:	20000068 	.word	0x20000068
 80053e4:	ffff0208 	.word	0xffff0208

080053e8 <__ssputs_r>:
 80053e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053ec:	688e      	ldr	r6, [r1, #8]
 80053ee:	429e      	cmp	r6, r3
 80053f0:	4682      	mov	sl, r0
 80053f2:	460c      	mov	r4, r1
 80053f4:	4690      	mov	r8, r2
 80053f6:	461f      	mov	r7, r3
 80053f8:	d838      	bhi.n	800546c <__ssputs_r+0x84>
 80053fa:	898a      	ldrh	r2, [r1, #12]
 80053fc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005400:	d032      	beq.n	8005468 <__ssputs_r+0x80>
 8005402:	6825      	ldr	r5, [r4, #0]
 8005404:	6909      	ldr	r1, [r1, #16]
 8005406:	eba5 0901 	sub.w	r9, r5, r1
 800540a:	6965      	ldr	r5, [r4, #20]
 800540c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005410:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005414:	3301      	adds	r3, #1
 8005416:	444b      	add	r3, r9
 8005418:	106d      	asrs	r5, r5, #1
 800541a:	429d      	cmp	r5, r3
 800541c:	bf38      	it	cc
 800541e:	461d      	movcc	r5, r3
 8005420:	0553      	lsls	r3, r2, #21
 8005422:	d531      	bpl.n	8005488 <__ssputs_r+0xa0>
 8005424:	4629      	mov	r1, r5
 8005426:	f000 fb63 	bl	8005af0 <_malloc_r>
 800542a:	4606      	mov	r6, r0
 800542c:	b950      	cbnz	r0, 8005444 <__ssputs_r+0x5c>
 800542e:	230c      	movs	r3, #12
 8005430:	f8ca 3000 	str.w	r3, [sl]
 8005434:	89a3      	ldrh	r3, [r4, #12]
 8005436:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800543a:	81a3      	strh	r3, [r4, #12]
 800543c:	f04f 30ff 	mov.w	r0, #4294967295
 8005440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005444:	6921      	ldr	r1, [r4, #16]
 8005446:	464a      	mov	r2, r9
 8005448:	f000 fabe 	bl	80059c8 <memcpy>
 800544c:	89a3      	ldrh	r3, [r4, #12]
 800544e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005452:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005456:	81a3      	strh	r3, [r4, #12]
 8005458:	6126      	str	r6, [r4, #16]
 800545a:	6165      	str	r5, [r4, #20]
 800545c:	444e      	add	r6, r9
 800545e:	eba5 0509 	sub.w	r5, r5, r9
 8005462:	6026      	str	r6, [r4, #0]
 8005464:	60a5      	str	r5, [r4, #8]
 8005466:	463e      	mov	r6, r7
 8005468:	42be      	cmp	r6, r7
 800546a:	d900      	bls.n	800546e <__ssputs_r+0x86>
 800546c:	463e      	mov	r6, r7
 800546e:	6820      	ldr	r0, [r4, #0]
 8005470:	4632      	mov	r2, r6
 8005472:	4641      	mov	r1, r8
 8005474:	f000 fab6 	bl	80059e4 <memmove>
 8005478:	68a3      	ldr	r3, [r4, #8]
 800547a:	1b9b      	subs	r3, r3, r6
 800547c:	60a3      	str	r3, [r4, #8]
 800547e:	6823      	ldr	r3, [r4, #0]
 8005480:	4433      	add	r3, r6
 8005482:	6023      	str	r3, [r4, #0]
 8005484:	2000      	movs	r0, #0
 8005486:	e7db      	b.n	8005440 <__ssputs_r+0x58>
 8005488:	462a      	mov	r2, r5
 800548a:	f000 fba5 	bl	8005bd8 <_realloc_r>
 800548e:	4606      	mov	r6, r0
 8005490:	2800      	cmp	r0, #0
 8005492:	d1e1      	bne.n	8005458 <__ssputs_r+0x70>
 8005494:	6921      	ldr	r1, [r4, #16]
 8005496:	4650      	mov	r0, sl
 8005498:	f000 fabe 	bl	8005a18 <_free_r>
 800549c:	e7c7      	b.n	800542e <__ssputs_r+0x46>
	...

080054a0 <_svfiprintf_r>:
 80054a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054a4:	4698      	mov	r8, r3
 80054a6:	898b      	ldrh	r3, [r1, #12]
 80054a8:	061b      	lsls	r3, r3, #24
 80054aa:	b09d      	sub	sp, #116	; 0x74
 80054ac:	4607      	mov	r7, r0
 80054ae:	460d      	mov	r5, r1
 80054b0:	4614      	mov	r4, r2
 80054b2:	d50e      	bpl.n	80054d2 <_svfiprintf_r+0x32>
 80054b4:	690b      	ldr	r3, [r1, #16]
 80054b6:	b963      	cbnz	r3, 80054d2 <_svfiprintf_r+0x32>
 80054b8:	2140      	movs	r1, #64	; 0x40
 80054ba:	f000 fb19 	bl	8005af0 <_malloc_r>
 80054be:	6028      	str	r0, [r5, #0]
 80054c0:	6128      	str	r0, [r5, #16]
 80054c2:	b920      	cbnz	r0, 80054ce <_svfiprintf_r+0x2e>
 80054c4:	230c      	movs	r3, #12
 80054c6:	603b      	str	r3, [r7, #0]
 80054c8:	f04f 30ff 	mov.w	r0, #4294967295
 80054cc:	e0d1      	b.n	8005672 <_svfiprintf_r+0x1d2>
 80054ce:	2340      	movs	r3, #64	; 0x40
 80054d0:	616b      	str	r3, [r5, #20]
 80054d2:	2300      	movs	r3, #0
 80054d4:	9309      	str	r3, [sp, #36]	; 0x24
 80054d6:	2320      	movs	r3, #32
 80054d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80054dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80054e0:	2330      	movs	r3, #48	; 0x30
 80054e2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800568c <_svfiprintf_r+0x1ec>
 80054e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80054ea:	f04f 0901 	mov.w	r9, #1
 80054ee:	4623      	mov	r3, r4
 80054f0:	469a      	mov	sl, r3
 80054f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80054f6:	b10a      	cbz	r2, 80054fc <_svfiprintf_r+0x5c>
 80054f8:	2a25      	cmp	r2, #37	; 0x25
 80054fa:	d1f9      	bne.n	80054f0 <_svfiprintf_r+0x50>
 80054fc:	ebba 0b04 	subs.w	fp, sl, r4
 8005500:	d00b      	beq.n	800551a <_svfiprintf_r+0x7a>
 8005502:	465b      	mov	r3, fp
 8005504:	4622      	mov	r2, r4
 8005506:	4629      	mov	r1, r5
 8005508:	4638      	mov	r0, r7
 800550a:	f7ff ff6d 	bl	80053e8 <__ssputs_r>
 800550e:	3001      	adds	r0, #1
 8005510:	f000 80aa 	beq.w	8005668 <_svfiprintf_r+0x1c8>
 8005514:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005516:	445a      	add	r2, fp
 8005518:	9209      	str	r2, [sp, #36]	; 0x24
 800551a:	f89a 3000 	ldrb.w	r3, [sl]
 800551e:	2b00      	cmp	r3, #0
 8005520:	f000 80a2 	beq.w	8005668 <_svfiprintf_r+0x1c8>
 8005524:	2300      	movs	r3, #0
 8005526:	f04f 32ff 	mov.w	r2, #4294967295
 800552a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800552e:	f10a 0a01 	add.w	sl, sl, #1
 8005532:	9304      	str	r3, [sp, #16]
 8005534:	9307      	str	r3, [sp, #28]
 8005536:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800553a:	931a      	str	r3, [sp, #104]	; 0x68
 800553c:	4654      	mov	r4, sl
 800553e:	2205      	movs	r2, #5
 8005540:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005544:	4851      	ldr	r0, [pc, #324]	; (800568c <_svfiprintf_r+0x1ec>)
 8005546:	f7fa fe43 	bl	80001d0 <memchr>
 800554a:	9a04      	ldr	r2, [sp, #16]
 800554c:	b9d8      	cbnz	r0, 8005586 <_svfiprintf_r+0xe6>
 800554e:	06d0      	lsls	r0, r2, #27
 8005550:	bf44      	itt	mi
 8005552:	2320      	movmi	r3, #32
 8005554:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005558:	0711      	lsls	r1, r2, #28
 800555a:	bf44      	itt	mi
 800555c:	232b      	movmi	r3, #43	; 0x2b
 800555e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005562:	f89a 3000 	ldrb.w	r3, [sl]
 8005566:	2b2a      	cmp	r3, #42	; 0x2a
 8005568:	d015      	beq.n	8005596 <_svfiprintf_r+0xf6>
 800556a:	9a07      	ldr	r2, [sp, #28]
 800556c:	4654      	mov	r4, sl
 800556e:	2000      	movs	r0, #0
 8005570:	f04f 0c0a 	mov.w	ip, #10
 8005574:	4621      	mov	r1, r4
 8005576:	f811 3b01 	ldrb.w	r3, [r1], #1
 800557a:	3b30      	subs	r3, #48	; 0x30
 800557c:	2b09      	cmp	r3, #9
 800557e:	d94e      	bls.n	800561e <_svfiprintf_r+0x17e>
 8005580:	b1b0      	cbz	r0, 80055b0 <_svfiprintf_r+0x110>
 8005582:	9207      	str	r2, [sp, #28]
 8005584:	e014      	b.n	80055b0 <_svfiprintf_r+0x110>
 8005586:	eba0 0308 	sub.w	r3, r0, r8
 800558a:	fa09 f303 	lsl.w	r3, r9, r3
 800558e:	4313      	orrs	r3, r2
 8005590:	9304      	str	r3, [sp, #16]
 8005592:	46a2      	mov	sl, r4
 8005594:	e7d2      	b.n	800553c <_svfiprintf_r+0x9c>
 8005596:	9b03      	ldr	r3, [sp, #12]
 8005598:	1d19      	adds	r1, r3, #4
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	9103      	str	r1, [sp, #12]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	bfbb      	ittet	lt
 80055a2:	425b      	neglt	r3, r3
 80055a4:	f042 0202 	orrlt.w	r2, r2, #2
 80055a8:	9307      	strge	r3, [sp, #28]
 80055aa:	9307      	strlt	r3, [sp, #28]
 80055ac:	bfb8      	it	lt
 80055ae:	9204      	strlt	r2, [sp, #16]
 80055b0:	7823      	ldrb	r3, [r4, #0]
 80055b2:	2b2e      	cmp	r3, #46	; 0x2e
 80055b4:	d10c      	bne.n	80055d0 <_svfiprintf_r+0x130>
 80055b6:	7863      	ldrb	r3, [r4, #1]
 80055b8:	2b2a      	cmp	r3, #42	; 0x2a
 80055ba:	d135      	bne.n	8005628 <_svfiprintf_r+0x188>
 80055bc:	9b03      	ldr	r3, [sp, #12]
 80055be:	1d1a      	adds	r2, r3, #4
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	9203      	str	r2, [sp, #12]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	bfb8      	it	lt
 80055c8:	f04f 33ff 	movlt.w	r3, #4294967295
 80055cc:	3402      	adds	r4, #2
 80055ce:	9305      	str	r3, [sp, #20]
 80055d0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800569c <_svfiprintf_r+0x1fc>
 80055d4:	7821      	ldrb	r1, [r4, #0]
 80055d6:	2203      	movs	r2, #3
 80055d8:	4650      	mov	r0, sl
 80055da:	f7fa fdf9 	bl	80001d0 <memchr>
 80055de:	b140      	cbz	r0, 80055f2 <_svfiprintf_r+0x152>
 80055e0:	2340      	movs	r3, #64	; 0x40
 80055e2:	eba0 000a 	sub.w	r0, r0, sl
 80055e6:	fa03 f000 	lsl.w	r0, r3, r0
 80055ea:	9b04      	ldr	r3, [sp, #16]
 80055ec:	4303      	orrs	r3, r0
 80055ee:	3401      	adds	r4, #1
 80055f0:	9304      	str	r3, [sp, #16]
 80055f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055f6:	4826      	ldr	r0, [pc, #152]	; (8005690 <_svfiprintf_r+0x1f0>)
 80055f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80055fc:	2206      	movs	r2, #6
 80055fe:	f7fa fde7 	bl	80001d0 <memchr>
 8005602:	2800      	cmp	r0, #0
 8005604:	d038      	beq.n	8005678 <_svfiprintf_r+0x1d8>
 8005606:	4b23      	ldr	r3, [pc, #140]	; (8005694 <_svfiprintf_r+0x1f4>)
 8005608:	bb1b      	cbnz	r3, 8005652 <_svfiprintf_r+0x1b2>
 800560a:	9b03      	ldr	r3, [sp, #12]
 800560c:	3307      	adds	r3, #7
 800560e:	f023 0307 	bic.w	r3, r3, #7
 8005612:	3308      	adds	r3, #8
 8005614:	9303      	str	r3, [sp, #12]
 8005616:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005618:	4433      	add	r3, r6
 800561a:	9309      	str	r3, [sp, #36]	; 0x24
 800561c:	e767      	b.n	80054ee <_svfiprintf_r+0x4e>
 800561e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005622:	460c      	mov	r4, r1
 8005624:	2001      	movs	r0, #1
 8005626:	e7a5      	b.n	8005574 <_svfiprintf_r+0xd4>
 8005628:	2300      	movs	r3, #0
 800562a:	3401      	adds	r4, #1
 800562c:	9305      	str	r3, [sp, #20]
 800562e:	4619      	mov	r1, r3
 8005630:	f04f 0c0a 	mov.w	ip, #10
 8005634:	4620      	mov	r0, r4
 8005636:	f810 2b01 	ldrb.w	r2, [r0], #1
 800563a:	3a30      	subs	r2, #48	; 0x30
 800563c:	2a09      	cmp	r2, #9
 800563e:	d903      	bls.n	8005648 <_svfiprintf_r+0x1a8>
 8005640:	2b00      	cmp	r3, #0
 8005642:	d0c5      	beq.n	80055d0 <_svfiprintf_r+0x130>
 8005644:	9105      	str	r1, [sp, #20]
 8005646:	e7c3      	b.n	80055d0 <_svfiprintf_r+0x130>
 8005648:	fb0c 2101 	mla	r1, ip, r1, r2
 800564c:	4604      	mov	r4, r0
 800564e:	2301      	movs	r3, #1
 8005650:	e7f0      	b.n	8005634 <_svfiprintf_r+0x194>
 8005652:	ab03      	add	r3, sp, #12
 8005654:	9300      	str	r3, [sp, #0]
 8005656:	462a      	mov	r2, r5
 8005658:	4b0f      	ldr	r3, [pc, #60]	; (8005698 <_svfiprintf_r+0x1f8>)
 800565a:	a904      	add	r1, sp, #16
 800565c:	4638      	mov	r0, r7
 800565e:	f3af 8000 	nop.w
 8005662:	1c42      	adds	r2, r0, #1
 8005664:	4606      	mov	r6, r0
 8005666:	d1d6      	bne.n	8005616 <_svfiprintf_r+0x176>
 8005668:	89ab      	ldrh	r3, [r5, #12]
 800566a:	065b      	lsls	r3, r3, #25
 800566c:	f53f af2c 	bmi.w	80054c8 <_svfiprintf_r+0x28>
 8005670:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005672:	b01d      	add	sp, #116	; 0x74
 8005674:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005678:	ab03      	add	r3, sp, #12
 800567a:	9300      	str	r3, [sp, #0]
 800567c:	462a      	mov	r2, r5
 800567e:	4b06      	ldr	r3, [pc, #24]	; (8005698 <_svfiprintf_r+0x1f8>)
 8005680:	a904      	add	r1, sp, #16
 8005682:	4638      	mov	r0, r7
 8005684:	f000 f87a 	bl	800577c <_printf_i>
 8005688:	e7eb      	b.n	8005662 <_svfiprintf_r+0x1c2>
 800568a:	bf00      	nop
 800568c:	08005de8 	.word	0x08005de8
 8005690:	08005df2 	.word	0x08005df2
 8005694:	00000000 	.word	0x00000000
 8005698:	080053e9 	.word	0x080053e9
 800569c:	08005dee 	.word	0x08005dee

080056a0 <_printf_common>:
 80056a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056a4:	4616      	mov	r6, r2
 80056a6:	4699      	mov	r9, r3
 80056a8:	688a      	ldr	r2, [r1, #8]
 80056aa:	690b      	ldr	r3, [r1, #16]
 80056ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80056b0:	4293      	cmp	r3, r2
 80056b2:	bfb8      	it	lt
 80056b4:	4613      	movlt	r3, r2
 80056b6:	6033      	str	r3, [r6, #0]
 80056b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80056bc:	4607      	mov	r7, r0
 80056be:	460c      	mov	r4, r1
 80056c0:	b10a      	cbz	r2, 80056c6 <_printf_common+0x26>
 80056c2:	3301      	adds	r3, #1
 80056c4:	6033      	str	r3, [r6, #0]
 80056c6:	6823      	ldr	r3, [r4, #0]
 80056c8:	0699      	lsls	r1, r3, #26
 80056ca:	bf42      	ittt	mi
 80056cc:	6833      	ldrmi	r3, [r6, #0]
 80056ce:	3302      	addmi	r3, #2
 80056d0:	6033      	strmi	r3, [r6, #0]
 80056d2:	6825      	ldr	r5, [r4, #0]
 80056d4:	f015 0506 	ands.w	r5, r5, #6
 80056d8:	d106      	bne.n	80056e8 <_printf_common+0x48>
 80056da:	f104 0a19 	add.w	sl, r4, #25
 80056de:	68e3      	ldr	r3, [r4, #12]
 80056e0:	6832      	ldr	r2, [r6, #0]
 80056e2:	1a9b      	subs	r3, r3, r2
 80056e4:	42ab      	cmp	r3, r5
 80056e6:	dc26      	bgt.n	8005736 <_printf_common+0x96>
 80056e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80056ec:	1e13      	subs	r3, r2, #0
 80056ee:	6822      	ldr	r2, [r4, #0]
 80056f0:	bf18      	it	ne
 80056f2:	2301      	movne	r3, #1
 80056f4:	0692      	lsls	r2, r2, #26
 80056f6:	d42b      	bmi.n	8005750 <_printf_common+0xb0>
 80056f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80056fc:	4649      	mov	r1, r9
 80056fe:	4638      	mov	r0, r7
 8005700:	47c0      	blx	r8
 8005702:	3001      	adds	r0, #1
 8005704:	d01e      	beq.n	8005744 <_printf_common+0xa4>
 8005706:	6823      	ldr	r3, [r4, #0]
 8005708:	68e5      	ldr	r5, [r4, #12]
 800570a:	6832      	ldr	r2, [r6, #0]
 800570c:	f003 0306 	and.w	r3, r3, #6
 8005710:	2b04      	cmp	r3, #4
 8005712:	bf08      	it	eq
 8005714:	1aad      	subeq	r5, r5, r2
 8005716:	68a3      	ldr	r3, [r4, #8]
 8005718:	6922      	ldr	r2, [r4, #16]
 800571a:	bf0c      	ite	eq
 800571c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005720:	2500      	movne	r5, #0
 8005722:	4293      	cmp	r3, r2
 8005724:	bfc4      	itt	gt
 8005726:	1a9b      	subgt	r3, r3, r2
 8005728:	18ed      	addgt	r5, r5, r3
 800572a:	2600      	movs	r6, #0
 800572c:	341a      	adds	r4, #26
 800572e:	42b5      	cmp	r5, r6
 8005730:	d11a      	bne.n	8005768 <_printf_common+0xc8>
 8005732:	2000      	movs	r0, #0
 8005734:	e008      	b.n	8005748 <_printf_common+0xa8>
 8005736:	2301      	movs	r3, #1
 8005738:	4652      	mov	r2, sl
 800573a:	4649      	mov	r1, r9
 800573c:	4638      	mov	r0, r7
 800573e:	47c0      	blx	r8
 8005740:	3001      	adds	r0, #1
 8005742:	d103      	bne.n	800574c <_printf_common+0xac>
 8005744:	f04f 30ff 	mov.w	r0, #4294967295
 8005748:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800574c:	3501      	adds	r5, #1
 800574e:	e7c6      	b.n	80056de <_printf_common+0x3e>
 8005750:	18e1      	adds	r1, r4, r3
 8005752:	1c5a      	adds	r2, r3, #1
 8005754:	2030      	movs	r0, #48	; 0x30
 8005756:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800575a:	4422      	add	r2, r4
 800575c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005760:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005764:	3302      	adds	r3, #2
 8005766:	e7c7      	b.n	80056f8 <_printf_common+0x58>
 8005768:	2301      	movs	r3, #1
 800576a:	4622      	mov	r2, r4
 800576c:	4649      	mov	r1, r9
 800576e:	4638      	mov	r0, r7
 8005770:	47c0      	blx	r8
 8005772:	3001      	adds	r0, #1
 8005774:	d0e6      	beq.n	8005744 <_printf_common+0xa4>
 8005776:	3601      	adds	r6, #1
 8005778:	e7d9      	b.n	800572e <_printf_common+0x8e>
	...

0800577c <_printf_i>:
 800577c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005780:	7e0f      	ldrb	r7, [r1, #24]
 8005782:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005784:	2f78      	cmp	r7, #120	; 0x78
 8005786:	4691      	mov	r9, r2
 8005788:	4680      	mov	r8, r0
 800578a:	460c      	mov	r4, r1
 800578c:	469a      	mov	sl, r3
 800578e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005792:	d807      	bhi.n	80057a4 <_printf_i+0x28>
 8005794:	2f62      	cmp	r7, #98	; 0x62
 8005796:	d80a      	bhi.n	80057ae <_printf_i+0x32>
 8005798:	2f00      	cmp	r7, #0
 800579a:	f000 80d8 	beq.w	800594e <_printf_i+0x1d2>
 800579e:	2f58      	cmp	r7, #88	; 0x58
 80057a0:	f000 80a3 	beq.w	80058ea <_printf_i+0x16e>
 80057a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80057a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80057ac:	e03a      	b.n	8005824 <_printf_i+0xa8>
 80057ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80057b2:	2b15      	cmp	r3, #21
 80057b4:	d8f6      	bhi.n	80057a4 <_printf_i+0x28>
 80057b6:	a101      	add	r1, pc, #4	; (adr r1, 80057bc <_printf_i+0x40>)
 80057b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80057bc:	08005815 	.word	0x08005815
 80057c0:	08005829 	.word	0x08005829
 80057c4:	080057a5 	.word	0x080057a5
 80057c8:	080057a5 	.word	0x080057a5
 80057cc:	080057a5 	.word	0x080057a5
 80057d0:	080057a5 	.word	0x080057a5
 80057d4:	08005829 	.word	0x08005829
 80057d8:	080057a5 	.word	0x080057a5
 80057dc:	080057a5 	.word	0x080057a5
 80057e0:	080057a5 	.word	0x080057a5
 80057e4:	080057a5 	.word	0x080057a5
 80057e8:	08005935 	.word	0x08005935
 80057ec:	08005859 	.word	0x08005859
 80057f0:	08005917 	.word	0x08005917
 80057f4:	080057a5 	.word	0x080057a5
 80057f8:	080057a5 	.word	0x080057a5
 80057fc:	08005957 	.word	0x08005957
 8005800:	080057a5 	.word	0x080057a5
 8005804:	08005859 	.word	0x08005859
 8005808:	080057a5 	.word	0x080057a5
 800580c:	080057a5 	.word	0x080057a5
 8005810:	0800591f 	.word	0x0800591f
 8005814:	682b      	ldr	r3, [r5, #0]
 8005816:	1d1a      	adds	r2, r3, #4
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	602a      	str	r2, [r5, #0]
 800581c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005820:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005824:	2301      	movs	r3, #1
 8005826:	e0a3      	b.n	8005970 <_printf_i+0x1f4>
 8005828:	6820      	ldr	r0, [r4, #0]
 800582a:	6829      	ldr	r1, [r5, #0]
 800582c:	0606      	lsls	r6, r0, #24
 800582e:	f101 0304 	add.w	r3, r1, #4
 8005832:	d50a      	bpl.n	800584a <_printf_i+0xce>
 8005834:	680e      	ldr	r6, [r1, #0]
 8005836:	602b      	str	r3, [r5, #0]
 8005838:	2e00      	cmp	r6, #0
 800583a:	da03      	bge.n	8005844 <_printf_i+0xc8>
 800583c:	232d      	movs	r3, #45	; 0x2d
 800583e:	4276      	negs	r6, r6
 8005840:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005844:	485e      	ldr	r0, [pc, #376]	; (80059c0 <_printf_i+0x244>)
 8005846:	230a      	movs	r3, #10
 8005848:	e019      	b.n	800587e <_printf_i+0x102>
 800584a:	680e      	ldr	r6, [r1, #0]
 800584c:	602b      	str	r3, [r5, #0]
 800584e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005852:	bf18      	it	ne
 8005854:	b236      	sxthne	r6, r6
 8005856:	e7ef      	b.n	8005838 <_printf_i+0xbc>
 8005858:	682b      	ldr	r3, [r5, #0]
 800585a:	6820      	ldr	r0, [r4, #0]
 800585c:	1d19      	adds	r1, r3, #4
 800585e:	6029      	str	r1, [r5, #0]
 8005860:	0601      	lsls	r1, r0, #24
 8005862:	d501      	bpl.n	8005868 <_printf_i+0xec>
 8005864:	681e      	ldr	r6, [r3, #0]
 8005866:	e002      	b.n	800586e <_printf_i+0xf2>
 8005868:	0646      	lsls	r6, r0, #25
 800586a:	d5fb      	bpl.n	8005864 <_printf_i+0xe8>
 800586c:	881e      	ldrh	r6, [r3, #0]
 800586e:	4854      	ldr	r0, [pc, #336]	; (80059c0 <_printf_i+0x244>)
 8005870:	2f6f      	cmp	r7, #111	; 0x6f
 8005872:	bf0c      	ite	eq
 8005874:	2308      	moveq	r3, #8
 8005876:	230a      	movne	r3, #10
 8005878:	2100      	movs	r1, #0
 800587a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800587e:	6865      	ldr	r5, [r4, #4]
 8005880:	60a5      	str	r5, [r4, #8]
 8005882:	2d00      	cmp	r5, #0
 8005884:	bfa2      	ittt	ge
 8005886:	6821      	ldrge	r1, [r4, #0]
 8005888:	f021 0104 	bicge.w	r1, r1, #4
 800588c:	6021      	strge	r1, [r4, #0]
 800588e:	b90e      	cbnz	r6, 8005894 <_printf_i+0x118>
 8005890:	2d00      	cmp	r5, #0
 8005892:	d04d      	beq.n	8005930 <_printf_i+0x1b4>
 8005894:	4615      	mov	r5, r2
 8005896:	fbb6 f1f3 	udiv	r1, r6, r3
 800589a:	fb03 6711 	mls	r7, r3, r1, r6
 800589e:	5dc7      	ldrb	r7, [r0, r7]
 80058a0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80058a4:	4637      	mov	r7, r6
 80058a6:	42bb      	cmp	r3, r7
 80058a8:	460e      	mov	r6, r1
 80058aa:	d9f4      	bls.n	8005896 <_printf_i+0x11a>
 80058ac:	2b08      	cmp	r3, #8
 80058ae:	d10b      	bne.n	80058c8 <_printf_i+0x14c>
 80058b0:	6823      	ldr	r3, [r4, #0]
 80058b2:	07de      	lsls	r6, r3, #31
 80058b4:	d508      	bpl.n	80058c8 <_printf_i+0x14c>
 80058b6:	6923      	ldr	r3, [r4, #16]
 80058b8:	6861      	ldr	r1, [r4, #4]
 80058ba:	4299      	cmp	r1, r3
 80058bc:	bfde      	ittt	le
 80058be:	2330      	movle	r3, #48	; 0x30
 80058c0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80058c4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80058c8:	1b52      	subs	r2, r2, r5
 80058ca:	6122      	str	r2, [r4, #16]
 80058cc:	f8cd a000 	str.w	sl, [sp]
 80058d0:	464b      	mov	r3, r9
 80058d2:	aa03      	add	r2, sp, #12
 80058d4:	4621      	mov	r1, r4
 80058d6:	4640      	mov	r0, r8
 80058d8:	f7ff fee2 	bl	80056a0 <_printf_common>
 80058dc:	3001      	adds	r0, #1
 80058de:	d14c      	bne.n	800597a <_printf_i+0x1fe>
 80058e0:	f04f 30ff 	mov.w	r0, #4294967295
 80058e4:	b004      	add	sp, #16
 80058e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058ea:	4835      	ldr	r0, [pc, #212]	; (80059c0 <_printf_i+0x244>)
 80058ec:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80058f0:	6829      	ldr	r1, [r5, #0]
 80058f2:	6823      	ldr	r3, [r4, #0]
 80058f4:	f851 6b04 	ldr.w	r6, [r1], #4
 80058f8:	6029      	str	r1, [r5, #0]
 80058fa:	061d      	lsls	r5, r3, #24
 80058fc:	d514      	bpl.n	8005928 <_printf_i+0x1ac>
 80058fe:	07df      	lsls	r7, r3, #31
 8005900:	bf44      	itt	mi
 8005902:	f043 0320 	orrmi.w	r3, r3, #32
 8005906:	6023      	strmi	r3, [r4, #0]
 8005908:	b91e      	cbnz	r6, 8005912 <_printf_i+0x196>
 800590a:	6823      	ldr	r3, [r4, #0]
 800590c:	f023 0320 	bic.w	r3, r3, #32
 8005910:	6023      	str	r3, [r4, #0]
 8005912:	2310      	movs	r3, #16
 8005914:	e7b0      	b.n	8005878 <_printf_i+0xfc>
 8005916:	6823      	ldr	r3, [r4, #0]
 8005918:	f043 0320 	orr.w	r3, r3, #32
 800591c:	6023      	str	r3, [r4, #0]
 800591e:	2378      	movs	r3, #120	; 0x78
 8005920:	4828      	ldr	r0, [pc, #160]	; (80059c4 <_printf_i+0x248>)
 8005922:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005926:	e7e3      	b.n	80058f0 <_printf_i+0x174>
 8005928:	0659      	lsls	r1, r3, #25
 800592a:	bf48      	it	mi
 800592c:	b2b6      	uxthmi	r6, r6
 800592e:	e7e6      	b.n	80058fe <_printf_i+0x182>
 8005930:	4615      	mov	r5, r2
 8005932:	e7bb      	b.n	80058ac <_printf_i+0x130>
 8005934:	682b      	ldr	r3, [r5, #0]
 8005936:	6826      	ldr	r6, [r4, #0]
 8005938:	6961      	ldr	r1, [r4, #20]
 800593a:	1d18      	adds	r0, r3, #4
 800593c:	6028      	str	r0, [r5, #0]
 800593e:	0635      	lsls	r5, r6, #24
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	d501      	bpl.n	8005948 <_printf_i+0x1cc>
 8005944:	6019      	str	r1, [r3, #0]
 8005946:	e002      	b.n	800594e <_printf_i+0x1d2>
 8005948:	0670      	lsls	r0, r6, #25
 800594a:	d5fb      	bpl.n	8005944 <_printf_i+0x1c8>
 800594c:	8019      	strh	r1, [r3, #0]
 800594e:	2300      	movs	r3, #0
 8005950:	6123      	str	r3, [r4, #16]
 8005952:	4615      	mov	r5, r2
 8005954:	e7ba      	b.n	80058cc <_printf_i+0x150>
 8005956:	682b      	ldr	r3, [r5, #0]
 8005958:	1d1a      	adds	r2, r3, #4
 800595a:	602a      	str	r2, [r5, #0]
 800595c:	681d      	ldr	r5, [r3, #0]
 800595e:	6862      	ldr	r2, [r4, #4]
 8005960:	2100      	movs	r1, #0
 8005962:	4628      	mov	r0, r5
 8005964:	f7fa fc34 	bl	80001d0 <memchr>
 8005968:	b108      	cbz	r0, 800596e <_printf_i+0x1f2>
 800596a:	1b40      	subs	r0, r0, r5
 800596c:	6060      	str	r0, [r4, #4]
 800596e:	6863      	ldr	r3, [r4, #4]
 8005970:	6123      	str	r3, [r4, #16]
 8005972:	2300      	movs	r3, #0
 8005974:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005978:	e7a8      	b.n	80058cc <_printf_i+0x150>
 800597a:	6923      	ldr	r3, [r4, #16]
 800597c:	462a      	mov	r2, r5
 800597e:	4649      	mov	r1, r9
 8005980:	4640      	mov	r0, r8
 8005982:	47d0      	blx	sl
 8005984:	3001      	adds	r0, #1
 8005986:	d0ab      	beq.n	80058e0 <_printf_i+0x164>
 8005988:	6823      	ldr	r3, [r4, #0]
 800598a:	079b      	lsls	r3, r3, #30
 800598c:	d413      	bmi.n	80059b6 <_printf_i+0x23a>
 800598e:	68e0      	ldr	r0, [r4, #12]
 8005990:	9b03      	ldr	r3, [sp, #12]
 8005992:	4298      	cmp	r0, r3
 8005994:	bfb8      	it	lt
 8005996:	4618      	movlt	r0, r3
 8005998:	e7a4      	b.n	80058e4 <_printf_i+0x168>
 800599a:	2301      	movs	r3, #1
 800599c:	4632      	mov	r2, r6
 800599e:	4649      	mov	r1, r9
 80059a0:	4640      	mov	r0, r8
 80059a2:	47d0      	blx	sl
 80059a4:	3001      	adds	r0, #1
 80059a6:	d09b      	beq.n	80058e0 <_printf_i+0x164>
 80059a8:	3501      	adds	r5, #1
 80059aa:	68e3      	ldr	r3, [r4, #12]
 80059ac:	9903      	ldr	r1, [sp, #12]
 80059ae:	1a5b      	subs	r3, r3, r1
 80059b0:	42ab      	cmp	r3, r5
 80059b2:	dcf2      	bgt.n	800599a <_printf_i+0x21e>
 80059b4:	e7eb      	b.n	800598e <_printf_i+0x212>
 80059b6:	2500      	movs	r5, #0
 80059b8:	f104 0619 	add.w	r6, r4, #25
 80059bc:	e7f5      	b.n	80059aa <_printf_i+0x22e>
 80059be:	bf00      	nop
 80059c0:	08005df9 	.word	0x08005df9
 80059c4:	08005e0a 	.word	0x08005e0a

080059c8 <memcpy>:
 80059c8:	440a      	add	r2, r1
 80059ca:	4291      	cmp	r1, r2
 80059cc:	f100 33ff 	add.w	r3, r0, #4294967295
 80059d0:	d100      	bne.n	80059d4 <memcpy+0xc>
 80059d2:	4770      	bx	lr
 80059d4:	b510      	push	{r4, lr}
 80059d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80059da:	f803 4f01 	strb.w	r4, [r3, #1]!
 80059de:	4291      	cmp	r1, r2
 80059e0:	d1f9      	bne.n	80059d6 <memcpy+0xe>
 80059e2:	bd10      	pop	{r4, pc}

080059e4 <memmove>:
 80059e4:	4288      	cmp	r0, r1
 80059e6:	b510      	push	{r4, lr}
 80059e8:	eb01 0402 	add.w	r4, r1, r2
 80059ec:	d902      	bls.n	80059f4 <memmove+0x10>
 80059ee:	4284      	cmp	r4, r0
 80059f0:	4623      	mov	r3, r4
 80059f2:	d807      	bhi.n	8005a04 <memmove+0x20>
 80059f4:	1e43      	subs	r3, r0, #1
 80059f6:	42a1      	cmp	r1, r4
 80059f8:	d008      	beq.n	8005a0c <memmove+0x28>
 80059fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80059fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005a02:	e7f8      	b.n	80059f6 <memmove+0x12>
 8005a04:	4402      	add	r2, r0
 8005a06:	4601      	mov	r1, r0
 8005a08:	428a      	cmp	r2, r1
 8005a0a:	d100      	bne.n	8005a0e <memmove+0x2a>
 8005a0c:	bd10      	pop	{r4, pc}
 8005a0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005a12:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005a16:	e7f7      	b.n	8005a08 <memmove+0x24>

08005a18 <_free_r>:
 8005a18:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005a1a:	2900      	cmp	r1, #0
 8005a1c:	d044      	beq.n	8005aa8 <_free_r+0x90>
 8005a1e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a22:	9001      	str	r0, [sp, #4]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	f1a1 0404 	sub.w	r4, r1, #4
 8005a2a:	bfb8      	it	lt
 8005a2c:	18e4      	addlt	r4, r4, r3
 8005a2e:	f000 f913 	bl	8005c58 <__malloc_lock>
 8005a32:	4a1e      	ldr	r2, [pc, #120]	; (8005aac <_free_r+0x94>)
 8005a34:	9801      	ldr	r0, [sp, #4]
 8005a36:	6813      	ldr	r3, [r2, #0]
 8005a38:	b933      	cbnz	r3, 8005a48 <_free_r+0x30>
 8005a3a:	6063      	str	r3, [r4, #4]
 8005a3c:	6014      	str	r4, [r2, #0]
 8005a3e:	b003      	add	sp, #12
 8005a40:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005a44:	f000 b90e 	b.w	8005c64 <__malloc_unlock>
 8005a48:	42a3      	cmp	r3, r4
 8005a4a:	d908      	bls.n	8005a5e <_free_r+0x46>
 8005a4c:	6825      	ldr	r5, [r4, #0]
 8005a4e:	1961      	adds	r1, r4, r5
 8005a50:	428b      	cmp	r3, r1
 8005a52:	bf01      	itttt	eq
 8005a54:	6819      	ldreq	r1, [r3, #0]
 8005a56:	685b      	ldreq	r3, [r3, #4]
 8005a58:	1949      	addeq	r1, r1, r5
 8005a5a:	6021      	streq	r1, [r4, #0]
 8005a5c:	e7ed      	b.n	8005a3a <_free_r+0x22>
 8005a5e:	461a      	mov	r2, r3
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	b10b      	cbz	r3, 8005a68 <_free_r+0x50>
 8005a64:	42a3      	cmp	r3, r4
 8005a66:	d9fa      	bls.n	8005a5e <_free_r+0x46>
 8005a68:	6811      	ldr	r1, [r2, #0]
 8005a6a:	1855      	adds	r5, r2, r1
 8005a6c:	42a5      	cmp	r5, r4
 8005a6e:	d10b      	bne.n	8005a88 <_free_r+0x70>
 8005a70:	6824      	ldr	r4, [r4, #0]
 8005a72:	4421      	add	r1, r4
 8005a74:	1854      	adds	r4, r2, r1
 8005a76:	42a3      	cmp	r3, r4
 8005a78:	6011      	str	r1, [r2, #0]
 8005a7a:	d1e0      	bne.n	8005a3e <_free_r+0x26>
 8005a7c:	681c      	ldr	r4, [r3, #0]
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	6053      	str	r3, [r2, #4]
 8005a82:	4421      	add	r1, r4
 8005a84:	6011      	str	r1, [r2, #0]
 8005a86:	e7da      	b.n	8005a3e <_free_r+0x26>
 8005a88:	d902      	bls.n	8005a90 <_free_r+0x78>
 8005a8a:	230c      	movs	r3, #12
 8005a8c:	6003      	str	r3, [r0, #0]
 8005a8e:	e7d6      	b.n	8005a3e <_free_r+0x26>
 8005a90:	6825      	ldr	r5, [r4, #0]
 8005a92:	1961      	adds	r1, r4, r5
 8005a94:	428b      	cmp	r3, r1
 8005a96:	bf04      	itt	eq
 8005a98:	6819      	ldreq	r1, [r3, #0]
 8005a9a:	685b      	ldreq	r3, [r3, #4]
 8005a9c:	6063      	str	r3, [r4, #4]
 8005a9e:	bf04      	itt	eq
 8005aa0:	1949      	addeq	r1, r1, r5
 8005aa2:	6021      	streq	r1, [r4, #0]
 8005aa4:	6054      	str	r4, [r2, #4]
 8005aa6:	e7ca      	b.n	8005a3e <_free_r+0x26>
 8005aa8:	b003      	add	sp, #12
 8005aaa:	bd30      	pop	{r4, r5, pc}
 8005aac:	2000027c 	.word	0x2000027c

08005ab0 <sbrk_aligned>:
 8005ab0:	b570      	push	{r4, r5, r6, lr}
 8005ab2:	4e0e      	ldr	r6, [pc, #56]	; (8005aec <sbrk_aligned+0x3c>)
 8005ab4:	460c      	mov	r4, r1
 8005ab6:	6831      	ldr	r1, [r6, #0]
 8005ab8:	4605      	mov	r5, r0
 8005aba:	b911      	cbnz	r1, 8005ac2 <sbrk_aligned+0x12>
 8005abc:	f000 f8bc 	bl	8005c38 <_sbrk_r>
 8005ac0:	6030      	str	r0, [r6, #0]
 8005ac2:	4621      	mov	r1, r4
 8005ac4:	4628      	mov	r0, r5
 8005ac6:	f000 f8b7 	bl	8005c38 <_sbrk_r>
 8005aca:	1c43      	adds	r3, r0, #1
 8005acc:	d00a      	beq.n	8005ae4 <sbrk_aligned+0x34>
 8005ace:	1cc4      	adds	r4, r0, #3
 8005ad0:	f024 0403 	bic.w	r4, r4, #3
 8005ad4:	42a0      	cmp	r0, r4
 8005ad6:	d007      	beq.n	8005ae8 <sbrk_aligned+0x38>
 8005ad8:	1a21      	subs	r1, r4, r0
 8005ada:	4628      	mov	r0, r5
 8005adc:	f000 f8ac 	bl	8005c38 <_sbrk_r>
 8005ae0:	3001      	adds	r0, #1
 8005ae2:	d101      	bne.n	8005ae8 <sbrk_aligned+0x38>
 8005ae4:	f04f 34ff 	mov.w	r4, #4294967295
 8005ae8:	4620      	mov	r0, r4
 8005aea:	bd70      	pop	{r4, r5, r6, pc}
 8005aec:	20000280 	.word	0x20000280

08005af0 <_malloc_r>:
 8005af0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005af4:	1ccd      	adds	r5, r1, #3
 8005af6:	f025 0503 	bic.w	r5, r5, #3
 8005afa:	3508      	adds	r5, #8
 8005afc:	2d0c      	cmp	r5, #12
 8005afe:	bf38      	it	cc
 8005b00:	250c      	movcc	r5, #12
 8005b02:	2d00      	cmp	r5, #0
 8005b04:	4607      	mov	r7, r0
 8005b06:	db01      	blt.n	8005b0c <_malloc_r+0x1c>
 8005b08:	42a9      	cmp	r1, r5
 8005b0a:	d905      	bls.n	8005b18 <_malloc_r+0x28>
 8005b0c:	230c      	movs	r3, #12
 8005b0e:	603b      	str	r3, [r7, #0]
 8005b10:	2600      	movs	r6, #0
 8005b12:	4630      	mov	r0, r6
 8005b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b18:	4e2e      	ldr	r6, [pc, #184]	; (8005bd4 <_malloc_r+0xe4>)
 8005b1a:	f000 f89d 	bl	8005c58 <__malloc_lock>
 8005b1e:	6833      	ldr	r3, [r6, #0]
 8005b20:	461c      	mov	r4, r3
 8005b22:	bb34      	cbnz	r4, 8005b72 <_malloc_r+0x82>
 8005b24:	4629      	mov	r1, r5
 8005b26:	4638      	mov	r0, r7
 8005b28:	f7ff ffc2 	bl	8005ab0 <sbrk_aligned>
 8005b2c:	1c43      	adds	r3, r0, #1
 8005b2e:	4604      	mov	r4, r0
 8005b30:	d14d      	bne.n	8005bce <_malloc_r+0xde>
 8005b32:	6834      	ldr	r4, [r6, #0]
 8005b34:	4626      	mov	r6, r4
 8005b36:	2e00      	cmp	r6, #0
 8005b38:	d140      	bne.n	8005bbc <_malloc_r+0xcc>
 8005b3a:	6823      	ldr	r3, [r4, #0]
 8005b3c:	4631      	mov	r1, r6
 8005b3e:	4638      	mov	r0, r7
 8005b40:	eb04 0803 	add.w	r8, r4, r3
 8005b44:	f000 f878 	bl	8005c38 <_sbrk_r>
 8005b48:	4580      	cmp	r8, r0
 8005b4a:	d13a      	bne.n	8005bc2 <_malloc_r+0xd2>
 8005b4c:	6821      	ldr	r1, [r4, #0]
 8005b4e:	3503      	adds	r5, #3
 8005b50:	1a6d      	subs	r5, r5, r1
 8005b52:	f025 0503 	bic.w	r5, r5, #3
 8005b56:	3508      	adds	r5, #8
 8005b58:	2d0c      	cmp	r5, #12
 8005b5a:	bf38      	it	cc
 8005b5c:	250c      	movcc	r5, #12
 8005b5e:	4629      	mov	r1, r5
 8005b60:	4638      	mov	r0, r7
 8005b62:	f7ff ffa5 	bl	8005ab0 <sbrk_aligned>
 8005b66:	3001      	adds	r0, #1
 8005b68:	d02b      	beq.n	8005bc2 <_malloc_r+0xd2>
 8005b6a:	6823      	ldr	r3, [r4, #0]
 8005b6c:	442b      	add	r3, r5
 8005b6e:	6023      	str	r3, [r4, #0]
 8005b70:	e00e      	b.n	8005b90 <_malloc_r+0xa0>
 8005b72:	6822      	ldr	r2, [r4, #0]
 8005b74:	1b52      	subs	r2, r2, r5
 8005b76:	d41e      	bmi.n	8005bb6 <_malloc_r+0xc6>
 8005b78:	2a0b      	cmp	r2, #11
 8005b7a:	d916      	bls.n	8005baa <_malloc_r+0xba>
 8005b7c:	1961      	adds	r1, r4, r5
 8005b7e:	42a3      	cmp	r3, r4
 8005b80:	6025      	str	r5, [r4, #0]
 8005b82:	bf18      	it	ne
 8005b84:	6059      	strne	r1, [r3, #4]
 8005b86:	6863      	ldr	r3, [r4, #4]
 8005b88:	bf08      	it	eq
 8005b8a:	6031      	streq	r1, [r6, #0]
 8005b8c:	5162      	str	r2, [r4, r5]
 8005b8e:	604b      	str	r3, [r1, #4]
 8005b90:	4638      	mov	r0, r7
 8005b92:	f104 060b 	add.w	r6, r4, #11
 8005b96:	f000 f865 	bl	8005c64 <__malloc_unlock>
 8005b9a:	f026 0607 	bic.w	r6, r6, #7
 8005b9e:	1d23      	adds	r3, r4, #4
 8005ba0:	1af2      	subs	r2, r6, r3
 8005ba2:	d0b6      	beq.n	8005b12 <_malloc_r+0x22>
 8005ba4:	1b9b      	subs	r3, r3, r6
 8005ba6:	50a3      	str	r3, [r4, r2]
 8005ba8:	e7b3      	b.n	8005b12 <_malloc_r+0x22>
 8005baa:	6862      	ldr	r2, [r4, #4]
 8005bac:	42a3      	cmp	r3, r4
 8005bae:	bf0c      	ite	eq
 8005bb0:	6032      	streq	r2, [r6, #0]
 8005bb2:	605a      	strne	r2, [r3, #4]
 8005bb4:	e7ec      	b.n	8005b90 <_malloc_r+0xa0>
 8005bb6:	4623      	mov	r3, r4
 8005bb8:	6864      	ldr	r4, [r4, #4]
 8005bba:	e7b2      	b.n	8005b22 <_malloc_r+0x32>
 8005bbc:	4634      	mov	r4, r6
 8005bbe:	6876      	ldr	r6, [r6, #4]
 8005bc0:	e7b9      	b.n	8005b36 <_malloc_r+0x46>
 8005bc2:	230c      	movs	r3, #12
 8005bc4:	603b      	str	r3, [r7, #0]
 8005bc6:	4638      	mov	r0, r7
 8005bc8:	f000 f84c 	bl	8005c64 <__malloc_unlock>
 8005bcc:	e7a1      	b.n	8005b12 <_malloc_r+0x22>
 8005bce:	6025      	str	r5, [r4, #0]
 8005bd0:	e7de      	b.n	8005b90 <_malloc_r+0xa0>
 8005bd2:	bf00      	nop
 8005bd4:	2000027c 	.word	0x2000027c

08005bd8 <_realloc_r>:
 8005bd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bdc:	4680      	mov	r8, r0
 8005bde:	4614      	mov	r4, r2
 8005be0:	460e      	mov	r6, r1
 8005be2:	b921      	cbnz	r1, 8005bee <_realloc_r+0x16>
 8005be4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005be8:	4611      	mov	r1, r2
 8005bea:	f7ff bf81 	b.w	8005af0 <_malloc_r>
 8005bee:	b92a      	cbnz	r2, 8005bfc <_realloc_r+0x24>
 8005bf0:	f7ff ff12 	bl	8005a18 <_free_r>
 8005bf4:	4625      	mov	r5, r4
 8005bf6:	4628      	mov	r0, r5
 8005bf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bfc:	f000 f838 	bl	8005c70 <_malloc_usable_size_r>
 8005c00:	4284      	cmp	r4, r0
 8005c02:	4607      	mov	r7, r0
 8005c04:	d802      	bhi.n	8005c0c <_realloc_r+0x34>
 8005c06:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005c0a:	d812      	bhi.n	8005c32 <_realloc_r+0x5a>
 8005c0c:	4621      	mov	r1, r4
 8005c0e:	4640      	mov	r0, r8
 8005c10:	f7ff ff6e 	bl	8005af0 <_malloc_r>
 8005c14:	4605      	mov	r5, r0
 8005c16:	2800      	cmp	r0, #0
 8005c18:	d0ed      	beq.n	8005bf6 <_realloc_r+0x1e>
 8005c1a:	42bc      	cmp	r4, r7
 8005c1c:	4622      	mov	r2, r4
 8005c1e:	4631      	mov	r1, r6
 8005c20:	bf28      	it	cs
 8005c22:	463a      	movcs	r2, r7
 8005c24:	f7ff fed0 	bl	80059c8 <memcpy>
 8005c28:	4631      	mov	r1, r6
 8005c2a:	4640      	mov	r0, r8
 8005c2c:	f7ff fef4 	bl	8005a18 <_free_r>
 8005c30:	e7e1      	b.n	8005bf6 <_realloc_r+0x1e>
 8005c32:	4635      	mov	r5, r6
 8005c34:	e7df      	b.n	8005bf6 <_realloc_r+0x1e>
	...

08005c38 <_sbrk_r>:
 8005c38:	b538      	push	{r3, r4, r5, lr}
 8005c3a:	4d06      	ldr	r5, [pc, #24]	; (8005c54 <_sbrk_r+0x1c>)
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	4604      	mov	r4, r0
 8005c40:	4608      	mov	r0, r1
 8005c42:	602b      	str	r3, [r5, #0]
 8005c44:	f7fd f954 	bl	8002ef0 <_sbrk>
 8005c48:	1c43      	adds	r3, r0, #1
 8005c4a:	d102      	bne.n	8005c52 <_sbrk_r+0x1a>
 8005c4c:	682b      	ldr	r3, [r5, #0]
 8005c4e:	b103      	cbz	r3, 8005c52 <_sbrk_r+0x1a>
 8005c50:	6023      	str	r3, [r4, #0]
 8005c52:	bd38      	pop	{r3, r4, r5, pc}
 8005c54:	20000284 	.word	0x20000284

08005c58 <__malloc_lock>:
 8005c58:	4801      	ldr	r0, [pc, #4]	; (8005c60 <__malloc_lock+0x8>)
 8005c5a:	f000 b811 	b.w	8005c80 <__retarget_lock_acquire_recursive>
 8005c5e:	bf00      	nop
 8005c60:	20000288 	.word	0x20000288

08005c64 <__malloc_unlock>:
 8005c64:	4801      	ldr	r0, [pc, #4]	; (8005c6c <__malloc_unlock+0x8>)
 8005c66:	f000 b80c 	b.w	8005c82 <__retarget_lock_release_recursive>
 8005c6a:	bf00      	nop
 8005c6c:	20000288 	.word	0x20000288

08005c70 <_malloc_usable_size_r>:
 8005c70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c74:	1f18      	subs	r0, r3, #4
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	bfbc      	itt	lt
 8005c7a:	580b      	ldrlt	r3, [r1, r0]
 8005c7c:	18c0      	addlt	r0, r0, r3
 8005c7e:	4770      	bx	lr

08005c80 <__retarget_lock_acquire_recursive>:
 8005c80:	4770      	bx	lr

08005c82 <__retarget_lock_release_recursive>:
 8005c82:	4770      	bx	lr

08005c84 <_init>:
 8005c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c86:	bf00      	nop
 8005c88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c8a:	bc08      	pop	{r3}
 8005c8c:	469e      	mov	lr, r3
 8005c8e:	4770      	bx	lr

08005c90 <_fini>:
 8005c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c92:	bf00      	nop
 8005c94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c96:	bc08      	pop	{r3}
 8005c98:	469e      	mov	lr, r3
 8005c9a:	4770      	bx	lr
