
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.1 Build EDK_P.15xf
# Wed Jan 24 17:29:00 2024
# Target Board:  Digilent Nexys 3 Board Rev B
# Family:    spartan6
# Device:    xc6slx16
# Package:   csg324
# Speed Grade:  -3
# Processor number: 1
# Processor 1: microblaze_0
# System clock frequency: 75.0
# Debug Interface: On-Chip HW Debug Module
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_Ethernet_Lite_PHY_tx_clk_pin = fpga_0_Ethernet_Lite_PHY_tx_clk_pin, DIR = I
 PORT fpga_0_Ethernet_Lite_PHY_rx_clk_pin = fpga_0_Ethernet_Lite_PHY_rx_clk_pin, DIR = I
 PORT fpga_0_Ethernet_Lite_PHY_crs_pin = fpga_0_Ethernet_Lite_PHY_crs_pin, DIR = I
 PORT fpga_0_Ethernet_Lite_PHY_dv_pin = fpga_0_Ethernet_Lite_PHY_dv_pin, DIR = I
 PORT fpga_0_Ethernet_Lite_PHY_rx_data_pin = fpga_0_Ethernet_Lite_PHY_rx_data_pin, DIR = I, VEC = [3:0]
 PORT fpga_0_Ethernet_Lite_PHY_col_pin = fpga_0_Ethernet_Lite_PHY_col_pin, DIR = I
 PORT fpga_0_Ethernet_Lite_PHY_rx_er_pin = fpga_0_Ethernet_Lite_PHY_rx_er_pin, DIR = I
 PORT fpga_0_Ethernet_Lite_PHY_rst_n_pin = fpga_0_Ethernet_Lite_PHY_rst_n_pin, DIR = O
 PORT fpga_0_Ethernet_Lite_PHY_tx_en_pin = fpga_0_Ethernet_Lite_PHY_tx_en_pin, DIR = O
 PORT fpga_0_Ethernet_Lite_PHY_tx_data_pin = fpga_0_Ethernet_Lite_PHY_tx_data_pin, DIR = O, VEC = [3:0]
 PORT fpga_0_Ethernet_Lite_PHY_MDC_pin = fpga_0_Ethernet_Lite_PHY_MDC_pin, DIR = O
 PORT fpga_0_Ethernet_Lite_PHY_MDIO_pin = fpga_0_Ethernet_Lite_PHY_MDIO_pin, DIR = IO
 PORT fpga_0_Ethernet_Lite_TX_ER_pin = net_gnd, DIR = O
 PORT fpga_0_mem_bus_mux_0_MEM_ADDR_pin = fpga_0_mem_bus_mux_0_MEM_ADDR_pin, DIR = O, VEC = [0:22]
 PORT fpga_0_mem_bus_mux_0_DQ_pin = fpga_0_mem_bus_mux_0_DQ_pin, DIR = IO, VEC = [0:15]
 PORT fpga_0_mem_bus_mux_0_MEM_OEN_pin = fpga_0_mem_bus_mux_0_MEM_OEN_pin, DIR = O
 PORT fpga_0_mem_bus_mux_0_MEM_WEN_pin = fpga_0_mem_bus_mux_0_MEM_WEN_pin, DIR = O
 PORT fpga_0_mem_bus_mux_0_RAM_CEN_O_pin = fpga_0_mem_bus_mux_0_RAM_CEN_O_pin, DIR = O
 PORT fpga_0_mem_bus_mux_0_RAM_BEN_O_pin = fpga_0_mem_bus_mux_0_RAM_BEN_O_pin, DIR = O, VEC = [0:1]
 PORT fpga_0_mem_bus_mux_0_FLASH_ADDR_pin = fpga_0_mem_bus_mux_0_FLASH_ADDR_pin, DIR = O, VEC = [5:7]
 PORT fpga_0_mem_bus_mux_0_FLASH_CEN_O_pin = fpga_0_mem_bus_mux_0_FLASH_CEN_O_pin, DIR = O
 PORT fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin = fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin, DIR = O
 PORT fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin = fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin, DIR = O
 PORT fpga_0_mem_bus_mux_0_QUAD_SPI_S_O_pin = fpga_0_mem_bus_mux_0_QUAD_SPI_S_O_pin, DIR = O
 PORT fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin = fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin, DIR = IO
 PORT fpga_0_clk_1_sys_clk_pin = CLK_S, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT fpga_0_rst_1_sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 1


BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER HW_VER = 8.30.a
 BUS_INTERFACE DLMB = dlmb
 BUS_INTERFACE ILMB = ilmb
 BUS_INTERFACE DPLB = mb_plb
 BUS_INTERFACE IPLB = mb_plb
 BUS_INTERFACE DEBUG = microblaze_0_mdm_bus
 PORT MB_RESET = mb_reset
 PORT INTERRUPT = microblaze_0_Interrupt
END

BEGIN plb_v46
 PARAMETER INSTANCE = mb_plb
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = clk_75_0000MHz
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ilmb
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clk_75_0000MHz
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = dlmb
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clk_75_0000MHz
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = dlmb_cntlr
 PARAMETER HW_VER = 3.00.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00001fff
 BUS_INTERFACE SLMB = dlmb
 BUS_INTERFACE BRAM_PORT = dlmb_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ilmb_cntlr
 PARAMETER HW_VER = 3.00.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00001fff
 BUS_INTERFACE SLMB = ilmb
 BUS_INTERFACE BRAM_PORT = ilmb_port
END

BEGIN bram_block
 PARAMETER INSTANCE = lmb_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = ilmb_port
 BUS_INTERFACE PORTB = dlmb_port
END

BEGIN xps_ethernetlite
 PARAMETER INSTANCE = Ethernet_Lite
 PARAMETER HW_VER = 4.00.a
 PARAMETER C_BASEADDR = 0x81000000
 PARAMETER C_HIGHADDR = 0x8100ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT PHY_tx_clk = fpga_0_Ethernet_Lite_PHY_tx_clk_pin
 PORT PHY_rx_clk = fpga_0_Ethernet_Lite_PHY_rx_clk_pin
 PORT PHY_crs = fpga_0_Ethernet_Lite_PHY_crs_pin
 PORT PHY_dv = fpga_0_Ethernet_Lite_PHY_dv_pin
 PORT PHY_rx_data = fpga_0_Ethernet_Lite_PHY_rx_data_pin
 PORT PHY_col = fpga_0_Ethernet_Lite_PHY_col_pin
 PORT PHY_rx_er = fpga_0_Ethernet_Lite_PHY_rx_er_pin
 PORT PHY_rst_n = fpga_0_Ethernet_Lite_PHY_rst_n_pin
 PORT PHY_tx_en = fpga_0_Ethernet_Lite_PHY_tx_en_pin
 PORT PHY_tx_data = fpga_0_Ethernet_Lite_PHY_tx_data_pin
 PORT PHY_MDC = fpga_0_Ethernet_Lite_PHY_MDC_pin
 PORT IP2INTC_Irpt = Ethernet_Lite_IP2INTC_Irpt
 PORT PHY_MDIO = fpga_0_Ethernet_Lite_PHY_MDIO_pin
END

BEGIN mem_bus_mux
 PARAMETER INSTANCE = mem_bus_mux_0
 PARAMETER HW_VER = 1.00.a
 PORT MEM_ADDR = fpga_0_mem_bus_mux_0_MEM_ADDR_pin
 PORT DQ = fpga_0_mem_bus_mux_0_DQ_pin
 PORT MEM_OEN = fpga_0_mem_bus_mux_0_MEM_OEN_pin
 PORT MEM_WEN = fpga_0_mem_bus_mux_0_MEM_WEN_pin
 PORT RAM_CEN_O = fpga_0_mem_bus_mux_0_RAM_CEN_O_pin
 PORT RAM_BEN_O = fpga_0_mem_bus_mux_0_RAM_BEN_O_pin
 PORT FLASH_ADDR = fpga_0_mem_bus_mux_0_FLASH_ADDR_pin
 PORT FLASH_CEN_O = fpga_0_mem_bus_mux_0_FLASH_CEN_O_pin
 PORT FLASH_RPN_O = fpga_0_mem_bus_mux_0_FLASH_RPN_O_pin
 PORT QUAD_SPI_C_O = fpga_0_mem_bus_mux_0_QUAD_SPI_C_O_pin
 PORT QUAD_SPI_S_O = fpga_0_mem_bus_mux_0_QUAD_SPI_S_O_pin
 PORT MOSI_QUAD_SPI = fpga_0_mem_bus_mux_0_MOSI_QUAD_SPI_pin
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 75000000
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT0_GROUP = NONE
 PARAMETER C_CLKOUT0_BUF = TRUE
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER HW_VER = 4.03.a
 PORT CLKIN = CLK_S
 PORT CLKOUT0 = clk_75_0000MHz
 PORT RST = sys_rst_s
 PORT LOCKED = Dcm_all_locked
END

BEGIN mdm
 PARAMETER INSTANCE = mdm_0
 PARAMETER C_MB_DBG_PORTS = 1
 PARAMETER C_USE_UART = 1
 PARAMETER HW_VER = 2.00.b
 PARAMETER C_BASEADDR = 0x84400000
 PARAMETER C_HIGHADDR = 0x8440ffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_mdm_bus
 PORT Debug_SYS_Rst = Debug_SYS_Rst
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER HW_VER = 3.00.a
 PORT Slowest_sync_clk = clk_75_0000MHz
 PORT Ext_Reset_In = sys_rst_s
 PORT MB_Debug_Sys_Rst = Debug_SYS_Rst
 PORT Dcm_locked = Dcm_all_locked
 PORT MB_Reset = mb_reset
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Peripheral_Reset = sys_periph_reset
END

BEGIN xps_intc
 PARAMETER INSTANCE = xps_intc_0
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_BASEADDR = 0x81800000
 PARAMETER C_HIGHADDR = 0x8180ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT Intr = Ethernet_Lite_IP2INTC_Irpt
 PORT Irq = microblaze_0_Interrupt
END

