module eightonemuxusingtwoonemux(y, i, s);
output y;
input [7:0] i;
input [2:0] s;  // mux2x1(y, s, a, b);
reg y;
wire w1,w2,w3,w4,w5,w6;
mux2x1 u1(w1, s[0], i[0], i[1]);
mux2x1 u2(w2, s[0], i[2], i[3]);
mux2x1 u3(w3, s[0], i[4], i[5]);
mux2x1 u4(w4, s[0], i[6], i[7]);
mux2x1 u5(w5, s[1], w1, w2);
mux2x1 u6(w6, s[1], w3, w4);
mux2x1 u7(   y, s[2], w5, w6);
endmodule
