{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636582226389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636582226389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 10 19:10:26 2021 " "Processing started: Wed Nov 10 19:10:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636582226389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636582226389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off maquina_vendas -c maquina_vendas " "Command: quartus_map --read_settings_files=on --write_settings_files=off maquina_vendas -c maquina_vendas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636582226390 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636582226941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636582226941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_vendas.sv 1 1 " "Found 1 design units, including 1 entities, in source file maquina_vendas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maquina_vendas " "Found entity 1: maquina_vendas" {  } { { "maquina_vendas.sv" "" { Text "D:/Projetos/maquina_vendas/maquina_vendas.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636582235486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636582235486 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "maquina_vendas " "Elaborating entity \"maquina_vendas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636582235526 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "e_anterior maquina_vendas.sv(6) " "Verilog HDL or VHDL warning at maquina_vendas.sv(6): object \"e_anterior\" assigned a value but never read" {  } { { "maquina_vendas.sv" "" { Text "D:/Projetos/maquina_vendas/maquina_vendas.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636582235527 "|maquina_vendas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maquina_vendas.sv(29) " "Verilog HDL assignment warning at maquina_vendas.sv(29): truncated value with size 32 to match size of target (3)" {  } { { "maquina_vendas.sv" "" { Text "D:/Projetos/maquina_vendas/maquina_vendas.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636582235527 "|maquina_vendas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maquina_vendas.sv(32) " "Verilog HDL assignment warning at maquina_vendas.sv(32): truncated value with size 32 to match size of target (3)" {  } { { "maquina_vendas.sv" "" { Text "D:/Projetos/maquina_vendas/maquina_vendas.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636582235527 "|maquina_vendas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maquina_vendas.sv(36) " "Verilog HDL assignment warning at maquina_vendas.sv(36): truncated value with size 32 to match size of target (3)" {  } { { "maquina_vendas.sv" "" { Text "D:/Projetos/maquina_vendas/maquina_vendas.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636582235528 "|maquina_vendas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maquina_vendas.sv(44) " "Verilog HDL assignment warning at maquina_vendas.sv(44): truncated value with size 32 to match size of target (3)" {  } { { "maquina_vendas.sv" "" { Text "D:/Projetos/maquina_vendas/maquina_vendas.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636582235528 "|maquina_vendas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maquina_vendas.sv(47) " "Verilog HDL assignment warning at maquina_vendas.sv(47): truncated value with size 32 to match size of target (3)" {  } { { "maquina_vendas.sv" "" { Text "D:/Projetos/maquina_vendas/maquina_vendas.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636582235528 "|maquina_vendas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maquina_vendas.sv(51) " "Verilog HDL assignment warning at maquina_vendas.sv(51): truncated value with size 32 to match size of target (3)" {  } { { "maquina_vendas.sv" "" { Text "D:/Projetos/maquina_vendas/maquina_vendas.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636582235528 "|maquina_vendas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maquina_vendas.sv(59) " "Verilog HDL assignment warning at maquina_vendas.sv(59): truncated value with size 32 to match size of target (3)" {  } { { "maquina_vendas.sv" "" { Text "D:/Projetos/maquina_vendas/maquina_vendas.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636582235528 "|maquina_vendas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maquina_vendas.sv(62) " "Verilog HDL assignment warning at maquina_vendas.sv(62): truncated value with size 32 to match size of target (3)" {  } { { "maquina_vendas.sv" "" { Text "D:/Projetos/maquina_vendas/maquina_vendas.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636582235528 "|maquina_vendas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maquina_vendas.sv(66) " "Verilog HDL assignment warning at maquina_vendas.sv(66): truncated value with size 32 to match size of target (3)" {  } { { "maquina_vendas.sv" "" { Text "D:/Projetos/maquina_vendas/maquina_vendas.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636582235528 "|maquina_vendas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maquina_vendas.sv(74) " "Verilog HDL assignment warning at maquina_vendas.sv(74): truncated value with size 32 to match size of target (3)" {  } { { "maquina_vendas.sv" "" { Text "D:/Projetos/maquina_vendas/maquina_vendas.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636582235529 "|maquina_vendas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maquina_vendas.sv(77) " "Verilog HDL assignment warning at maquina_vendas.sv(77): truncated value with size 32 to match size of target (3)" {  } { { "maquina_vendas.sv" "" { Text "D:/Projetos/maquina_vendas/maquina_vendas.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636582235529 "|maquina_vendas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maquina_vendas.sv(81) " "Verilog HDL assignment warning at maquina_vendas.sv(81): truncated value with size 32 to match size of target (3)" {  } { { "maquina_vendas.sv" "" { Text "D:/Projetos/maquina_vendas/maquina_vendas.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636582235529 "|maquina_vendas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maquina_vendas.sv(89) " "Verilog HDL assignment warning at maquina_vendas.sv(89): truncated value with size 32 to match size of target (3)" {  } { { "maquina_vendas.sv" "" { Text "D:/Projetos/maquina_vendas/maquina_vendas.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636582235529 "|maquina_vendas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maquina_vendas.sv(92) " "Verilog HDL assignment warning at maquina_vendas.sv(92): truncated value with size 32 to match size of target (3)" {  } { { "maquina_vendas.sv" "" { Text "D:/Projetos/maquina_vendas/maquina_vendas.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636582235529 "|maquina_vendas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maquina_vendas.sv(96) " "Verilog HDL assignment warning at maquina_vendas.sv(96): truncated value with size 32 to match size of target (3)" {  } { { "maquina_vendas.sv" "" { Text "D:/Projetos/maquina_vendas/maquina_vendas.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636582235529 "|maquina_vendas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maquina_vendas.sv(104) " "Verilog HDL assignment warning at maquina_vendas.sv(104): truncated value with size 32 to match size of target (3)" {  } { { "maquina_vendas.sv" "" { Text "D:/Projetos/maquina_vendas/maquina_vendas.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636582235529 "|maquina_vendas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maquina_vendas.sv(107) " "Verilog HDL assignment warning at maquina_vendas.sv(107): truncated value with size 32 to match size of target (3)" {  } { { "maquina_vendas.sv" "" { Text "D:/Projetos/maquina_vendas/maquina_vendas.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636582235530 "|maquina_vendas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maquina_vendas.sv(111) " "Verilog HDL assignment warning at maquina_vendas.sv(111): truncated value with size 32 to match size of target (3)" {  } { { "maquina_vendas.sv" "" { Text "D:/Projetos/maquina_vendas/maquina_vendas.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636582235530 "|maquina_vendas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 maquina_vendas.sv(117) " "Verilog HDL assignment warning at maquina_vendas.sv(117): truncated value with size 32 to match size of target (3)" {  } { { "maquina_vendas.sv" "" { Text "D:/Projetos/maquina_vendas/maquina_vendas.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636582235530 "|maquina_vendas"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636582236140 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636582236359 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636582236498 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636582236498 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636582236534 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636582236534 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636582236534 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636582236534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636582236549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 10 19:10:36 2021 " "Processing ended: Wed Nov 10 19:10:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636582236549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636582236549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636582236549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636582236549 ""}
