
---------- Begin Simulation Statistics ----------
final_tick                                79656832500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 437101                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689920                       # Number of bytes of host memory used
host_op_rate                                   437118                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   228.78                       # Real time elapsed on the host
host_tick_rate                              348180807                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003984                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.079657                       # Number of seconds simulated
sim_ticks                                 79656832500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.520497                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  600440                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               603333                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               888                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            603669                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                138                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             286                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              148                       # Number of indirect misses.
system.cpu.branchPred.lookups                  605697                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     623                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          118                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003984                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.593137                       # CPI: cycles per instruction
system.cpu.discardedOps                          2472                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           37134071                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          49097432                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13172994                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        56943409                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.627693                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        159313665                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37733192     37.73%     37.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                     33      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::MemRead               49096462     49.09%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13174272     13.17%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003984                       # Class of committed instruction
system.cpu.tickCycles                       102370256                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       183179                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370519                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           90                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       187429                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           64                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       375048                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             65                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  79656832500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                237                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       183015                       # Transaction distribution
system.membus.trans_dist::CleanEvict              164                       # Transaction distribution
system.membus.trans_dist::ReadExReq            187103                       # Transaction distribution
system.membus.trans_dist::ReadExResp           187103                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           237                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       557859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 557859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    189621760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               189621760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            187340                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  187340    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              187340                       # Request fanout histogram
system.membus.respLayer1.occupancy         6270881750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6320610000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.9                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  79656832500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               516                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       370001                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          364                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             307                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           187104                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          187104                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           428                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           88                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       561448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                562668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       405504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    191579136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              191984640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          183244                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93703680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           370864                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000423                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020701                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 370708     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    155      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             370864                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1686324000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1591138487                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3638000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  79656832500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  230                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   37                       # number of demand (read+write) hits
system.l2.demand_hits::total                      267                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 230                       # number of overall hits
system.l2.overall_hits::.cpu.data                  37                       # number of overall hits
system.l2.overall_hits::total                     267                       # number of overall hits
system.l2.demand_misses::.cpu.inst                198                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             187155                       # number of demand (read+write) misses
system.l2.demand_misses::total                 187353                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               198                       # number of overall misses
system.l2.overall_misses::.cpu.data            187155                       # number of overall misses
system.l2.overall_misses::total                187353                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     23468000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  23866086000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23889554000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     23468000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  23866086000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23889554000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              428                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           187192                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               187620                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             428                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          187192                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              187620                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.462617                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999802                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998577                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.462617                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999802                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998577                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 118525.252525                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 127520.429590                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 127510.923230                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 118525.252525                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 127520.429590                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 127510.923230                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              183015                       # number of writebacks
system.l2.writebacks::total                    183015                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  13                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 13                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        187142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            187340                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       187142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           187340                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     21488000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  21993063000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  22014551000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     21488000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  21993063000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  22014551000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.462617                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999733                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998508                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.462617                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999733                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998508                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 108525.252525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 117520.722232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 117511.214903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 108525.252525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 117520.722232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 117511.214903                       # average overall mshr miss latency
system.l2.replacements                         183244                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       186986                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           186986                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       186986                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       186986                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          294                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              294                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          294                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          294                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          187103                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              187103                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  23859199000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23859199000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        187104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            187104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 127519.061693                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 127519.061693                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       187103                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         187103                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  21988169000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21988169000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 117519.061693                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 117519.061693                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            230                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                230                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          198                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              198                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     23468000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     23468000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          428                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            428                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.462617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.462617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 118525.252525                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 118525.252525                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          198                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          198                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     21488000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     21488000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.462617                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.462617                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 108525.252525                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 108525.252525                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            36                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                36                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           52                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              52                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      6887000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      6887000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           88                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            88                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.590909                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.590909                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 132442.307692                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 132442.307692                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           13                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           13                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           39                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           39                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      4894000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      4894000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.443182                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.443182                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 125487.179487                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 125487.179487                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  79656832500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4055.080885                       # Cycle average of tags in use
system.l2.tags.total_refs                      374945                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    187340                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.001415                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    112000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         3.966784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4051.114101                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990010                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          211                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1747                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3187004                       # Number of tag accesses
system.l2.tags.data_accesses                  3187004                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  79656832500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         101376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95816704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95918080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       101376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        101376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     93703680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        93703680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          187142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              187340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       183015                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             183015                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1272659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1202868618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1204141277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1272659                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1272659                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1176342029                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1176342029                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1176342029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1272659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1202868618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2380483306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1464120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1497136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000426308250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        61481                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        61481                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1883800                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1406886                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      187340                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     183015                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1498720                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1464120                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            93632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             91553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             91472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             91424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             91392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             91528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            91520                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.51                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  53759746000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7493600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             81860746000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35870.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54620.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1373442                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1339703                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1498720                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1464120                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  187317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  187317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  187318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  187318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  187318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  187318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  187318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  187318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  60050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  60050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  60053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  60053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  61476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  61476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  61482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  61482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  61482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  61482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  61482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  61482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  61482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  61482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  61482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  61482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  61481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  61481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  61478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  61478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  60055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  60055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  60049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  60049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       249663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    759.499069                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   683.223767                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   281.626824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7147      2.86%      2.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1439      0.58%      3.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1425      0.57%      4.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5745      2.30%      6.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       104620     41.90%     48.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           15      0.01%     48.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.00%     48.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8581      3.44%     51.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       120688     48.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       249663                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        61481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.376702                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.781252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    130.508403                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        61479    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         61481                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        61481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      23.813682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     23.797008                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.843695                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                9      0.01%      0.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2846      4.63%      4.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                9      0.01%      4.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24            58616     95.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         61481                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95918080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                93701696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95918080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93703680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1204.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1176.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1204.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1176.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   79656791000                       # Total gap between requests
system.mem_ctrls.avgGap                     215082.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       101376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95816704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     93701696                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1272659.190911212936                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1202868617.704576730728                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1176317122.577024459839                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1584                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1497136                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1464120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     78934000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  81781812000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1959158175250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     49832.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54625.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1338113.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            891321900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            473745030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5349402240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3821875200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6287767200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19238439360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14387432640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        50449983570                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        633.341573                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  36659032750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2659800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40337999750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            891279060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            473726055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5351458560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3820669380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6287767200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19234943550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14390376480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        50450220285                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.344544                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  36664084000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2659800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40332948500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     79656832500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  79656832500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2401895                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2401895                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2401895                       # number of overall hits
system.cpu.icache.overall_hits::total         2401895                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          428                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            428                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          428                       # number of overall misses
system.cpu.icache.overall_misses::total           428                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     27909000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27909000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     27909000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27909000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2402323                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2402323                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2402323                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2402323                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000178                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000178                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000178                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000178                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65207.943925                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65207.943925                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65207.943925                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65207.943925                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          364                       # number of writebacks
system.cpu.icache.writebacks::total               364                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          428                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          428                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          428                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          428                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     27481000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27481000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     27481000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27481000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000178                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000178                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000178                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000178                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64207.943925                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64207.943925                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64207.943925                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64207.943925                       # average overall mshr miss latency
system.cpu.icache.replacements                    364                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2401895                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2401895                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          428                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           428                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     27909000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27909000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2402323                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2402323                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000178                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000178                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65207.943925                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65207.943925                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          428                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          428                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     27481000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27481000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64207.943925                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64207.943925                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  79656832500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.993338                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2402323                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               428                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5612.904206                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            122500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.993338                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999896                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999896                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4805074                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4805074                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  79656832500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  79656832500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  79656832500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     60699254                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         60699254                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     60699285                       # number of overall hits
system.cpu.dcache.overall_hits::total        60699285                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       374305                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         374305                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       374313                       # number of overall misses
system.cpu.dcache.overall_misses::total        374313                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  48923789500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  48923789500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  48923789500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  48923789500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     61073559                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     61073559                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     61073598                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     61073598                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006129                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006129                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006129                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006129                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 130705.679860                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 130705.679860                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 130702.886354                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 130702.886354                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       186986                       # number of writebacks
system.cpu.dcache.writebacks::total            186986                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       187116                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       187116                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       187116                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       187116                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       187189                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       187189                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       187192                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       187192                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24147041000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24147041000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24147676500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24147676500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003065                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003065                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003065                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003065                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 128998.183654                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 128998.183654                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 128999.511197                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 128999.511197                       # average overall mshr miss latency
system.cpu.dcache.replacements                 187064                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     47899314                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        47899314                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          105                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           105                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      9139000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9139000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     47899419                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     47899419                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 87038.095238                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 87038.095238                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           85                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           85                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7170500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7170500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 84358.823529                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84358.823529                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12799940                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12799940                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       374200                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       374200                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  48914650500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  48914650500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13174140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13174140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028404                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028404                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 130717.932924                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 130717.932924                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       187096                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       187096                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       187104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       187104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  24139870500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24139870500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014202                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014202                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 129018.462994                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 129018.462994                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           39                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           39                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.205128                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.205128                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       635500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       635500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 211833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 211833.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  79656832500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.946004                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            60886505                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            187192                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            325.262324                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            270500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.946004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999578                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999578                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         122334444                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        122334444                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  79656832500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  79656832500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
