

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Tue Jul 30 12:54:14 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  25.00 ns|  14.540 ns|     3.12 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                  |                                                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                     Instance                                     |                              Module                             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ret1_dense_latency_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_config3_s_fu_182  |dense_latency_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_config3_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |call_ret_relu_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_relu_config5_s_fu_188       |relu_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_relu_config5_s      |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |call_ret2_normalize_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_config6_s_fu_224      |normalize_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_config6_s      |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |call_ret3_dense_latency_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_config7_s_fu_260  |dense_latency_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_config7_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|    598|        0|    58636|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|      782|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|    598|      782|    58674|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     19|       ~0|       13|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      4|       ~0|        3|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-----+---+-------+-----+
    |                                     Instance                                     |                              Module                             | BRAM_18K| DSP | FF|  LUT  | URAM|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-----+---+-------+-----+
    |call_ret1_dense_latency_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_config3_s_fu_182  |dense_latency_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_config3_s  |        0|  390|  0|  41012|    0|
    |call_ret3_dense_latency_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_config7_s_fu_260  |dense_latency_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_config7_s  |        0|  177|  0|  15439|    0|
    |call_ret2_normalize_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_config6_s_fu_224      |normalize_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_config6_s      |        0|   31|  0|   1033|    0|
    |call_ret_relu_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_relu_config5_s_fu_188       |relu_ap_fixed_15_2_5_3_0_ap_fixed_15_2_5_3_0_relu_config5_s      |        0|    0|  0|   1152|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-----+---+-------+-----+
    |Total                                                                             |                                                                 |        0|  598|  0|  58636|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-----+---+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |y_profile_input_ap_vld_in_sig  |   9|          2|    1|          2|
    |y_profile_input_ap_vld_preg    |   9|          2|    1|          2|
    |y_profile_input_blk_n          |   9|          2|    1|          2|
    |y_profile_input_in_sig         |   9|          2|  780|       1560|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  36|          8|  783|       1566|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                    |    1|   0|    1|          0|
    |y_profile_input_ap_vld_preg  |    1|   0|    1|          0|
    |y_profile_input_preg         |  780|   0|  780|          0|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        |  782|   0|  782|          0|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|        myproject|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|        myproject|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|        myproject|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|        myproject|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|        myproject|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|        myproject|  return value|
|y_profile_input         |   in|  780|      ap_vld|  y_profile_input|       pointer|
|y_profile_input_ap_vld  |   in|    1|      ap_vld|  y_profile_input|       pointer|
|layer7_out_0            |  out|   15|      ap_vld|     layer7_out_0|       pointer|
|layer7_out_0_ap_vld     |  out|    1|      ap_vld|     layer7_out_0|       pointer|
|layer7_out_1            |  out|   15|      ap_vld|     layer7_out_1|       pointer|
|layer7_out_1_ap_vld     |  out|    1|      ap_vld|     layer7_out_1|       pointer|
|layer7_out_2            |  out|   15|      ap_vld|     layer7_out_2|       pointer|
|layer7_out_2_ap_vld     |  out|    1|      ap_vld|     layer7_out_2|       pointer|
|layer7_out_3            |  out|   15|      ap_vld|     layer7_out_3|       pointer|
|layer7_out_3_ap_vld     |  out|    1|      ap_vld|     layer7_out_3|       pointer|
|layer7_out_4            |  out|   15|      ap_vld|     layer7_out_4|       pointer|
|layer7_out_4_ap_vld     |  out|    1|      ap_vld|     layer7_out_4|       pointer|
|layer7_out_5            |  out|   15|      ap_vld|     layer7_out_5|       pointer|
|layer7_out_5_ap_vld     |  out|    1|      ap_vld|     layer7_out_5|       pointer|
|layer7_out_6            |  out|   15|      ap_vld|     layer7_out_6|       pointer|
|layer7_out_6_ap_vld     |  out|    1|      ap_vld|     layer7_out_6|       pointer|
|layer7_out_7            |  out|   15|      ap_vld|     layer7_out_7|       pointer|
|layer7_out_7_ap_vld     |  out|    1|      ap_vld|     layer7_out_7|       pointer|
|layer7_out_8            |  out|   15|      ap_vld|     layer7_out_8|       pointer|
|layer7_out_8_ap_vld     |  out|    1|      ap_vld|     layer7_out_8|       pointer|
|layer7_out_9            |  out|   15|      ap_vld|     layer7_out_9|       pointer|
|layer7_out_9_ap_vld     |  out|    1|      ap_vld|     layer7_out_9|       pointer|
|layer7_out_10           |  out|   15|      ap_vld|    layer7_out_10|       pointer|
|layer7_out_10_ap_vld    |  out|    1|      ap_vld|    layer7_out_10|       pointer|
|layer7_out_11           |  out|   15|      ap_vld|    layer7_out_11|       pointer|
|layer7_out_11_ap_vld    |  out|    1|      ap_vld|    layer7_out_11|       pointer|
|layer7_out_12           |  out|   15|      ap_vld|    layer7_out_12|       pointer|
|layer7_out_12_ap_vld    |  out|    1|      ap_vld|    layer7_out_12|       pointer|
|layer7_out_13           |  out|   15|      ap_vld|    layer7_out_13|       pointer|
|layer7_out_13_ap_vld    |  out|    1|      ap_vld|    layer7_out_13|       pointer|
|layer7_out_14           |  out|   15|      ap_vld|    layer7_out_14|       pointer|
|layer7_out_14_ap_vld    |  out|    1|      ap_vld|    layer7_out_14|       pointer|
|layer7_out_15           |  out|   15|      ap_vld|    layer7_out_15|       pointer|
|layer7_out_15_ap_vld    |  out|    1|      ap_vld|    layer7_out_15|       pointer|
+------------------------+-----+-----+------------+-----------------+--------------+

