$date
	Sat Feb 19 22:24:55 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module MIPS_pipelined_tb $end
$var reg 1 ! aclk $end
$var reg 1 " reset $end
$var integer 32 # i $end
$var reg 10 $ PC [9:0] $end
$var reg 32 % ALU_result_out [31:0] $end
$var reg 32 & read_data_1_out [31:0] $end
$var reg 32 ' read_data_2_out [31:0] $end
$var reg 32 ( write_data_out [31:0] $end
$var reg 32 ) Instruction_out [31:0] $end
$var reg 32 * A_input_out [31:0] $end
$var reg 32 + B_input_out [31:0] $end
$var reg 1 , Branch_out $end
$var reg 1 - Zero_out $end
$var reg 1 . MemWrite_out $end
$var reg 1 / RegWrite_out $end
$var reg 1 0 RegWrite_mem_out $end
$var reg 1 1 RegWrite_wb_out $end
$var reg 1 2 MemtoReg_out $end
$var reg 1 3 stall_out $end
$var reg 7 4 cycle_cnt [6:0] $end
$var reg 5 5 dec_rs_out [4:0] $end
$var reg 5 6 dec_rt_out [4:0] $end
$var reg 5 7 dest_out [4:0] $end
$var reg 2 8 op_FA_out [1:0] $end
$var reg 2 9 op_FB_out [1:0] $end
$var reg 5 : dest_EX_out [4:0] $end
$var reg 5 ; dest_MEM_out [4:0] $end

$scope module my_MIPS_processor $end
$var wire 1 < clock $end
$var wire 1 = reset $end
$var reg 10 > PC [9:0] $end
$var reg 32 ? ALU_result_out [31:0] $end
$var reg 32 @ read_data_1_out [31:0] $end
$var reg 32 A read_data_2_out [31:0] $end
$var reg 32 B write_data_out [31:0] $end
$var reg 32 C Instruction_out [31:0] $end
$var reg 32 D A_input_out [31:0] $end
$var reg 32 E B_input_out [31:0] $end
$var reg 1 F Branch_out $end
$var reg 1 G Zero_out $end
$var reg 1 H MemWrite_out $end
$var reg 1 I RegWrite_out $end
$var reg 1 J RegWrite_mem_out $end
$var reg 1 K RegWrite_wb_out $end
$var reg 1 L MemtoReg_out $end
$var reg 1 M stall_out $end
$var reg 5 N dec_rt_out [4:0] $end
$var reg 5 O dec_rs_out [4:0] $end
$var reg 2 P op_FA_out [1:0] $end
$var reg 2 Q op_FB_out [1:0] $end
$var reg 5 R dest_out [4:0] $end
$var reg 5 S dest_EX_out [4:0] $end
$var reg 5 T dest_MEM_out [4:0] $end
$var reg 10 U PC_plus_4 [9:0] $end
$var reg 10 V PC_plus_4_ID [9:0] $end
$var reg 6 W function_opcode [5:0] $end
$var reg 32 X read_data_1 [31:0] $end
$var reg 32 Y read_data_2 [31:0] $end
$var reg 32 Z sign_extend [31:0] $end
$var reg 8 [ Add_result [7:0] $end
$var reg 32 \ ALU_result [31:0] $end
$var reg 32 ] ALU_result_MEM [31:0] $end
$var reg 32 ^ read_data [31:0] $end
$var reg 32 _ A_input [31:0] $end
$var reg 32 ` B_input [31:0] $end
$var reg 1 a ALUSrc $end
$var reg 1 b Branch $end
$var reg 1 c branch_EX $end
$var reg 1 d RegDst $end
$var reg 1 e RegWrite $end
$var reg 1 f Zero $end
$var reg 1 g MemWrite $end
$var reg 1 h MemWrite_EX $end
$var reg 1 i MemtoReg $end
$var reg 1 j MemtoReg_EX $end
$var reg 1 k MemtoReg_MEM $end
$var reg 1 l MemRead $end
$var reg 1 m MemRead_EX $end
$var reg 2 n ALUop [1:0] $end
$var reg 32 o Instruction [31:0] $end
$var reg 1 p stall $end
$var reg 1 q R_format $end
$var reg 1 r I_format $end
$var reg 1 s Lw $end
$var reg 1 t Sw $end
$var reg 1 u Beq $end
$var reg 5 v dest_reg_R_type [4:0] $end
$var reg 5 w dest_reg_I_type [4:0] $end
$var reg 1 x sig_RegWrite_EX $end
$var reg 1 y sig_RegWrite_MEM $end
$var reg 1 z sig_RegWrite_WB $end
$var reg 5 { dest_EX [4:0] $end
$var reg 5 | dest_MEM [4:0] $end
$var reg 5 } dest_WB [4:0] $end
$var reg 32 ~ memory_write_data [31:0] $end
$var reg 32 !! write_data_WB [31:0] $end
$var reg 5 "! dec_rt [4:0] $end
$var reg 5 #! dec_rs [4:0] $end
$var reg 2 $! op_FA [1:0] $end
$var reg 2 %! op_FB [1:0] $end
$var reg 5 &! dest [4:0] $end

$scope module my_STALL_CONT $end
$var wire 1 '! ip_instruction [31] $end
$var wire 1 (! ip_instruction [30] $end
$var wire 1 )! ip_instruction [29] $end
$var wire 1 *! ip_instruction [28] $end
$var wire 1 +! ip_instruction [27] $end
$var wire 1 ,! ip_instruction [26] $end
$var wire 1 -! ip_instruction [25] $end
$var wire 1 .! ip_instruction [24] $end
$var wire 1 /! ip_instruction [23] $end
$var wire 1 0! ip_instruction [22] $end
$var wire 1 1! ip_instruction [21] $end
$var wire 1 2! ip_instruction [20] $end
$var wire 1 3! ip_instruction [19] $end
$var wire 1 4! ip_instruction [18] $end
$var wire 1 5! ip_instruction [17] $end
$var wire 1 6! ip_instruction [16] $end
$var wire 1 7! ip_instruction [15] $end
$var wire 1 8! ip_instruction [14] $end
$var wire 1 9! ip_instruction [13] $end
$var wire 1 :! ip_instruction [12] $end
$var wire 1 ;! ip_instruction [11] $end
$var wire 1 <! ip_instruction [10] $end
$var wire 1 =! ip_instruction [9] $end
$var wire 1 >! ip_instruction [8] $end
$var wire 1 ?! ip_instruction [7] $end
$var wire 1 @! ip_instruction [6] $end
$var wire 1 A! ip_instruction [5] $end
$var wire 1 B! ip_instruction [4] $end
$var wire 1 C! ip_instruction [3] $end
$var wire 1 D! ip_instruction [2] $end
$var wire 1 E! ip_instruction [1] $end
$var wire 1 F! ip_instruction [0] $end
$var wire 1 G! ip_R_format $end
$var wire 1 H! ip_I_format $end
$var wire 1 I! ip_Lw $end
$var wire 1 J! ip_Sw $end
$var wire 1 K! ip_Beq $end
$var wire 1 L! ip_RegWrite_EX $end
$var wire 1 M! ip_RegWrite_MEM $end
$var wire 1 N! ip_RegWrite_WB $end
$var wire 1 O! ip_dest_EX [4] $end
$var wire 1 P! ip_dest_EX [3] $end
$var wire 1 Q! ip_dest_EX [2] $end
$var wire 1 R! ip_dest_EX [1] $end
$var wire 1 S! ip_dest_EX [0] $end
$var wire 1 T! ip_dest_MEM [4] $end
$var wire 1 U! ip_dest_MEM [3] $end
$var wire 1 V! ip_dest_MEM [2] $end
$var wire 1 W! ip_dest_MEM [1] $end
$var wire 1 X! ip_dest_MEM [0] $end
$var wire 1 Y! ip_dest_WB [4] $end
$var wire 1 Z! ip_dest_WB [3] $end
$var wire 1 [! ip_dest_WB [2] $end
$var wire 1 \! ip_dest_WB [1] $end
$var wire 1 ]! ip_dest_WB [0] $end
$var wire 1 ^! ip_MemtoReg $end
$var reg 1 _! op_stall $end
$var reg 6 `! sig_opcode [5:0] $end
$var reg 5 a! sig_RS [4:0] $end
$var reg 5 b! sig_RT [4:0] $end
$var reg 1 c! use_RS $end
$var reg 1 d! use_RT $end
$var reg 1 e! RS_EX_hazard $end
$var reg 1 f! RS_hazard $end
$var reg 1 g! RT_EX_hazard $end
$var reg 1 h! RT_hazard $end
$upscope $end

$scope module my_CONTROL $end
$var wire 1 i! ip_instruction [31] $end
$var wire 1 j! ip_instruction [30] $end
$var wire 1 k! ip_instruction [29] $end
$var wire 1 l! ip_instruction [28] $end
$var wire 1 m! ip_instruction [27] $end
$var wire 1 n! ip_instruction [26] $end
$var wire 1 o! ip_instruction [25] $end
$var wire 1 p! ip_instruction [24] $end
$var wire 1 q! ip_instruction [23] $end
$var wire 1 r! ip_instruction [22] $end
$var wire 1 s! ip_instruction [21] $end
$var wire 1 t! ip_instruction [20] $end
$var wire 1 u! ip_instruction [19] $end
$var wire 1 v! ip_instruction [18] $end
$var wire 1 w! ip_instruction [17] $end
$var wire 1 x! ip_instruction [16] $end
$var wire 1 y! ip_instruction [15] $end
$var wire 1 z! ip_instruction [14] $end
$var wire 1 {! ip_instruction [13] $end
$var wire 1 |! ip_instruction [12] $end
$var wire 1 }! ip_instruction [11] $end
$var wire 1 ~! ip_instruction [10] $end
$var wire 1 !" ip_instruction [9] $end
$var wire 1 "" ip_instruction [8] $end
$var wire 1 #" ip_instruction [7] $end
$var wire 1 $" ip_instruction [6] $end
$var wire 1 %" ip_instruction [5] $end
$var wire 1 &" ip_instruction [4] $end
$var wire 1 '" ip_instruction [3] $end
$var wire 1 (" ip_instruction [2] $end
$var wire 1 )" ip_instruction [1] $end
$var wire 1 *" ip_instruction [0] $end
$var reg 1 +" op_RegDst $end
$var reg 1 ," op_MemtoReg $end
$var reg 1 -" op_RegWrite $end
$var reg 1 ." op_read_en $end
$var reg 1 /" op_write_en $end
$var reg 1 0" op_branch $end
$var reg 1 1" op_ALU_src $end
$var reg 2 2" op_ALU_op [1:0] $end
$var reg 1 3" op_R_format $end
$var reg 1 4" op_I_format $end
$var reg 1 5" op_Lw $end
$var reg 1 6" op_Sw $end
$var reg 1 7" op_Beq $end
$var wire 1 < clock $end
$var wire 1 = reset $end
$var reg 1 8" R_format $end
$var reg 1 9" I_format $end
$var reg 1 :" Lw $end
$var reg 1 ;" Sw $end
$var reg 1 <" Beq $end
$var reg 1 =" NOP $end
$var reg 1 >" sig_RegDst $end
$var reg 1 ?" sig_MemtoReg $end
$var reg 1 @" sig_RegWrite $end
$var reg 1 A" sig_read_en $end
$var reg 1 B" sig_write_en $end
$var reg 1 C" sig_branch $end
$var reg 1 D" sig_ALU_src $end
$var reg 2 E" sig_ALU_op [1:0] $end
$var reg 6 F" sig_opcode [5:0] $end
$var reg 1 G" reg_RegDst $end
$var reg 1 H" reg_MemtoReg $end
$var reg 1 I" reg_RegWrite $end
$var reg 1 J" reg_read_en $end
$var reg 1 K" reg_write_en $end
$var reg 1 L" reg_branch $end
$var reg 1 M" reg_ALU_src $end
$var reg 2 N" reg_ALU_op [1:0] $end
$upscope $end

$scope module my_IFETCH $end
$var parameter 32 O" PARAM_RAM_length $end
$var parameter 32 P" PARAM_RAM_addr_bits $end
$var wire 1 Q" ip_branch $end
$var wire 1 R" ip_stall $end
$var wire 1 S" ip_add_result [7] $end
$var wire 1 T" ip_add_result [6] $end
$var wire 1 U" ip_add_result [5] $end
$var wire 1 V" ip_add_result [4] $end
$var wire 1 W" ip_add_result [3] $end
$var wire 1 X" ip_add_result [2] $end
$var wire 1 Y" ip_add_result [1] $end
$var wire 1 Z" ip_add_result [0] $end
$var wire 1 [" ip_zero $end
$var reg 32 \" op_instruction [31:0] $end
$var reg 10 ]" op_PC [9:0] $end
$var reg 10 ^" op_PC_plus_4 [9:0] $end
$var wire 1 < clock $end
$var wire 1 = reset $end
$var reg 6 _" instr_mem_addr [5:0] $end
$var reg 32 `" sig_instruction [31:0] $end
$var reg 10 a" PC [9:0] $end
$var reg 10 b" Next_PC [9:0] $end
$var reg 32 c" reg_instruction [31:0] $end
$var reg 10 d" reg_PC [9:0] $end
$upscope $end

$scope module my_IDECODE $end
$var reg 6 e" op_function_opcode [5:0] $end
$var reg 10 f" op_PC_plus_4 [9:0] $end
$var reg 32 g" op_read_data_1 [31:0] $end
$var reg 32 h" op_read_data_2 [31:0] $end
$var reg 32 i" op_immediate [31:0] $end
$var reg 5 j" op_dest_reg_R_type [4:0] $end
$var reg 5 k" op_dest_reg_I_type [4:0] $end
$var reg 5 l" op_dec_rs [4:0] $end
$var reg 5 m" op_dec_rt [4:0] $end
$var wire 1 n" ip_PC_plus_4 [9] $end
$var wire 1 o" ip_PC_plus_4 [8] $end
$var wire 1 p" ip_PC_plus_4 [7] $end
$var wire 1 q" ip_PC_plus_4 [6] $end
$var wire 1 r" ip_PC_plus_4 [5] $end
$var wire 1 s" ip_PC_plus_4 [4] $end
$var wire 1 t" ip_PC_plus_4 [3] $end
$var wire 1 u" ip_PC_plus_4 [2] $end
$var wire 1 v" ip_PC_plus_4 [1] $end
$var wire 1 w" ip_PC_plus_4 [0] $end
$var wire 1 x" ip_instruction [31] $end
$var wire 1 y" ip_instruction [30] $end
$var wire 1 z" ip_instruction [29] $end
$var wire 1 {" ip_instruction [28] $end
$var wire 1 |" ip_instruction [27] $end
$var wire 1 }" ip_instruction [26] $end
$var wire 1 ~" ip_instruction [25] $end
$var wire 1 !# ip_instruction [24] $end
$var wire 1 "# ip_instruction [23] $end
$var wire 1 ## ip_instruction [22] $end
$var wire 1 $# ip_instruction [21] $end
$var wire 1 %# ip_instruction [20] $end
$var wire 1 &# ip_instruction [19] $end
$var wire 1 '# ip_instruction [18] $end
$var wire 1 (# ip_instruction [17] $end
$var wire 1 )# ip_instruction [16] $end
$var wire 1 *# ip_instruction [15] $end
$var wire 1 +# ip_instruction [14] $end
$var wire 1 ,# ip_instruction [13] $end
$var wire 1 -# ip_instruction [12] $end
$var wire 1 .# ip_instruction [11] $end
$var wire 1 /# ip_instruction [10] $end
$var wire 1 0# ip_instruction [9] $end
$var wire 1 1# ip_instruction [8] $end
$var wire 1 2# ip_instruction [7] $end
$var wire 1 3# ip_instruction [6] $end
$var wire 1 4# ip_instruction [5] $end
$var wire 1 5# ip_instruction [4] $end
$var wire 1 6# ip_instruction [3] $end
$var wire 1 7# ip_instruction [2] $end
$var wire 1 8# ip_instruction [1] $end
$var wire 1 9# ip_instruction [0] $end
$var wire 1 :# ip_stall $end
$var wire 1 ;# ip_write_reg_addr [4] $end
$var wire 1 <# ip_write_reg_addr [3] $end
$var wire 1 =# ip_write_reg_addr [2] $end
$var wire 1 ># ip_write_reg_addr [1] $end
$var wire 1 ?# ip_write_reg_addr [0] $end
$var wire 1 @# ip_write_data [31] $end
$var wire 1 A# ip_write_data [30] $end
$var wire 1 B# ip_write_data [29] $end
$var wire 1 C# ip_write_data [28] $end
$var wire 1 D# ip_write_data [27] $end
$var wire 1 E# ip_write_data [26] $end
$var wire 1 F# ip_write_data [25] $end
$var wire 1 G# ip_write_data [24] $end
$var wire 1 H# ip_write_data [23] $end
$var wire 1 I# ip_write_data [22] $end
$var wire 1 J# ip_write_data [21] $end
$var wire 1 K# ip_write_data [20] $end
$var wire 1 L# ip_write_data [19] $end
$var wire 1 M# ip_write_data [18] $end
$var wire 1 N# ip_write_data [17] $end
$var wire 1 O# ip_write_data [16] $end
$var wire 1 P# ip_write_data [15] $end
$var wire 1 Q# ip_write_data [14] $end
$var wire 1 R# ip_write_data [13] $end
$var wire 1 S# ip_write_data [12] $end
$var wire 1 T# ip_write_data [11] $end
$var wire 1 U# ip_write_data [10] $end
$var wire 1 V# ip_write_data [9] $end
$var wire 1 W# ip_write_data [8] $end
$var wire 1 X# ip_write_data [7] $end
$var wire 1 Y# ip_write_data [6] $end
$var wire 1 Z# ip_write_data [5] $end
$var wire 1 [# ip_write_data [4] $end
$var wire 1 \# ip_write_data [3] $end
$var wire 1 ]# ip_write_data [2] $end
$var wire 1 ^# ip_write_data [1] $end
$var wire 1 _# ip_write_data [0] $end
$var wire 1 `# ip_RegWrite $end
$var wire 1 a# ip_zero $end
$var wire 1 b# ip_branch $end
$var wire 1 < clock $end
$var wire 1 = reset $end
$var reg 5 c# read_register_1_address [4:0] $end
$var reg 5 d# read_register_2_address [4:0] $end
$var reg 5 e# sig_dest_reg_R_type [4:0] $end
$var reg 5 f# sig_dest_reg_I_type [4:0] $end
$var reg 32 g# Instruction_immediate_value [31:0] $end
$var reg 6 h# sig_function_opcode [5:0] $end
$var reg 6 i# reg_function_opcode [5:0] $end
$var reg 10 j# reg_PC_plus_4 [9:0] $end
$var reg 32 k# reg_read_data_1 [31:0] $end
$var reg 32 l# reg_read_data_2 [31:0] $end
$var reg 32 m# reg_immediate [31:0] $end
$var reg 5 n# reg_dest_reg_R_type [4:0] $end
$var reg 5 o# reg_dest_reg_I_type [4:0] $end
$var reg 5 p# reg_dec_rs [4:0] $end
$var reg 5 q# reg_dec_rt [4:0] $end
$upscope $end

$scope module FWD_CONT $end
$var wire 1 r# ip_EX_MEM_RegWrite $end
$var wire 1 s# ip_MEM_WB_RegWrite $end
$var wire 1 t# ip_EX_MEM_dest [4] $end
$var wire 1 u# ip_EX_MEM_dest [3] $end
$var wire 1 v# ip_EX_MEM_dest [2] $end
$var wire 1 w# ip_EX_MEM_dest [1] $end
$var wire 1 x# ip_EX_MEM_dest [0] $end
$var wire 1 y# ip_MEM_WB_dest [4] $end
$var wire 1 z# ip_MEM_WB_dest [3] $end
$var wire 1 {# ip_MEM_WB_dest [2] $end
$var wire 1 |# ip_MEM_WB_dest [1] $end
$var wire 1 }# ip_MEM_WB_dest [0] $end
$var wire 1 ~# ip_DEC_DEST_RS [4] $end
$var wire 1 !$ ip_DEC_DEST_RS [3] $end
$var wire 1 "$ ip_DEC_DEST_RS [2] $end
$var wire 1 #$ ip_DEC_DEST_RS [1] $end
$var wire 1 $$ ip_DEC_DEST_RS [0] $end
$var wire 1 %$ ip_DEC_DEST_RT [4] $end
$var wire 1 &$ ip_DEC_DEST_RT [3] $end
$var wire 1 '$ ip_DEC_DEST_RT [2] $end
$var wire 1 ($ ip_DEC_DEST_RT [1] $end
$var wire 1 )$ ip_DEC_DEST_RT [0] $end
$var reg 2 *$ op_FA [1:0] $end
$var reg 2 +$ op_FB [1:0] $end
$var reg 1 ,$ dest_match_EX_MEM_A $end
$var reg 1 -$ dest_match_MEM_WB_A $end
$var reg 1 .$ dest_match_EX_MEM_B $end
$var reg 1 /$ dest_match_MEM_WB_B $end
$upscope $end

$scope module my_EXECUTE $end
$var wire 1 0$ ip_branch_EX $end
$var wire 1 1$ ip_zero $end
$var wire 1 2$ ip_opcode [5] $end
$var wire 1 3$ ip_opcode [4] $end
$var wire 1 4$ ip_opcode [3] $end
$var wire 1 5$ ip_opcode [2] $end
$var wire 1 6$ ip_opcode [1] $end
$var wire 1 7$ ip_opcode [0] $end
$var wire 1 8$ ip_function_opcode [5] $end
$var wire 1 9$ ip_function_opcode [4] $end
$var wire 1 :$ ip_function_opcode [3] $end
$var wire 1 ;$ ip_function_opcode [2] $end
$var wire 1 <$ ip_function_opcode [1] $end
$var wire 1 =$ ip_function_opcode [0] $end
$var wire 1 >$ ip_PC_plus_4 [9] $end
$var wire 1 ?$ ip_PC_plus_4 [8] $end
$var wire 1 @$ ip_PC_plus_4 [7] $end
$var wire 1 A$ ip_PC_plus_4 [6] $end
$var wire 1 B$ ip_PC_plus_4 [5] $end
$var wire 1 C$ ip_PC_plus_4 [4] $end
$var wire 1 D$ ip_PC_plus_4 [3] $end
$var wire 1 E$ ip_PC_plus_4 [2] $end
$var wire 1 F$ ip_PC_plus_4 [1] $end
$var wire 1 G$ ip_PC_plus_4 [0] $end
$var wire 1 H$ ip_read_data_1 [31] $end
$var wire 1 I$ ip_read_data_1 [30] $end
$var wire 1 J$ ip_read_data_1 [29] $end
$var wire 1 K$ ip_read_data_1 [28] $end
$var wire 1 L$ ip_read_data_1 [27] $end
$var wire 1 M$ ip_read_data_1 [26] $end
$var wire 1 N$ ip_read_data_1 [25] $end
$var wire 1 O$ ip_read_data_1 [24] $end
$var wire 1 P$ ip_read_data_1 [23] $end
$var wire 1 Q$ ip_read_data_1 [22] $end
$var wire 1 R$ ip_read_data_1 [21] $end
$var wire 1 S$ ip_read_data_1 [20] $end
$var wire 1 T$ ip_read_data_1 [19] $end
$var wire 1 U$ ip_read_data_1 [18] $end
$var wire 1 V$ ip_read_data_1 [17] $end
$var wire 1 W$ ip_read_data_1 [16] $end
$var wire 1 X$ ip_read_data_1 [15] $end
$var wire 1 Y$ ip_read_data_1 [14] $end
$var wire 1 Z$ ip_read_data_1 [13] $end
$var wire 1 [$ ip_read_data_1 [12] $end
$var wire 1 \$ ip_read_data_1 [11] $end
$var wire 1 ]$ ip_read_data_1 [10] $end
$var wire 1 ^$ ip_read_data_1 [9] $end
$var wire 1 _$ ip_read_data_1 [8] $end
$var wire 1 `$ ip_read_data_1 [7] $end
$var wire 1 a$ ip_read_data_1 [6] $end
$var wire 1 b$ ip_read_data_1 [5] $end
$var wire 1 c$ ip_read_data_1 [4] $end
$var wire 1 d$ ip_read_data_1 [3] $end
$var wire 1 e$ ip_read_data_1 [2] $end
$var wire 1 f$ ip_read_data_1 [1] $end
$var wire 1 g$ ip_read_data_1 [0] $end
$var wire 1 h$ ip_read_data_2 [31] $end
$var wire 1 i$ ip_read_data_2 [30] $end
$var wire 1 j$ ip_read_data_2 [29] $end
$var wire 1 k$ ip_read_data_2 [28] $end
$var wire 1 l$ ip_read_data_2 [27] $end
$var wire 1 m$ ip_read_data_2 [26] $end
$var wire 1 n$ ip_read_data_2 [25] $end
$var wire 1 o$ ip_read_data_2 [24] $end
$var wire 1 p$ ip_read_data_2 [23] $end
$var wire 1 q$ ip_read_data_2 [22] $end
$var wire 1 r$ ip_read_data_2 [21] $end
$var wire 1 s$ ip_read_data_2 [20] $end
$var wire 1 t$ ip_read_data_2 [19] $end
$var wire 1 u$ ip_read_data_2 [18] $end
$var wire 1 v$ ip_read_data_2 [17] $end
$var wire 1 w$ ip_read_data_2 [16] $end
$var wire 1 x$ ip_read_data_2 [15] $end
$var wire 1 y$ ip_read_data_2 [14] $end
$var wire 1 z$ ip_read_data_2 [13] $end
$var wire 1 {$ ip_read_data_2 [12] $end
$var wire 1 |$ ip_read_data_2 [11] $end
$var wire 1 }$ ip_read_data_2 [10] $end
$var wire 1 ~$ ip_read_data_2 [9] $end
$var wire 1 !% ip_read_data_2 [8] $end
$var wire 1 "% ip_read_data_2 [7] $end
$var wire 1 #% ip_read_data_2 [6] $end
$var wire 1 $% ip_read_data_2 [5] $end
$var wire 1 %% ip_read_data_2 [4] $end
$var wire 1 &% ip_read_data_2 [3] $end
$var wire 1 '% ip_read_data_2 [2] $end
$var wire 1 (% ip_read_data_2 [1] $end
$var wire 1 )% ip_read_data_2 [0] $end
$var wire 1 *% ip_immediate [31] $end
$var wire 1 +% ip_immediate [30] $end
$var wire 1 ,% ip_immediate [29] $end
$var wire 1 -% ip_immediate [28] $end
$var wire 1 .% ip_immediate [27] $end
$var wire 1 /% ip_immediate [26] $end
$var wire 1 0% ip_immediate [25] $end
$var wire 1 1% ip_immediate [24] $end
$var wire 1 2% ip_immediate [23] $end
$var wire 1 3% ip_immediate [22] $end
$var wire 1 4% ip_immediate [21] $end
$var wire 1 5% ip_immediate [20] $end
$var wire 1 6% ip_immediate [19] $end
$var wire 1 7% ip_immediate [18] $end
$var wire 1 8% ip_immediate [17] $end
$var wire 1 9% ip_immediate [16] $end
$var wire 1 :% ip_immediate [15] $end
$var wire 1 ;% ip_immediate [14] $end
$var wire 1 <% ip_immediate [13] $end
$var wire 1 =% ip_immediate [12] $end
$var wire 1 >% ip_immediate [11] $end
$var wire 1 ?% ip_immediate [10] $end
$var wire 1 @% ip_immediate [9] $end
$var wire 1 A% ip_immediate [8] $end
$var wire 1 B% ip_immediate [7] $end
$var wire 1 C% ip_immediate [6] $end
$var wire 1 D% ip_immediate [5] $end
$var wire 1 E% ip_immediate [4] $end
$var wire 1 F% ip_immediate [3] $end
$var wire 1 G% ip_immediate [2] $end
$var wire 1 H% ip_immediate [1] $end
$var wire 1 I% ip_immediate [0] $end
$var wire 1 J% ip_dest_reg_R_type [4] $end
$var wire 1 K% ip_dest_reg_R_type [3] $end
$var wire 1 L% ip_dest_reg_R_type [2] $end
$var wire 1 M% ip_dest_reg_R_type [1] $end
$var wire 1 N% ip_dest_reg_R_type [0] $end
$var wire 1 O% ip_dest_reg_I_type [4] $end
$var wire 1 P% ip_dest_reg_I_type [3] $end
$var wire 1 Q% ip_dest_reg_I_type [2] $end
$var wire 1 R% ip_dest_reg_I_type [1] $end
$var wire 1 S% ip_dest_reg_I_type [0] $end
$var wire 1 T% ip_ALU_op [1] $end
$var wire 1 U% ip_ALU_op [0] $end
$var wire 1 V% ip_ALU_src $end
$var wire 1 W% ip_RegDst $end
$var wire 1 X% ip_MemtoReg $end
$var wire 1 Y% ip_RegWrite $end
$var wire 1 Z% ip_read_en $end
$var wire 1 [% ip_write_en $end
$var wire 1 \% ip_branch $end
$var reg 1 ]% op_zero $end
$var reg 1 ^% op_MemtoReg $end
$var reg 1 _% op_RegWrite $end
$var reg 1 `% op_read_en $end
$var reg 1 a% op_write_en $end
$var reg 1 b% op_branch $end
$var reg 32 c% op_ALU_result [31:0] $end
$var reg 8 d% op_Add_result [7:0] $end
$var reg 32 e% op_memory_write_data [31:0] $end
$var reg 5 f% op_dest_reg [4:0] $end
$var reg 32 g% op_A_input [31:0] $end
$var reg 32 h% op_B_input [31:0] $end
$var wire 1 < clock $end
$var wire 1 = reset $end
$var wire 1 i% ALU_result [31] $end
$var wire 1 j% ALU_result [30] $end
$var wire 1 k% ALU_result [29] $end
$var wire 1 l% ALU_result [28] $end
$var wire 1 m% ALU_result [27] $end
$var wire 1 n% ALU_result [26] $end
$var wire 1 o% ALU_result [25] $end
$var wire 1 p% ALU_result [24] $end
$var wire 1 q% ALU_result [23] $end
$var wire 1 r% ALU_result [22] $end
$var wire 1 s% ALU_result [21] $end
$var wire 1 t% ALU_result [20] $end
$var wire 1 u% ALU_result [19] $end
$var wire 1 v% ALU_result [18] $end
$var wire 1 w% ALU_result [17] $end
$var wire 1 x% ALU_result [16] $end
$var wire 1 y% ALU_result [15] $end
$var wire 1 z% ALU_result [14] $end
$var wire 1 {% ALU_result [13] $end
$var wire 1 |% ALU_result [12] $end
$var wire 1 }% ALU_result [11] $end
$var wire 1 ~% ALU_result [10] $end
$var wire 1 !& ALU_result [9] $end
$var wire 1 "& ALU_result [8] $end
$var wire 1 #& ALU_result [7] $end
$var wire 1 $& ALU_result [6] $end
$var wire 1 %& ALU_result [5] $end
$var wire 1 && ALU_result [4] $end
$var wire 1 '& ALU_result [3] $end
$var wire 1 (& ALU_result [2] $end
$var wire 1 )& ALU_result [1] $end
$var wire 1 *& ALU_result [0] $end
$var wire 1 +& read_data_wb [31] $end
$var wire 1 ,& read_data_wb [30] $end
$var wire 1 -& read_data_wb [29] $end
$var wire 1 .& read_data_wb [28] $end
$var wire 1 /& read_data_wb [27] $end
$var wire 1 0& read_data_wb [26] $end
$var wire 1 1& read_data_wb [25] $end
$var wire 1 2& read_data_wb [24] $end
$var wire 1 3& read_data_wb [23] $end
$var wire 1 4& read_data_wb [22] $end
$var wire 1 5& read_data_wb [21] $end
$var wire 1 6& read_data_wb [20] $end
$var wire 1 7& read_data_wb [19] $end
$var wire 1 8& read_data_wb [18] $end
$var wire 1 9& read_data_wb [17] $end
$var wire 1 :& read_data_wb [16] $end
$var wire 1 ;& read_data_wb [15] $end
$var wire 1 <& read_data_wb [14] $end
$var wire 1 =& read_data_wb [13] $end
$var wire 1 >& read_data_wb [12] $end
$var wire 1 ?& read_data_wb [11] $end
$var wire 1 @& read_data_wb [10] $end
$var wire 1 A& read_data_wb [9] $end
$var wire 1 B& read_data_wb [8] $end
$var wire 1 C& read_data_wb [7] $end
$var wire 1 D& read_data_wb [6] $end
$var wire 1 E& read_data_wb [5] $end
$var wire 1 F& read_data_wb [4] $end
$var wire 1 G& read_data_wb [3] $end
$var wire 1 H& read_data_wb [2] $end
$var wire 1 I& read_data_wb [1] $end
$var wire 1 J& read_data_wb [0] $end
$var wire 1 K& MemtoReg_MEM $end
$var wire 1 L& FA [1] $end
$var wire 1 M& FA [0] $end
$var wire 1 N& FB [1] $end
$var wire 1 O& FB [0] $end
$var reg 32 P& A_input [31:0] $end
$var reg 32 Q& B_input [31:0] $end
$var reg 3 R& ALU_ctl [2:0] $end
$var reg 32 S& sig_ALU_result [31:0] $end
$var reg 1 T& sig_zero $end
$var reg 5 U& sig_dest_reg [4:0] $end
$var reg 8 V& sig_Add_result [7:0] $end
$var reg 32 W& reg_ALU_result [31:0] $end
$var reg 8 X& reg_Add_result [7:0] $end
$var reg 32 Y& reg_memory_write_data [31:0] $end
$var reg 5 Z& reg_dest_reg [4:0] $end
$var reg 1 [& reg_zero $end
$var reg 1 \& reg_MemtoReg $end
$var reg 1 ]& reg_RegWrite $end
$var reg 1 ^& reg_read_en $end
$var reg 1 _& reg_write_en $end
$var reg 1 `& reg_branch $end
$upscope $end

$scope module my_DMEMORY $end
$var parameter 32 a& PARAM_MEM_length $end
$var parameter 32 b& PARAM_RAM_addr_bits $end
$var wire 1 c& ip_MemtoReg $end
$var wire 1 d& ip_RegWrite $end
$var wire 1 e& ip_read_en $end
$var wire 1 f& ip_write_en $end
$var wire 1 g& ip_data [31] $end
$var wire 1 h& ip_data [30] $end
$var wire 1 i& ip_data [29] $end
$var wire 1 j& ip_data [28] $end
$var wire 1 k& ip_data [27] $end
$var wire 1 l& ip_data [26] $end
$var wire 1 m& ip_data [25] $end
$var wire 1 n& ip_data [24] $end
$var wire 1 o& ip_data [23] $end
$var wire 1 p& ip_data [22] $end
$var wire 1 q& ip_data [21] $end
$var wire 1 r& ip_data [20] $end
$var wire 1 s& ip_data [19] $end
$var wire 1 t& ip_data [18] $end
$var wire 1 u& ip_data [17] $end
$var wire 1 v& ip_data [16] $end
$var wire 1 w& ip_data [15] $end
$var wire 1 x& ip_data [14] $end
$var wire 1 y& ip_data [13] $end
$var wire 1 z& ip_data [12] $end
$var wire 1 {& ip_data [11] $end
$var wire 1 |& ip_data [10] $end
$var wire 1 }& ip_data [9] $end
$var wire 1 ~& ip_data [8] $end
$var wire 1 !' ip_data [7] $end
$var wire 1 "' ip_data [6] $end
$var wire 1 #' ip_data [5] $end
$var wire 1 $' ip_data [4] $end
$var wire 1 %' ip_data [3] $end
$var wire 1 &' ip_data [2] $end
$var wire 1 '' ip_data [1] $end
$var wire 1 (' ip_data [0] $end
$var wire 1 )' ip_ALU_output [31] $end
$var wire 1 *' ip_ALU_output [30] $end
$var wire 1 +' ip_ALU_output [29] $end
$var wire 1 ,' ip_ALU_output [28] $end
$var wire 1 -' ip_ALU_output [27] $end
$var wire 1 .' ip_ALU_output [26] $end
$var wire 1 /' ip_ALU_output [25] $end
$var wire 1 0' ip_ALU_output [24] $end
$var wire 1 1' ip_ALU_output [23] $end
$var wire 1 2' ip_ALU_output [22] $end
$var wire 1 3' ip_ALU_output [21] $end
$var wire 1 4' ip_ALU_output [20] $end
$var wire 1 5' ip_ALU_output [19] $end
$var wire 1 6' ip_ALU_output [18] $end
$var wire 1 7' ip_ALU_output [17] $end
$var wire 1 8' ip_ALU_output [16] $end
$var wire 1 9' ip_ALU_output [15] $end
$var wire 1 :' ip_ALU_output [14] $end
$var wire 1 ;' ip_ALU_output [13] $end
$var wire 1 <' ip_ALU_output [12] $end
$var wire 1 =' ip_ALU_output [11] $end
$var wire 1 >' ip_ALU_output [10] $end
$var wire 1 ?' ip_ALU_output [9] $end
$var wire 1 @' ip_ALU_output [8] $end
$var wire 1 A' ip_ALU_output [7] $end
$var wire 1 B' ip_ALU_output [6] $end
$var wire 1 C' ip_ALU_output [5] $end
$var wire 1 D' ip_ALU_output [4] $end
$var wire 1 E' ip_ALU_output [3] $end
$var wire 1 F' ip_ALU_output [2] $end
$var wire 1 G' ip_ALU_output [1] $end
$var wire 1 H' ip_ALU_output [0] $end
$var wire 1 I' ip_dest_reg [4] $end
$var wire 1 J' ip_dest_reg [3] $end
$var wire 1 K' ip_dest_reg [2] $end
$var wire 1 L' ip_dest_reg [1] $end
$var wire 1 M' ip_dest_reg [0] $end
$var reg 1 N' op_MemtoReg $end
$var reg 1 O' op_RegWrite $end
$var reg 32 P' op_data [31:0] $end
$var reg 32 Q' op_ALU_output [31:0] $end
$var reg 5 R' op_dest_reg [4:0] $end
$var wire 1 < clock $end
$var wire 1 = reset $end
$var reg 8 S' data_RAM_addr [7:0] $end
$var reg 32 T' sig_data [31:0] $end
$var reg 1 U' reg_MemtoReg $end
$var reg 1 V' reg_RegWrite $end
$var reg 32 W' reg_data [31:0] $end
$var reg 32 X' reg_ALU_output [31:0] $end
$var reg 5 Y' reg_dest_reg [4:0] $end
$upscope $end

$scope module my_WRITE_BACK $end
$var wire 1 Z' ip_MemtoReg $end
$var wire 1 [' ip_RegWrite $end
$var wire 1 \' ip_memory_data [31] $end
$var wire 1 ]' ip_memory_data [30] $end
$var wire 1 ^' ip_memory_data [29] $end
$var wire 1 _' ip_memory_data [28] $end
$var wire 1 `' ip_memory_data [27] $end
$var wire 1 a' ip_memory_data [26] $end
$var wire 1 b' ip_memory_data [25] $end
$var wire 1 c' ip_memory_data [24] $end
$var wire 1 d' ip_memory_data [23] $end
$var wire 1 e' ip_memory_data [22] $end
$var wire 1 f' ip_memory_data [21] $end
$var wire 1 g' ip_memory_data [20] $end
$var wire 1 h' ip_memory_data [19] $end
$var wire 1 i' ip_memory_data [18] $end
$var wire 1 j' ip_memory_data [17] $end
$var wire 1 k' ip_memory_data [16] $end
$var wire 1 l' ip_memory_data [15] $end
$var wire 1 m' ip_memory_data [14] $end
$var wire 1 n' ip_memory_data [13] $end
$var wire 1 o' ip_memory_data [12] $end
$var wire 1 p' ip_memory_data [11] $end
$var wire 1 q' ip_memory_data [10] $end
$var wire 1 r' ip_memory_data [9] $end
$var wire 1 s' ip_memory_data [8] $end
$var wire 1 t' ip_memory_data [7] $end
$var wire 1 u' ip_memory_data [6] $end
$var wire 1 v' ip_memory_data [5] $end
$var wire 1 w' ip_memory_data [4] $end
$var wire 1 x' ip_memory_data [3] $end
$var wire 1 y' ip_memory_data [2] $end
$var wire 1 z' ip_memory_data [1] $end
$var wire 1 {' ip_memory_data [0] $end
$var wire 1 |' ip_ALU_result [31] $end
$var wire 1 }' ip_ALU_result [30] $end
$var wire 1 ~' ip_ALU_result [29] $end
$var wire 1 !( ip_ALU_result [28] $end
$var wire 1 "( ip_ALU_result [27] $end
$var wire 1 #( ip_ALU_result [26] $end
$var wire 1 $( ip_ALU_result [25] $end
$var wire 1 %( ip_ALU_result [24] $end
$var wire 1 &( ip_ALU_result [23] $end
$var wire 1 '( ip_ALU_result [22] $end
$var wire 1 (( ip_ALU_result [21] $end
$var wire 1 )( ip_ALU_result [20] $end
$var wire 1 *( ip_ALU_result [19] $end
$var wire 1 +( ip_ALU_result [18] $end
$var wire 1 ,( ip_ALU_result [17] $end
$var wire 1 -( ip_ALU_result [16] $end
$var wire 1 .( ip_ALU_result [15] $end
$var wire 1 /( ip_ALU_result [14] $end
$var wire 1 0( ip_ALU_result [13] $end
$var wire 1 1( ip_ALU_result [12] $end
$var wire 1 2( ip_ALU_result [11] $end
$var wire 1 3( ip_ALU_result [10] $end
$var wire 1 4( ip_ALU_result [9] $end
$var wire 1 5( ip_ALU_result [8] $end
$var wire 1 6( ip_ALU_result [7] $end
$var wire 1 7( ip_ALU_result [6] $end
$var wire 1 8( ip_ALU_result [5] $end
$var wire 1 9( ip_ALU_result [4] $end
$var wire 1 :( ip_ALU_result [3] $end
$var wire 1 ;( ip_ALU_result [2] $end
$var wire 1 <( ip_ALU_result [1] $end
$var wire 1 =( ip_ALU_result [0] $end
$var wire 1 >( ip_dest_reg [4] $end
$var wire 1 ?( ip_dest_reg [3] $end
$var wire 1 @( ip_dest_reg [2] $end
$var wire 1 A( ip_dest_reg [1] $end
$var wire 1 B( ip_dest_reg [0] $end
$var reg 1 C( op_RegWrite $end
$var reg 32 D( op_write_data [31:0] $end
$var reg 5 E( op_dest_reg [4:0] $end
$var wire 1 < clock $end
$var wire 1 = reset $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
b0 $
b0 %
b0 &
b0 '
bx (
b0 )
b0 *
b0 +
x,
0-
x.
x/
00
x1
x2
x3
b0 4
b0 5
b0 6
b0 7
b0 8
b0 9
b0 :
bx ;
b0 >
b0 ?
b0 @
b0 A
bx B
b0 C
b0 D
b0 E
xF
0G
xH
xI
0J
xK
xL
xM
b0 N
b0 O
b0 P
b0 Q
b0 R
b0 S
bx T
b100 U
b0 V
b0 W
b0 X
b0 Y
b0 Z
b0 [
b0 \
bx ]
bx ^
b0 _
b0 `
xa
xb
0c
xd
xe
0f
xg
0h
xi
0j
xk
xl
0m
bx n
b0 o
xp
1q
0r
0s
0t
0u
b0 v
b0 w
0x
xy
xz
b0 {
bx |
bx }
b0 ~
bx !!
b0 "!
b0 #!
b0 $!
b0 %!
b0 &!
x_!
b0 `!
b0 a!
b0 b!
1c!
1d!
xe!
xf!
xg!
xh!
x+"
x,"
x-"
x."
x/"
x0"
x1"
bx 2"
13"
04"
05"
06"
07"
18"
09"
0:"
0;"
0<"
1="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
b10 E"
b0 F"
xG"
xH"
xI"
xJ"
xK"
xL"
xM"
bx N"
b0 \"
b0 ]"
b100 ^"
b1 _"
bx `"
b0 a"
b100 b"
b0 c"
b0 d"
b0 e"
b0 f"
b0 g"
b0 h"
b0 i"
b0 j"
b0 k"
b0 l"
b0 m"
b0 c#
b0 d#
b0 e#
b0 f#
b0 g#
b0 h#
b0 i#
b0 j#
b0 k#
b0 l#
b0 m#
b0 n#
b0 o#
b0 p#
b0 q#
b0 *$
b0 +$
1,$
x-$
1.$
x/$
0]%
0^%
0_%
0`%
0a%
0b%
b0 c%
b0 d%
b0 e%
b0 f%
b0 g%
b0 h%
b0 P&
b0 Q&
bx10 R&
b0 S&
1T&
b0 U&
b0 V&
b0 W&
b0 X&
b0 Y&
b0 Z&
0[&
0\&
0]&
0^&
0_&
0`&
xN'
xO'
bx P'
bx Q'
bx R'
b0 S'
b0 T'
xU'
xV'
bx W'
bx X'
bx Y'
xC(
bx D(
bx E(
b1000000 O"
b110 P"
b100000000 a&
b1000 b&
b100000 #
1=
1<
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
1G!
0H!
0I!
0J!
0K!
x^!
xL!
0M!
xN!
0S!
0R!
0Q!
0P!
0O!
0X!
0W!
0V!
0U!
0T!
x]!
x\!
x[!
xZ!
xY!
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0Q"
xR"
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0["
0w"
0v"
1u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
09#
08#
07#
06#
05#
04#
03#
02#
01#
00#
0/#
0.#
0-#
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
x:#
x?#
x>#
x=#
x<#
x;#
x_#
x^#
x]#
x\#
x[#
xZ#
xY#
xX#
xW#
xV#
xU#
xT#
xS#
xR#
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x`#
za#
zb#
0r#
xs#
0x#
0w#
0v#
0u#
0t#
x}#
x|#
x{#
xz#
xy#
0$$
0#$
0"$
0!$
0~#
0)$
0($
0'$
0&$
0%$
01$
00$
0=$
0<$
0;$
0:$
09$
08$
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0)%
0(%
0'%
0&%
0%%
0$%
0#%
0"%
0!%
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
0i$
0h$
0I%
0H%
0G%
0F%
0E%
0D%
0C%
0B%
0A%
0@%
0?%
0>%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
01%
00%
0/%
0.%
0-%
0,%
0+%
0*%
0N%
0M%
0L%
0K%
0J%
0S%
0R%
0Q%
0P%
0O%
xU%
xT%
xV%
xW%
xX%
xY%
xZ%
x[%
x\%
0*&
0)&
0(&
0'&
0&&
0%&
0$&
0#&
0"&
0!&
0~%
0}%
0|%
0{%
0z%
0y%
0x%
0w%
0v%
0u%
0t%
0s%
0r%
0q%
0p%
0o%
0n%
0m%
0l%
0k%
0j%
0i%
xJ&
xI&
xH&
xG&
xF&
xE&
xD&
xC&
xB&
xA&
x@&
x?&
x>&
x=&
x<&
x;&
x:&
x9&
x8&
x7&
x6&
x5&
x4&
x3&
x2&
x1&
x0&
x/&
x.&
x-&
x,&
x+&
xK&
0M&
0L&
0O&
0N&
z7$
z6$
z5$
z4$
z3$
z2$
0c&
0d&
0e&
0f&
0('
0''
0&'
0%'
0$'
0#'
0"'
0!'
0~&
0}&
0|&
0{&
0z&
0y&
0x&
0w&
0v&
0u&
0t&
0s&
0r&
0q&
0p&
0o&
0n&
0m&
0l&
0k&
0j&
0i&
0h&
0g&
0H'
0G'
0F'
0E'
0D'
0C'
0B'
0A'
0@'
0?'
0>'
0='
0<'
0;'
0:'
09'
08'
07'
06'
05'
04'
03'
02'
01'
00'
0/'
0.'
0-'
0,'
0+'
0*'
0)'
0M'
0L'
0K'
0J'
0I'
xZ'
x['
x{'
xz'
xy'
xx'
xw'
xv'
xu'
xt'
xs'
xr'
xq'
xp'
xo'
xn'
xm'
xl'
xk'
xj'
xi'
xh'
xg'
xf'
xe'
xd'
xc'
xb'
xa'
x`'
x_'
x^'
x]'
x\'
x=(
x<(
x;(
x:(
x9(
x8(
x7(
x6(
x5(
x4(
x3(
x2(
x1(
x0(
x/(
x.(
x-(
x,(
x+(
x*(
x)(
x((
x'(
x&(
x%(
x$(
x#(
x"(
x!(
x~'
x}'
x|'
xB(
xA(
x@(
x?(
x>(
$end
#1000
0!
0<
#2000
1!
1<
0G"
0H"
0I"
0J"
0K"
0L"
0M"
b10 N"
b0 `"
b0 W'
b0 X'
b0 Y'
0U'
0V'
0O'
0N'
b0 R'
b0 Q'
b0 P'
b10 2"
01"
00"
0/"
0."
0-"
0,"
0+"
0d
0i
0e
0l
0g
0b
0a
b10 n
b0 ^
b0 ]
b0 |
0k
0y
b0 T
0F
0H
0I
0L
0W%
0X%
0^!
0Y%
0L!
0Z%
0[%
0\%
0]!
0\!
0[!
0Z!
0Y!
0}#
0|#
0{#
0z#
0y#
0B(
0A(
0@(
0?(
0>(
0=(
0<(
0;(
0:(
09(
08(
07(
06(
05(
04(
03(
02(
01(
00(
0/(
0.(
0-(
0,(
0+(
0*(
0)(
0((
0'(
0&(
0%(
0$(
0#(
0"(
0!(
0~'
0}'
0|'
0{'
0z'
0y'
0x'
0w'
0v'
0u'
0t'
0s'
0r'
0q'
0p'
0o'
0n'
0m'
0l'
0k'
0j'
0i'
0h'
0g'
0f'
0e'
0d'
0c'
0b'
0a'
0`'
0_'
0^'
0]'
0\'
0U%
1T%
0Z'
0K&
0['
0N!
0C(
b10 R&
b0 D(
b0 E(
1-$
1/$
0e!
0g!
0f!
0h!
02
0/
0.
0,
b0 ;
0_!
b0 }
b0 !!
0z
0K
b0 B
0p
0_#
0^#
0]#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0`#
0M
b0 (
01
0:#
03
0V%
0J&
0I&
0H&
0G&
0F&
0E&
0D&
0C&
0B&
0A&
0@&
0?&
0>&
0=&
0<&
0;&
0:&
09&
08&
07&
06&
05&
04&
03&
02&
01&
00&
0/&
0.&
0-&
0,&
0+&
0s#
0R"
#3000
0!
0<
#4000
1!
1<
#5000
0"
0=
0!
0<
#6000
1!
1<
b100 a"
b100 j#
1[&
b1 4
1]%
b100 f"
b100 V
1f
1G
1E$
11$
b100 V&
1-
1["
b1000 b"
b10 _"
#7000
0!
0<
#8000
1!
1<
b1000 a"
b100 d"
b100 X&
b10 4
b100 d%
b100 ]"
b1000 ^"
b1000 U
b100 >
b100 [
b100 $
0u"
1t"
1X"
b1100 b"
b11 _"
#9000
0!
0<
#10000
1!
1<
b1000100001000000100000 `"
b1100 a"
b1000 d"
b1000 j#
b11 4
b1000 f"
b1000 ]"
b1100 ^"
b1100 U
b1000 >
b1000 V
b1000 $
0E$
1D$
1u"
b1000 V&
b10000 b"
b100 _"
#11000
0!
0<
#12000
1!
1<
b1000100001100000100000 `"
b10000 a"
b1000100001000000100000 c"
b1100 d"
b1100 j#
b1000 X&
b100 4
b1000 d%
b1100 f"
b1100 ]"
b10000 ^"
b1000100001000000100000 \"
b1000100001000000100000 o
b10000 U
b1100 >
b1100 V
b1000 [
b1100 $
b1000100001000000100000 C
1E$
0u"
0t"
1s"
1A!
1:!
15!
11!
1%"
1|!
1w!
1s!
14#
1-#
1(#
1$#
b1 c#
b10 d#
b10 f#
b10 e#
b1000000100000 g#
b100000 h#
0="
b1 a!
b10 b!
b1100 V&
b1000100001000000100000 )
1>"
1@"
0X"
1W"
b10100 b"
b101 _"
#13000
0!
0<
#14000
1!
1<
1G"
1I"
b0 `"
b10100 a"
b1000100001100000100000 c"
b10000 d"
b100000 i#
b10000 j#
b1 k#
b10 l#
b1000000100000 m#
b10 n#
b10 o#
b1 p#
b10 q#
b1100 X&
b101 4
b1100 d%
b10 m"
b1 l"
b10 k"
b10 j"
b1000000100000 i"
b10 h"
b1 g"
b10000 f"
b100000 e"
b10000 ]"
b10100 ^"
b1000100001100000100000 \"
1-"
1+"
1d
1e
b1000100001100000100000 o
b10100 U
b10000 >
b100000 W
b10000 V
b1 X
b10 Y
b1000000100000 Z
b10 v
b10 w
b1 #!
b10 "!
b1100 [
b10 N
b1 O
b10 A
b1 @
b10000 $
b1000100001100000100000 C
1I
b10 &!
1W%
1Y%
1L!
1R%
1M%
0E$
0D$
1C$
18$
1u"
1;!
1}!
1.#
b11 e#
b1100000100000 g#
b10000 V&
b10 U&
b10 R
1/
b1000100001100000100000 )
b1 &
b10 '
b1 5
b10 6
1R!
1g!
b10 7
1X"
1($
1$$
1D%
1=%
1(%
1g$
b10010000 V&
0,$
0-$
0.$
0/$
b1 P&
b10 Q&
b10 h%
b1 g%
b1 _
b10 `
b10 E
b1 D
b1 *
b10 +
b11 S&
0T&
b11000 b"
b110 _"
#15000
0!
0<
#16000
1!
1<
b11000 a"
b0 c"
b10100 d"
b10100 j#
b1100000100000 m#
b11 n#
b11 W&
b10010000 X&
b10 Y&
b10 Z&
0[&
1]&
b110 4
1_%
0]%
b10 f%
b10 e%
b10010000 d%
b11 c%
b11 j"
b1100000100000 i"
b10100 f"
b10100 ]"
b11000 ^"
b0 \"
b0 o
b11000 U
b10100 >
b10100 V
b1100000100000 Z
b11 v
b11 \
b10010000 [
b10 ~
b10 {
0f
1x
1J
0G
b10 S
b11 ?
b11 &!
b10100 $
b0 C
1W!
1w#
1L'
1''
1H'
1G'
1N%
1E$
0u"
1t"
0A!
0;!
0:!
05!
01!
0%"
0}!
0|!
0w!
0s!
04#
0.#
0-#
0(#
0$#
01$
1d&
1M!
b0 c#
b0 d#
b0 f#
b0 e#
b0 g#
b0 h#
1="
b0 a!
b0 b!
b10010100 V&
b11 U&
b11 S'
1.$
b0 )
b11 R
b11 %
b10 :
0-
10
1S!
b11 7
0g!
0>"
0@"
0X"
0W"
1V"
1S"
1*&
1)&
1>%
0["
1r#
b10 +$
b10 %!
b10 Q
b10 9
1N&
b11 Q&
b11 h%
b11 `
b11 E
b11 +
b100 S&
b11100 b"
b111 _"
#17000
0!
0<
#18000
1!
1<
0G"
0I"
b11100 a"
b11000 d"
b0 i#
b11000 j#
b0 k#
b0 l#
b0 m#
b0 n#
b0 o#
b0 p#
b0 q#
b100 W&
b10010100 X&
b11 Z&
b11 X'
b10 Y'
1V'
b111 4
1O'
b10 R'
b11 Q'
b11 f%
b10010100 d%
b100 c%
b0 m"
b0 l"
b0 k"
b0 j"
b0 i"
b0 h"
b0 g"
b11000 f"
b0 e"
b11000 ]"
b11100 ^"
0-"
0+"
0d
0e
b11100 U
b11000 >
b0 W
b11000 V
b0 X
b0 Y
b0 Z
b0 v
b0 w
b0 #!
b0 "!
b100 \
b10010100 [
b11 {
b11 ]
b10 |
1y
b10 T
b11 S
b100 ?
b0 N
b0 O
b0 A
b0 @
b11000 $
0I
b0 &!
0W%
0Y%
0L!
1\!
1|#
1A(
1=(
1<(
1X!
1x#
1M'
0H'
0G'
1F'
0R%
0N%
0M%
0E$
1D$
08$
1u"
1['
1N!
1C(
b10011000 V&
b100 S'
0.$
b11 D(
b10 E(
1/$
b0 U&
b0 R
0/
b0 &
b0 '
b0 5
b0 6
b100 %
b11 :
b10 ;
0S!
0R!
b0 7
b10 }
b11 !!
1z
1K
b11 B
1_#
1^#
1>#
1`#
b11 (
11
1X"
0*&
0)&
1(&
0($
0$$
0D%
0>%
0=%
0(%
0g$
1s#
b11000 V&
0/$
b0 P&
b100 Q&
b0 +$
b0 %!
b100 h%
b0 g%
b0 _
b100 `
b0 Q
b0 9
b100 E
b0 D
b0 *
b100 +
0N&
b0 Q&
b0 S&
1T&
b0 h%
b0 `
b0 E
b0 +
b100000 b"
b1000 _"
#19000
0!
0<
#20000
1!
1<
b100000 a"
b11100 d"
b11100 j#
b0 W&
b11000 X&
b0 Y&
b0 Z&
1[&
0]&
b100 X'
b11 Y'
b1000 4
b11 R'
b100 Q'
0_%
1]%
b0 f%
b0 e%
b11000 d%
b0 c%
b11100 f"
b11100 ]"
b100000 ^"
b100000 U
b11100 >
b11100 V
b0 \
b11000 [
b0 ~
b0 {
1f
0x
b100 ]
b11 |
b11 T
0J
1G
b0 S
b0 ?
b11100 $
11$
0d&
0M!
1]!
1}#
1B(
0=(
0<(
1;(
0X!
0W!
0x#
0w#
0M'
0L'
0''
0F'
1E$
0u"
0t"
0s"
1r"
b11100 V&
b0 S'
1,$
1.$
b100 D(
b11 E(
b0 %
b0 :
1-
00
b11 ;
b11 }
b100 !!
b100 B
0_#
0^#
1]#
1?#
b100 (
0X"
1W"
0S"
0(&
1["
0r#
b100100 b"
b1001 _"
#21000
0!
0<
#22000
1!
1<
b100100 a"
b100000 d"
b100000 j#
b11100 X&
b0 X'
b0 Y'
0V'
b1001 4
0O'
b0 R'
b0 Q'
b11100 d%
b100000 f"
b100000 ]"
b100100 ^"
b100100 U
b100000 >
b100000 V
b11100 [
b0 ]
b0 |
0y
b0 T
b100000 $
0]!
0\!
0}#
0|#
0B(
0A(
0;(
0E$
0D$
0C$
1B$
1u"
0['
0N!
0C(
b100000 V&
b0 D(
b0 E(
1-$
1/$
b0 ;
b0 }
b0 !!
0z
0K
b0 B
0]#
0?#
0>#
0`#
b0 (
01
1X"
0s#
b101000 b"
b1010 _"
#23000
0!
0<
#24000
1!
1<
b110001100000100000 `"
b101000 a"
b100100 d"
b100100 j#
b100000 X&
b1010 4
b100000 d%
b100100 f"
b100100 ]"
b101000 ^"
b101000 U
b100100 >
b100100 V
b100000 [
b100100 $
1E$
0u"
1t"
b100100 V&
0X"
0W"
0V"
1U"
b101100 b"
b1011 _"
#25000
0!
0<
#26000
1!
1<
b0 `"
b101100 a"
b110001100000100000 c"
b101000 d"
b101000 j#
b100100 X&
b1011 4
b100100 d%
b101000 f"
b101000 ]"
b101100 ^"
b110001100000100000 \"
b110001100000100000 o
b101100 U
b101000 >
b101000 V
b100100 [
b101000 $
b110001100000100000 C
0E$
1D$
1u"
1A!
1;!
1:!
16!
15!
1%"
1}!
1|!
1x!
1w!
14#
1.#
1-#
1)#
1(#
b11 d#
b11 f#
b11 e#
b1100000100000 g#
b100000 h#
0="
b11 b!
b101000 V&
b110001100000100000 )
1>"
1@"
1X"
b110000 b"
b1100 _"
#27000
0!
0<
#28000
1!
1<
1G"
1I"
b110000 a"
b0 c"
b101100 d"
b100000 i#
b101100 j#
b100 l#
b1100000100000 m#
b11 n#
b11 o#
b11 q#
b101000 X&
b1100 4
b101000 d%
b11 m"
b11 k"
b11 j"
b1100000100000 i"
b100 h"
b101100 f"
b100000 e"
b101100 ]"
b110000 ^"
b0 \"
1-"
1+"
1d
1e
b0 o
b110000 U
b101100 >
b100000 W
b101100 V
b100 Y
b1100000100000 Z
b11 v
b11 w
b11 "!
b101000 [
b11 N
b100 A
b101100 $
b0 C
1I
b11 &!
1W%
1Y%
1L!
1S%
1R%
1N%
1M%
1E$
18$
0u"
0t"
1s"
0A!
0;!
0:!
06!
05!
0%"
0}!
0|!
0x!
0w!
04#
0.#
0-#
0)#
0(#
b0 d#
b0 f#
b0 e#
b0 g#
b0 h#
1="
b0 b!
b101100 V&
1e!
1g!
b11 U&
b11 R
1/
b0 )
b100 '
b11 6
1S!
1R!
0e!
0g!
b11 7
0>"
0@"
0X"
1W"
1)$
1($
1D%
1>%
1=%
1'%
b10101100 V&
0.$
0/$
b100 Q&
b100 h%
b100 `
b100 E
b100 +
b100 S&
0T&
b110100 b"
b1101 _"
#29000
0!
0<
#30000
1!
1<
0G"
0I"
b110100 a"
b110000 d"
b0 i#
b110000 j#
b0 l#
b0 m#
b0 n#
b0 o#
b0 q#
b100 W&
b10101100 X&
b100 Y&
b11 Z&
0[&
1]&
b1101 4
1_%
0]%
b11 f%
b100 e%
b10101100 d%
b100 c%
b0 m"
b0 k"
b0 j"
b0 i"
b0 h"
b110000 f"
b0 e"
b110000 ]"
b110100 ^"
0-"
0+"
0d
0e
b110100 U
b110000 >
b0 W
b110000 V
b0 Y
b0 Z
b0 v
b0 w
b0 "!
b100 \
b10101100 [
b100 ~
b11 {
0f
1x
1J
0G
b11 S
b100 ?
b0 N
b0 A
b110000 $
0I
b0 &!
0W%
0Y%
0L!
1X!
1W!
1x#
1w#
1M'
1L'
1&'
1F'
0S%
0R%
0N%
0M%
0E$
0D$
1C$
08$
1u"
01$
1d&
1M!
b10110000 V&
b100 S'
0,$
1.$
b0 U&
b0 R
0/
b0 '
b0 6
b100 %
b11 :
0-
10
0S!
0R!
b0 7
1X"
1S"
1(&
0)$
0($
0D%
0>%
0=%
0'%
0["
1r#
b110000 V&
0.$
1/$
b0 Q&
b0 h%
b0 `
b0 E
b0 +
b0 S&
1T&
b111000 b"
b1110 _"
#31000
0!
0<
#32000
1!
1<
b111000 a"
b110100 d"
b110100 j#
b0 W&
b110000 X&
b0 Y&
b0 Z&
1[&
0]&
b100 X'
b11 Y'
1V'
b1110 4
1O'
b11 R'
b100 Q'
0