## ğŸ‘¤ Hi, Iâ€™m Yuval

 

**Electrical & Computer Engineer (M.Eng., Cornell Tech)** specializing in **ASIC / VLSI design** and **digital hardware systems**. 

Experienced across the full chip development flow â€” from RTL design to synthesis, P&R, and validation.

 

---

 

### ğŸ§  Interests

- ASIC & VLSI design 

- RTL development & verification 

- FPGA prototyping 

- PCB / boardâ€‘level hardware 

- Computer architecture 

 

---

 

### âš™ï¸ Currently Working With

- **SystemVerilog RTL** 

- **Synthesis, Place & Route (P&R), Static Timing Analysis (STA)** 

- **Lowâ€‘power techniques:** clock gating, multiâ€‘Vt 

- **Embedded HWâ€“SW integration** 

 

---

 

### ğŸ¤ Open to Collaborations On

- RTL design for FPGA/ASIC 

- Verification & testbench development 

- Full ASIC/FPGA development flows 

- Systemâ€‘level hardware architecture 

 

---

 

### ğŸ”— Connect
- **LinkedIn:** https://linkedin.com/in/yuval-steimberg 
