

================================================================
== Vivado HLS Report for 'err_count'
================================================================
* Date:           Sat Jun 20 06:40:50 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        err_count
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.20|     2.540|        0.40|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  961|  961|  961|  961|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  960|  960|         2|          -|          -|   480|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     118|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        4|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|      39|    -|
|Register         |        -|      -|      53|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        4|      0|      53|     157|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |         Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |expOutput_V_U  |err_count_expOutput_V  |        4|  0|   0|    0|   480|  128|     1|        61440|
    +---------------+-----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                       |        4|  0|   0|    0|   480|  128|     1|        61440|
    +---------------+-----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln27_fu_135_p2    |     +    |      0|  0|  39|          32|           1|
    |i_V_fu_114_p2         |     +    |      0|  0|  16|           9|           1|
    |icmp_ln883_fu_129_p2  |   icmp   |      0|  0|  50|         128|         128|
    |icmp_ln887_fu_108_p2  |   icmp   |      0|  0|  13|           9|           7|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 118|         178|         137|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  21|          4|    1|          4|
    |observed_output_TDATA_blk_n  |   9|          2|    1|          2|
    |t_V_reg_91                   |   9|          2|    9|         18|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  39|          8|   11|         24|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   3|   0|    3|          0|
    |i_V_reg_155  |   9|   0|    9|          0|
    |t_V_reg_91   |   9|   0|    9|          0|
    |temp_count   |  32|   0|   32|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  53|   0|   53|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+--------------------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |       Source Object      |    C Type    |
+------------------------+-----+-----+--------------+--------------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_none |         err_count        | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |         err_count        | return value |
|observed_output_TDATA   |  in |  128|     axis     | observed_output_V_data_V |    pointer   |
|observed_output_TVALID  |  in |    1|     axis     | observed_output_V_data_V |    pointer   |
|observed_output_TREADY  | out |    1|     axis     | observed_output_V_last_V |    pointer   |
|observed_output_TLAST   |  in |    1|     axis     | observed_output_V_last_V |    pointer   |
|observed_output_TKEEP   |  in |   16|     axis     | observed_output_V_keep_V |    pointer   |
|observed_output_TUSER   |  in |    7|     axis     | observed_output_V_user_V |    pointer   |
|error_count             | out |   32|    ap_none   |        error_count       |    pointer   |
|iteration_count         | out |   32|    ap_none   |      iteration_count     |    pointer   |
+------------------------+-----+-----+--------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %observed_output_V_data_V), !map !57"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %observed_output_V_keep_V), !map !63"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i7* %observed_output_V_user_V), !map !67"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %observed_output_V_last_V), !map !71"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %error_count), !map !75"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %iteration_count), !map !79"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @err_count_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %iteration_count, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [err_count/err_count.cpp:13]   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %error_count, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [err_count/err_count.cpp:14]   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [err_count/err_count.cpp:15]   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %observed_output_V_data_V, i16* %observed_output_V_keep_V, i7* %observed_output_V_user_V, i1* %observed_output_V_last_V, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [err_count/err_count.cpp:16]   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.65ns)   --->   "br label %1" [err_count/err_count.cpp:23]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%t_V = phi i9 [ 0, %0 ], [ %i_V, %._crit_edge ]"   --->   Operation 16 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.88ns)   --->   "%icmp_ln887 = icmp eq i9 %t_V, -32" [err_count/err_count.cpp:23]   --->   Operation 17 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.77ns)   --->   "%i_V = add i9 %t_V, 1" [err_count/err_count.cpp:23]   --->   Operation 19 'add' 'i_V' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %4, label %2" [err_count/err_count.cpp:23]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i9 %t_V to i64" [err_count/err_count.cpp:25]   --->   Operation 21 'zext' 'zext_ln544' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%expOutput_V_addr = getelementptr [480 x i128]* @expOutput_V, i64 0, i64 %zext_ln544" [err_count/err_count.cpp:25]   --->   Operation 22 'getelementptr' 'expOutput_V_addr' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (1.23ns)   --->   "%exp_out_V = load i128* %expOutput_V_addr, align 16" [err_count/err_count.cpp:25]   --->   Operation 23 'load' 'exp_out_V' <Predicate = (!icmp_ln887)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 128> <Depth = 480> <ROM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%temp_count_load = load i32* @temp_count, align 4" [err_count/err_count.cpp:31]   --->   Operation 24 'load' 'temp_count_load' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i32P(i32* %error_count, i32 %temp_count_load)" [err_count/err_count.cpp:31]   --->   Operation 25 'write' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [err_count/err_count.cpp:32]   --->   Operation 26 'ret' <Predicate = (icmp_ln887)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.54>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_2 = call { i128, i16, i7, i1 } @_ssdm_op_Read.axis.volatile.i128P.i16P.i7P.i1P(i128* %observed_output_V_data_V, i16* %observed_output_V_keep_V, i7* %observed_output_V_user_V, i1* %observed_output_V_last_V)" [err_count/err_count.cpp:24]   --->   Operation 27 'read' 'empty_2' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln883)   --->   "%tmp_data_V = extractvalue { i128, i16, i7, i1 } %empty_2, 0" [err_count/err_count.cpp:24]   --->   Operation 28 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (1.23ns)   --->   "%exp_out_V = load i128* %expOutput_V_addr, align 16" [err_count/err_count.cpp:25]   --->   Operation 29 'load' 'exp_out_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 128> <Depth = 480> <ROM>
ST_3 : Operation 30 [1/1] (1.30ns) (out node of the LUT)   --->   "%icmp_ln883 = icmp eq i128 %exp_out_V, %tmp_data_V" [err_count/err_count.cpp:26]   --->   Operation 30 'icmp' 'icmp_ln883' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln883, label %._crit_edge, label %3" [err_count/err_count.cpp:26]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%temp_count_load_1 = load i32* @temp_count, align 4" [err_count/err_count.cpp:27]   --->   Operation 32 'load' 'temp_count_load_1' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.01ns)   --->   "%add_ln27 = add nsw i32 %temp_count_load_1, 1" [err_count/err_count.cpp:27]   --->   Operation 33 'add' 'add_ln27' <Predicate = (!icmp_ln883)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "store i32 %add_ln27, i32* @temp_count, align 4" [err_count/err_count.cpp:27]   --->   Operation 34 'store' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br label %._crit_edge" [err_count/err_count.cpp:28]   --->   Operation 35 'br' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i9 %t_V to i32" [err_count/err_count.cpp:29]   --->   Operation 36 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i32P(i32* %iteration_count, i32 %zext_ln29)" [err_count/err_count.cpp:29]   --->   Operation 37 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [err_count/err_count.cpp:23]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ observed_output_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ observed_output_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ observed_output_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ observed_output_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ error_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iteration_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ expOutput_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ temp_count]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
spectopmodule_ln0  (spectopmodule    ) [ 0000]
specinterface_ln13 (specinterface    ) [ 0000]
specinterface_ln14 (specinterface    ) [ 0000]
specinterface_ln15 (specinterface    ) [ 0000]
specinterface_ln16 (specinterface    ) [ 0000]
br_ln23            (br               ) [ 0111]
t_V                (phi              ) [ 0011]
icmp_ln887         (icmp             ) [ 0011]
empty              (speclooptripcount) [ 0000]
i_V                (add              ) [ 0111]
br_ln23            (br               ) [ 0000]
zext_ln544         (zext             ) [ 0000]
expOutput_V_addr   (getelementptr    ) [ 0001]
temp_count_load    (load             ) [ 0000]
write_ln31         (write            ) [ 0000]
ret_ln32           (ret              ) [ 0000]
empty_2            (read             ) [ 0000]
tmp_data_V         (extractvalue     ) [ 0000]
exp_out_V          (load             ) [ 0000]
icmp_ln883         (icmp             ) [ 0011]
br_ln26            (br               ) [ 0000]
temp_count_load_1  (load             ) [ 0000]
add_ln27           (add              ) [ 0000]
store_ln27         (store            ) [ 0000]
br_ln28            (br               ) [ 0000]
zext_ln29          (zext             ) [ 0000]
write_ln29         (write            ) [ 0000]
br_ln23            (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="observed_output_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="observed_output_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="observed_output_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="observed_output_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="observed_output_V_user_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="observed_output_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="observed_output_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="observed_output_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="error_count">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="error_count"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="iteration_count">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iteration_count"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="expOutput_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expOutput_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="temp_count">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_count"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="err_count_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i32P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P.i16P.i7P.i1P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="write_ln31_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="32" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="empty_2_read_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="152" slack="0"/>
<pin id="61" dir="0" index="1" bw="128" slack="0"/>
<pin id="62" dir="0" index="2" bw="16" slack="0"/>
<pin id="63" dir="0" index="3" bw="7" slack="0"/>
<pin id="64" dir="0" index="4" bw="1" slack="0"/>
<pin id="65" dir="1" index="5" bw="152" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="write_ln29_write_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="0" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="74" dir="0" index="2" bw="9" slack="0"/>
<pin id="75" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="expOutput_V_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="128" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="9" slack="0"/>
<pin id="82" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expOutput_V_addr/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="9" slack="0"/>
<pin id="87" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_out_V/2 "/>
</bind>
</comp>

<comp id="91" class="1005" name="t_V_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="9" slack="1"/>
<pin id="93" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="t_V_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="9" slack="0"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_count_load/2 temp_count_load_1/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln887_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="9" slack="0"/>
<pin id="110" dir="0" index="1" bw="9" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_V_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="9" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="zext_ln544_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="9" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_data_V_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="152" slack="0"/>
<pin id="127" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln883_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="128" slack="0"/>
<pin id="131" dir="0" index="1" bw="128" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln883/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln27_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln27_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln29_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="1"/>
<pin id="149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/3 "/>
</bind>
</comp>

<comp id="155" class="1005" name="i_V_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="9" slack="0"/>
<pin id="157" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="160" class="1005" name="expOutput_V_addr_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="9" slack="1"/>
<pin id="162" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="expOutput_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="46" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="66"><net_src comp="48" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="59" pin=2"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="59" pin=3"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="59" pin=4"/></net>

<net id="76"><net_src comp="46" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="44" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="94"><net_src comp="34" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="95" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="112"><net_src comp="95" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="95" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="42" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="95" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="128"><net_src comp="59" pin="5"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="85" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="125" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="103" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="50" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="135" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="91" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="158"><net_src comp="114" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="163"><net_src comp="78" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="85" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: error_count | {2 }
	Port: iteration_count | {3 }
	Port: temp_count | {3 }
 - Input state : 
	Port: err_count : observed_output_V_data_V | {3 }
	Port: err_count : observed_output_V_keep_V | {3 }
	Port: err_count : observed_output_V_user_V | {3 }
	Port: err_count : observed_output_V_last_V | {3 }
	Port: err_count : expOutput_V | {2 3 }
	Port: err_count : temp_count | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln887 : 1
		i_V : 1
		br_ln23 : 2
		zext_ln544 : 1
		expOutput_V_addr : 2
		exp_out_V : 3
		write_ln31 : 1
	State 3
		icmp_ln883 : 1
		br_ln26 : 2
		add_ln27 : 1
		store_ln27 : 2
		write_ln29 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln887_fu_108   |    0    |    13   |
|          |    icmp_ln883_fu_129   |    0    |    50   |
|----------|------------------------|---------|---------|
|    add   |       i_V_fu_114       |    0    |    16   |
|          |     add_ln27_fu_135    |    0    |    39   |
|----------|------------------------|---------|---------|
|   write  | write_ln31_write_fu_52 |    0    |    0    |
|          | write_ln29_write_fu_71 |    0    |    0    |
|----------|------------------------|---------|---------|
|   read   |   empty_2_read_fu_59   |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln544_fu_120   |    0    |    0    |
|          |    zext_ln29_fu_147    |    0    |    0    |
|----------|------------------------|---------|---------|
|extractvalue|    tmp_data_V_fu_125   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   118   |
|----------|------------------------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|expOutput_V|    4   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |    4   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|expOutput_V_addr_reg_160|    9   |
|       i_V_reg_155      |    9   |
|       t_V_reg_91       |    9   |
+------------------------+--------+
|          Total         |   27   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_85 |  p0  |   2  |   9  |   18   ||    9    |
|    t_V_reg_91    |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   36   ||  1.312  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   118  |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   27   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   27   |   136  |
+-----------+--------+--------+--------+--------+
