Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Tue Nov  3 13:56:39 2020
| Host              : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file key_test_timing_summary_routed.rpt -pb key_test_timing_summary_routed.pb -rpx key_test_timing_summary_routed.rpx -warn_on_violation
| Design            : key_test
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     39.500        0.000                      0                    4        0.075        0.000                      0                    4       19.725        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                39.500        0.000                      0                    4        0.075        0.000                      0                    4       19.725        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.500ns  (required time - arrival time)
  Source:                 led_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.098ns (20.374%)  route 0.383ns (79.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns = ( 42.379 - 40.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.673ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.544ns (routing 0.643ns, distribution 0.901ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.585ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.544     3.062    clk_IBUF_BUFG
    SLICE_X14Y38         FDRE                                         r  led_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.160 r  led_r_reg[0]/Q
                         net (fo=1, routed)           0.383     3.543    led_r[0]
    SLICE_X14Y38         FDRE                                         r  led_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.353    42.379    clk_IBUF_BUFG
    SLICE_X14Y38         FDRE                                         r  led_r1_reg[0]/C
                         clock pessimism              0.673    43.051    
                         clock uncertainty           -0.035    43.016    
    SLICE_X14Y38         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027    43.043    led_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         43.043    
                         arrival time                          -3.543    
  -------------------------------------------------------------------
                         slack                                 39.500    

Slack (MET) :             39.503ns  (required time - arrival time)
  Source:                 led_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.098ns (20.502%)  route 0.380ns (79.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.388ns = ( 42.388 - 40.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.675ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.643ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.362ns (routing 0.585ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.555     3.073    clk_IBUF_BUFG
    SLICE_X14Y20         FDRE                                         r  led_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.171 r  led_r_reg[3]/Q
                         net (fo=1, routed)           0.380     3.551    led_r[3]
    SLICE_X14Y20         FDRE                                         r  led_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.362    42.388    clk_IBUF_BUFG
    SLICE_X14Y20         FDRE                                         r  led_r1_reg[3]/C
                         clock pessimism              0.675    43.062    
                         clock uncertainty           -0.035    43.027    
    SLICE_X14Y20         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027    43.054    led_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         43.054    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                 39.503    

Slack (MET) :             39.576ns  (required time - arrival time)
  Source:                 led_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.098ns (25.193%)  route 0.291ns (74.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 42.372 - 40.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.533ns (routing 0.643ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.585ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.533     3.051    clk_IBUF_BUFG
    SLICE_X14Y31         FDRE                                         r  led_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     3.149 r  led_r_reg[1]/Q
                         net (fo=1, routed)           0.291     3.440    led_r[1]
    SLICE_X14Y33         FDRE                                         r  led_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.346    42.372    clk_IBUF_BUFG
    SLICE_X14Y33         FDRE                                         r  led_r1_reg[1]/C
                         clock pessimism              0.653    43.025    
                         clock uncertainty           -0.035    42.989    
    SLICE_X14Y33         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027    43.016    led_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         43.016    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                 39.576    

Slack (MET) :             39.603ns  (required time - arrival time)
  Source:                 led_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.094ns (24.868%)  route 0.284ns (75.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.369ns = ( 42.369 - 40.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.533ns (routing 0.643ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.343ns (routing 0.585ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.279     1.279 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.279    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.279 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.490    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.518 r  clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.533     3.051    clk_IBUF_BUFG
    SLICE_X14Y31         FDRE                                         r  led_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.145 r  led_r_reg[2]/Q
                         net (fo=1, routed)           0.284     3.429    led_r[2]
    SLICE_X14Y31         FDRE                                         r  led_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    AB11                                              0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.827    40.827 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    40.827    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    40.827 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    41.002    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    41.026 r  clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           1.343    42.369    clk_IBUF_BUFG
    SLICE_X14Y31         FDRE                                         r  led_r1_reg[2]/C
                         clock pessimism              0.672    43.040    
                         clock uncertainty           -0.035    43.005    
    SLICE_X14Y31         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027    43.032    led_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         43.032    
                         arrival time                          -3.429    
  -------------------------------------------------------------------
                         slack                                 39.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 led_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.857%)  route 0.101ns (72.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Net Delay (Source):      0.776ns (routing 0.324ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.880ns (routing 0.358ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.776     1.682    clk_IBUF_BUFG
    SLICE_X14Y31         FDRE                                         r  led_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.721 r  led_r_reg[1]/Q
                         net (fo=1, routed)           0.101     1.822    led_r[1]
    SLICE_X14Y33         FDRE                                         r  led_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.880     2.053    clk_IBUF_BUFG
    SLICE_X14Y33         FDRE                                         r  led_r1_reg[1]/C
                         clock pessimism             -0.353     1.700    
    SLICE_X14Y33         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.746    led_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 led_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.037ns (26.241%)  route 0.104ns (73.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Net Delay (Source):      0.776ns (routing 0.324ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.878ns (routing 0.358ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.776     1.682    clk_IBUF_BUFG
    SLICE_X14Y31         FDRE                                         r  led_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.719 r  led_r_reg[2]/Q
                         net (fo=1, routed)           0.104     1.823    led_r[2]
    SLICE_X14Y31         FDRE                                         r  led_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.878     2.051    clk_IBUF_BUFG
    SLICE_X14Y31         FDRE                                         r  led_r1_reg[2]/C
                         clock pessimism             -0.364     1.688    
    SLICE_X14Y31         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.734    led_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 led_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.039ns (24.224%)  route 0.122ns (75.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Net Delay (Source):      0.786ns (routing 0.324ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.890ns (routing 0.358ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.786     1.692    clk_IBUF_BUFG
    SLICE_X14Y20         FDRE                                         r  led_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.731 r  led_r_reg[3]/Q
                         net (fo=1, routed)           0.122     1.853    led_r[3]
    SLICE_X14Y20         FDRE                                         r  led_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.890     2.063    clk_IBUF_BUFG
    SLICE_X14Y20         FDRE                                         r  led_r1_reg[3]/C
                         clock pessimism             -0.366     1.698    
    SLICE_X14Y20         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.744    led_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 led_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.926%)  route 0.124ns (76.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Net Delay (Source):      0.781ns (routing 0.324ns, distribution 0.457ns)
  Clock Net Delay (Destination): 0.883ns (routing 0.358ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.798     0.798 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.798    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.798 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.889    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.906 r  clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.781     1.687    clk_IBUF_BUFG
    SLICE_X14Y38         FDRE                                         r  led_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.726 r  led_r_reg[0]/Q
                         net (fo=1, routed)           0.124     1.850    led_r[0]
    SLICE_X14Y38         FDRE                                         r  led_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB11                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.041     1.041 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.041    clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.041 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.154    clk_IBUF
    BUFGCE_HDIO_X3Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.173 r  clk_IBUF_BUFG_inst/O
    X0Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.883     2.056    clk_IBUF_BUFG
    SLICE_X14Y38         FDRE                                         r  led_r1_reg[0]/C
                         clock pessimism             -0.364     1.693    
    SLICE_X14Y38         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.739    led_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         40.000      38.501     BUFGCE_HDIO_X3Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         40.000      39.450     SLICE_X14Y38      led_r1_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         40.000      39.450     SLICE_X14Y33      led_r1_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         40.000      39.450     SLICE_X14Y31      led_r1_reg[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         40.000      39.450     SLICE_X14Y20      led_r1_reg[3]/C
Min Period        n/a     FDRE/C    n/a            0.550         40.000      39.450     SLICE_X14Y38      led_r_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         40.000      39.450     SLICE_X14Y31      led_r_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         40.000      39.450     SLICE_X14Y31      led_r_reg[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         40.000      39.450     SLICE_X14Y20      led_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X14Y38      led_r1_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X14Y31      led_r1_reg[2]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X14Y38      led_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X14Y31      led_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X14Y31      led_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X14Y33      led_r1_reg[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X14Y33      led_r1_reg[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X14Y20      led_r1_reg[3]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X14Y20      led_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X14Y38      led_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X14Y38      led_r1_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X14Y38      led_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X14Y33      led_r1_reg[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X14Y33      led_r1_reg[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X14Y31      led_r1_reg[2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X14Y31      led_r1_reg[2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X14Y20      led_r1_reg[3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X14Y20      led_r1_reg[3]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X14Y38      led_r_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X14Y38      led_r_reg[0]/C



