
ubuntu-preinstalled/lsof:     file format elf32-littlearm


Disassembly of section .init:

000019c4 <.init>:
    19c4:	push	{r3, lr}
    19c8:	bl	1f70 <mbtowc@plt+0x58>
    19cc:	pop	{r3, pc}

Disassembly of section .plt:

000019d0 <calloc@plt-0x14>:
    19d0:	push	{lr}		; (str lr, [sp, #-4]!)
    19d4:	ldr	lr, [pc, #4]	; 19e0 <calloc@plt-0x4>
    19d8:	add	lr, pc, lr
    19dc:	ldr	pc, [lr, #8]!
    19e0:	ldrdeq	lr, [r2], -ip

000019e4 <calloc@plt>:
    19e4:	add	ip, pc, #0, 12
    19e8:	add	ip, ip, #188416	; 0x2e000
    19ec:	ldr	pc, [ip, #476]!	; 0x1dc

000019f0 <raise@plt>:
    19f0:	add	ip, pc, #0, 12
    19f4:	add	ip, ip, #188416	; 0x2e000
    19f8:	ldr	pc, [ip, #468]!	; 0x1d4

000019fc <getpwnam@plt>:
    19fc:	add	ip, pc, #0, 12
    1a00:	add	ip, ip, #188416	; 0x2e000
    1a04:	ldr	pc, [ip, #460]!	; 0x1cc

00001a08 <is_selinux_enabled@plt>:
    1a08:	add	ip, pc, #0, 12
    1a0c:	add	ip, ip, #188416	; 0x2e000
    1a10:	ldr	pc, [ip, #452]!	; 0x1c4

00001a14 <strcmp@plt>:
    1a14:	add	ip, pc, #0, 12
    1a18:	add	ip, ip, #188416	; 0x2e000
    1a1c:	ldr	pc, [ip, #444]!	; 0x1bc

00001a20 <__cxa_finalize@plt>:
    1a20:	add	ip, pc, #0, 12
    1a24:	add	ip, ip, #188416	; 0x2e000
    1a28:	ldr	pc, [ip, #436]!	; 0x1b4

00001a2c <rewinddir@plt>:
    1a2c:	add	ip, pc, #0, 12
    1a30:	add	ip, ip, #188416	; 0x2e000
    1a34:	ldr	pc, [ip, #428]!	; 0x1ac

00001a38 <strtol@plt>:
    1a38:	add	ip, pc, #0, 12
    1a3c:	add	ip, ip, #188416	; 0x2e000
    1a40:	ldr	pc, [ip, #420]!	; 0x1a4

00001a44 <getpwuid@plt>:
    1a44:	add	ip, pc, #0, 12
    1a48:	add	ip, ip, #188416	; 0x2e000
    1a4c:	ldr	pc, [ip, #412]!	; 0x19c

00001a50 <regerror@plt>:
    1a50:	add	ip, pc, #0, 12
    1a54:	add	ip, ip, #188416	; 0x2e000
    1a58:	ldr	pc, [ip, #404]!	; 0x194

00001a5c <read@plt>:
    1a5c:	add	ip, pc, #0, 12
    1a60:	add	ip, ip, #188416	; 0x2e000
    1a64:	ldr	pc, [ip, #396]!	; 0x18c

00001a68 <__read_chk@plt>:
    1a68:	add	ip, pc, #0, 12
    1a6c:	add	ip, ip, #188416	; 0x2e000
    1a70:	ldr	pc, [ip, #388]!	; 0x184

00001a74 <fflush@plt>:
    1a74:	add	ip, pc, #0, 12
    1a78:	add	ip, ip, #188416	; 0x2e000
    1a7c:	ldr	pc, [ip, #380]!	; 0x17c

00001a80 <getuid@plt>:
    1a80:	add	ip, pc, #0, 12
    1a84:	add	ip, ip, #188416	; 0x2e000
    1a88:	ldr	pc, [ip, #372]!	; 0x174

00001a8c <_setjmp@plt>:
    1a8c:	add	ip, pc, #0, 12
    1a90:	add	ip, ip, #188416	; 0x2e000
    1a94:	ldr	pc, [ip, #364]!	; 0x16c

00001a98 <free@plt>:
    1a98:	add	ip, pc, #0, 12
    1a9c:	add	ip, ip, #188416	; 0x2e000
    1aa0:	ldr	pc, [ip, #356]!	; 0x164

00001aa4 <fgets@plt>:
    1aa4:	add	ip, pc, #0, 12
    1aa8:	add	ip, ip, #188416	; 0x2e000
    1aac:	ldr	pc, [ip, #348]!	; 0x15c

00001ab0 <ferror@plt>:
    1ab0:	add	ip, pc, #0, 12
    1ab4:	add	ip, ip, #188416	; 0x2e000
    1ab8:	ldr	pc, [ip, #340]!	; 0x154

00001abc <inet_pton@plt>:
    1abc:	add	ip, pc, #0, 12
    1ac0:	add	ip, ip, #188416	; 0x2e000
    1ac4:	ldr	pc, [ip, #332]!	; 0x14c

00001ac8 <_exit@plt>:
    1ac8:	add	ip, pc, #0, 12
    1acc:	add	ip, ip, #188416	; 0x2e000
    1ad0:	ldr	pc, [ip, #324]!	; 0x144

00001ad4 <memcpy@plt>:
    1ad4:	add	ip, pc, #0, 12
    1ad8:	add	ip, ip, #188416	; 0x2e000
    1adc:	ldr	pc, [ip, #316]!	; 0x13c

00001ae0 <gethostbyname2@plt>:
    1ae0:	add	ip, pc, #0, 12
    1ae4:	add	ip, ip, #188416	; 0x2e000
    1ae8:	ldr	pc, [ip, #308]!	; 0x134

00001aec <signal@plt>:
    1aec:	add	ip, pc, #0, 12
    1af0:	add	ip, ip, #188416	; 0x2e000
    1af4:	ldr	pc, [ip, #300]!	; 0x12c

00001af8 <time@plt>:
    1af8:	add	ip, pc, #0, 12
    1afc:	add	ip, ip, #188416	; 0x2e000
    1b00:	ldr	pc, [ip, #292]!	; 0x124

00001b04 <sendmsg@plt>:
    1b04:	add	ip, pc, #0, 12
    1b08:	add	ip, ip, #188416	; 0x2e000
    1b0c:	ldr	pc, [ip, #284]!	; 0x11c

00001b10 <sleep@plt>:
    1b10:	add	ip, pc, #0, 12
    1b14:	add	ip, ip, #188416	; 0x2e000
    1b18:	ldr	pc, [ip, #276]!	; 0x114

00001b1c <gethostbyaddr@plt>:
    1b1c:	add	ip, pc, #0, 12
    1b20:	add	ip, ip, #188416	; 0x2e000
    1b24:	ldr	pc, [ip, #268]!	; 0x10c

00001b28 <__strncpy_chk@plt>:
    1b28:	add	ip, pc, #0, 12
    1b2c:	add	ip, ip, #188416	; 0x2e000
    1b30:	ldr	pc, [ip, #260]!	; 0x104

00001b34 <strdup@plt>:
    1b34:	add	ip, pc, #0, 12
    1b38:	add	ip, ip, #188416	; 0x2e000
    1b3c:	ldr	pc, [ip, #252]!	; 0xfc

00001b40 <__stack_chk_fail@plt>:
    1b40:	add	ip, pc, #0, 12
    1b44:	add	ip, ip, #188416	; 0x2e000
    1b48:	ldr	pc, [ip, #244]!	; 0xf4

00001b4c <alarm@plt>:
    1b4c:	add	ip, pc, #0, 12
    1b50:	add	ip, ip, #188416	; 0x2e000
    1b54:	ldr	pc, [ip, #236]!	; 0xec

00001b58 <realloc@plt>:
    1b58:	add	ip, pc, #0, 12
    1b5c:	add	ip, ip, #188416	; 0x2e000
    1b60:	ldr	pc, [ip, #228]!	; 0xe4

00001b64 <getservent@plt>:
    1b64:	add	ip, pc, #0, 12
    1b68:	add	ip, ip, #188416	; 0x2e000
    1b6c:	ldr	pc, [ip, #220]!	; 0xdc

00001b70 <regexec@plt>:
    1b70:	add	ip, pc, #0, 12
    1b74:	add	ip, ip, #188416	; 0x2e000
    1b78:	ldr	pc, [ip, #212]!	; 0xd4

00001b7c <wait@plt>:
    1b7c:	add	ip, pc, #0, 12
    1b80:	add	ip, ip, #188416	; 0x2e000
    1b84:	ldr	pc, [ip, #204]!	; 0xcc

00001b88 <strcasecmp@plt>:
    1b88:	add	ip, pc, #0, 12
    1b8c:	add	ip, ip, #188416	; 0x2e000
    1b90:	ldr	pc, [ip, #196]!	; 0xc4

00001b94 <geteuid@plt>:
    1b94:	add	ip, pc, #0, 12
    1b98:	add	ip, ip, #188416	; 0x2e000
    1b9c:	ldr	pc, [ip, #188]!	; 0xbc

00001ba0 <iswprint@plt>:
    1ba0:	add	ip, pc, #0, 12
    1ba4:	add	ip, ip, #188416	; 0x2e000
    1ba8:	ldr	pc, [ip, #180]!	; 0xb4

00001bac <mblen@plt>:
    1bac:	add	ip, pc, #0, 12
    1bb0:	add	ip, ip, #188416	; 0x2e000
    1bb4:	ldr	pc, [ip, #172]!	; 0xac

00001bb8 <readlink@plt>:
    1bb8:	add	ip, pc, #0, 12
    1bbc:	add	ip, ip, #188416	; 0x2e000
    1bc0:	ldr	pc, [ip, #164]!	; 0xa4

00001bc4 <getegid@plt>:
    1bc4:	add	ip, pc, #0, 12
    1bc8:	add	ip, ip, #188416	; 0x2e000
    1bcc:	ldr	pc, [ip, #156]!	; 0x9c

00001bd0 <fwrite@plt>:
    1bd0:	add	ip, pc, #0, 12
    1bd4:	add	ip, ip, #188416	; 0x2e000
    1bd8:	ldr	pc, [ip, #148]!	; 0x94

00001bdc <getxattr@plt>:
    1bdc:	add	ip, pc, #0, 12
    1be0:	add	ip, ip, #188416	; 0x2e000
    1be4:	ldr	pc, [ip, #140]!	; 0x8c

00001be8 <lseek64@plt>:
    1be8:	add	ip, pc, #0, 12
    1bec:	add	ip, ip, #188416	; 0x2e000
    1bf0:	ldr	pc, [ip, #132]!	; 0x84

00001bf4 <__ctype_get_mb_cur_max@plt>:
    1bf4:	add	ip, pc, #0, 12
    1bf8:	add	ip, ip, #188416	; 0x2e000
    1bfc:	ldr	pc, [ip, #124]!	; 0x7c

00001c00 <strcpy@plt>:
    1c00:	add	ip, pc, #0, 12
    1c04:	add	ip, ip, #188416	; 0x2e000
    1c08:	ldr	pc, [ip, #116]!	; 0x74

00001c0c <opendir@plt>:
    1c0c:	add	ip, pc, #0, 12
    1c10:	add	ip, ip, #188416	; 0x2e000
    1c14:	ldr	pc, [ip, #108]!	; 0x6c

00001c18 <fnmatch@plt>:
    1c18:	add	ip, pc, #0, 12
    1c1c:	add	ip, ip, #188416	; 0x2e000
    1c20:	ldr	pc, [ip, #100]!	; 0x64

00001c24 <open64@plt>:
    1c24:	add	ip, pc, #0, 12
    1c28:	add	ip, ip, #188416	; 0x2e000
    1c2c:	ldr	pc, [ip, #92]!	; 0x5c

00001c30 <puts@plt>:
    1c30:	add	ip, pc, #0, 12
    1c34:	add	ip, ip, #188416	; 0x2e000
    1c38:	ldr	pc, [ip, #84]!	; 0x54

00001c3c <malloc@plt>:
    1c3c:	add	ip, pc, #0, 12
    1c40:	add	ip, ip, #188416	; 0x2e000
    1c44:	ldr	pc, [ip, #76]!	; 0x4c

00001c48 <__libc_start_main@plt>:
    1c48:	add	ip, pc, #0, 12
    1c4c:	add	ip, ip, #188416	; 0x2e000
    1c50:	ldr	pc, [ip, #68]!	; 0x44

00001c54 <strerror@plt>:
    1c54:	add	ip, pc, #0, 12
    1c58:	add	ip, ip, #188416	; 0x2e000
    1c5c:	ldr	pc, [ip, #60]!	; 0x3c

00001c60 <strftime@plt>:
    1c60:	add	ip, pc, #0, 12
    1c64:	add	ip, ip, #188416	; 0x2e000
    1c68:	ldr	pc, [ip, #52]!	; 0x34

00001c6c <localtime@plt>:
    1c6c:	add	ip, pc, #0, 12
    1c70:	add	ip, ip, #188416	; 0x2e000
    1c74:	ldr	pc, [ip, #44]!	; 0x2c

00001c78 <getdtablesize@plt>:
    1c78:	add	ip, pc, #0, 12
    1c7c:	add	ip, ip, #188416	; 0x2e000
    1c80:	ldr	pc, [ip, #36]!	; 0x24

00001c84 <__ctype_tolower_loc@plt>:
    1c84:	add	ip, pc, #0, 12
    1c88:	add	ip, ip, #188416	; 0x2e000
    1c8c:	ldr	pc, [ip, #28]!

00001c90 <__gmon_start__@plt>:
    1c90:	add	ip, pc, #0, 12
    1c94:	add	ip, ip, #188416	; 0x2e000
    1c98:	ldr	pc, [ip, #20]!

00001c9c <kill@plt>:
    1c9c:	add	ip, pc, #0, 12
    1ca0:	add	ip, ip, #188416	; 0x2e000
    1ca4:	ldr	pc, [ip, #12]!

00001ca8 <__ctype_b_loc@plt>:
    1ca8:	add	ip, pc, #0, 12
    1cac:	add	ip, ip, #188416	; 0x2e000
    1cb0:	ldr	pc, [ip, #4]!

00001cb4 <getpid@plt>:
    1cb4:	add	ip, pc, #0, 12
    1cb8:	add	ip, ip, #184320	; 0x2d000
    1cbc:	ldr	pc, [ip, #4092]!	; 0xffc

00001cc0 <exit@plt>:
    1cc0:	add	ip, pc, #0, 12
    1cc4:	add	ip, ip, #184320	; 0x2d000
    1cc8:	ldr	pc, [ip, #4084]!	; 0xff4

00001ccc <strtoul@plt>:
    1ccc:	add	ip, pc, #0, 12
    1cd0:	add	ip, ip, #184320	; 0x2d000
    1cd4:	ldr	pc, [ip, #4076]!	; 0xfec

00001cd8 <strlen@plt>:
    1cd8:	add	ip, pc, #0, 12
    1cdc:	add	ip, ip, #184320	; 0x2d000
    1ce0:	ldr	pc, [ip, #4068]!	; 0xfe4

00001ce4 <strchr@plt>:
    1ce4:	add	ip, pc, #0, 12
    1ce8:	add	ip, ip, #184320	; 0x2d000
    1cec:	ldr	pc, [ip, #4060]!	; 0xfdc

00001cf0 <getpagesize@plt>:
    1cf0:	add	ip, pc, #0, 12
    1cf4:	add	ip, ip, #184320	; 0x2d000
    1cf8:	ldr	pc, [ip, #4052]!	; 0xfd4

00001cfc <__errno_location@plt>:
    1cfc:	add	ip, pc, #0, 12
    1d00:	add	ip, ip, #184320	; 0x2d000
    1d04:	ldr	pc, [ip, #4044]!	; 0xfcc

00001d08 <setservent@plt>:
    1d08:	add	ip, pc, #0, 12
    1d0c:	add	ip, ip, #184320	; 0x2d000
    1d10:	ldr	pc, [ip, #4036]!	; 0xfc4

00001d14 <getservbyname@plt>:
    1d14:	add	ip, pc, #0, 12
    1d18:	add	ip, ip, #184320	; 0x2d000
    1d1c:	ldr	pc, [ip, #4028]!	; 0xfbc

00001d20 <strncasecmp@plt>:
    1d20:	add	ip, pc, #0, 12
    1d24:	add	ip, ip, #184320	; 0x2d000
    1d28:	ldr	pc, [ip, #4020]!	; 0xfb4

00001d2c <snprintf@plt>:
    1d2c:	add	ip, pc, #0, 12
    1d30:	add	ip, ip, #184320	; 0x2d000
    1d34:	ldr	pc, [ip, #4012]!	; 0xfac

00001d38 <setvbuf@plt>:
    1d38:	add	ip, pc, #0, 12
    1d3c:	add	ip, ip, #184320	; 0x2d000
    1d40:	ldr	pc, [ip, #4004]!	; 0xfa4

00001d44 <getservbyport@plt>:
    1d44:	add	ip, pc, #0, 12
    1d48:	add	ip, ip, #184320	; 0x2d000
    1d4c:	ldr	pc, [ip, #3996]!	; 0xf9c

00001d50 <getgid@plt>:
    1d50:	add	ip, pc, #0, 12
    1d54:	add	ip, ip, #184320	; 0x2d000
    1d58:	ldr	pc, [ip, #3988]!	; 0xf94

00001d5c <memset@plt>:
    1d5c:	add	ip, pc, #0, 12
    1d60:	add	ip, ip, #184320	; 0x2d000
    1d64:	ldr	pc, [ip, #3980]!	; 0xf8c

00001d68 <putchar@plt>:
    1d68:	add	ip, pc, #0, 12
    1d6c:	add	ip, ip, #184320	; 0x2d000
    1d70:	ldr	pc, [ip, #3972]!	; 0xf84

00001d74 <strncpy@plt>:
    1d74:	add	ip, pc, #0, 12
    1d78:	add	ip, ip, #184320	; 0x2d000
    1d7c:	ldr	pc, [ip, #3964]!	; 0xf7c

00001d80 <strtoull@plt>:
    1d80:	add	ip, pc, #0, 12
    1d84:	add	ip, ip, #184320	; 0x2d000
    1d88:	ldr	pc, [ip, #3956]!	; 0xf74

00001d8c <fgetc@plt>:
    1d8c:	add	ip, pc, #0, 12
    1d90:	add	ip, ip, #184320	; 0x2d000
    1d94:	ldr	pc, [ip, #3948]!	; 0xf6c

00001d98 <__printf_chk@plt>:
    1d98:	add	ip, pc, #0, 12
    1d9c:	add	ip, ip, #184320	; 0x2d000
    1da0:	ldr	pc, [ip, #3940]!	; 0xf64

00001da4 <write@plt>:
    1da4:	add	ip, pc, #0, 12
    1da8:	add	ip, ip, #184320	; 0x2d000
    1dac:	ldr	pc, [ip, #3932]!	; 0xf5c

00001db0 <__fprintf_chk@plt>:
    1db0:	add	ip, pc, #0, 12
    1db4:	add	ip, ip, #184320	; 0x2d000
    1db8:	ldr	pc, [ip, #3924]!	; 0xf54

00001dbc <access@plt>:
    1dbc:	add	ip, pc, #0, 12
    1dc0:	add	ip, ip, #184320	; 0x2d000
    1dc4:	ldr	pc, [ip, #3916]!	; 0xf4c

00001dc8 <fclose@plt>:
    1dc8:	add	ip, pc, #0, 12
    1dcc:	add	ip, ip, #184320	; 0x2d000
    1dd0:	ldr	pc, [ip, #3908]!	; 0xf44

00001dd4 <pipe@plt>:
    1dd4:	add	ip, pc, #0, 12
    1dd8:	add	ip, ip, #184320	; 0x2d000
    1ddc:	ldr	pc, [ip, #3900]!	; 0xf3c

00001de0 <clnt_create@plt>:
    1de0:	add	ip, pc, #0, 12
    1de4:	add	ip, ip, #184320	; 0x2d000
    1de8:	ldr	pc, [ip, #3892]!	; 0xf34

00001dec <__longjmp_chk@plt>:
    1dec:	add	ip, pc, #0, 12
    1df0:	add	ip, ip, #184320	; 0x2d000
    1df4:	ldr	pc, [ip, #3884]!	; 0xf2c

00001df8 <setlocale@plt>:
    1df8:	add	ip, pc, #0, 12
    1dfc:	add	ip, ip, #184320	; 0x2d000
    1e00:	ldr	pc, [ip, #3876]!	; 0xf24

00001e04 <fork@plt>:
    1e04:	add	ip, pc, #0, 12
    1e08:	add	ip, ip, #184320	; 0x2d000
    1e0c:	ldr	pc, [ip, #3868]!	; 0xf1c

00001e10 <getrpcbynumber@plt>:
    1e10:	add	ip, pc, #0, 12
    1e14:	add	ip, ip, #184320	; 0x2d000
    1e18:	ldr	pc, [ip, #3860]!	; 0xf14

00001e1c <strrchr@plt>:
    1e1c:	add	ip, pc, #0, 12
    1e20:	add	ip, ip, #184320	; 0x2d000
    1e24:	ldr	pc, [ip, #3852]!	; 0xf0c

00001e28 <fputc@plt>:
    1e28:	add	ip, pc, #0, 12
    1e2c:	add	ip, ip, #184320	; 0x2d000
    1e30:	ldr	pc, [ip, #3844]!	; 0xf04

00001e34 <readdir64@plt>:
    1e34:	add	ip, pc, #0, 12
    1e38:	add	ip, ip, #184320	; 0x2d000
    1e3c:	ldr	pc, [ip, #3836]!	; 0xefc

00001e40 <regcomp@plt>:
    1e40:	add	ip, pc, #0, 12
    1e44:	add	ip, ip, #184320	; 0x2d000
    1e48:	ldr	pc, [ip, #3828]!	; 0xef4

00001e4c <putc@plt>:
    1e4c:	add	ip, pc, #0, 12
    1e50:	add	ip, ip, #184320	; 0x2d000
    1e54:	ldr	pc, [ip, #3820]!	; 0xeec

00001e58 <fopen64@plt>:
    1e58:	add	ip, pc, #0, 12
    1e5c:	add	ip, ip, #184320	; 0x2d000
    1e60:	ldr	pc, [ip, #3812]!	; 0xee4

00001e64 <qsort@plt>:
    1e64:	add	ip, pc, #0, 12
    1e68:	add	ip, ip, #184320	; 0x2d000
    1e6c:	ldr	pc, [ip, #3804]!	; 0xedc

00001e70 <inet_ntop@plt>:
    1e70:	add	ip, pc, #0, 12
    1e74:	add	ip, ip, #184320	; 0x2d000
    1e78:	ldr	pc, [ip, #3796]!	; 0xed4

00001e7c <socket@plt>:
    1e7c:	add	ip, pc, #0, 12
    1e80:	add	ip, ip, #184320	; 0x2d000
    1e84:	ldr	pc, [ip, #3788]!	; 0xecc

00001e88 <umask@plt>:
    1e88:	add	ip, pc, #0, 12
    1e8c:	add	ip, ip, #184320	; 0x2d000
    1e90:	ldr	pc, [ip, #3780]!	; 0xec4

00001e94 <__xstat64@plt>:
    1e94:	add	ip, pc, #0, 12
    1e98:	add	ip, ip, #184320	; 0x2d000
    1e9c:	ldr	pc, [ip, #3772]!	; 0xebc

00001ea0 <getpidcon@plt>:
    1ea0:	add	ip, pc, #0, 12
    1ea4:	add	ip, ip, #184320	; 0x2d000
    1ea8:	ldr	pc, [ip, #3764]!	; 0xeb4

00001eac <fputs@plt>:
    1eac:	add	ip, pc, #0, 12
    1eb0:	add	ip, ip, #184320	; 0x2d000
    1eb4:	ldr	pc, [ip, #3756]!	; 0xeac

00001eb8 <strncmp@plt>:
    1eb8:	add	ip, pc, #0, 12
    1ebc:	add	ip, ip, #184320	; 0x2d000
    1ec0:	ldr	pc, [ip, #3748]!	; 0xea4

00001ec4 <abort@plt>:
    1ec4:	add	ip, pc, #0, 12
    1ec8:	add	ip, ip, #184320	; 0x2d000
    1ecc:	ldr	pc, [ip, #3740]!	; 0xe9c

00001ed0 <recv@plt>:
    1ed0:	add	ip, pc, #0, 12
    1ed4:	add	ip, ip, #184320	; 0x2d000
    1ed8:	ldr	pc, [ip, #3732]!	; 0xe94

00001edc <close@plt>:
    1edc:	add	ip, pc, #0, 12
    1ee0:	add	ip, ip, #184320	; 0x2d000
    1ee4:	ldr	pc, [ip, #3724]!	; 0xe8c

00001ee8 <__lxstat64@plt>:
    1ee8:	add	ip, pc, #0, 12
    1eec:	add	ip, ip, #184320	; 0x2d000
    1ef0:	ldr	pc, [ip, #3716]!	; 0xe84

00001ef4 <endservent@plt>:
    1ef4:	add	ip, pc, #0, 12
    1ef8:	add	ip, ip, #184320	; 0x2d000
    1efc:	ldr	pc, [ip, #3708]!	; 0xe7c

00001f00 <closedir@plt>:
    1f00:	add	ip, pc, #0, 12
    1f04:	add	ip, ip, #184320	; 0x2d000
    1f08:	ldr	pc, [ip, #3700]!	; 0xe74

00001f0c <__snprintf_chk@plt>:
    1f0c:	add	ip, pc, #0, 12
    1f10:	add	ip, ip, #184320	; 0x2d000
    1f14:	ldr	pc, [ip, #3692]!	; 0xe6c

00001f18 <mbtowc@plt>:
    1f18:	add	ip, pc, #0, 12
    1f1c:	add	ip, ip, #184320	; 0x2d000
    1f20:	ldr	pc, [ip, #3684]!	; 0xe64

Disassembly of section .text:

00001f28 <.text>:
    1f28:	bleq	3e06c <mbtowc@plt+0x3c154>
    1f2c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1f30:	strbtmi	fp, [sl], -r2, lsl #24
    1f34:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1f38:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1f3c:	ldrmi	sl, [sl], #776	; 0x308
    1f40:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1f44:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1f48:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1f4c:			; <UNDEFINED> instruction: 0xf85a4b06
    1f50:	stmdami	r6, {r0, r1, ip, sp}
    1f54:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1f58:	mrc	7, 3, APSR_nzcv, cr6, cr15, {7}
    1f5c:	svc	0x00b2f7ff
    1f60:	andeq	sp, r2, ip, asr ip
    1f64:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1f68:	andeq	r0, r0, ip, lsr r3
    1f6c:	muleq	r0, r0, r3
    1f70:	ldr	r3, [pc, #20]	; 1f8c <mbtowc@plt+0x74>
    1f74:	ldr	r2, [pc, #20]	; 1f90 <mbtowc@plt+0x78>
    1f78:	add	r3, pc, r3
    1f7c:	ldr	r2, [r3, r2]
    1f80:	cmp	r2, #0
    1f84:	bxeq	lr
    1f88:	b	1c90 <__gmon_start__@plt>
    1f8c:	andeq	sp, r2, ip, lsr ip
    1f90:	andeq	r0, r0, r0, lsl r3
    1f94:	blmi	1d3fb4 <mbtowc@plt+0x1d209c>
    1f98:	bmi	1d3180 <mbtowc@plt+0x1d1268>
    1f9c:	addmi	r4, r3, #2063597568	; 0x7b000000
    1fa0:	andle	r4, r3, sl, ror r4
    1fa4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1fa8:	ldrmi	fp, [r8, -r3, lsl #2]
    1fac:	svclt	0x00004770
    1fb0:	andeq	lr, r2, r0, asr r3
    1fb4:	andeq	lr, r2, ip, asr #6
    1fb8:	andeq	sp, r2, r8, lsl ip
    1fbc:	strdeq	r0, [r0], -ip
    1fc0:	stmdbmi	r9, {r3, fp, lr}
    1fc4:	bmi	2531ac <mbtowc@plt+0x251294>
    1fc8:	bne	2531b4 <mbtowc@plt+0x25129c>
    1fcc:	svceq	0x00cb447a
    1fd0:			; <UNDEFINED> instruction: 0x01a1eb03
    1fd4:	andle	r1, r3, r9, asr #32
    1fd8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1fdc:	ldrmi	fp, [r8, -r3, lsl #2]
    1fe0:	svclt	0x00004770
    1fe4:	andeq	lr, r2, r4, lsr #6
    1fe8:	andeq	lr, r2, r0, lsr #6
    1fec:	andeq	sp, r2, ip, ror #23
    1ff0:	andeq	r0, r0, r8, lsl #8
    1ff4:	blmi	2af41c <mbtowc@plt+0x2ad504>
    1ff8:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1ffc:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2000:	blmi	2705b4 <mbtowc@plt+0x26e69c>
    2004:	ldrdlt	r5, [r3, -r3]!
    2008:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    200c:			; <UNDEFINED> instruction: 0xf7ff6818
    2010:			; <UNDEFINED> instruction: 0xf7ffed08
    2014:	blmi	1c1f18 <mbtowc@plt+0x1c0000>
    2018:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    201c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2020:	strdeq	lr, [r2], -r2
    2024:			; <UNDEFINED> instruction: 0x0002dbbc
    2028:	strdeq	r0, [r0], -r4
    202c:	strdeq	sp, [r2], -r6
    2030:	ldrdeq	lr, [r2], -r2
    2034:	svclt	0x0000e7c4
    2038:	svcmi	0x00f0e92d
    203c:	blmi	fecee258 <mbtowc@plt+0xfecec340>
    2040:			; <UNDEFINED> instruction: 0x461a447b
    2044:	blmi	feca6c58 <mbtowc@plt+0xfeca4d40>
    2048:	ldmdavs	sp, {r0, r1, r4, r6, r7, fp, ip, lr}
    204c:	blmi	fec6e4c8 <mbtowc@plt+0xfec6c5b0>
    2050:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2054:	andlt	fp, r5, r3, lsl r1
    2058:	svchi	0x00f0e8bd
    205c:			; <UNDEFINED> instruction: 0xf6402108
    2060:			; <UNDEFINED> instruction: 0xf7ff70fe
    2064:	blmi	feb3d36c <mbtowc@plt+0xfeb3b454>
    2068:	subsvs	r4, r8, fp, ror r4
    206c:	tstcs	r8, r0, ror #6
    2070:	addvs	pc, r0, pc, asr #8
    2074:	ldc	7, cr15, [r6], #1020	; 0x3fc
    2078:	ldrbtmi	r4, [fp], #-2984	; 0xfffff458
    207c:	stmdacs	r0, {r3, r4, r7, sp, lr}
    2080:	tstcs	r8, r4, lsr r0
    2084:	addvs	pc, r0, pc, asr #8
    2088:	stc	7, cr15, [ip], #1020	; 0x3fc
    208c:	ldrbtmi	r4, [fp], #-2980	; 0xfffff45c
    2090:	stmdacs	r0, {r3, r4, r6, r7, sp, lr}
    2094:	tstcs	r8, ip, lsr r0
    2098:	addpl	pc, r0, pc, asr #8
    209c:	stc	7, cr15, [r2], #1020	; 0x3fc
    20a0:	ldrbtmi	r4, [fp], #-2976	; 0xfffff460
    20a4:	stmdacs	r0, {r3, r4, r8, sp, lr}
    20a8:	blmi	fe7f61c0 <mbtowc@plt+0xfe7f42a8>
    20ac:	andcs	r4, r1, #2063597568	; 0x7b000000
    20b0:			; <UNDEFINED> instruction: 0xf8df601a
    20b4:	ldrbtmi	r8, [r8], #632	; 0x278
    20b8:	ldrbtmi	r4, [fp], #-2973	; 0xfffff463
    20bc:	ldrbtmi	r4, [pc], #-3997	; 20c4 <mbtowc@plt+0x1ac>
    20c0:	ldrbtmi	r4, [lr], #-3741	; 0xfffff163
    20c4:			; <UNDEFINED> instruction: 0xe11f469b
    20c8:	stmdbls	r3, {r2, r3, r4, r7, r8, r9, fp, lr}
    20cc:	bmi	fe718400 <mbtowc@plt+0xfe7164e8>
    20d0:			; <UNDEFINED> instruction: 0xf6405888
    20d4:	andls	r7, r0, #-536870897	; 0xe000000f
    20d8:	bmi	fe69c14c <mbtowc@plt+0xfe69a234>
    20dc:	tstcs	r1, sl, ror r4
    20e0:			; <UNDEFINED> instruction: 0xf7ff6800
    20e4:	andcs	lr, r1, r6, ror #28
    20e8:			; <UNDEFINED> instruction: 0xf821f011
    20ec:	stmdbls	r3, {r0, r1, r4, r7, r8, r9, fp, lr}
    20f0:	bmi	fe4d8424 <mbtowc@plt+0xfe4d650c>
    20f4:	vst2.32	{d21-d22}, [pc], r8
    20f8:	andls	r6, r0, #128, 4
    20fc:	bmi	fe49c170 <mbtowc@plt+0xfe49a258>
    2100:	tstcs	r1, sl, ror r4
    2104:			; <UNDEFINED> instruction: 0xf7ff6800
    2108:	andcs	lr, r1, r4, asr lr
    210c:			; <UNDEFINED> instruction: 0xf80ff011
    2110:	stmdbls	r3, {r1, r3, r7, r8, r9, fp, lr}
    2114:	bmi	fe298448 <mbtowc@plt+0xfe296530>
    2118:	vst2.32	{d21-d22}, [pc], r8
    211c:	andls	r6, r0, #128, 4
    2120:	bmi	fe29c194 <mbtowc@plt+0xfe29a27c>
    2124:	tstcs	r1, sl, ror r4
    2128:			; <UNDEFINED> instruction: 0xf7ff6800
    212c:	andcs	lr, r1, r2, asr #28
    2130:			; <UNDEFINED> instruction: 0xfffdf010
    2134:	stmdbls	r3, {r0, r7, r8, r9, fp, lr}
    2138:	bmi	fe05846c <mbtowc@plt+0xfe056554>
    213c:	vst2.32	{d21-d22}, [pc], r8
    2140:	andls	r5, r0, #128, 4
    2144:	bmi	fe09c1b8 <mbtowc@plt+0xfe09a2a0>
    2148:	tstcs	r1, sl, ror r4
    214c:			; <UNDEFINED> instruction: 0xf7ff6800
    2150:	andcs	lr, r1, r0, lsr lr
    2154:			; <UNDEFINED> instruction: 0xffebf010
    2158:	stmdacs	r0, {r3, r5, fp, sp, lr}
    215c:	adchi	pc, r6, r0
    2160:			; <UNDEFINED> instruction: 0x9010f8d6
    2164:	orrpl	pc, r0, pc, asr #8
    2168:	blx	133e1b4 <mbtowc@plt+0x133c29c>
    216c:	stmibeq	r0, {r0, r3, r8, r9, fp, sp, lr, pc}^
    2170:	movwcc	r6, #6515	; 0x1973
    2174:	adc	r6, r3, r3, ror r1
    2178:	movtlt	r6, #47723	; 0xba6b
    217c:	stmdbvs	r9!, {r0, r1, r3, r5, r8, fp, sp, lr}^
    2180:	stccs	3, cr15, [fp], {195}	; 0xc3
    2184:	vld1.64	{d11-d14}, [r1 :64], r8
    2188:			; <UNDEFINED> instruction: 0xf022627f
    218c:	b	10829d0 <mbtowc@plt+0x1080ab8>
    2190:	bleq	6c29c8 <mbtowc@plt+0x6c0ab0>
    2194:	movwpl	lr, #6723	; 0x1a43
    2198:	mvnseq	pc, #35	; 0x23
    219c:	movwcc	r4, #4867	; 0x1303
    21a0:	movwcc	pc, #15106	; 0x3b02	; <UNPREDICTABLE>
    21a4:	ldrmi	r6, [r3], #-2730	; 0xfffff556
    21a8:	ldmibcs	r7!, {r0, r1, r2, r6, r9, sl, ip, sp, lr, pc}
    21ac:			; <UNDEFINED> instruction: 0xf903fb09
    21b0:	stmdbeq	r2, {r0, r3, r5, ip, sp, lr, pc}
    21b4:	stmdbpl	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    21b8:	ldmdbpl	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    21bc:	ldrdeq	pc, [r4], -fp
    21c0:	stmibeq	r9, {r8, r9, fp, sp, lr, pc}^
    21c4:			; <UNDEFINED> instruction: 0x3018f8db
    21c8:			; <UNDEFINED> instruction: 0xf8cb3301
    21cc:	rsbs	r3, r7, r8, lsl r0
    21d0:	stmdbvs	r9!, {r0, r1, r3, r5, r8, fp, sp, lr}^
    21d4:	stccs	3, cr15, [fp], {195}	; 0xc3
    21d8:	vld1.64	{d11-d14}, [r1 :64], r8
    21dc:			; <UNDEFINED> instruction: 0xf022627f
    21e0:	b	1082a24 <mbtowc@plt+0x1080b0c>
    21e4:	bleq	6c2a1c <mbtowc@plt+0x6c0b04>
    21e8:	movwpl	lr, #6723	; 0x1a43
    21ec:	mvnseq	pc, #35	; 0x23
    21f0:	movwcc	r4, #4867	; 0x1303
    21f4:	movwcc	pc, #15106	; 0x3b02	; <UNPREDICTABLE>
    21f8:	ldmibcs	r7!, {r0, r1, r2, r6, r9, sl, ip, sp, lr, pc}
    21fc:	vqrdmulh.s<illegal width 8>	d15, d3, d9
    2200:	stmdbeq	r9, {r0, r1, r6, r7, r8, r9, ip, sp, lr, pc}
    2204:	ldrdeq	pc, [ip], -r8
    2208:	stmibeq	r9, {r8, r9, fp, sp, lr, pc}^
    220c:			; <UNDEFINED> instruction: 0x301cf8d8
    2210:			; <UNDEFINED> instruction: 0xf8c83301
    2214:	subs	r3, r3, ip, lsl r0
    2218:	vld1.8	{d6-d7}, [r3 :128], fp
    221c:			; <UNDEFINED> instruction: 0xf5b34380
    2220:	cmnle	sp, r0, lsl #30
    2224:			; <UNDEFINED> instruction: 0xf8d5692b
    2228:	vmov.i32	d28, #180	; 0x000000b4
    222c:	blx	17ca660 <mbtowc@plt+0x17c8748>
    2230:	stmibvs	sl!, {r0, r1, r7, r9, fp, ip, sp, lr, pc}
    2234:	stmdbcs	fp, {r1, r6, r7, r8, r9, ip, sp, lr, pc}
    2238:	mcr2	10, 4, pc, cr2, cr15, {2}	; <UNPREDICTABLE>
    223c:	rsbsvs	pc, pc, ip, lsr #8
    2240:	andeq	pc, pc, r0, lsr #32
    2244:	bleq	6d2e6c <mbtowc@plt+0x6d0f54>
    2248:	movwpl	lr, #51779	; 0xca43
    224c:	mvnseq	pc, #35	; 0x23
    2250:	tsteq	sl, r3, asr #20
    2254:	blx	e662 <mbtowc@plt+0xc74a>
    2258:	stmibvs	fp!, {r0, r8, ip}^
    225c:	cmnvs	pc, #587202560	; 0x23000000	; <UNPREDICTABLE>
    2260:	movweq	pc, #61475	; 0xf023	; <UNPREDICTABLE>
    2264:	stmdbeq	r9, {r0, r1, r6, r9, fp, sp, lr, pc}
    2268:	stmibvs	fp!, {r1, r4, r8, r9, fp}^
    226c:	andpl	lr, r3, #270336	; 0x42000
    2270:	rscseq	pc, pc, #34	; 0x22
    2274:	vmlseq.f32	s28, s28, s4
    2278:	mvfeqs	f7, #0.5
    227c:	vmla.f64	d15, d14, d9
    2280:	bvs	fea534c0 <mbtowc@plt+0xfea515a8>
    2284:			; <UNDEFINED> instruction: 0xf647448e
    2288:	blx	24c96e <mbtowc@plt+0x24aa56>
    228c:			; <UNDEFINED> instruction: 0xf3c9f90e
    2290:	ldmvs	r8!, {r0, r3, r8, fp}
    2294:	stmibeq	r9, {r8, r9, fp, sp, lr, pc}^
    2298:	movwcc	r6, #6715	; 0x1a3b
    229c:	and	r6, pc, fp, lsr r2	; <UNPREDICTABLE>
    22a0:	andpl	pc, r0, r9, asr #17
    22a4:	andcc	pc, r4, r9, asr #17
    22a8:	stcle	12, cr2, [r9], #-8
    22ac:	cdpne	4, 6, cr3, cr3, cr1, {0}
    22b0:			; <UNDEFINED> instruction: 0xf43f2c02
    22b4:	blcs	ae040 <mbtowc@plt+0xac128>
    22b8:	blcs	36578 <mbtowc@plt+0x34660>
    22bc:	svcge	0x004cf43f
    22c0:	ldrdcc	pc, [r0], -r9
    22c4:	rscle	r2, fp, r0, lsl #22
    22c8:			; <UNDEFINED> instruction: 0xf7ff2008
    22cc:	teqlt	r0, r8	; <illegal shifter operand>
    22d0:			; <UNDEFINED> instruction: 0xf8d96005
    22d4:	subvs	r2, r2, r4
    22d8:	andeq	pc, r4, r9, asr #17
    22dc:	blmi	5fc274 <mbtowc@plt+0x5fa35c>
    22e0:	stmiapl	fp, {r0, r1, r8, fp, ip, pc}^
    22e4:	bmi	59c358 <mbtowc@plt+0x59a440>
    22e8:	ldmdavs	r0, {r1, r3, r7, fp, ip, lr}
    22ec:	andls	r6, r0, #2752512	; 0x2a0000
    22f0:	ldrbtmi	r4, [sl], #-2584	; 0xfffff5e8
    22f4:			; <UNDEFINED> instruction: 0xf7ff2101
    22f8:	andcs	lr, r1, ip, asr sp
    22fc:			; <UNDEFINED> instruction: 0xff17f010
    2300:	vstrcs	d6, [r0, #-692]	; 0xfffffd4c
    2304:	mcrge	4, 5, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
    2308:	ldrb	r2, [r0, r1, lsl #8]
    230c:	andeq	sp, r2, r8, ror fp
    2310:	andeq	r0, r0, r4, lsl r3
    2314:	andeq	lr, r2, r0, lsr #5
    2318:	andeq	lr, r2, r8, lsl #5
    231c:	andeq	lr, r2, r6, ror r2
    2320:	andeq	lr, r2, r2, ror #4
    2324:	andeq	lr, r2, lr, asr #4
    2328:	andeq	lr, r2, r4, asr #4
    232c:	andeq	lr, r2, sl, lsr r2
    2330:	andeq	lr, r2, r6, lsr r2
    2334:	andeq	lr, r2, r2, lsr r2
    2338:	andeq	lr, r2, lr, lsr #4
    233c:	andeq	r0, r0, r0, ror #4
    2340:	andeq	r0, r0, r8, asr #5
    2344:	andeq	r8, r1, r4, asr #2
    2348:	andeq	r8, r1, r8, asr r1
    234c:	andeq	r8, r1, r8, ror #2
    2350:	andeq	r8, r1, ip, ror r1
    2354:	andeq	r8, r1, r6
    2358:	svcmi	0x00f0e92d
    235c:	strmi	fp, [r5], -r7, lsl #1
    2360:			; <UNDEFINED> instruction: 0x46994696
    2364:	ldrbtmi	r4, [pc], #-4064	; 236c <mbtowc@plt+0x454>
    2368:	ldrbtmi	r4, [sl], #-2784	; 0xfffff520
    236c:	ldmpl	r3, {r5, r6, r7, r8, r9, fp, lr}^
    2370:	movwls	r6, #22555	; 0x581b
    2374:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2378:	mvfnee	f1, f2
    237c:			; <UNDEFINED> instruction: 0x2601bf18
    2380:	svclt	0x00142802
    2384:			; <UNDEFINED> instruction: 0xf0062300
    2388:	blcs	2f94 <mbtowc@plt+0x107c>
    238c:	addhi	pc, sl, r0
    2390:	ldrbtmi	r4, [fp], #-3032	; 0xfffff428
    2394:	strcs	r6, [r0], #-2395	; 0xfffff6a5
    2398:	cmnle	r4, r0, lsl #22
    239c:	andeq	lr, r5, r3, asr sl
    23a0:	msrhi	SPSR_fsxc, r0, asr #32
    23a4:	ldrbtmi	r4, [fp], #-3028	; 0xfffff42c
    23a8:	blcs	1cc1c <mbtowc@plt+0x1ad04>
    23ac:			; <UNDEFINED> instruction: 0xf1b9bf18
    23b0:			; <UNDEFINED> instruction: 0xf0000f00
    23b4:	blmi	ff462914 <mbtowc@plt+0xff4609fc>
    23b8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    23bc:	bcs	2062c <mbtowc@plt+0x1e714>
    23c0:	mrshi	pc, SPSR	; <UNPREDICTABLE>
    23c4:	ldmdbhi	r2, {r0, r1, r4, r6, r7, r8, fp, sp, lr, pc}
    23c8:	ldmpl	sl!, {r0, r2, r3, r6, r7, r9, fp, lr}
    23cc:	strmi	lr, [r0, #-2514]	; 0xfffff62e
    23d0:	svclt	0x000845a9
    23d4:			; <UNDEFINED> instruction: 0xf04045a0
    23d8:	ldfvcd	f0, [sl], {68}	; 0x44
    23dc:			; <UNDEFINED> instruction: 0xf0002a00
    23e0:	ldmvc	sl, {r6, r8, pc}^
    23e4:	rscseq	pc, sp, #2
    23e8:			; <UNDEFINED> instruction: 0xf0402a01
    23ec:	vsra.u8	d24, d26, #8
    23f0:	blx	17ca824 <mbtowc@plt+0x17c890c>
    23f4:	ldmib	r3, {r3, r7, sl, fp, ip, sp, lr, pc}^
    23f8:			; <UNDEFINED> instruction: 0xf3caab14
    23fc:	blx	17cac30 <mbtowc@plt+0x17c8d18>
    2400:	ldmib	r3, {r1, r3, r7, sl, ip, sp, lr, pc}^
    2404:	vld1.8	{d5-d7}, [r9 :64], r6
    2408:			; <UNDEFINED> instruction: 0xf02e6e7f
    240c:	b	1385c50 <mbtowc@plt+0x1383d38>
    2410:	b	13c281c <mbtowc@plt+0x13c0904>
    2414:	b	10cf07c <mbtowc@plt+0x10cd164>
    2418:			; <UNDEFINED> instruction: 0xf0235309
    241c:	b	10c3420 <mbtowc@plt+0x10c1508>
    2420:	movwcc	r0, #4876	; 0x130c
    2424:	movwcc	pc, #15105	; 0x3b01	; <UNPREDICTABLE>
    2428:	cmnvs	pc, fp, lsr #8	; <UNPREDICTABLE>
    242c:	tsteq	pc, r1, lsr #32	; <UNPREDICTABLE>
    2430:	b	13d307c <mbtowc@plt+0x13d1164>
    2434:	b	108eca4 <mbtowc@plt+0x108cd8c>
    2438:			; <UNDEFINED> instruction: 0xf022520b
    243c:			; <UNDEFINED> instruction: 0x432202ff
    2440:	blx	4ec4e <mbtowc@plt+0x4cd36>
    2444:	ldrmi	r2, [sl], #-514	; 0xfffffdfe
    2448:			; <UNDEFINED> instruction: 0xf647442a
    244c:	blx	cb332 <mbtowc@plt+0xc941a>
    2450:	vsubw.u8	<illegal reg q15.5>, <illegal reg q1.5>, d2
    2454:	bmi	feac3080 <mbtowc@plt+0xfeac1168>
    2458:	ldmvs	r1, {r1, r3, r4, r5, r6, sl, lr}
    245c:	biceq	lr, r3, r1, lsl fp
    2460:	sbcshi	pc, pc, r0, asr #32
    2464:	blmi	fea3a860 <mbtowc@plt+0xfea38948>
    2468:	ldmdbvs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
    246c:	orrpl	pc, r0, pc, asr #8
    2470:	ldrdhi	pc, [r8], -sp
    2474:			; <UNDEFINED> instruction: 0xf0114640
    2478:	bl	5c0794 <mbtowc@plt+0x5be87c>
    247c:	smlabtle	r4, r0, r6, r0
    2480:	movwcs	r4, #1588	; 0x634
    2484:	ldmdavs	r6!, {r1, r3, r7, r8, r9, sl, sp, lr, pc}^
    2488:	ldmdavs	r4!, {r1, r2, r4, r6, r8, ip, sp, pc}
    248c:	rscsle	r2, sl, r0, lsl #24
    2490:	strbmi	r6, [r0], -r1, lsr #16
    2494:	b	fefc0498 <mbtowc@plt+0xfefbe580>
    2498:	mvnsle	r2, r0, lsl #16
    249c:	ldrb	r2, [sp, -r2, lsl #6]!
    24a0:	ldrb	r2, [fp, -r0, lsl #6]!
    24a4:	vsub.i8	d2, d0, d1
    24a8:	blmi	fe622918 <mbtowc@plt+0xfe620a00>
    24ac:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    24b0:	suble	r2, r5, r0, lsl #22
    24b4:	ldmpl	fp!, {r0, r4, r7, r8, r9, fp, lr}^
    24b8:	ldmvc	sl, {r0, r1, r3, r4, fp, sp, lr}
    24bc:	rsbsle	r2, r8, r0, lsl #20
    24c0:			; <UNDEFINED> instruction: 0xf00278da
    24c4:	bcs	430c0 <mbtowc@plt+0x411a8>
    24c8:	ldmib	r3, {r0, r2, r4, r5, r6, r8, ip, lr, pc}^
    24cc:	vorr.i32	d16, #130	; 0x00000082
    24d0:	sbclt	r2, r4, #-1342177280	; 0xb0000000
    24d4:	blge	5bcc28 <mbtowc@plt+0x5bad10>
    24d8:	cmnvs	pc, #553648128	; 0x21000000	; <UNPREDICTABLE>
    24dc:	movweq	pc, #61475	; 0xf023	; <UNPREDICTABLE>
    24e0:	bleq	d3150 <mbtowc@plt+0xd1238>
    24e4:	movwpl	lr, #6723	; 0x1a43
    24e8:	mvnseq	pc, #35	; 0x23
    24ec:	movwcc	r4, #4899	; 0x1323
    24f0:	movwcc	pc, #15106	; 0x3b02	; <UNPREDICTABLE>
    24f4:			; <UNDEFINED> instruction: 0xf6474453
    24f8:	blx	30d7de <mbtowc@plt+0x30b8c6>
    24fc:			; <UNDEFINED> instruction: 0xf023f303
    2500:	ldreq	r0, [fp, #-770]	; 0xfffffcfe
    2504:	bmi	fe085978 <mbtowc@plt+0xfe083a60>
    2508:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    250c:	biceq	lr, r3, #18432	; 0x4800
    2510:			; <UNDEFINED> instruction: 0x464ad053
    2514:	ldmdavs	fp, {r0, sp, lr, pc}^
    2518:	ldmdavs	ip, {r0, r1, r7, r8, ip, sp, pc}
    251c:	rscsle	r2, sl, r0, lsl #24
    2520:	stmdbhi	r4, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
    2524:	svclt	0x00084549
    2528:	mvnsle	r4, r0, asr #10
    252c:	stmdbhi	sl, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
    2530:	svclt	0x000845cb
    2534:	mvnle	r4, r2, asr #11
    2538:	adc	r2, r2, r1, lsl #6
    253c:	mul	r0, r1, r6
    2540:	cfstrscs	mvf2, [r1, #-0]
    2544:	blmi	1cf6af0 <mbtowc@plt+0x1cf4bd8>
    2548:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    254c:			; <UNDEFINED> instruction: 0xf0002b00
    2550:	blmi	1aa27b8 <mbtowc@plt+0x1aa08a0>
    2554:			; <UNDEFINED> instruction: 0xf8d358fb
    2558:			; <UNDEFINED> instruction: 0xf8988000
    255c:	blcs	e56c <mbtowc@plt+0xc654>
    2560:	addhi	pc, lr, r0
    2564:	blge	4bcccc <mbtowc@plt+0x4badb4>
    2568:	andcs	pc, fp, #671088643	; 0x28000003
    256c:			; <UNDEFINED> instruction: 0xf18afa5f
    2570:	cmnvs	pc, #721420288	; 0x2b000000	; <UNPREDICTABLE>
    2574:	movweq	pc, #61475	; 0xf023	; <UNPREDICTABLE>
    2578:	b	13d31e8 <mbtowc@plt+0x13d12d0>
    257c:	b	10cf1ec <mbtowc@plt+0x10cd2d4>
    2580:			; <UNDEFINED> instruction: 0xf023530b
    2584:	movwmi	r0, #46079	; 0xb3ff
    2588:	blx	8f196 <mbtowc@plt+0x8d27e>
    258c:			; <UNDEFINED> instruction: 0xf6473303
    2590:	blx	24cc76 <mbtowc@plt+0x24ad5e>
    2594:	vsubw.u8	<illegal reg q15.5>, <illegal reg q1.5>, d3
    2598:	blmi	17c49c4 <mbtowc@plt+0x17c2aac>
    259c:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    25a0:	stmibeq	r9, {r0, r1, r4, r8, r9, fp, sp, lr, pc}^
    25a4:	addshi	pc, r1, r0
    25a8:	strls	r4, [r3, #-1612]	; 0xfffff9b4
    25ac:			; <UNDEFINED> instruction: 0x46f14635
    25b0:	strcs	lr, [r0], #-25	; 0xffffffe7
    25b4:	strcs	lr, [r0], #-1989	; 0xfffff83b
    25b8:	ldrmi	lr, [ip], -r3, asr #15
    25bc:			; <UNDEFINED> instruction: 0xf1b9e7c1
    25c0:	svclt	0x00140f00
    25c4:	movwcs	r4, #1579	; 0x62b
    25c8:			; <UNDEFINED> instruction: 0xf8d9b15b
    25cc:	cmplt	r2, ip
    25d0:	ldrdeq	pc, [r0], -r9
    25d4:	ldmdavs	r1!, {r3, r5, r8, ip, sp, pc}^
    25d8:			; <UNDEFINED> instruction: 0xf7ffb119
    25dc:	stmdacs	r0, {r1, r2, r3, r5, r6, sl, fp, sp, lr, pc}
    25e0:	stmdavs	r4!, {r0, r3, r4, r5, r6, ip, lr, pc}^
    25e4:	stmdavs	r6!, {r2, r4, r5, r7, r8, ip, sp, pc}
    25e8:	rscsle	r2, sl, r0, lsl #28
    25ec:	movwcs	lr, #18902	; 0x49d6
    25f0:	svclt	0x0008459b
    25f4:			; <UNDEFINED> instruction: 0xd1f44592
    25f8:	ldrsbtcc	pc, [r4], -r8	; <UNPREDICTABLE>
    25fc:	sbcsle	r2, lr, r1, lsr #22
    2600:	blcs	1d3d4 <mbtowc@plt+0x1b4bc>
    2604:	blvs	16f6798 <mbtowc@plt+0x16f4880>
    2608:	rscle	r2, sl, r1, lsr #22
    260c:	stcls	6, cr4, [r3, #-208]	; 0xffffff30
    2610:	eors	r4, r6, fp, lsr #12
    2614:	movwcs	r4, #1588	; 0x634
    2618:	movwcs	lr, #51	; 0x33
    261c:	stmdavs	r9, {r1, r2, r3, r4, r5, r7, r9, sl, sp, lr, pc}^
    2620:	stmdavs	ip, {r0, r3, r4, r5, r6, r7, r8, ip, sp, pc}
    2624:	rscsle	r2, sl, r0, lsl #24
    2628:	movwcs	lr, #18900	; 0x49d4
    262c:	svclt	0x00084599
    2630:			; <UNDEFINED> instruction: 0xd1f44590
    2634:	movwcs	lr, #27092	; 0x69d4
    2638:	svclt	0x0008459b
    263c:			; <UNDEFINED> instruction: 0xd1ee4592
    2640:	movwcs	lr, #43476	; 0xa9d4
    2644:	svclt	0x0008429e
    2648:			; <UNDEFINED> instruction: 0xd1e84295
    264c:	blmi	cfa6c8 <mbtowc@plt+0xcf87b0>
    2650:	stmdbls	r2, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    2654:			; <UNDEFINED> instruction: 0xf7ff6818
    2658:	ldrdcs	lr, [r1], -r4
    265c:	andcs	fp, r1, ip, lsl #2
    2660:	bmi	bdb2e8 <mbtowc@plt+0xbd93d0>
    2664:	blmi	893854 <mbtowc@plt+0x89193c>
    2668:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    266c:	subsmi	r9, sl, r5, lsl #22
    2670:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2674:	andlt	sp, r7, r6, lsr r1
    2678:	svchi	0x00f0e8bd
    267c:			; <UNDEFINED> instruction: 0xe7f04618
    2680:	blcs	8b288 <mbtowc@plt+0x89370>
    2684:	blcs	36a18 <mbtowc@plt+0x34b00>
    2688:	bvs	18f6a70 <mbtowc@plt+0x18f4b58>
    268c:	rscle	r2, r6, r0, lsl #22
    2690:	ldmpl	r9!, {r2, r5, r8, r9, fp, lr}^
    2694:	ldmpl	r8!, {r0, r5, r8, r9, fp, lr}^
    2698:	bmi	8dc82c <mbtowc@plt+0x8da914>
    269c:	stmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
    26a0:			; <UNDEFINED> instruction: 0xf7ff6800
    26a4:	stmiavs	r3!, {r2, r6, r8, r9, fp, sp, lr, pc}
    26a8:	sbcsle	r2, r8, r0, lsl #22
    26ac:			; <UNDEFINED> instruction: 0xf012a804
    26b0:	stmiavs	r3!, {r0, r1, r2, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    26b4:	blmi	7672c0 <mbtowc@plt+0x7653a8>
    26b8:	movwls	r4, #1147	; 0x47b
    26bc:	mvnscc	pc, #79	; 0x4f
    26c0:	stmdbls	r4, {r0, r9, sp}
    26c4:	stc	7, cr15, [r2], #-1020	; 0xfffffc04
    26c8:	movwcs	lr, #1993	; 0x7c9
    26cc:			; <UNDEFINED> instruction: 0x4634e7d9
    26d0:	strtmi	r9, [fp], -r3, lsl #26
    26d4:			; <UNDEFINED> instruction: 0x4634e7d5
    26d8:	strtmi	r9, [fp], -r3, lsl #26
    26dc:	strcs	lr, [r0], #-2001	; 0xfffff82f
    26e0:	ldrb	r4, [fp], -r3, lsr #12
    26e4:	b	b406e8 <mbtowc@plt+0xb3e7d0>
    26e8:	andeq	sp, r2, r2, asr r8
    26ec:	andeq	sp, r2, lr, asr #16
    26f0:	andeq	r0, r0, r4, lsr r2
    26f4:	andeq	sp, r2, lr, asr pc
    26f8:	andeq	sp, r2, sl, asr #30
    26fc:	ldrdeq	r0, [r0], -ip
    2700:	andeq	r0, r0, r8, ror #5
    2704:	muleq	r2, r8, lr
    2708:	andeq	sp, r2, r8, lsl #29
    270c:	andeq	sp, r2, r4, asr #28
    2710:	andeq	sp, r2, r8, ror #27
    2714:	andeq	sp, r2, r8, lsr #27
    2718:	andeq	sp, r2, r4, asr sp
    271c:	andeq	r0, r0, r0, asr #4
    2720:	andeq	sp, r2, r4, asr r5
    2724:	andeq	r0, r0, r0, asr r3
    2728:	andeq	fp, r1, r8, ror r2
    272c:	andeq	r7, r1, ip, ror #24
    2730:	adclt	fp, r6, r0, ror r5
    2734:	stcmi	6, cr4, [r2, #-80]!	; 0xffffffb0
    2738:	stmdami	r2!, {r0, r2, r3, r4, r5, r6, sl, lr}
    273c:	bmi	893924 <mbtowc@plt+0x891a0c>
    2740:	ldmdavs	r2, {r1, r7, fp, ip, lr}
    2744:			; <UNDEFINED> instruction: 0xf04f9225
    2748:	blcs	182f50 <mbtowc@plt+0x181038>
    274c:	bmi	7f681c <mbtowc@plt+0x7f4904>
    2750:	stmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    2754:	vmul.i<illegal width 8>	q11, <illegal reg q1.5>, d1[2]
    2758:	sbcslt	r2, lr, #11
    275c:	b	10c53d0 <mbtowc@plt+0x10c34b8>
    2760:			; <UNDEFINED> instruction: 0xf0235301
    2764:	teqmi	r3, #-67108861	; 0xfc000003
    2768:	vld2.8	{d9-d12}, [r1], r3
    276c:			; <UNDEFINED> instruction: 0xf023637f
    2770:	movwmi	r0, #13071	; 0x330f
    2774:	andls	r9, r1, #134217728	; 0x8000000
    2778:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
    277c:	orrcs	r9, r0, #0, 6
    2780:	ldrmi	r2, [r9], -r1, lsl #4
    2784:	ldrtmi	sl, [r0], -r5, lsl #28
    2788:	bl	ff04078c <mbtowc@plt+0xff03e874>
    278c:	stmiapl	fp!, {r0, r4, r8, r9, fp, lr}^
    2790:	ldmdavs	r9, {r1, r5, r9, sl, lr}
    2794:			; <UNDEFINED> instruction: 0xf0114630
    2798:	bmi	40192c <mbtowc@plt+0x3ffa14>
    279c:	blmi	29398c <mbtowc@plt+0x291a74>
    27a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    27a4:	subsmi	r9, sl, r5, lsr #22
    27a8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    27ac:	andcs	sp, r1, r5, lsl #2
    27b0:	ldcllt	0, cr11, [r0, #-152]!	; 0xffffff68
    27b4:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
    27b8:			; <UNDEFINED> instruction: 0xf7ffe7cb
    27bc:	svclt	0x0000e9c2
    27c0:	andeq	sp, r2, r0, lsl #9
    27c4:	andeq	sp, r2, ip, ror r4
    27c8:	andeq	r0, r0, r4, lsr r2
    27cc:	andeq	r7, r1, r0, ror #23
    27d0:			; <UNDEFINED> instruction: 0x00017bba
    27d4:	andeq	r0, r0, r8, lsl #7
    27d8:	andeq	sp, r2, ip, lsl r4
    27dc:	andeq	r7, r1, r6, ror fp
    27e0:			; <UNDEFINED> instruction: 0x4604b5f8
    27e4:	b	1e407e8 <mbtowc@plt+0x1e3e8d0>
    27e8:	stmdacs	r1, {r3, r5, r8, r9, ip, sp, pc}
    27ec:	mcrne	0, 2, sp, cr7, cr15, {0}
    27f0:	tstcs	r0, r0, lsr #12
    27f4:	strmi	r4, [ip], -sp, lsl #12
    27f8:	mcrrmi	6, 4, pc, pc, cr14	; <UNPREDICTABLE>
    27fc:	stclvs	6, cr15, [r4], {196}	; 0xc4
    2800:	cdpeq	0, 0, cr15, cr13, cr15, {2}
    2804:			; <UNDEFINED> instruction: 0xf8107803
    2808:	blx	ce416 <mbtowc@plt+0xcc4fe>
    280c:	blx	fe33f41e <mbtowc@plt+0xfe33d506>
    2810:	strbne	r2, [sl, r1, lsl #12]
    2814:	adceq	lr, r6, #198656	; 0x30800
    2818:	andsne	pc, r2, #14336	; 0x3800
    281c:			; <UNDEFINED> instruction: 0x405d4093
    2820:	tstcc	r3, r1, lsl #8
    2824:	blle	ffb5331c <mbtowc@plt+0xffb51404>
    2828:	rsbseq	pc, pc, r5
    282c:	stmdavc	r0!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    2830:	rsbseq	pc, pc, r0
    2834:	strdcs	lr, [r0], -sl
    2838:	push	{r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    283c:	strdlt	r4, [r3], r0
    2840:			; <UNDEFINED> instruction: 0xf8df4680
    2844:	ldrbtmi	sl, [sl], #268	; 0x10c
    2848:	b	11c084c <mbtowc@plt+0x11be934>
    284c:	rsbsle	r2, ip, r0, lsl #16
    2850:	strmi	r4, [r7], -r4, lsl #12
    2854:	strtmi	r1, [r8], -r5, asr #24
    2858:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    285c:			; <UNDEFINED> instruction: 0x4621b118
    2860:	strtmi	r2, [r5], -r0, lsl #8
    2864:	blmi	efa8e8 <mbtowc@plt+0xef89d0>
    2868:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    286c:			; <UNDEFINED> instruction: 0xf85a4a3a
    2870:	strls	r0, [r0, #-2]
    2874:	bmi	e5c8e8 <mbtowc@plt+0xe5a9d0>
    2878:	tstcs	r1, sl, ror r4
    287c:			; <UNDEFINED> instruction: 0xf7ff6800
    2880:	mulcs	r1, r8, sl
    2884:	mrrc2	0, 1, pc, r3, cr0	; <UNPREDICTABLE>
    2888:	svceq	0x0004f1b9
    288c:	blx	17f24a4 <mbtowc@plt+0x17f058c>
    2890:	ldrbtmi	pc, [r4], -fp, lsl #13	; <UNPREDICTABLE>
    2894:	lfmle	f4, 4, [r7, #-676]!	; 0xfffffd5c
    2898:	ldrmi	r1, [sl], -fp, ror #24
    289c:	strcc	r5, [r1], #-1350	; 0xfffffaba
    28a0:	sfmle	f4, 2, [sp, #-668]	; 0xfffffd64
    28a4:			; <UNDEFINED> instruction: 0x4623461d
    28a8:	andvs	pc, r4, r8, lsl r8	; <UNPREDICTABLE>
    28ac:	mvnsle	r2, ip, asr lr
    28b0:	mvfeqs	f7, f4
    28b4:	ble	ffb53fb4 <mbtowc@plt+0xffb5209c>
    28b8:	andeq	lr, r4, #8, 22	; 0x2000
    28bc:	bcs	20a0c <mbtowc@plt+0x1eaf4>
    28c0:	movwcc	sp, #4328	; 0x10e8
    28c4:			; <UNDEFINED> instruction: 0xf04f4443
    28c8:			; <UNDEFINED> instruction: 0xf04f0b00
    28cc:			; <UNDEFINED> instruction: 0xf1a20901
    28d0:	blx	17c5998 <mbtowc@plt+0x17c3a80>
    28d4:			; <UNDEFINED> instruction: 0xf1bcfc8c
    28d8:	ldmle	r5, {r0, r1, r2, r8, r9, sl, fp}^
    28dc:	bl	911a4 <mbtowc@plt+0x8f28c>
    28e0:			; <UNDEFINED> instruction: 0xf1090bcb
    28e4:			; <UNDEFINED> instruction: 0xf8130901
    28e8:			; <UNDEFINED> instruction: 0xf1b92f01
    28ec:	svclt	0x00cc0f03
    28f0:	stceq	0, cr15, [r0], {79}	; 0x4f
    28f4:	stceq	0, cr15, [r1], {79}	; 0x4f
    28f8:	svclt	0x00082a00
    28fc:	stceq	0, cr15, [r0], {79}	; 0x4f
    2900:	svceq	0x0000f1bc
    2904:	ldr	sp, [pc, r3, ror #3]!
    2908:	stmdbeq	r0, {r0, r8, ip, sp, lr, pc}^
    290c:	bleq	107ed18 <mbtowc@plt+0x107ce00>
    2910:			; <UNDEFINED> instruction: 0xf7ff4659
    2914:	tstlt	r8, r2, lsr #18
    2918:	ldr	r4, [sp, r9, asr #12]!
    291c:			; <UNDEFINED> instruction: 0xf85a4b0d
    2920:	ldmdavs	fp, {r0, r1, ip, sp}
    2924:			; <UNDEFINED> instruction: 0xf85a4a0c
    2928:	ldmdavs	r0, {r1, sp}
    292c:	andlt	pc, r0, sp, asr #17
    2930:	ldrbtmi	r4, [sl], #-2571	; 0xfffff5f5
    2934:			; <UNDEFINED> instruction: 0xf7ff2101
    2938:	andcs	lr, r1, ip, lsr sl
    293c:	blx	ffdfe986 <mbtowc@plt+0xffdfca6e>
    2940:	strpl	r2, [r3], #768	; 0x300
    2944:	pop	{r0, r1, ip, sp, pc}
    2948:	strdcs	r8, [r0], -r0
    294c:	svclt	0x0000e7fa
    2950:	andeq	sp, r2, r2, ror r3
    2954:	andeq	r0, r0, r0, ror #4
    2958:	andeq	r0, r0, r8, asr #5
    295c:	ldrdeq	r7, [r1], -r0
    2960:	andeq	r7, r1, sl, asr #20
    2964:	svcmi	0x00f0e92d
    2968:	cfstr32mi	mvfx15, [r1, #692]!	; 0x2b4
    296c:			; <UNDEFINED> instruction: 0xf8dfb09d
    2970:	ldrbtmi	r9, [r9], #2852	; 0xb24
    2974:			; <UNDEFINED> instruction: 0x43a1f50d
    2978:			; <UNDEFINED> instruction: 0xf8df336c
    297c:	ldrbtmi	r1, [r9], #-2844	; 0xfffff4e4
    2980:	blcs	640d04 <mbtowc@plt+0x63edec>
    2984:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    2988:			; <UNDEFINED> instruction: 0xf04f601a
    298c:			; <UNDEFINED> instruction: 0xf8df0200
    2990:	ldrbtmi	r3, [fp], #-2832	; 0xfffff4f0
    2994:			; <UNDEFINED> instruction: 0xb1af681f
    2998:			; <UNDEFINED> instruction: 0x43a1f50d
    299c:			; <UNDEFINED> instruction: 0xf8df336c
    29a0:	ldrbtmi	r1, [r9], #-2820	; 0xfffff4fc
    29a4:	bcs	ffd40d28 <mbtowc@plt+0xffd3ee10>
    29a8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    29ac:	subsmi	r6, r1, sl, lsl r8
    29b0:	andeq	pc, r0, #79	; 0x4f
    29b4:	strbhi	pc, [ip, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
    29b8:			; <UNDEFINED> instruction: 0xf50d4638
    29bc:	andslt	r4, sp, r1, lsr #27
    29c0:	svchi	0x00f0e8bd
    29c4:	bcc	ff840d48 <mbtowc@plt+0xff83ee30>
    29c8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    29cc:	blcs	275f0 <mbtowc@plt+0x256d8>
    29d0:			; <UNDEFINED> instruction: 0xf8dfd1e2
    29d4:	ldrbtmi	r3, [fp], #-2776	; 0xfffff528
    29d8:			; <UNDEFINED> instruction: 0xf8df9301
    29dc:	ldrbtmi	r3, [fp], #-2772	; 0xfffff52c
    29e0:	vst2.8	{d25-d28}, [pc], r0
    29e4:	andcs	r5, r1, #128, 6
    29e8:	ldcge	6, cr4, [r9], #-100	; 0xffffff9c
    29ec:			; <UNDEFINED> instruction: 0xf7ff4620
    29f0:			; <UNDEFINED> instruction: 0xf8dfea8e
    29f4:	ldrbtmi	r2, [sl], #-2752	; 0xfffff540
    29f8:	movwls	r2, #769	; 0x301
    29fc:	movweq	pc, #33026	; 0x8102	; <UNPREDICTABLE>
    2a00:			; <UNDEFINED> instruction: 0xf8df320c
    2a04:	ldrbtmi	r1, [r9], #-2740	; 0xfffff54c
    2a08:			; <UNDEFINED> instruction: 0xf0024620
    2a0c:			; <UNDEFINED> instruction: 0x463efa99
    2a10:			; <UNDEFINED> instruction: 0xf10d9705
    2a14:			; <UNDEFINED> instruction: 0xf1a808f0
    2a18:			; <UNDEFINED> instruction: 0xf8df050c
    2a1c:	ldrbtmi	r3, [fp], #-2720	; 0xfffff560
    2a20:			; <UNDEFINED> instruction: 0xf8df9306
    2a24:	ldrbtmi	r3, [fp], #-2716	; 0xfffff564
    2a28:	tstcc	r8, #671088640	; 0x28000000
    2a2c:			; <UNDEFINED> instruction: 0xf8df930b
    2a30:	ldrbtmi	r3, [fp], #-2708	; 0xfffff56c
    2a34:	strbmi	r9, [fp], -ip, lsl #6
    2a38:			; <UNDEFINED> instruction: 0x468346b9
    2a3c:			; <UNDEFINED> instruction: 0xf000469a
    2a40:	stmiavs	r3!, {r0, r2, r4, r5, sl, fp, ip, sp, pc}
    2a44:			; <UNDEFINED> instruction: 0xb32b9309
    2a48:	movwcs	r9, #5637	; 0x1605
    2a4c:	blls	167674 <mbtowc@plt+0x16575c>
    2a50:	blcs	be0ac4 <mbtowc@plt+0xbdebac>
    2a54:			; <UNDEFINED> instruction: 0x464ebf18
    2a58:	strthi	pc, [r8], #-64	; 0xffffffc0
    2a5c:			; <UNDEFINED> instruction: 0xf7ff9805
    2a60:	andls	lr, pc, ip, lsr r9	; <UNPREDICTABLE>
    2a64:	bcc	1840de8 <mbtowc@plt+0x183eed0>
    2a68:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    2a6c:	eorsle	r2, ip, r0, lsl #24
    2a70:	eors	r4, r1, r6, lsl #12
    2a74:	movwls	r9, #35591	; 0x8b07
    2a78:			; <UNDEFINED> instruction: 0xf0114630
    2a7c:	andls	pc, r5, pc, lsr #24
    2a80:	blls	16efe8 <mbtowc@plt+0x16d0d0>
    2a84:	mlale	r2, lr, r2, r4
    2a88:			; <UNDEFINED> instruction: 0xf7ff4630
    2a8c:	blls	1fcaac <mbtowc@plt+0x1fab94>
    2a90:	ldrb	r9, [ip, r9, lsl #6]
    2a94:	movwls	r2, #33537	; 0x8301
    2a98:			; <UNDEFINED> instruction: 0xf8dfe7ee
    2a9c:			; <UNDEFINED> instruction: 0xf85a3a30
    2aa0:	ldmdavs	fp, {r0, r1, ip, sp}
    2aa4:	blls	16ef18 <mbtowc@plt+0x16d000>
    2aa8:	ldrmi	r9, [lr], -r5, lsl #12
    2aac:			; <UNDEFINED> instruction: 0xf8dfe3fe
    2ab0:			; <UNDEFINED> instruction: 0xf85a3a20
    2ab4:	ldmdavs	fp, {r0, r1, ip, sp}
    2ab8:	tstcs	r1, ip, lsr #4
    2abc:	beq	540e40 <mbtowc@plt+0x53ef28>
    2ac0:			; <UNDEFINED> instruction: 0xf7ff4478
    2ac4:	blls	17cce4 <mbtowc@plt+0x17adcc>
    2ac8:	ldrmi	r9, [lr], -r5, lsl #12
    2acc:	blls	1fba8c <mbtowc@plt+0x1f9b74>
    2ad0:	ldr	r9, [ip, r9, lsl #6]!
    2ad4:	smlaltblt	r6, r4, r4, fp
    2ad8:	adcsmi	r6, r3, #14876672	; 0xe30000
    2adc:	stmdavs	r1!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    2ae0:			; <UNDEFINED> instruction: 0xf7fe9805
    2ae4:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    2ae8:			; <UNDEFINED> instruction: 0xf858d1f4
    2aec:	ldmvs	lr, {r2, r3, r4, r5, r6, sl, fp, ip, sp}
    2af0:	stmibne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2af4:			; <UNDEFINED> instruction: 0x46304479
    2af8:	stmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2afc:			; <UNDEFINED> instruction: 0xf0002800
    2b00:			; <UNDEFINED> instruction: 0xf8df8085
    2b04:	ldrbtmi	r1, [r9], #-2520	; 0xfffff628
    2b08:			; <UNDEFINED> instruction: 0xf7ff4630
    2b0c:	stmdacs	r0, {r1, r2, r3, r4, r5, fp, sp, lr, pc}
    2b10:			; <UNDEFINED> instruction: 0xf8dfd07c
    2b14:	ldrbtmi	r1, [r9], #-2508	; 0xfffff634
    2b18:			; <UNDEFINED> instruction: 0xf7ff4630
    2b1c:	andls	lr, lr, r6, lsr r8
    2b20:	rsbsle	r2, r3, r0, lsl #16
    2b24:			; <UNDEFINED> instruction: 0xf8dfb1a4
    2b28:	ldrbtmi	r1, [r9], #-2492	; 0xfffff644
    2b2c:			; <UNDEFINED> instruction: 0xf7fe9805
    2b30:	stmdacs	r0, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    2b34:	strthi	pc, [sp], #-64	; 0xffffffc0
    2b38:	blls	39d8c8 <mbtowc@plt+0x39b9b0>
    2b3c:	svclt	0x00183b00
    2b40:	bcs	84b74c <mbtowc@plt+0x849834>
    2b44:			; <UNDEFINED> instruction: 0xf043bf08
    2b48:	blcs	3754 <mbtowc@plt+0x183c>
    2b4c:	strthi	pc, [r3], #-64	; 0xffffffc0
    2b50:	blcs	29778 <mbtowc@plt+0x27860>
    2b54:			; <UNDEFINED> instruction: 0xf8dfd06b
    2b58:			; <UNDEFINED> instruction: 0xf85a3990
    2b5c:	ldmdavs	fp, {r0, r1, ip, sp}
    2b60:			; <UNDEFINED> instruction: 0xf0002b02
    2b64:	blls	1e3d30 <mbtowc@plt+0x1e1e18>
    2b68:	stccs	3, cr9, [r0], {13}
    2b6c:	tsthi	r6, #0	; <UNPREDICTABLE>
    2b70:	tstlt	r8, r0, lsr #16
    2b74:	svc	0x0090f7fe
    2b78:	eorvs	r2, r3, r0, lsl #6
    2b7c:	tstlt	r8, r0, ror #16
    2b80:	svc	0x008af7fe
    2b84:	rsbvs	r2, r3, r0, lsl #6
    2b88:	eorvs	r9, r3, r5, lsl #22
    2b8c:	rscvs	r9, r3, pc, lsl #22
    2b90:	movwls	r9, #23303	; 0x5b07
    2b94:	rscvs	r9, r3, #13312	; 0x3400
    2b98:	svceq	0x0001f013
    2b9c:	ldmdb	r8, {r1, r4, r8, r9, sl, fp, ip, sp, pc}^
    2ba0:	andcs	r2, r0, #2013265920	; 0x78000000
    2ba4:	stmib	r4, {r8, r9, sp}^
    2ba8:	stmdbls	sp, {r2, r8, r9, sp}
    2bac:	svceq	0x0010f011
    2bb0:	ldmdb	r8, {r1, r4, r8, r9, sl, fp, ip, sp, pc}^
    2bb4:	andcs	r0, r0, r6, lsl r1
    2bb8:	stmib	r4, {r8, sp}^
    2bbc:	stmdbls	sp, {r1, r2, r8}
    2bc0:	svceq	0x0002f011
    2bc4:	ldmdb	r8, {r1, r4, r8, r9, sl, fp, ip, sp, pc}^
    2bc8:	andcs	r0, r0, r6, lsl #2
    2bcc:	stmib	r4, {r8, sp}^
    2bd0:	stmdbls	sp, {r3, r8}
    2bd4:	svceq	0x0004f011
    2bd8:			; <UNDEFINED> instruction: 0xf858bf14
    2bdc:	tstcs	r0, r8, ror #24
    2be0:	stmdbls	lr, {r0, r5, r7, r9, sp, lr}
    2be4:			; <UNDEFINED> instruction: 0xf0402900
    2be8:	strdcs	r8, [r1, -lr]!
    2bec:			; <UNDEFINED> instruction: 0xf8df6361
    2bf0:			; <UNDEFINED> instruction: 0xf85a18fc
    2bf4:	stmdavs	r9, {r0, ip}
    2bf8:	vmls.i8	d2, d0, d1
    2bfc:			; <UNDEFINED> instruction: 0xf8df82f6
    2c00:			; <UNDEFINED> instruction: 0xf85a18ec
    2c04:	andcs	r1, r2, r1
    2c08:	rsc	r6, lr, #8
    2c0c:	ldmcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2c10:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2c14:	movwls	r6, #59419	; 0xe81b
    2c18:			; <UNDEFINED> instruction: 0xf8dfb933
    2c1c:			; <UNDEFINED> instruction: 0xf85a38d0
    2c20:	andcs	r3, r1, #3
    2c24:			; <UNDEFINED> instruction: 0xe77d601a
    2c28:	movwls	r9, #60167	; 0xeb07
    2c2c:			; <UNDEFINED> instruction: 0xf1a8e77a
    2c30:	stmdals	r5, {r3, r4, r5, r6, r8}
    2c34:	ldc2l	0, cr15, [lr, #68]!	; 0x44
    2c38:			; <UNDEFINED> instruction: 0xf0002800
    2c3c:			; <UNDEFINED> instruction: 0xf8df82ac
    2c40:			; <UNDEFINED> instruction: 0xf85a388c
    2c44:	ldmdavs	fp, {r0, r1, ip, sp}
    2c48:			; <UNDEFINED> instruction: 0xf8dfb193
    2c4c:			; <UNDEFINED> instruction: 0xf85a389c
    2c50:	ldmdavs	fp, {r0, r1, ip, sp}
    2c54:	svclt	0x00182b02
    2c58:			; <UNDEFINED> instruction: 0xf040464e
    2c5c:			; <UNDEFINED> instruction: 0xf8df8327
    2c60:			; <UNDEFINED> instruction: 0xf85a3890
    2c64:	ldmdavs	lr, {r0, r1, ip, sp}
    2c68:			; <UNDEFINED> instruction: 0xf0002e00
    2c6c:	mvns	r8, #2080374784	; 0x7c000000
    2c70:	stmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2c74:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2c78:	ldmdacs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2c7c:	andvs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    2c80:			; <UNDEFINED> instruction: 0xf8df681b
    2c84:	ldrbtmi	r2, [sl], #-2164	; 0xfffff78c
    2c88:	ldmdavs	r0!, {r0, r8, sp}
    2c8c:	ldm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c90:	ldclcc	8, cr15, [ip], #-352	; 0xfffffea0
    2c94:	ldmdavs	r1!, {r9, sp}
    2c98:			; <UNDEFINED> instruction: 0xf0116898
    2c9c:	ldmdavs	r3!, {r0, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    2ca0:	tstcs	r1, sp, lsl #4
    2ca4:	ldmdaeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2ca8:			; <UNDEFINED> instruction: 0xf7fe4478
    2cac:	andcs	lr, r1, #584	; 0x248
    2cb0:	stmdals	r5, {r0, r4, r5, fp, sp, lr}
    2cb4:			; <UNDEFINED> instruction: 0xf9d4f011
    2cb8:	eorcs	r6, ip, #3342336	; 0x330000
    2cbc:			; <UNDEFINED> instruction: 0xf8df2101
    2cc0:	ldrbtmi	r0, [r8], #-2112	; 0xfffff7c0
    2cc4:	svc	0x0084f7fe
    2cc8:			; <UNDEFINED> instruction: 0x2101e7bf
    2ccc:			; <UNDEFINED> instruction: 0xf0114630
    2cd0:	stmdblt	r8!, {r3, r4, r5, r7, fp, ip, sp, lr, pc}
    2cd4:	stmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2cd8:	andcs	r4, r1, #2063597568	; 0x7b000000
    2cdc:	sub	r6, r2, #-2147483642	; 0x80000006
    2ce0:	stmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2ce4:	andeq	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2ce8:	movwls	r2, #768	; 0x300
    2cec:	bls	2a9920 <mbtowc@plt+0x2a7a08>
    2cf0:			; <UNDEFINED> instruction: 0xf8df321c
    2cf4:	ldrbtmi	r1, [r9], #-2068	; 0xfffff7ec
    2cf8:			; <UNDEFINED> instruction: 0xf0026800
    2cfc:	andsls	pc, r1, r1, lsr #18
    2d00:	andcs	fp, r0, #184, 2	; 0x2e
    2d04:	movtpl	pc, #13581	; 0x350d	; <UNPREDICTABLE>
    2d08:	andsvc	r3, sl, r4, lsr #6
    2d0c:	tstls	r0, #13312	; 0x3400
    2d10:	strpl	pc, [r7], sp, lsl #10
    2d14:			; <UNDEFINED> instruction: 0xf8df3604
    2d18:	ldrbtmi	r3, [fp], #-2036	; 0xfffff80c
    2d1c:			; <UNDEFINED> instruction: 0x97169315
    2d20:	subslt	pc, ip, sp, asr #17
    2d24:			; <UNDEFINED> instruction: 0xf8cd9418
    2d28:	ldrls	r9, [sl, #-100]	; 0xffffff9c
    2d2c:	rsbhi	pc, ip, sp, asr #17
    2d30:			; <UNDEFINED> instruction: 0xf8dfe037
    2d34:			; <UNDEFINED> instruction: 0xf85a3798
    2d38:	ldmdavs	fp, {r0, r1, ip, sp}
    2d3c:			; <UNDEFINED> instruction: 0xf8dfb12b
    2d40:	ldrbtmi	r3, [fp], #-2000	; 0xfffff830
    2d44:	tstvs	sl, r1, lsl #4
    2d48:			; <UNDEFINED> instruction: 0xf8dfe20d
    2d4c:			; <UNDEFINED> instruction: 0xf85a3784
    2d50:	ldmdavs	fp, {r0, r1, ip, sp}
    2d54:			; <UNDEFINED> instruction: 0xf8df9310
    2d58:			; <UNDEFINED> instruction: 0xf85a379c
    2d5c:	ldmdavs	sl, {r0, r1, ip, sp}
    2d60:			; <UNDEFINED> instruction: 0xf8df9211
    2d64:			; <UNDEFINED> instruction: 0xf85a378c
    2d68:	ldmdavs	lr, {r0, r1, ip, sp}
    2d6c:	svc	0x00c6f7fe
    2d70:			; <UNDEFINED> instruction: 0xf7fe6800
    2d74:	andls	lr, r1, r0, ror pc
    2d78:	blls	468580 <mbtowc@plt+0x466668>
    2d7c:			; <UNDEFINED> instruction: 0x2794f8df
    2d80:	tstcs	r1, sl, ror r4
    2d84:			; <UNDEFINED> instruction: 0xf7ff9810
    2d88:	bfi	lr, r4, #16, #9
    2d8c:			; <UNDEFINED> instruction: 0x373cf8df
    2d90:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2d94:	orrslt	r6, fp, #1769472	; 0x1b0000
    2d98:			; <UNDEFINED> instruction: 0x377cf8df
    2d9c:	andcs	r4, r1, #2063597568	; 0x7b000000
    2da0:	bls	45b210 <mbtowc@plt+0x4592f8>
    2da4:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    2da8:			; <UNDEFINED> instruction: 0xf7fe4630
    2dac:	stmdacs	r0, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    2db0:	cmphi	r4, r0	; <UNPREDICTABLE>
    2db4:	movwcc	r9, #6928	; 0x1b10
    2db8:	tstcs	sl, r0, lsl r3
    2dbc:			; <UNDEFINED> instruction: 0xf7fe4630
    2dc0:			; <UNDEFINED> instruction: 0xb108ef92
    2dc4:	andvc	r2, r2, r0, lsl #4
    2dc8:	blcs	be0e9c <mbtowc@plt+0xbdef84>
    2dcc:	ldrdcs	sp, [r0, -lr]!
    2dd0:			; <UNDEFINED> instruction: 0xf7fe4630
    2dd4:	strmi	lr, [r4], -r8, lsl #31
    2dd8:	andcs	fp, r2, #64, 2
    2ddc:			; <UNDEFINED> instruction: 0x173cf8df
    2de0:	andcc	r4, r1, r9, ror r4
    2de4:	stmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2de8:	eorsle	r2, fp, r0, lsl #16
    2dec:			; <UNDEFINED> instruction: 0x36dcf8df
    2df0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2df4:	mvnlt	r6, fp, lsl r8
    2df8:	bls	30ba04 <mbtowc@plt+0x309aec>
    2dfc:	bfi	r6, r3, #2, #15
    2e00:	usatcc	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    2e04:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2e08:			; <UNDEFINED> instruction: 0x26c4f8df
    2e0c:	andeq	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    2e10:	bls	428620 <mbtowc@plt+0x426708>
    2e14:			; <UNDEFINED> instruction: 0xf8df9201
    2e18:			; <UNDEFINED> instruction: 0xf85a26d8
    2e1c:	ldmdavs	r2, {r1, sp}
    2e20:	ldmdavs	fp, {r9, ip, pc}
    2e24:	usatcs	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    2e28:	tstcs	r1, sl, ror r4
    2e2c:			; <UNDEFINED> instruction: 0xf7fe6800
    2e30:	ldr	lr, [r1, r0, asr #31]!
    2e34:	ssatcc	pc, #29, pc, asr #17	; <UNPREDICTABLE>
    2e38:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2e3c:			; <UNDEFINED> instruction: 0x2690f8df
    2e40:	andeq	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    2e44:	bls	428654 <mbtowc@plt+0x42673c>
    2e48:			; <UNDEFINED> instruction: 0xf8df9201
    2e4c:			; <UNDEFINED> instruction: 0xf85a26a4
    2e50:	ldmdavs	r2, {r1, sp}
    2e54:	ldmdavs	fp, {r9, ip, pc}
    2e58:	tstcs	r1, r5, lsl sl
    2e5c:			; <UNDEFINED> instruction: 0xf7fe6800
    2e60:	strb	lr, [r9, r8, lsr #31]
    2e64:	stmdbeq	r6, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
    2e68:	movweq	pc, #4674	; 0x1242	; <UNPREDICTABLE>
    2e6c:	ldrtmi	r4, [r1], -sl, asr #12
    2e70:	strbpl	pc, [r3, #-1293]	; 0xfffffaf3	; <UNPREDICTABLE>
    2e74:	strtmi	r3, [r8], -r8, lsr #10
    2e78:	mrc	7, 2, APSR_nzcv, cr6, cr14, {7}
    2e7c:			; <UNDEFINED> instruction: 0xf8052300
    2e80:			; <UNDEFINED> instruction: 0xf1043009
    2e84:	stmiavc	r7!, {r0, r1, r8, r9, fp}^
    2e88:			; <UNDEFINED> instruction: 0xf0002f00
    2e8c:			; <UNDEFINED> instruction: 0xf7fe82da
    2e90:			; <UNDEFINED> instruction: 0xf8d0ef0c
    2e94:	strcs	r8, [r0], #-0
    2e98:	ldrtmi	r2, [sl], -r0, lsl #10
    2e9c:	and	r4, pc, r7, lsr r6	; <UNPREDICTABLE>
    2ea0:	b	1003348 <mbtowc@plt+0x1001430>
    2ea4:			; <UNDEFINED> instruction: 0x01217014
    2ea8:	movwcs	fp, #722	; 0x2d2
    2eac:	bl	10c90d8 <mbtowc@plt+0x10c71c0>
    2eb0:			; <UNDEFINED> instruction: 0xf1b10000
    2eb4:			; <UNDEFINED> instruction: 0xf1400430
    2eb8:			; <UNDEFINED> instruction: 0xf81b35ff
    2ebc:	mvnlt	r2, r1, lsl #30
    2ec0:			; <UNDEFINED> instruction: 0xf8384616
    2ec4:			; <UNDEFINED> instruction: 0xf4133012
    2ec8:	eorsle	r5, r2, r0, lsl #31
    2ecc:	svcvs	0x0000f413
    2ed0:			; <UNDEFINED> instruction: 0xf7fed1e6
    2ed4:	ldrdeq	lr, [fp, -r8]!
    2ed8:	tstvc	r4, #274432	; 0x43000
    2edc:	bcc	15c336c <mbtowc@plt+0x15c1454>
    2ee0:			; <UNDEFINED> instruction: 0xf1439212
    2ee4:	tstls	r3, #-67108861	; 0xfc000003
    2ee8:			; <UNDEFINED> instruction: 0xf8536803
    2eec:	ldmib	sp, {r1, r2, r5, ip, sp}^
    2ef0:	stmiane	r4!, {r1, r4, r8, sl, lr}^
    2ef4:	strbvc	lr, [r3, #2885]!	; 0xb45
    2ef8:			; <UNDEFINED> instruction: 0x463ee7df
    2efc:			; <UNDEFINED> instruction: 0x3624f8df
    2f00:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2f04:	eorsle	r2, sp, r0, lsl #22
    2f08:	subpl	pc, r3, sp, lsl #10
    2f0c:			; <UNDEFINED> instruction: 0xf7ff3028
    2f10:	strmi	pc, [r0], r7, ror #24
    2f14:			; <UNDEFINED> instruction: 0x3610f8df
    2f18:			; <UNDEFINED> instruction: 0xf8d3447b
    2f1c:			; <UNDEFINED> instruction: 0xf85bb014
    2f20:	svccs	0x00007020
    2f24:	subshi	pc, r9, #0
    2f28:	movtpl	pc, #13581	; 0x350d	; <UNPREDICTABLE>
    2f2c:	tstls	r4, #40, 6	; 0xa0000000
    2f30:	ldrtmi	lr, [lr], -r9, asr #32
    2f34:	rscle	r2, r1, r0, lsl #20
    2f38:	ldrcc	pc, [r0, #2271]	; 0x8df
    2f3c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2f40:			; <UNDEFINED> instruction: 0xb12b681b
    2f44:	strbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    2f48:	andcs	r4, r1, #2063597568	; 0x7b000000
    2f4c:			; <UNDEFINED> instruction: 0xe728611a
    2f50:	strcc	pc, [r0, #2271]!	; 0x8df
    2f54:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2f58:	ldrbcs	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2f5c:	andeq	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    2f60:	bls	428770 <mbtowc@plt+0x426858>
    2f64:			; <UNDEFINED> instruction: 0xf8df9201
    2f68:			; <UNDEFINED> instruction: 0xf85a2588
    2f6c:	ldmdavs	r2, {r1, sp}
    2f70:	ldmdavs	fp, {r9, ip, pc}
    2f74:	ldrcs	pc, [r8, #2271]!	; 0x8df
    2f78:	tstcs	r1, sl, ror r4
    2f7c:			; <UNDEFINED> instruction: 0xf7fe6800
    2f80:	bfi	lr, r8, #30, #2
    2f84:	addcs	r2, r0, r4, lsl #2
    2f88:	stc	7, cr15, [ip, #-1016]!	; 0xfffffc08
    2f8c:	strcs	pc, [r4, #2271]!	; 0x8df
    2f90:	cmpvs	r0, sl, ror r4
    2f94:			; <UNDEFINED> instruction: 0xd1b72800
    2f98:	ldrbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    2f9c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2fa0:	strcs	pc, [ip, #-2271]!	; 0xfffff721
    2fa4:	andeq	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    2fa8:			; <UNDEFINED> instruction: 0xf8df681b
    2fac:	ldrbtmi	r2, [sl], #-1420	; 0xfffffa74
    2fb0:	stmdavs	r0, {r0, r8, sp}
    2fb4:	mrc	7, 7, APSR_nzcv, cr12, cr14, {7}
    2fb8:			; <UNDEFINED> instruction: 0xf0102001
    2fbc:	ldmdbvs	pc!, {r3, r4, r5, r7, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    2fc0:			; <UNDEFINED> instruction: 0xf0002f00
    2fc4:	ldmdavs	fp!, {r1, r3, r9, pc}^
    2fc8:	addsmi	r9, sl, #61440	; 0xf000
    2fcc:	ldmdbls	r4, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2fd0:			; <UNDEFINED> instruction: 0xf7fe6838
    2fd4:	stmdacs	r0, {r5, r8, sl, fp, sp, lr, pc}
    2fd8:	ldmib	r7, {r0, r4, r5, r6, r7, r8, ip, lr, pc}^
    2fdc:	adcmi	r2, fp, #134217728	; 0x8000000
    2fe0:	adcmi	fp, r2, #8, 30
    2fe4:	mrcge	4, 6, APSR_nzcv, cr13, cr15, {1}
    2fe8:	strcc	pc, [r8, #-2271]	; 0xfffff721
    2fec:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2ff0:	ldrbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    2ff4:	andeq	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    2ff8:	ldmdbvs	sl!, {r0, r1, r9, sl, ip, pc}
    2ffc:	bls	42780c <mbtowc@plt+0x4258f4>
    3000:			; <UNDEFINED> instruction: 0xf8df9201
    3004:			; <UNDEFINED> instruction: 0xf85a24ec
    3008:	ldmdavs	r2, {r1, sp}
    300c:	ldmdavs	fp, {r9, ip, pc}
    3010:	strcs	pc, [r8, #-2271]!	; 0xfffff721
    3014:	tstcs	r1, sl, ror r4
    3018:			; <UNDEFINED> instruction: 0xf7fe6800
    301c:			; <UNDEFINED> instruction: 0xf8dfeeca
    3020:	ldrbtmi	r3, [fp], #-1312	; 0xfffffae0
    3024:	tstvs	sl, r1, lsl #4
    3028:			; <UNDEFINED> instruction: 0xf8dfe6bb
    302c:			; <UNDEFINED> instruction: 0xf85a34c8
    3030:			; <UNDEFINED> instruction: 0xf8df3003
    3034:			; <UNDEFINED> instruction: 0xf85a249c
    3038:			; <UNDEFINED> instruction: 0xf50d0002
    303c:	andcc	r5, r4, #1879048200	; 0x70000008
    3040:	bls	42784c <mbtowc@plt+0x425934>
    3044:	ldmdavs	fp, {r9, ip, pc}
    3048:	ldrbtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    304c:	tstcs	r1, sl, ror r4
    3050:			; <UNDEFINED> instruction: 0xf7fe6800
    3054:	andcs	lr, r1, lr, lsr #29
    3058:			; <UNDEFINED> instruction: 0xf869f010
    305c:			; <UNDEFINED> instruction: 0xf8dd9f16
    3060:	ldcls	0, cr11, [r8], {92}	; 0x5c
    3064:	ldrdls	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
    3068:			; <UNDEFINED> instruction: 0xf8dd9d1a
    306c:	ldmdals	r1, {r2, r3, r5, r6, pc}
    3070:	ldc	7, cr15, [lr, #-1016]	; 0xfffffc08
    3074:			; <UNDEFINED> instruction: 0xf8dfb150
    3078:			; <UNDEFINED> instruction: 0xf85a3454
    307c:	ldmdavs	fp, {r0, r1, ip, sp}
    3080:			; <UNDEFINED> instruction: 0xf8dfb1e3
    3084:	ldrbtmi	r3, [fp], #-1220	; 0xfffffb3c
    3088:	tstvs	sl, r1, lsl #4
    308c:			; <UNDEFINED> instruction: 0xf7fe9811
    3090:			; <UNDEFINED> instruction: 0xf8dfee9c
    3094:	ldrbtmi	r3, [fp], #-1208	; 0xfffffb48
    3098:	blcs	1d50c <mbtowc@plt+0x1b5f4>
    309c:	mvnhi	pc, r0
    30a0:	strtcc	pc, [ip], #2271	; 0x8df
    30a4:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    30a8:	blcs	27cf4 <mbtowc@plt+0x25ddc>
    30ac:	svcne	0x001ad05b
    30b0:			; <UNDEFINED> instruction: 0xf5039210
    30b4:	tstls	r4, #-134217725	; 0xf8000003
    30b8:	eor	r9, r6, r5, lsl r7
    30bc:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    30c0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    30c4:	strcs	pc, [r8], #-2271	; 0xfffff721
    30c8:	andeq	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    30cc:	strtcs	pc, [r0], #-2271	; 0xfffff721
    30d0:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    30d4:	andls	r6, r0, #1179648	; 0x120000
    30d8:			; <UNDEFINED> instruction: 0xf8df681b
    30dc:	ldrbtmi	r2, [sl], #-1144	; 0xfffffb88
    30e0:	stmdavs	r0, {r0, r8, sp}
    30e4:	mcr	7, 3, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    30e8:	ldrtmi	lr, [r8], -fp, asr #15
    30ec:	ldcl	7, cr15, [r4], {254}	; 0xfe
    30f0:			; <UNDEFINED> instruction: 0x4637b13e
    30f4:	ldmdavs	r8!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}
    30f8:	rscsle	r2, r6, r0, lsl #16
    30fc:	stcl	7, cr15, [ip], {254}	; 0xfe
    3100:	blls	53d0d4 <mbtowc@plt+0x53b1bc>
    3104:	addsmi	r9, r3, #16, 20	; 0x10000
    3108:	blls	437128 <mbtowc@plt+0x435210>
    310c:	svcvs	0x0004f853
    3110:	mcrcs	3, 0, r9, cr0, cr0, {0}
    3114:	ldrb	sp, [r4, sp, ror #3]!
    3118:	ldmdals	r1, {r0, r2, r4, r8, r9, sl, fp, ip, pc}
    311c:	ldc	7, cr15, [ip], #1016	; 0x3f8
    3120:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3124:	andcs	r4, r0, #2063597568	; 0x7b000000
    3128:	ands	r6, ip, sl, asr r1
    312c:			; <UNDEFINED> instruction: 0xb1b66976
    3130:	addsmi	r6, pc, #7536640	; 0x730000
    3134:	ldmdavs	r1!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    3138:			; <UNDEFINED> instruction: 0xf7fe9805
    313c:	stmdacs	r0, {r2, r3, r5, r6, sl, fp, sp, lr, pc}
    3140:	svcls	0x0010d1f4
    3144:	tstcs	r0, r8, ror #4
    3148:	rsbseq	pc, r8, r8, lsr #3
    314c:	mcr	7, 0, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    3150:	movwcs	lr, #10710	; 0x29d6
    3154:	tstcs	lr, #72, 18	; 0x120000
    3158:	movwls	r2, #54017	; 0xd301
    315c:	svcls	0x0010e003
    3160:	blls	1fb16c <mbtowc@plt+0x1f9254>
    3164:	blmi	ff8e7da0 <mbtowc@plt+0xff8e5e88>
    3168:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    316c:	bmi	ff61d1e0 <mbtowc@plt+0xff61b2c8>
    3170:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    3174:	bmi	ff79d1bc <mbtowc@plt+0xff79b2a4>
    3178:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    317c:	andls	r6, r2, #1179648	; 0x120000
    3180:	andls	r9, r1, #20480	; 0x5000
    3184:	ldclcs	8, cr15, [r8], #-352	; 0xfffffea0
    3188:	bmi	ffd27990 <mbtowc@plt+0xffd25a78>
    318c:	tstcs	r1, sl, ror r4
    3190:	mcr	7, 0, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    3194:	teqcs	pc, #-385875968	; 0xe9000000
    3198:	strbt	r9, [r6], #781	; 0x30d
    319c:			; <UNDEFINED> instruction: 0xf7fe2040
    31a0:	strmi	lr, [r4], -lr, asr #26
    31a4:	blls	16f6ec <mbtowc@plt+0x16d7d4>
    31a8:	blls	3db1bc <mbtowc@plt+0x3d92a4>
    31ac:	blmi	ffb1b4c0 <mbtowc@plt+0xffb195a8>
    31b0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    31b4:	movwcs	r6, #4995	; 0x1383
    31b8:	strbt	r9, [fp], #773	; 0x305
    31bc:			; <UNDEFINED> instruction: 0xf85a4bcd
    31c0:	bmi	ff0cf1d4 <mbtowc@plt+0xff0cd2bc>
    31c4:	andmi	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    31c8:	bmi	ff99d23c <mbtowc@plt+0xff99b324>
    31cc:	tstcs	r1, sl, ror r4
    31d0:			; <UNDEFINED> instruction: 0xf7fe6820
    31d4:	andcs	lr, r1, #15232	; 0x3b80
    31d8:	stmdals	r5, {r0, r5, fp, sp, lr}
    31dc:			; <UNDEFINED> instruction: 0xff40f010
    31e0:			; <UNDEFINED> instruction: 0xf00f2001
    31e4:	smlatbcs	r0, r4, pc, pc	; <UNPREDICTABLE>
    31e8:	ldmibmi	pc!, {r0, r5, r6, r8, r9, sp, lr}	; <UNPREDICTABLE>
    31ec:	andne	pc, r1, sl, asr r8	; <UNPREDICTABLE>
    31f0:	stmdbcs	r1, {r0, r3, fp, sp, lr}
    31f4:	rsbvs	sp, r7, lr, lsl r0
    31f8:	ldmdblt	r3, {r0, r3, r8, r9, fp, ip, pc}
    31fc:	blcs	be12f0 <mbtowc@plt+0xbdf3d8>
    3200:	tstcs	r0, pc, lsr r0
    3204:			; <UNDEFINED> instruction: 0xf0104638
    3208:	strmi	pc, [r6], -pc, lsr #21
    320c:	andcs	fp, r0, #32, 6	; 0x80000000
    3210:	stclcs	8, cr15, [r8], #-288	; 0xfffffee0
    3214:			; <UNDEFINED> instruction: 0xf85860a6
    3218:			; <UNDEFINED> instruction: 0x63233c68
    321c:	blcs	29e38 <mbtowc@plt+0x27f20>
    3220:	adcshi	pc, fp, r0
    3224:	ldrbtmi	r4, [fp], #-3024	; 0xfffff430
    3228:			; <UNDEFINED> instruction: 0x464e601c
    322c:			; <UNDEFINED> instruction: 0xf8cd464f
    3230:	eors	r9, fp, r4, lsl r0
    3234:	tsteq	r3, r2, asr sl
    3238:	ldrmi	sp, [r3], -r7
    323c:	stmibmi	fp, {r1, r5, fp, sp, lr}^
    3240:	andcs	r4, r1, r9, ror r4
    3244:	stc	7, cr15, [r8, #1016]!	; 0x3f8
    3248:	stmdavs	r2!, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    324c:	ldrbtmi	r4, [r9], #-2504	; 0xfffff638
    3250:			; <UNDEFINED> instruction: 0xf7fe2001
    3254:	strb	lr, [lr, r2, lsr #27]
    3258:			; <UNDEFINED> instruction: 0xf85a4ba6
    325c:	bmi	fe70f270 <mbtowc@plt+0xfe70d358>
    3260:	andmi	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    3264:	bmi	ff0dd2d8 <mbtowc@plt+0xff0db3c0>
    3268:	tstcs	r1, sl, ror r4
    326c:			; <UNDEFINED> instruction: 0xf7fe6820
    3270:	andcs	lr, r1, #160, 26	; 0x2800
    3274:	ldrtmi	r6, [r8], -r1, lsr #16
    3278:	mrc2	0, 7, pc, cr2, cr0, {0}
    327c:			; <UNDEFINED> instruction: 0xf00f2001
    3280:	shsaxmi	pc, r8, r6	; <UNPREDICTABLE>
    3284:			; <UNDEFINED> instruction: 0xf82af011
    3288:	blx	fec14aa8 <mbtowc@plt+0xfec12b90>
    328c:	ldmdbeq	fp, {r7, r8, r9, ip, sp, lr, pc}^
    3290:	bcs	29ab8 <mbtowc@plt+0x27ba0>
    3294:	movwcs	fp, #7960	; 0x1f18
    3298:			; <UNDEFINED> instruction: 0xd1b82b00
    329c:	cmneq	r8, r8, lsr #3	; <UNPREDICTABLE>
    32a0:	blx	ff23f2ec <mbtowc@plt+0xff23d3d4>
    32a4:	adcsle	r2, r5, r0, lsl #16
    32a8:			; <UNDEFINED> instruction: 0x4606e7b1
    32ac:	vst1.16	{d20-d22}, [pc :64], sl
    32b0:	strtmi	r5, [r8], -r0, lsl #3
    32b4:	bl	ffdc12b4 <mbtowc@plt+0xffdbf39c>
    32b8:	rsbsle	r2, r3, r0, lsl #16
    32bc:	mrsls	r2, (UNDEF: 16)
    32c0:			; <UNDEFINED> instruction: 0xf1a8460b
    32c4:			; <UNDEFINED> instruction: 0x4628027c
    32c8:	blx	33f2d2 <mbtowc@plt+0x33d3ba>
    32cc:	stclle	8, cr2, [sp, #8]!
    32d0:	ldclcc	8, cr15, [ip], #-352	; 0xfffffea0
    32d4:	bcs	1d344 <mbtowc@plt+0x1b42c>
    32d8:	ldmdavs	sl, {r3, r5, r6, r7, ip, lr, pc}^
    32dc:	rscle	r2, r5, r0, lsl #20
    32e0:	blcs	1d554 <mbtowc@plt+0x1b63c>
    32e4:	tstlt	r7, r2, ror #1
    32e8:			; <UNDEFINED> instruction: 0xf7fe4638
    32ec:			; <UNDEFINED> instruction: 0xb116ebd6
    32f0:			; <UNDEFINED> instruction: 0xf7fe4630
    32f4:			; <UNDEFINED> instruction: 0xf858ebd2
    32f8:	ldmdavs	r8, {r2, r3, r4, r5, r6, sl, fp, ip, sp}
    32fc:	blx	fe781300 <mbtowc@plt+0xfe77f3e8>
    3300:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    3304:			; <UNDEFINED> instruction: 0xf858d0d1
    3308:	ldmdavs	r8, {r2, r3, r4, r5, r6, sl, fp, ip, sp}^
    330c:	blx	fe581310 <mbtowc@plt+0xfe57f3f8>
    3310:	stmdacs	r0, {r1, r2, r9, sl, lr}
    3314:	teqcs	sl, sl, asr #1
    3318:			; <UNDEFINED> instruction: 0xf7fe4638
    331c:	teqlt	r8, r4, ror #25
    3320:	ldmibmi	r5, {r2, r9, sp}
    3324:	andcc	r4, r1, r9, ror r4
    3328:	ldcl	7, cr15, [sl], #1016	; 0x3f8
    332c:	adcsle	r2, sp, r0, lsl #16
    3330:	ldclcc	8, cr15, [ip], #-352	; 0xfffffea0
    3334:	stmdbls	r6, {r2, r3, r4, r7, fp, sp, lr}
    3338:			; <UNDEFINED> instruction: 0xf7fe4620
    333c:	stmdacs	r0, {r1, r2, r5, sl, fp, sp, lr, pc}
    3340:	stmibmi	lr, {r2, r4, r5, r7, ip, lr, pc}
    3344:			; <UNDEFINED> instruction: 0x46204479
    3348:	ldc	7, cr15, [lr], {254}	; 0xfe
    334c:	adcle	r2, sp, r0, lsl #16
    3350:	ldrbtmi	r4, [r9], #-2443	; 0xfffff675
    3354:			; <UNDEFINED> instruction: 0xf7fe4620
    3358:	stmdacs	r0, {r3, r4, sl, fp, sp, lr, pc}
    335c:	blls	1775fc <mbtowc@plt+0x1756e4>
    3360:			; <UNDEFINED> instruction: 0x4618b113
    3364:	bl	fe641364 <mbtowc@plt+0xfe63f44c>
    3368:			; <UNDEFINED> instruction: 0xf85a4b86
    336c:	ldmdavs	ip, {r0, r1, ip, sp}
    3370:			; <UNDEFINED> instruction: 0xf43f2c00
    3374:	stmdavs	r1!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, pc}
    3378:			; <UNDEFINED> instruction: 0xf7fe4630
    337c:	stmdacs	r0, {r2, r3, r6, r8, r9, fp, sp, lr, pc}
    3380:	blge	1800484 <mbtowc@plt+0x17fe56c>
    3384:			; <UNDEFINED> instruction: 0x2c006924
    3388:	blls	1f7b64 <mbtowc@plt+0x1f5c4c>
    338c:			; <UNDEFINED> instruction: 0xf7ff9308
    3390:			; <UNDEFINED> instruction: 0x464ebb73
    3394:	strbmi	lr, [lr], -sl, lsl #15
    3398:	strbmi	lr, [lr], -r8, lsl #15
    339c:			; <UNDEFINED> instruction: 0xf8cd464f
    33a0:	usada8	r3, r4, r0, r9
    33a4:	ssatmi	r4, #28, sl, asr #13
    33a8:			; <UNDEFINED> instruction: 0xf7fe4650
    33ac:	blls	17e7ec <mbtowc@plt+0x17c8d4>
    33b0:			; <UNDEFINED> instruction: 0x4618b113
    33b4:	bl	1c413b4 <mbtowc@plt+0x1c3f49c>
    33b8:	svceq	0x0000f1bb
    33bc:	ldrbmi	sp, [r8], -r2
    33c0:	bl	1ac13c0 <mbtowc@plt+0x1abf4a8>
    33c4:			; <UNDEFINED> instruction: 0x4630b116
    33c8:	bl	19c13c8 <mbtowc@plt+0x19bf4b0>
    33cc:	ldrbtmi	r4, [fp], #-2926	; 0xfffff492
    33d0:	subsvs	r2, sl, r1, lsl #4
    33d4:			; <UNDEFINED> instruction: 0xf7ff681f
    33d8:			; <UNDEFINED> instruction: 0x2018badf
    33dc:	stc	7, cr15, [lr], #-1016	; 0xfffffc08
    33e0:	biclt	r4, r0, r7, lsl #12
    33e4:	andeq	pc, r1, r9, lsl #2
    33e8:	stc	7, cr15, [r8], #-1016	; 0xfffffc08
    33ec:	stmdacs	r0, {r3, r4, r5, sp, lr}
    33f0:	mrcge	4, 0, APSR_nzcv, cr11, cr15, {1}
    33f4:	cmppl	r3, sp, lsl #10	; <UNPREDICTABLE>
    33f8:			; <UNDEFINED> instruction: 0xf7fe3128
    33fc:			; <UNDEFINED> instruction: 0xf8c7ec02
    3400:	stmib	r7, {r2, ip, pc}^
    3404:	blls	414814 <mbtowc@plt+0x4128fc>
    3408:			; <UNDEFINED> instruction: 0xf85b613b
    340c:	cmnvs	fp, r8, lsr #32
    3410:	eorvc	pc, r8, fp, asr #16
    3414:	blmi	dfc730 <mbtowc@plt+0xdfa818>
    3418:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    341c:			; <UNDEFINED> instruction: 0xf85a4a2c
    3420:			; <UNDEFINED> instruction: 0xf50d0002
    3424:	andcc	r5, r4, #1879048200	; 0x70000008
    3428:	bls	427c34 <mbtowc@plt+0x425d1c>
    342c:	ldmdavs	fp, {r9, ip, pc}
    3430:	ldrbtmi	r4, [sl], #-2646	; 0xfffff5aa
    3434:	stmdavs	r0, {r0, r8, sp}
    3438:	ldc	7, cr15, [sl], #1016	; 0x3f8
    343c:			; <UNDEFINED> instruction: 0xf00f2001
    3440:	strcs	pc, [r0], #-3702	; 0xfffff18a
    3444:	ldrb	r2, [r9, #-1280]	; 0xfffffb00
    3448:			; <UNDEFINED> instruction: 0xf85a4b29
    344c:	ldmdavs	lr, {r0, r1, ip, sp}
    3450:	blmi	13efbb0 <mbtowc@plt+0x13edc98>
    3454:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3458:	blcs	28094 <mbtowc@plt+0x2617c>
    345c:	mcrge	4, 4, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    3460:	ldrbtmi	r4, [fp], #-2892	; 0xfffff4b4
    3464:	blcs	1d9d8 <mbtowc@plt+0x1bac0>
    3468:	cfstrsge	mvf15, [pc], #-252	; 3374 <mbtowc@plt+0x145c>
    346c:			; <UNDEFINED> instruction: 0xf7ff9805
    3470:	blmi	1281b54 <mbtowc@plt+0x127fc3c>
    3474:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3478:	eorvs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    347c:			; <UNDEFINED> instruction: 0xf43f2e00
    3480:			; <UNDEFINED> instruction: 0x9710ae72
    3484:	ldrb	r9, [r3], -pc, lsl #30
    3488:	movwls	r9, #56071	; 0xdb07
    348c:	bllt	1b81490 <mbtowc@plt+0x1b7f578>
    3490:	bl	15c1490 <mbtowc@plt+0x15bf578>
    3494:	andeq	sp, r2, r6, asr #4
    3498:	andeq	sp, r2, sl, lsr r2
    349c:	andeq	r0, r0, r4, lsr r2
    34a0:	andeq	sp, r2, r2, lsl #19
    34a4:	andeq	sp, r2, r6, lsl r2
    34a8:	andeq	sp, r2, ip, asr #18
    34ac:	ldrdeq	r7, [r1], -r6
    34b0:	ldrdeq	r7, [r1], -r6
    34b4:	andeq	sp, r2, lr, lsl r9
    34b8:			; <UNDEFINED> instruction: 0x000179ba
    34bc:	andeq	r7, r1, lr, lsr #19
    34c0:	andeq	sp, r2, lr, ror #17
    34c4:	andeq	sp, r2, r2, ror #17
    34c8:	andeq	sp, r2, ip, lsr #17
    34cc:	muleq	r0, r8, r2
    34d0:	andeq	r0, r0, r8, asr #5
    34d4:	andeq	r7, r1, r4, lsr #18
    34d8:	andeq	r7, r1, r0, lsr #18
    34dc:	andeq	r7, r1, r2, lsl r9
    34e0:	andeq	r7, r1, sl, lsl #18
    34e4:	strdeq	r7, [r1], -lr
    34e8:	andeq	r0, r0, r4, lsl r4
    34ec:	muleq	r0, r4, r3
    34f0:	andeq	r0, r0, r4, lsl r2
    34f4:	andeq	r0, r0, r0, ror #4
    34f8:	andeq	r7, r1, r6, lsr #15
    34fc:	andeq	r7, r1, r0, lsr #15
    3500:	andeq	r7, r1, r2, lsr #14
    3504:	andeq	sp, r2, ip, lsr r6
    3508:	andeq	r7, r1, sl, asr #13
    350c:	andeq	r7, r1, sl, ror r7
    3510:	ldrdeq	sp, [r2], -r2
    3514:	ldrdeq	r7, [r1], -r8
    3518:	andeq	sp, r2, r8, ror r5
    351c:			; <UNDEFINED> instruction: 0x000176b0
    3520:	andeq	r7, r1, r8, asr #12
    3524:	andeq	sp, r2, r4, lsl r4
    3528:	strdeq	sp, [r2], -ip
    352c:	andeq	sp, r2, ip, asr #7
    3530:	andeq	r7, r1, r0, asr #10
    3534:	andeq	sp, r2, r4, lsl #7
    3538:	andeq	r7, r1, r2, lsr r5
    353c:	strdeq	r7, [r1], -ip
    3540:	strdeq	sp, [r2], -r2
    3544:	andeq	r7, r1, r4, lsr #10
    3548:	andeq	sp, r2, lr, lsl #5
    354c:	andeq	sp, r2, lr, ror r2
    3550:	andeq	sp, r2, r0, ror r2
    3554:	andeq	r7, r1, r6, asr #9
    3558:	strdeq	sp, [r2], -r0
    355c:	andeq	r7, r1, r0, lsr r4
    3560:	andeq	sp, r2, r4, ror #2
    3564:	andeq	r7, r1, r8, lsl r4
    3568:	andeq	sp, r2, lr, ror #1
    356c:	andeq	r7, r1, ip, asr #7
    3570:	andeq	r7, r1, sl, asr #7
    3574:			; <UNDEFINED> instruction: 0x000173b8
    3578:	andeq	r7, r1, r0, lsr #1
    357c:	muleq	r1, r0, r0
    3580:	andeq	r7, r1, sl, lsl #1
    3584:	muleq	r0, r4, r2
    3588:	andeq	ip, r2, r6, asr #30
    358c:	andeq	r7, r1, sl, lsl #2
    3590:	andeq	ip, r2, r0, asr #29
    3594:			; <UNDEFINED> instruction: 0x0002ceb2
    3598:	andeq	ip, r2, r0, lsr #29
    359c:	mvnsmi	lr, sp, lsr #18
    35a0:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
    35a4:			; <UNDEFINED> instruction: 0xb1af681f
    35a8:	vrecps.f32	d1, d7, d29
    35ac:			; <UNDEFINED> instruction: 0xf04f77fc
    35b0:	and	r0, r3, r0, lsl #16
    35b4:	andhi	pc, r0, r6, asr #17
    35b8:			; <UNDEFINED> instruction: 0xd00b42bd
    35bc:	strtmi	r3, [lr], -r4, lsl #10
    35c0:	stccs	8, cr6, [r0], {44}	; 0x2c
    35c4:			; <UNDEFINED> instruction: 0x4620d0f8
    35c8:			; <UNDEFINED> instruction: 0xf7fe6924
    35cc:			; <UNDEFINED> instruction: 0x2c00ea66
    35d0:			; <UNDEFINED> instruction: 0xe7efd1f9
    35d4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    35d8:	muleq	r2, r2, sp
    35dc:	mvnsmi	lr, sp, lsr #18
    35e0:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
    35e4:			; <UNDEFINED> instruction: 0xb1af685f
    35e8:	vrecps.f32	d1, d7, d29
    35ec:			; <UNDEFINED> instruction: 0xf04f77fc
    35f0:	and	r0, r3, r0, lsl #16
    35f4:	andhi	pc, r0, r6, asr #17
    35f8:			; <UNDEFINED> instruction: 0xd00b42bd
    35fc:	strtmi	r3, [lr], -r4, lsl #10
    3600:	stccs	8, cr6, [r0], {44}	; 0x2c
    3604:			; <UNDEFINED> instruction: 0x4620d0f8
    3608:			; <UNDEFINED> instruction: 0xf7fe6924
    360c:			; <UNDEFINED> instruction: 0x2c00ea46
    3610:			; <UNDEFINED> instruction: 0xe7efd1f9
    3614:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3618:	andeq	ip, r2, r2, asr sp
    361c:	svcmi	0x00f0e92d
    3620:	strmi	fp, [r5], -r7, lsl #1
    3624:	ldrsbhi	pc, [r8, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    3628:	blmi	1594a10 <mbtowc@plt+0x1592af8>
    362c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3630:			; <UNDEFINED> instruction: 0xf647b333
    3634:	blx	cc51a <mbtowc@plt+0xca602>
    3638:	vsubw.u8	<illegal reg q15.5>, <illegal reg q1.5>, d5
    363c:	andls	r0, r4, #200, 4	; 0x8000000c
    3640:	ldrbtmi	r4, [fp], #-2897	; 0xfffff4af
    3644:	movwls	r6, #22619	; 0x585b
    3648:	eormi	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    364c:	subsle	r2, r0, r0, lsl #24
    3650:			; <UNDEFINED> instruction: 0xf8584b4e
    3654:			; <UNDEFINED> instruction: 0xf8d33003
    3658:	blmi	136f660 <mbtowc@plt+0x136d748>
    365c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3660:	ldrdge	pc, [r0], -r3
    3664:			; <UNDEFINED> instruction: 0xf8584b4b
    3668:	ldmdavs	fp, {r0, r1, ip, sp}
    366c:	movwls	r3, #13075	; 0x3313
    3670:	strbne	r4, [pc, lr, lsr #12]!
    3674:	stmdbeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3678:	strtmi	r4, [r8], r3, asr #12
    367c:	ands	r4, pc, sp, lsl r6	; <UNPREDICTABLE>
    3680:	vst4.8	{d18,d20,d22,d24}, [pc], r4
    3684:			; <UNDEFINED> instruction: 0xf7fe7000
    3688:	blmi	10fdd48 <mbtowc@plt+0x10fbe30>
    368c:	subsvs	r4, r8, fp, ror r4
    3690:	bicle	r2, lr, r0, lsl #16
    3694:			; <UNDEFINED> instruction: 0xf8584b41
    3698:	bmi	104f6ac <mbtowc@plt+0x104d794>
    369c:	andeq	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    36a0:	andvc	pc, r0, #1325400064	; 0x4f000000
    36a4:	ldmdavs	fp, {r9, ip, pc}
    36a8:	ldrbtmi	r4, [sl], #-2622	; 0xfffff5c2
    36ac:	stmdavs	r0, {r0, r8, sp}
    36b0:	bl	1fc16b0 <mbtowc@plt+0x1fbf798>
    36b4:			; <UNDEFINED> instruction: 0xf00f2001
    36b8:	stmdbvs	r3!, {r1, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    36bc:			; <UNDEFINED> instruction: 0x461cb1b3
    36c0:	movwcs	lr, #2516	; 0x9d4
    36c4:	svclt	0x000842bb
    36c8:	ldrhle	r4, [r6, #34]!	; 0x22
    36cc:	blx	25da62 <mbtowc@plt+0x25bb4a>
    36d0:	ldmdbvs	sl, {r0, r1, r8, r9, ip, sp, pc}
    36d4:			; <UNDEFINED> instruction: 0x3010f8da
    36d8:			; <UNDEFINED> instruction: 0xd1ee429a
    36dc:	stmdbls	r3, {r5, r7, fp, sp, lr}
    36e0:			; <UNDEFINED> instruction: 0xf7fe3013
    36e4:	stmdacs	r0, {r3, r4, r7, r8, fp, sp, lr, pc}
    36e8:	eor	sp, r5, r7, ror #3
    36ec:	strbmi	r4, [r5], -fp, lsr #12
    36f0:	mulscs	r8, r8, r6
    36f4:	b	fe8c16f4 <mbtowc@plt+0xfe8bf7dc>
    36f8:	movwlt	r4, #1538	; 0x602
    36fc:	strbne	r4, [r9, r8, lsr #12]!
    3700:	smlabteq	r0, r2, r9, lr
    3704:			; <UNDEFINED> instruction: 0xf8584b23
    3708:	ldmdavs	fp, {r0, r1, ip, sp}
    370c:	blmi	81b960 <mbtowc@plt+0x819a48>
    3710:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3714:			; <UNDEFINED> instruction: 0xf858491d
    3718:	ldmdavs	fp, {r0, ip}
    371c:	bne	16dd748 <mbtowc@plt+0x16db830>
    3720:			; <UNDEFINED> instruction: 0xf648109b
    3724:			; <UNDEFINED> instruction: 0xf6cb31a3
    3728:	blx	4bbea <mbtowc@plt+0x49cd2>
    372c:	sbcsvs	pc, r3, r3, lsl #6
    3730:	tstvs	r3, r0, lsl #6
    3734:	strdvs	fp, [r2, -ip]!
    3738:	pop	{r0, r1, r2, ip, sp, pc}
    373c:	blmi	5e7704 <mbtowc@plt+0x5e57ec>
    3740:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3744:			; <UNDEFINED> instruction: 0xf8584b16
    3748:	blmi	48375c <mbtowc@plt+0x481844>
    374c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3750:	tstcc	r3, #1769472	; 0x1b0000
    3754:	blmi	3a8360 <mbtowc@plt+0x3a6448>
    3758:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    375c:	ldmdbvs	fp, {r0, r1, r3, r4, fp, sp, lr}
    3760:	ldmdavs	r3, {r8, r9, ip, pc}
    3764:	ldrbtmi	r4, [sl], #-2576	; 0xfffff5f0
    3768:	stmdavs	r0, {r0, r8, sp}
    376c:	bl	84176c <mbtowc@plt+0x83f854>
    3770:			; <UNDEFINED> instruction: 0xf00f2001
    3774:	blls	182aec <mbtowc@plt+0x180bd4>
    3778:			; <UNDEFINED> instruction: 0xf8439904
    377c:	ldrb	r2, [fp, r1, lsr #32]
    3780:	muleq	r2, r0, r5
    3784:	andeq	ip, r2, r8, lsl #26
    3788:	strdeq	ip, [r2], -r2
    378c:	andeq	r0, r0, r0, lsr #5
    3790:	ldrdeq	r0, [r0], -r4
    3794:	ldrdeq	r0, [r0], -ip
    3798:	andeq	ip, r2, r8, lsr #25
    379c:	andeq	r0, r0, r0, ror #4
    37a0:	andeq	r0, r0, r8, asr #5
    37a4:	muleq	r1, r6, pc	; <UNPREDICTABLE>
    37a8:	andeq	r6, r1, r2, lsl #30
    37ac:	stmcs	r7, {r3, r7, fp, ip, sp}
    37b0:	andcs	fp, r0, ip, lsl #31
    37b4:	ldrbmi	r2, [r0, -r1]!
    37b8:	andcs	pc, fp, #192, 6
    37bc:	cmnvs	pc, #553648128	; 0x21000000	; <UNPREDICTABLE>
    37c0:	movweq	pc, #61475	; 0xf023	; <UNPREDICTABLE>
    37c4:	blcs	154418 <mbtowc@plt+0x152500>
    37c8:	andcs	sp, r0, r1
    37cc:	sbclt	r4, r3, #112, 14	; 0x1c00000
    37d0:	b	10063d8 <mbtowc@plt+0x10044c0>
    37d4:			; <UNDEFINED> instruction: 0xf0205001
    37d8:	tstmi	r8, #255	; 0xff
    37dc:	svclt	0x00142802
    37e0:	andcs	r2, r1, r0
    37e4:	push	{r4, r5, r6, r8, r9, sl, lr}
    37e8:			; <UNDEFINED> instruction: 0x468843f8
    37ec:	stfvsd	f3, [r3, #-580]	; 0xfffffdbc
    37f0:	sbcslt	r6, r9, #68, 26	; 0x1100
    37f4:	b	10c6468 <mbtowc@plt+0x10c4550>
    37f8:			; <UNDEFINED> instruction: 0xf0235304
    37fc:	movwmi	r0, #59135	; 0xe6ff
    3800:	blmi	84d408 <mbtowc@plt+0x84b4f0>
    3804:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3808:	smlawblt	sl, ip, r1, fp
    380c:			; <UNDEFINED> instruction: 0xf1004614
    3810:	eor	r0, r7, r3, lsl r5
    3814:	ldrb	r6, [r3, r6, asr #17]!
    3818:	adcscs	pc, r7, #74448896	; 0x4700000
    381c:	movwcs	pc, #11174	; 0x2ba6	; <UNPREDICTABLE>
    3820:	sbceq	pc, r8, #134217731	; 0x8000003
    3824:	eorcs	pc, r2, r4, asr r8	; <UNPREDICTABLE>
    3828:	bcs	15080 <mbtowc@plt+0x13168>
    382c:	strtmi	sp, [r0], -lr, ror #3
    3830:	mvnshi	lr, #12386304	; 0xbd0000
    3834:	ldrsbcs	pc, [r0], #-137	; 0xffffff77	; <UNPREDICTABLE>
    3838:	ldrsbcc	pc, [r4], #-137	; 0xffffff77	; <UNPREDICTABLE>
    383c:	andcs	pc, fp, #134217731	; 0x8000003
    3840:	cmnvs	pc, #587202560	; 0x23000000	; <UNPREDICTABLE>
    3844:	movweq	pc, #61475	; 0xf023	; <UNPREDICTABLE>
    3848:	blcc	fe21449c <mbtowc@plt+0xfe212584>
    384c:	stmdale	r6, {r0, r1, r2, r7, r8, r9, fp, sp}
    3850:	tsteq	r3, r9, lsl #2	; <UNPREDICTABLE>
    3854:			; <UNDEFINED> instruction: 0xf7fe4628
    3858:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, fp, sp, lr, pc}
    385c:	stmdbvs	r4!, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}
    3860:	rscle	r2, r4, r0, lsl #24
    3864:	movwcs	lr, #2516	; 0x9d4
    3868:	svclt	0x000842bb
    386c:	ldrhle	r4, [r6, #34]!	; 0x22
    3870:	ldrdls	pc, [r8], -r4
    3874:	svceq	0x0000f1b8
    3878:	ldmib	r9, {r2, r3, r4, r6, r7, ip, lr, pc}^
    387c:			; <UNDEFINED> instruction: 0xf7ff0114
    3880:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3884:	strb	sp, [sl, r4, ror #3]!
    3888:	andeq	ip, r2, r0, lsr fp
    388c:	blmi	531074 <mbtowc@plt+0x52f15c>
    3890:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    3894:			; <UNDEFINED> instruction: 0xb129b314
    3898:			; <UNDEFINED> instruction: 0x6716e9d0
    389c:			; <UNDEFINED> instruction: 0xf100460c
    38a0:	and	r0, lr, r3, lsl r5
    38a4:			; <UNDEFINED> instruction: 0xf6476d82
    38a8:	blx	fe88c78e <mbtowc@plt+0xfe88a876>
    38ac:	vsubw.u8	q9, q1, d3
    38b0:			; <UNDEFINED> instruction: 0xf85402c8
    38b4:	strmi	r1, [ip], -r2, lsr #32
    38b8:	mvnle	r2, r0, lsl #18
    38bc:	stmdbvs	r4!, {r1, r2, r3, sp, lr, pc}
    38c0:	ldmib	r4, {r2, r5, r6, r8, ip, sp, pc}^
    38c4:	adcsmi	r2, fp, #0, 6
    38c8:	adcsmi	fp, r2, #8, 30
    38cc:	stmiavs	r1!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    38d0:			; <UNDEFINED> instruction: 0x46283113
    38d4:	ldm	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    38d8:	rscsle	r2, r0, r0, lsl #16
    38dc:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    38e0:	andeq	ip, r2, r4, lsr #21
    38e4:	svcmi	0x00f0e92d
    38e8:	andls	fp, r4, #135	; 0x87
    38ec:	ldcls	6, cr4, [r0], {152}	; 0x98
    38f0:	ldrbtmi	r4, [fp], #-2901	; 0xfffff4ab
    38f4:	stmdacs	r0, {r0, r2, r8, r9, ip, pc}
    38f8:			; <UNDEFINED> instruction: 0x460ed057
    38fc:			; <UNDEFINED> instruction: 0xf04f4607
    3900:			; <UNDEFINED> instruction: 0xf8df0a00
    3904:	ldrbtmi	fp, [fp], #328	; 0x148
    3908:	ldrbtmi	r4, [fp], #-2897	; 0xfffff4af
    390c:			; <UNDEFINED> instruction: 0xf8df9303
    3910:	ldrbtmi	r9, [r9], #324	; 0x144
    3914:	blcs	2bba14 <mbtowc@plt+0x2b9afc>
    3918:	blcs	33580 <mbtowc@plt+0x31668>
    391c:	ldmdavc	sl!, {r0, r2, r6, ip, lr, pc}
    3920:			; <UNDEFINED> instruction: 0xf0002a00
    3924:	ldrtmi	r8, [sp], -lr, lsl #1
    3928:	movwcs	lr, #77	; 0x4d
    392c:	ands	r7, r4, fp, lsr #32
    3930:	svceq	0x0000f1b8
    3934:	stccs	0, cr13, [r0], {12}
    3938:			; <UNDEFINED> instruction: 0xf1a8dd0a
    393c:	movwcs	r0, #260	; 0x104
    3940:			; <UNDEFINED> instruction: 0xf8514694
    3944:	addmi	r2, r2, #4, 30
    3948:	movwcc	sp, #4151	; 0x1037
    394c:			; <UNDEFINED> instruction: 0xd1f8429c
    3950:	tstlt	r3, fp, lsr #16
    3954:			; <UNDEFINED> instruction: 0xf8052300
    3958:			; <UNDEFINED> instruction: 0xf8db3b01
    395c:	addmi	r3, r3, #8
    3960:			; <UNDEFINED> instruction: 0x3320dc10
    3964:	addsvs	r9, r3, r3, lsl #20
    3968:	swpls	r0, r9, [r2]
    396c:	stmdacs	r0, {r4, r6, r7, fp, sp, lr}
    3970:			; <UNDEFINED> instruction: 0xf7fed04f
    3974:	blmi	e3dd44 <mbtowc@plt+0xe3be2c>
    3978:	sbcsvs	r4, r8, fp, ror r4
    397c:	ldrdcc	pc, [ip], -r9
    3980:	suble	r2, sp, r0, lsl #22
    3984:	ldrbtmi	r4, [fp], #-2869	; 0xfffff4cb
    3988:			; <UNDEFINED> instruction: 0xf84368db
    398c:			; <UNDEFINED> instruction: 0xf10a702a
    3990:	strtmi	r0, [pc], -r1, lsl #20
    3994:	ldmdavc	fp!, {r4, r6, r9, sl, lr}
    3998:	blcs	26fe8c <mbtowc@plt+0x26df74>
    399c:	blcs	833604 <mbtowc@plt+0x8316ec>
    39a0:			; <UNDEFINED> instruction: 0xf817d1b9
    39a4:	blcs	135b0 <mbtowc@plt+0x11698>
    39a8:	blmi	b7818c <mbtowc@plt+0xb76274>
    39ac:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    39b0:	andsvs	r9, r3, r4, lsl #20
    39b4:	pop	{r0, r1, r2, ip, sp, pc}
    39b8:	uqsub8mi	r8, r2, r0
    39bc:			; <UNDEFINED> instruction: 0xf815e009
    39c0:	bcs	f5cc <mbtowc@plt+0xd6b4>
    39c4:	bcs	2b7cf0 <mbtowc@plt+0x2b5dd8>
    39c8:	bcs	277c8c <mbtowc@plt+0x275d74>
    39cc:	bcs	837cd4 <mbtowc@plt+0x835dbc>
    39d0:	cdpcs	0, 0, cr13, cr0, cr14, {5}
    39d4:	ldmdavc	r3!, {r0, r1, r4, r5, r6, r7, ip, lr, pc}
    39d8:	svclt	0x00182b00
    39dc:	mulle	r6, r3, r2
    39e0:			; <UNDEFINED> instruction: 0xf8114631
    39e4:	blcs	135f0 <mbtowc@plt+0x116d8>
    39e8:	addsmi	fp, r3, #24, 30	; 0x60
    39ec:	blcs	381d8 <mbtowc@plt+0x362c0>
    39f0:			; <UNDEFINED> instruction: 0xf1b8d0e5
    39f4:	adcle	r0, fp, r0, lsl #30
    39f8:	stcle	12, cr2, [r9]
    39fc:	andeq	pc, r4, #168, 2	; 0x2a
    3a00:			; <UNDEFINED> instruction: 0xf8522300
    3a04:	addmi	r1, r1, #4, 30
    3a08:	movwcc	sp, #4313	; 0x10d9
    3a0c:			; <UNDEFINED> instruction: 0xd1f8429c
    3a10:	stmdals	r2, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    3a14:	ldmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a18:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    3a1c:	sbfx	r6, r8, #1, #14
    3a20:	stmdbls	r5, {r0, r4, r8, r9, fp, lr}
    3a24:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    3a28:	stmpl	sl, {r4, r9, fp, lr}
    3a2c:	bls	9da74 <mbtowc@plt+0x9bb5c>
    3a30:	bmi	3e8238 <mbtowc@plt+0x3e6320>
    3a34:	tstcs	r1, sl, ror r4
    3a38:	ldmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3a3c:			; <UNDEFINED> instruction: 0xf00f2001
    3a40:			; <UNDEFINED> instruction: 0x463dfb76
    3a44:	svclt	0x0000e789
    3a48:	andeq	ip, r2, r6, asr #5
    3a4c:	andeq	ip, r2, lr, lsr #20
    3a50:	andeq	ip, r2, sl, lsr #20
    3a54:	andeq	ip, r2, r2, lsr #20
    3a58:			; <UNDEFINED> instruction: 0x0002c9bc
    3a5c:	andeq	ip, r2, lr, lsr #19
    3a60:	andeq	ip, r2, r8, lsl #19
    3a64:	andeq	ip, r2, sl, lsl r9
    3a68:	andeq	r0, r0, r0, ror #4
    3a6c:	andeq	r0, r0, r8, asr #5
    3a70:	andeq	r6, r1, r8, ror #24
    3a74:	svcmi	0x00f0e92d
    3a78:	cfstr32pl	mvfx15, [r2, #692]	; 0x2b4
    3a7c:	strmi	fp, [r1], r1, lsl #1
    3a80:	mvnlt	pc, #14614528	; 0xdf0000
    3a84:			; <UNDEFINED> instruction: 0xf50d44fb
    3a88:	tstcc	ip, #67108866	; 0x4000002
    3a8c:	ldrbtmi	r4, [r9], #-2550	; 0xfffff60a
    3a90:	stmpl	sl, {r1, r2, r4, r5, r6, r7, r9, fp, lr}
    3a94:	andsvs	r6, sl, r2, lsl r8
    3a98:	andeq	pc, r0, #79	; 0x4f
    3a9c:	ldrbtmi	r4, [fp], #-3060	; 0xfffff40c
    3aa0:	biclt	r6, fp, fp, lsl r9
    3aa4:			; <UNDEFINED> instruction: 0xf8df2500
    3aa8:	ldrbtmi	r8, [r8], #972	; 0x3cc
    3aac:	ldrbtmi	r4, [pc], #-4082	; 3ab4 <mbtowc@plt+0x1b9c>
    3ab0:	and	r4, r5, lr, lsr #12
    3ab4:	cmppl	lr, fp, lsr r9
    3ab8:			; <UNDEFINED> instruction: 0xf5b53504
    3abc:	andsle	r7, r4, r0, lsl #31
    3ac0:			; <UNDEFINED> instruction: 0x3010f8d8
    3ac4:			; <UNDEFINED> instruction: 0x2c00595c
    3ac8:			; <UNDEFINED> instruction: 0x4620d0f4
    3acc:			; <UNDEFINED> instruction: 0xf7fd69e4
    3ad0:	stccs	15, cr14, [r0], {228}	; 0xe4
    3ad4:			; <UNDEFINED> instruction: 0xe7edd1f9
    3ad8:	subcs	r2, r0, r4, lsl #2
    3adc:	svc	0x0082f7fd
    3ae0:	ldrbtmi	r4, [sl], #-2790	; 0xfffff51a
    3ae4:	stmdacs	r0, {r4, r8, sp, lr}
    3ae8:	bmi	ff977bf4 <mbtowc@plt+0xff975cdc>
    3aec:	movwcs	r4, #1146	; 0x47a
    3af0:			; <UNDEFINED> instruction: 0xf1029300
    3af4:	andscc	r0, r8, #20, 6	; 0x50000000
    3af8:	ldrbtmi	r4, [r9], #-2530	; 0xfffff61e
    3afc:			; <UNDEFINED> instruction: 0xf0014648
    3b00:			; <UNDEFINED> instruction: 0x4606fa1f
    3b04:			; <UNDEFINED> instruction: 0xf0002800
    3b08:	ldfged	f0, [r0], {152}	; 0x98
    3b0c:			; <UNDEFINED> instruction: 0xf8df1f25
    3b10:	ldrbtmi	r9, [r9], #888	; 0x378
    3b14:	cmnge	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    3b18:			; <UNDEFINED> instruction: 0x463244fa
    3b1c:	orrpl	pc, r0, pc, asr #8
    3b20:			; <UNDEFINED> instruction: 0xf7fd4628
    3b24:	stmdacs	r0, {r6, r7, r8, r9, sl, fp, sp, lr, pc}
    3b28:	orrhi	pc, r4, r0
    3b2c:	movwls	r2, #768	; 0x300
    3b30:	andeq	pc, r8, #164, 2	; 0x29
    3b34:	strtmi	r4, [r8], -r9, asr #12
    3b38:	mrc2	7, 6, pc, cr4, cr15, {7}
    3b3c:	stclle	8, cr2, [ip, #36]!	; 0x24
    3b40:	stchi	8, cr15, [r8], {84}	; 0x54
    3b44:	ldrdeq	pc, [r4], -r8
    3b48:	rscle	r2, r6, r0, lsl #16
    3b4c:			; <UNDEFINED> instruction: 0xf7fd4651
    3b50:	stmdacs	r0, {r1, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    3b54:			; <UNDEFINED> instruction: 0xf8d8d0e1
    3b58:	blcs	fb90 <mbtowc@plt+0xdc78>
    3b5c:	ldmdavc	fp, {r0, r2, r3, r4, r6, r7, ip, lr, pc}
    3b60:	andsle	r2, r7, r2, asr fp
    3b64:	svclt	0x00082b57
    3b68:	andsle	r2, r4, r1, lsl #14
    3b6c:	blmi	ff23dac8 <mbtowc@plt+0xff23bbb0>
    3b70:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    3b74:			; <UNDEFINED> instruction: 0xf85b4ac7
    3b78:	vst4.8	{d16-d19}, [pc], r2
    3b7c:	andls	r7, r0, #128, 4
    3b80:	bmi	ff15dbf4 <mbtowc@plt+0xff15bcdc>
    3b84:	tstcs	r1, sl, ror r4
    3b88:			; <UNDEFINED> instruction: 0xf7fe6800
    3b8c:	andcs	lr, r1, r2, lsl r9
    3b90:	blx	ff37fbd4 <mbtowc@plt+0xff37dcbc>
    3b94:			; <UNDEFINED> instruction: 0xf8d82700
    3b98:	stmdacs	r0, {r4}
    3b9c:	stmdavc	r3, {r0, r2, r3, r4, r5, r7, ip, lr, pc}
    3ba0:	adcsle	r2, sl, r0, lsl #22
    3ba4:	tstcs	r0, sl, lsl #4
    3ba8:	svc	0x0046f7fd
    3bac:	movwcs	r9, #8
    3bb0:	stccc	8, cr15, [ip], {68}	; 0x44
    3bb4:	stccc	8, cr15, [r8], {84}	; 0x54
    3bb8:	stmdacs	r0, {r3, r4, r6, r8, fp, sp, lr}
    3bbc:	stmdavc	r3, {r0, r2, r3, r5, r7, ip, lr, pc}
    3bc0:	adcle	r2, sl, r0, lsl #22
    3bc4:			; <UNDEFINED> instruction: 0xf1a42210
    3bc8:			; <UNDEFINED> instruction: 0xf7fd010c
    3bcc:	andls	lr, sl, r6, lsr pc
    3bd0:	movwmi	pc, #256	; 0x100	; <UNPREDICTABLE>
    3bd4:			; <UNDEFINED> instruction: 0xf1133b01
    3bd8:	ldmle	lr, {r0, r1, r8, r9, sl, fp}
    3bdc:	stccc	8, cr15, [ip], {84}	; 0x54
    3be0:	addsle	r2, sl, r0, lsl #22
    3be4:	blcs	21c58 <mbtowc@plt+0x1fd40>
    3be8:			; <UNDEFINED> instruction: 0xf844d197
    3bec:			; <UNDEFINED> instruction: 0xf8543c0c
    3bf0:	ldmibvs	r8, {r3, sl, fp, ip, sp}
    3bf4:	addsle	r2, r0, r0, lsl #16
    3bf8:	blcs	21c0c <mbtowc@plt+0x1fcf4>
    3bfc:	andscs	sp, r0, #141	; 0x8d
    3c00:	smlatbeq	ip, r4, r1, pc	; <UNPREDICTABLE>
    3c04:	svc	0x0018f7fd
    3c08:			; <UNDEFINED> instruction: 0xf1004680
    3c0c:	blcc	54814 <mbtowc@plt+0x528fc>
    3c10:	svceq	0x0003f113
    3c14:			; <UNDEFINED> instruction: 0xf854d881
    3c18:	blcs	12c50 <mbtowc@plt+0x10d38>
    3c1c:	svcge	0x007df43f
    3c20:	blcs	21c94 <mbtowc@plt+0x1fd7c>
    3c24:	svcge	0x0079f47f
    3c28:	stccc	8, cr15, [ip], {68}	; 0x44
    3c2c:	stccc	8, cr15, [r8], {84}	; 0x54
    3c30:	stmdacs	r0, {r3, r4, r6, r7, r8, fp, sp, lr}
    3c34:	svcge	0x0071f43f
    3c38:	blcs	21c4c <mbtowc@plt+0x1fd34>
    3c3c:	svcge	0x006df43f
    3c40:			; <UNDEFINED> instruction: 0xf1a42200
    3c44:			; <UNDEFINED> instruction: 0xf7fe010c
    3c48:	mulls	r4, ip, r8
    3c4c:	ldmib	sp, {r0, r2, r8, ip, pc}^
    3c50:	blcs	c868 <mbtowc@plt+0xa950>
    3c54:			; <UNDEFINED> instruction: 0xf1b2bf08
    3c58:			; <UNDEFINED> instruction: 0xf43f3fff
    3c5c:			; <UNDEFINED> instruction: 0xf854af5e
    3c60:	blcs	12c98 <mbtowc@plt+0x10d80>
    3c64:	svcge	0x0059f43f
    3c68:	blcs	21cdc <mbtowc@plt+0x1fdc4>
    3c6c:	svcge	0x0055f47f
    3c70:	stccc	8, cr15, [r8], {84}	; 0x54
    3c74:	stmdacs	r0, {r3, r4, r9, fp, sp, lr}
    3c78:	svcge	0x004ff43f
    3c7c:	bcs	21c8c <mbtowc@plt+0x1fd74>
    3c80:	svcge	0x004bf43f
    3c84:	blcs	1e5f8 <mbtowc@plt+0x1c6e0>
    3c88:	svcge	0x0047f43f
    3c8c:	blcs	21d00 <mbtowc@plt+0x1fde8>
    3c90:	svcge	0x0043f43f
    3c94:			; <UNDEFINED> instruction: 0xf8442200
    3c98:			; <UNDEFINED> instruction: 0xf1a42c0c
    3c9c:			; <UNDEFINED> instruction: 0xf7fe010c
    3ca0:	andls	lr, fp, r6, lsl r8
    3ca4:	svccc	0x00fff1b0
    3ca8:	svcge	0x0037f43f
    3cac:	stccc	8, cr15, [ip], {84}	; 0x54
    3cb0:			; <UNDEFINED> instruction: 0xf43f2b00
    3cb4:	ldmdavc	fp, {r1, r4, r5, r8, r9, sl, fp, sp, pc}
    3cb8:			; <UNDEFINED> instruction: 0xf47f2b00
    3cbc:			; <UNDEFINED> instruction: 0xf854af2e
    3cc0:	bvs	16d2ce8 <mbtowc@plt+0x16d0dd0>
    3cc4:	ldrbtmi	r4, [r9], #-2421	; 0xfffff68b
    3cc8:	ldrmi	r9, [r8], -r9, lsl #6
    3ccc:	mcr	7, 5, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    3cd0:	andcs	fp, r0, #176, 2	; 0x2c
    3cd4:	stccs	8, cr15, [ip], {68}	; 0x44
    3cd8:	smlatbeq	ip, r4, r1, pc	; <UNPREDICTABLE>
    3cdc:			; <UNDEFINED> instruction: 0xf7fd9809
    3ce0:			; <UNDEFINED> instruction: 0x4603eff6
    3ce4:	svccc	0x00fff1b0
    3ce8:	svcge	0x0017f43f
    3cec:	stccs	8, cr15, [ip], {84}	; 0x54
    3cf0:			; <UNDEFINED> instruction: 0xf43f2a00
    3cf4:	ldmdavc	r2, {r1, r4, r8, r9, sl, fp, sp, pc}
    3cf8:			; <UNDEFINED> instruction: 0xf47f2a00
    3cfc:	and	sl, r1, lr, lsl #30
    3d00:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    3d04:	andmi	pc, r0, #111	; 0x6f
    3d08:	svclt	0x00144293
    3d0c:	movwcs	r2, #4864	; 0x1300
    3d10:	bcs	2a544 <mbtowc@plt+0x2862c>
    3d14:	movwcs	fp, #3864	; 0xf18
    3d18:	blcs	30abc <mbtowc@plt+0x2eba4>
    3d1c:	cmpcs	r7, #20, 30	; 0x50
    3d20:	movwls	r2, #37751	; 0x9377
    3d24:	cmnmi	pc, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    3d28:	movweq	pc, #62144	; 0xf2c0	; <UNPREDICTABLE>
    3d2c:	b	ea15c <mbtowc@plt+0xe8244>
    3d30:	vld1.8	{d2-d5}, [r1], r1
    3d34:			; <UNDEFINED> instruction: 0xf023637f
    3d38:	blx	17c497c <mbtowc@plt+0x17c2a64>
    3d3c:	tstmi	r1, #136, 2	; 0x22	; <UNPREDICTABLE>
    3d40:			; <UNDEFINED> instruction: 0xf6cf2200
    3d44:	b	a090c <mbtowc@plt+0x9e9f4>
    3d48:	movwmi	r3, #41480	; 0xa208
    3d4c:	b	10e856c <mbtowc@plt+0x10e6654>
    3d50:	movwls	r5, #29464	; 0x7318
    3d54:	ldrcs	pc, [r7, r7, asr #12]!
    3d58:	blx	1ea982 <mbtowc@plt+0x1e8a6a>
    3d5c:	vabdl.u8	<illegal reg q15.5>, d7, d3
    3d60:	blmi	13c5c7c <mbtowc@plt+0x13c3d64>
    3d64:			; <UNDEFINED> instruction: 0xf8d3447b
    3d68:			; <UNDEFINED> instruction: 0xf8588010
    3d6c:			; <UNDEFINED> instruction: 0xb3211027
    3d70:	and	r4, r7, r8, asr r6
    3d74:	svclt	0x00142b00
    3d78:	cmncs	r2, #1207959553	; 0x48000001
    3d7c:	ldrb	r9, [r1, r9, lsl #6]
    3d80:	biclt	r6, r9, r9, asr #19
    3d84:	bls	21ddb8 <mbtowc@plt+0x21bea0>
    3d88:			; <UNDEFINED> instruction: 0xd1f94293
    3d8c:	movwcs	lr, #10705	; 0x29d1
    3d90:			; <UNDEFINED> instruction: 0xbc06e9dd
    3d94:	svclt	0x00084563
    3d98:	mvnsle	r4, sl, asr r5
    3d9c:	movwcs	lr, #18897	; 0x49d1
    3da0:			; <UNDEFINED> instruction: 0xbc04e9dd
    3da4:	svclt	0x00084563
    3da8:	mvnle	r4, sl, asr r5
    3dac:	bls	2635e0 <mbtowc@plt+0x2616c8>
    3db0:			; <UNDEFINED> instruction: 0xd1e54293
    3db4:	ldrt	r4, [r0], r3, lsl #13
    3db8:	eorcs	r4, r0, r3, lsl #13
    3dbc:	svc	0x003ef7fd
    3dc0:	orrlt	r4, r8, r3, lsl #12
    3dc4:	andsvs	r9, sl, r8, lsl #20
    3dc8:	andne	lr, r6, #3620864	; 0x374000
    3dcc:	andne	lr, r2, #3194880	; 0x30c000
    3dd0:	andne	lr, r4, #3620864	; 0x374000
    3dd4:	andne	lr, r4, #3194880	; 0x30c000
    3dd8:	ldrvc	r9, [sl], -r9, lsl #20
    3ddc:	eorcs	pc, r7, r8, asr r8	; <UNPREDICTABLE>
    3de0:			; <UNDEFINED> instruction: 0xf84861da
    3de4:	ldr	r3, [r8], r7, lsr #32
    3de8:	strcc	lr, [r4], #-2525	; 0xfffff623
    3dec:	strcc	lr, [r2], #-2509	; 0xfffff633
    3df0:			; <UNDEFINED> instruction: 0xf85b4b2c
    3df4:	ldmdavs	fp, {r0, r1, ip, sp}
    3df8:	vst2.8	{d25-d28}, [pc], r0
    3dfc:	andcs	r5, r1, #128, 6
    3e00:	stcge	6, cr4, [pc], {25}
    3e04:			; <UNDEFINED> instruction: 0xf7fe4620
    3e08:	blmi	87e018 <mbtowc@plt+0x87c100>
    3e0c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    3e10:			; <UNDEFINED> instruction: 0xf85b4a20
    3e14:	strls	r0, [r2], #-2
    3e18:	andls	r9, r1, #24576	; 0x6000
    3e1c:	andls	r9, r0, #8, 20	; 0x8000
    3e20:	bmi	85de94 <mbtowc@plt+0x85bf7c>
    3e24:	tstcs	r1, sl, ror r4
    3e28:			; <UNDEFINED> instruction: 0xf7fd6800
    3e2c:	andcs	lr, r1, r2, asr #31
    3e30:			; <UNDEFINED> instruction: 0xf97df00f
    3e34:			; <UNDEFINED> instruction: 0xf7fd4630
    3e38:			; <UNDEFINED> instruction: 0xf50defc8
    3e3c:	tstcc	ip, #67108866	; 0x4000002
    3e40:	ldrbtmi	r4, [r9], #-2330	; 0xfffff6e6
    3e44:	stmpl	sl, {r0, r3, r9, fp, lr}
    3e48:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    3e4c:			; <UNDEFINED> instruction: 0xf04f4051
    3e50:	mrsle	r0, R12_usr
    3e54:	cfstr32pl	mvfx15, [r2, #52]	; 0x34
    3e58:	pop	{r0, ip, sp, pc}
    3e5c:			; <UNDEFINED> instruction: 0xf7fd8ff0
    3e60:	svclt	0x0000ee70
    3e64:	andeq	ip, r2, r4, lsr r1
    3e68:	andeq	ip, r2, sl, lsr #2
    3e6c:	andeq	r0, r0, r4, lsr r2
    3e70:	muleq	r2, r6, r8
    3e74:	andeq	ip, r2, sl, lsl #17
    3e78:	andeq	ip, r2, r6, lsl #17
    3e7c:	andeq	ip, r2, r2, asr r8
    3e80:	andeq	ip, r2, r8, asr #16
    3e84:	andeq	r6, r1, r6, asr #17
    3e88:			; <UNDEFINED> instruction: 0x00017abe
    3e8c:	andeq	r6, r1, r0, ror #23
    3e90:	andeq	r0, r0, r0, ror #4
    3e94:	andeq	r0, r0, r8, asr #5
    3e98:	andeq	r6, r1, ip, asr #22
    3e9c:	andeq	r6, r1, r6, lsr sl
    3ea0:	ldrdeq	ip, [r2], -r0
    3ea4:	andeq	r0, r0, r8, lsr r3
    3ea8:	ldrdeq	r6, [r1], -ip
    3eac:	andeq	fp, r2, r6, ror sp
    3eb0:	svcmi	0x00f0e92d
    3eb4:	mulls	r3, r1, r0
    3eb8:			; <UNDEFINED> instruction: 0x46984692
    3ebc:	ldrdls	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    3ec0:			; <UNDEFINED> instruction: 0x4690f8df
    3ec4:			; <UNDEFINED> instruction: 0xf8df447c
    3ec8:	ldrbtmi	r2, [sl], #-1680	; 0xfffff970
    3ecc:	pkhtbcc	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    3ed0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3ed4:			; <UNDEFINED> instruction: 0xf04f930f
    3ed8:			; <UNDEFINED> instruction: 0xf1b90300
    3edc:	andle	r0, sl, r0, lsl #30
    3ee0:			; <UNDEFINED> instruction: 0xf0139b1b
    3ee4:	andle	r0, r6, r4, lsl #30
    3ee8:			; <UNDEFINED> instruction: 0x3010f8d9
    3eec:	rsbsmi	pc, r0, #50331648	; 0x3000000
    3ef0:	svcmi	0x0020f5b2
    3ef4:			; <UNDEFINED> instruction: 0xf018d01a
    3ef8:	rsble	r0, r4, r4, lsl #22
    3efc:			; <UNDEFINED> instruction: 0x6010f8da
    3f00:	ldrbtmi	pc, [r0], -r6, lsl #8	; <UNPREDICTABLE>
    3f04:	svcpl	0x0000f5b6
    3f08:	stmdble	r5!, {r6, ip, lr, pc}
    3f0c:	svcmi	0x00c0f5b6
    3f10:			; <UNDEFINED> instruction: 0xf5b6d031
    3f14:	cmple	r7, r0, asr #30
    3f18:	movwls	r9, #6939	; 0x1b1b
    3f1c:	andls	pc, r0, sp, asr #17
    3f20:	ldrbmi	r4, [r2], -r3, asr #12
    3f24:			; <UNDEFINED> instruction: 0xf0079803
    3f28:	rscs	pc, r2, #2310144	; 0x234000
    3f2c:	bicvc	pc, r0, #50331648	; 0x3000000
    3f30:	svcvc	0x0080f5b3
    3f34:	blcs	fe037f60 <mbtowc@plt+0xfe036048>
    3f38:			; <UNDEFINED> instruction: 0x3624f8df
    3f3c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    3f40:	rsbscs	fp, r7, #12, 30	; 0x30
    3f44:	andsvc	r2, sl, r5, ror r2
    3f48:			; <UNDEFINED> instruction: 0xf8dfe7d5
    3f4c:	stmiapl	r3!, {r2, r4, r9, sl, ip, sp}^
    3f50:	rsbscs	r6, r2, #1769472	; 0x1b0000
    3f54:	bfi	r7, sl, #0, #15
    3f58:			; <UNDEFINED> instruction: 0xf5b6b31e
    3f5c:	teqle	r3, r0, lsl #31
    3f60:			; <UNDEFINED> instruction: 0x3600f8df
    3f64:	tstcs	sl, #14811136	; 0xe20000
    3f68:			; <UNDEFINED> instruction: 0xf8df6013
    3f6c:	stmiapl	r2!, {r2, r4, r5, r6, r7, r8, sl, sp}
    3f70:	cmpvs	r3, #1179648	; 0x120000
    3f74:			; <UNDEFINED> instruction: 0xf8dfe028
    3f78:	stmiapl	r2!, {r2, r3, r5, r6, r7, r8, sl, ip, sp}^
    3f7c:	andsvs	r2, r3, r6, lsl #6
    3f80:	ldrbcs	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    3f84:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    3f88:	ands	r6, sp, r3, asr r3
    3f8c:	ldrbcc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    3f90:	movwcs	r5, #43234	; 0xa8e2
    3f94:			; <UNDEFINED> instruction: 0xf8df6013
    3f98:	stmiapl	r2!, {r3, r6, r7, r8, sl, sp}
    3f9c:	cmpvs	r3, #1179648	; 0x120000
    3fa0:			; <UNDEFINED> instruction: 0xf8dfe012
    3fa4:	ldrbtmi	r1, [r9], #-1476	; 0xfffffa3c
    3fa8:			; <UNDEFINED> instruction: 0xf7fd9803
    3fac:	ldmdblt	r8, {r2, r4, r5, r8, sl, fp, sp, lr, pc}^
    3fb0:	ldrcc	pc, [r0, #2271]!	; 0x8df
    3fb4:	movwcs	r5, #14562	; 0x38e2
    3fb8:			; <UNDEFINED> instruction: 0xf8df6013
    3fbc:	stmiapl	r2!, {r2, r5, r7, r8, sl, sp}
    3fc0:	cmpvs	r3, #1179648	; 0x120000
    3fc4:	strcs	lr, [r0], -r0
    3fc8:	strcc	pc, [r0, #2271]!	; 0x8df
    3fcc:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    3fd0:			; <UNDEFINED> instruction: 0xf0402b00
    3fd4:			; <UNDEFINED> instruction: 0xf018829e
    3fd8:	andle	r0, r9, r1, lsl #30
    3fdc:	strcc	pc, [r0, #2271]	; 0x8df
    3fe0:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
    3fe4:	movwcs	lr, #2522	; 0x9da
    3fe8:	tstcs	r2, #3162112	; 0x304000
    3fec:	addvc	r2, fp, r1, lsl #6
    3ff0:	ldrbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    3ff4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    3ff8:			; <UNDEFINED> instruction: 0xf0321f9a
    3ffc:	tstle	fp, r4, lsl #4
    4000:	svceq	0x0010f018
    4004:			; <UNDEFINED> instruction: 0xf8dfd018
    4008:	stmiapl	r2!, {r3, r4, r6, r8, sl, sp}
    400c:			; <UNDEFINED> instruction: 0xf8da6812
    4010:			; <UNDEFINED> instruction: 0xf8da1020
    4014:	ldrvs	r5, [r1, #-36]	; 0xffffffdc
    4018:	andcs	r6, r1, r5, asr r5
    401c:			; <UNDEFINED> instruction: 0xf8df7410
    4020:	stmiapl	r2!, {r4, r6, r8, sl, sp}
    4024:	blcs	29e074 <mbtowc@plt+0x29c15c>
    4028:	movwcs	fp, #3860	; 0xf14
    402c:	bcs	cc38 <mbtowc@plt+0xad20>
    4030:	movwcs	fp, #3848	; 0xf08
    4034:	cmnle	ip, r0, lsl #22
    4038:	strcc	pc, [r8, #-2271]!	; 0xfffff721
    403c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    4040:	stmdblt	r3, {r8, sl, sp}^
    4044:	strcc	pc, [ip, #-2271]!	; 0xfffff721
    4048:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    404c:	svclt	0x00182b02
    4050:			; <UNDEFINED> instruction: 0xf0002500
    4054:			; <UNDEFINED> instruction: 0xf018808c
    4058:	andle	r0, pc, r2, lsl #30
    405c:	strcc	pc, [r0, #-2271]	; 0xfffff721
    4060:	stmdavs	r8, {r0, r5, r6, r7, fp, ip, lr}
    4064:	tstcs	r8, #3571712	; 0x368000
    4068:	tstcs	r6, #192, 18	; 0x300000
    406c:	sbcvc	r2, r3, r1, lsl #6
    4070:	movwls	r6, #26635	; 0x680b
    4074:	blcs	69ede8 <mbtowc@plt+0x69ced0>
    4078:	adchi	pc, sl, r0
    407c:	strbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    4080:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
    4084:	tstlt	fp, fp, lsl #17
    4088:	blcs	623bc <mbtowc@plt+0x604a4>
    408c:	cmphi	r0, r0	; <UNPREDICTABLE>
    4090:	ldrbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    4094:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
    4098:	vmul.i8	d2, d0, d10
    409c:	andcs	r8, r1, #1073741859	; 0x40000023
    40a0:	vst4.32	{d20-d23}, [pc], sl
    40a4:	vsubw.s8	q11, q8, d8
    40a8:	andsmi	r4, r3, r0, lsl #6
    40ac:			; <UNDEFINED> instruction: 0xf0002b00
    40b0:			; <UNDEFINED> instruction: 0xf8df8183
    40b4:	stmiapl	r3!, {r2, r6, r7, sl, ip, sp}^
    40b8:			; <UNDEFINED> instruction: 0xf1b9681a
    40bc:	svclt	0x00180300
    40c0:	bcs	cccc <mbtowc@plt+0xadb4>
    40c4:	movwcs	fp, #3864	; 0xf18
    40c8:			; <UNDEFINED> instruction: 0xf0402b00
    40cc:			; <UNDEFINED> instruction: 0xf8df8160
    40d0:	stmiapl	r3!, {r2, r3, r5, r7, sl, ip, sp}^
    40d4:			; <UNDEFINED> instruction: 0xb1b3681b
    40d8:	svceq	0x0008f018
    40dc:			; <UNDEFINED> instruction: 0xf8dfd013
    40e0:	stmiapl	r3!, {r7, sl, ip, sp}^
    40e4:			; <UNDEFINED> instruction: 0xf8da681b
    40e8:			; <UNDEFINED> instruction: 0x66180014
    40ec:	andsvc	r2, sl, #268435456	; 0x10000000
    40f0:	strcs	pc, [ip], #2271	; 0x8df
    40f4:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    40f8:	addsmi	fp, r0, #-2147483638	; 0x8000000a
    40fc:	bvs	ff6b3ffc <mbtowc@plt+0xff6b20e4>
    4100:	subeq	pc, r0, #66	; 0x42
    4104:			; <UNDEFINED> instruction: 0xf1bb62da
    4108:			; <UNDEFINED> instruction: 0xf0000f00
    410c:			; <UNDEFINED> instruction: 0xf5b681a3
    4110:			; <UNDEFINED> instruction: 0xf0004f80
    4114:	vrhadd.s8	q4, q8, <illegal reg q7.5>
    4118:			; <UNDEFINED> instruction: 0xf5b6817a
    411c:			; <UNDEFINED> instruction: 0xf0005f80
    4120:			; <UNDEFINED> instruction: 0xf5b681cc
    4124:			; <UNDEFINED> instruction: 0xf0405f00
    4128:			; <UNDEFINED> instruction: 0xf8df8181
    412c:	ldrbtmi	r3, [fp], #-1112	; 0xfffffba8
    4130:	vsra.u64	d30, d2, #63
    4134:	vld1.8	{d2-d5}, [r5], fp
    4138:			; <UNDEFINED> instruction: 0xf023637f
    413c:	tstmi	r3, #1006632960	; 0x3c000000
    4140:	blcs	fe1d2f68 <mbtowc@plt+0xfe1d1050>
    4144:	strcs	fp, [r0, #-3976]	; 0xfffff078
    4148:	sbclt	sp, r8, #8716288	; 0x850000
    414c:	b	1046d78 <mbtowc@plt+0x1044e60>
    4150:			; <UNDEFINED> instruction: 0xf0215105
    4154:	movwmi	r0, #33279	; 0x81ff
    4158:	blx	184215c <mbtowc@plt+0x1840244>
    415c:	strcc	pc, [r0], #-2271	; 0xfffff721
    4160:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
    4164:	vst1.64	{d22-d23}, [r3 :64], r3
    4168:	sbcsvs	r3, r3, #0, 6
    416c:			; <UNDEFINED> instruction: 0xf7fee764
    4170:			; <UNDEFINED> instruction: 0x4605fbf9
    4174:			; <UNDEFINED> instruction: 0xf43f2800
    4178:	blmi	ffe6ff38 <mbtowc@plt+0xffe6e020>
    417c:	ldmdavs	pc, {r0, r1, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
    4180:	blvs	feb7c194 <mbtowc@plt+0xfeb7a27c>
    4184:			; <UNDEFINED> instruction: 0xf43f2d00
    4188:	blvs	1aeff28 <mbtowc@plt+0x1aee010>
    418c:	mvnsle	r2, r1, lsr #22
    4190:			; <UNDEFINED> instruction: 0xf0136aeb
    4194:	rscsle	r0, r4, r1, lsl #30
    4198:	blcs	2248c <mbtowc@plt+0x20574>
    419c:	ldmib	r7, {r0, r4, r5, r6, r7, ip, lr, pc}^
    41a0:	ldmib	r5, {r1, r4, r8}^
    41a4:	addsmi	r2, r9, #4, 6	; 0x10000000
    41a8:	addsmi	fp, r0, #8, 30
    41ac:	stmdavs	r8!, {r0, r3, r5, r6, r7, r8, ip, lr, pc}
    41b0:	rscle	r2, r6, r0, lsl #16
    41b4:	bcs	1e564 <mbtowc@plt+0x1c64c>
    41b8:	stmdbls	r3, {r0, r1, r5, r6, r7, ip, lr, pc}
    41bc:	mrc	7, 3, APSR_nzcv, cr12, cr13, {7}
    41c0:	bicsle	r2, lr, r0, lsl #16
    41c4:	stmiapl	r2!, {r0, r1, r2, r5, r6, r7, r8, r9, fp, lr}^
    41c8:	andsvs	r2, r3, r1, lsr #6
    41cc:	smlsldx	r6, r2, fp, r3
    41d0:	stmiapl	r3!, {r0, r1, r2, r5, r6, r7, r8, r9, fp, lr}^
    41d4:	blcs	1e248 <mbtowc@plt+0x1c330>
    41d8:	svcge	0x0050f43f
    41dc:	ldrbtmi	r4, [fp], #-3050	; 0xfffff416
    41e0:	teqlt	r3, #1769472	; 0x1b0000
    41e4:	ldmib	r1, {r1, r2, r8, fp, ip, pc}^
    41e8:	stmib	sp, {r1, r2, r4, r8, r9, sp}^
    41ec:			; <UNDEFINED> instruction: 0xf6472304
    41f0:	blls	10ccd4 <mbtowc@plt+0x10adbc>
    41f4:	movwcs	pc, #11171	; 0x2ba3	; <UNPREDICTABLE>
    41f8:	sbceq	pc, r8, #134217731	; 0x8000003
    41fc:	blmi	ff8e8a34 <mbtowc@plt+0xff8e6b1c>
    4200:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4204:			; <UNDEFINED> instruction: 0xf853930d
    4208:	svccs	0x00007022
    420c:	blmi	ff838354 <mbtowc@plt+0xff83643c>
    4210:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
    4214:	stmiapl	r3!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, lr}^
    4218:	tstcc	r3, fp, lsl r8
    421c:			; <UNDEFINED> instruction: 0xf8cd9107
    4220:	strls	fp, [r9], -r0, lsr #32
    4224:	ldrmi	r9, [r6], -sl, lsl #10
    4228:	strls	r4, [fp], #-1691	; 0xfffff965
    422c:	strmi	lr, [r4, #-2525]	; 0xfffff623
    4230:	tstcs	r4, sp, lsl r0
    4234:	andvc	pc, r0, pc, asr #8
    4238:	bl	ff542234 <mbtowc@plt+0xff54031c>
    423c:	ldrbtmi	r4, [fp], #-3030	; 0xfffff42a
    4240:	stmdacs	r0, {r3, r4, sp, lr}
    4244:	blmi	ff578984 <mbtowc@plt+0xff576a6c>
    4248:	bmi	ff55a5dc <mbtowc@plt+0xff5586c4>
    424c:	vst2.32	{d21-d22}, [pc :128], r0
    4250:	andls	r7, r0, #0, 4
    4254:	bmi	ff4de2c8 <mbtowc@plt+0xff4dc3b0>
    4258:	tstcs	r1, sl, ror r4
    425c:			; <UNDEFINED> instruction: 0xf7fd6800
    4260:	andcs	lr, r1, r8, lsr #27
    4264:			; <UNDEFINED> instruction: 0xff63f00e
    4268:	mvnlt	r6, fp, lsr r9
    426c:	ldmib	r7, {r0, r1, r2, r3, r4, r9, sl, lr}^
    4270:	addsmi	r2, sp, #0, 6
    4274:	addsmi	fp, r4, #8, 30
    4278:	ldmvs	fp!, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    427c:	blx	8cb36 <mbtowc@plt+0x8ac1e>
    4280:	ldmdbvs	sl, {r0, r1, r8, r9, sp, lr}
    4284:			; <UNDEFINED> instruction: 0x3010f8db
    4288:			; <UNDEFINED> instruction: 0xd1ed429a
    428c:	stmdbls	r7, {r3, r4, r5, r7, fp, sp, lr}
    4290:			; <UNDEFINED> instruction: 0xf7fd3013
    4294:	stmdacs	r0, {r6, r7, r8, r9, fp, sp, lr, pc}
    4298:			; <UNDEFINED> instruction: 0xf8ddd1e6
    429c:	cdpls	0, 0, cr11, cr9, cr0, {1}
    42a0:	stcls	13, cr9, [fp], {10}
    42a4:			; <UNDEFINED> instruction: 0xf8dde021
    42a8:	cdpls	0, 0, cr11, cr9, cr0, {1}
    42ac:	stcls	13, cr9, [fp], {10}
    42b0:			; <UNDEFINED> instruction: 0xf7fd2018
    42b4:	movwlt	lr, #3268	; 0xcc4
    42b8:	andne	lr, r4, #3620864	; 0x374000
    42bc:	andne	lr, r0, #192, 18	; 0x300000
    42c0:	addvs	r9, r2, r6, lsl #20
    42c4:	stmiapl	r2!, {r0, r1, r4, r5, r7, r9, fp, lr}
    42c8:	stmdapl	r1!, {r0, r4, r5, r7, r8, fp, lr}^
    42cc:	stmdavs	r9, {r1, r4, fp, sp, lr}
    42d0:	addsne	r1, r2, r2, asr sl
    42d4:			; <UNDEFINED> instruction: 0x31a3f648
    42d8:	smlawtcs	lr, fp, r6, pc	; <UNPREDICTABLE>
    42dc:	vqdmulh.s<illegal width 8>	d15, d2, d1
    42e0:	andcs	r6, r0, #194	; 0xc2
    42e4:	mvnslt	r6, r2, lsl #2
    42e8:	blmi	fe75c7d0 <mbtowc@plt+0xfe75a8b8>
    42ec:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
    42f0:	vst1.64	{d22-d23}, [r3 :64], r3
    42f4:	sbcsvs	r4, r3, #0, 6
    42f8:	blmi	fea3de00 <mbtowc@plt+0xfea3bee8>
    42fc:	bmi	fea1a690 <mbtowc@plt+0xfea18778>
    4300:	bls	19a588 <mbtowc@plt+0x198670>
    4304:	andls	r3, r1, #805306369	; 0x30000001
    4308:	stmiapl	r2!, {r1, r5, r7, r9, fp, lr}
    430c:	ldmdbvs	r2, {r1, r4, fp, sp, lr}
    4310:	ldmdavs	fp, {r9, ip, pc}
    4314:	ldrbtmi	r4, [sl], #-2724	; 0xfffff55c
    4318:	stmdavs	r0, {r0, r8, sp}
    431c:	stcl	7, cr15, [r8, #-1012]	; 0xfffffc0c
    4320:			; <UNDEFINED> instruction: 0xf00e2001
    4324:	bls	383f3c <mbtowc@plt+0x382024>
    4328:			; <UNDEFINED> instruction: 0xf842990c
    432c:	ldrb	r0, [ip, r1, lsr #32]
    4330:	stmiapl	r3!, {r3, r4, r7, r8, r9, fp, lr}^
    4334:	ldmdbvs	r8, {r0, r1, r3, r4, fp, sp, lr}
    4338:			; <UNDEFINED> instruction: 0x23b7f647
    433c:	vqrdmulh.s<illegal width 8>	d15, d0, d3
    4340:	biceq	pc, r5, #201326595	; 0xc000003
    4344:	ldrbtmi	r4, [sl], #-2713	; 0xfffff567
    4348:			; <UNDEFINED> instruction: 0xf8526912
    434c:	svccs	0x00007023
    4350:	mrcge	4, 4, APSR_nzcv, cr14, cr15, {1}
    4354:	ldrd	r4, [r1], -lr
    4358:			; <UNDEFINED> instruction: 0xb1b769ff
    435c:	addsmi	r6, r8, #3866624	; 0x3b0000
    4360:	ldmib	r7, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    4364:	ldmib	r1, {r1, r8, r9, sp}^
    4368:	ldrmi	fp, [ip, #3090]	; 0xc12
    436c:	ldrmi	fp, [r3, #3848]	; 0xf08
    4370:	ldmib	r7, {r1, r4, r5, r6, r7, r8, ip, lr, pc}^
    4374:	ldmib	r1, {r2, r8, r9, sp}^
    4378:	ldrmi	fp, [ip, #3094]	; 0xc16
    437c:	ldrmi	fp, [r3, #3848]	; 0xf08
    4380:	ldrbtmi	sp, [r3], sl, ror #3
    4384:	subvc	r7, fp, fp, lsr lr
    4388:	ldrbtmi	lr, [r3], r2, lsl #13
    438c:	blls	6fdd94 <mbtowc@plt+0x6fbe7c>
    4390:	svceq	0x0020f013
    4394:	mrcge	4, 4, APSR_nzcv, cr11, cr15, {1}
    4398:	stmiapl	r3!, {r0, r2, r7, r8, r9, fp, lr}^
    439c:	blcs	1e410 <mbtowc@plt+0x1c4f8>
    43a0:	mrcge	4, 4, APSR_nzcv, cr5, cr15, {1}
    43a4:	stmiapl	r3!, {r1, r2, r3, r5, r6, r8, r9, fp, lr}^
    43a8:	ldmib	r9, {r3, r4, fp, sp, lr}^
    43ac:	stmib	r0, {r2, r3, r8, r9, sp}^
    43b0:	movwcs	r2, #4878	; 0x130e
    43b4:	str	r7, [sl], r3, asr #4
    43b8:	stmiapl	r3!, {r1, r2, r3, r4, r5, r6, r8, r9, fp, lr}^
    43bc:	biclt	r6, r3, fp, lsl r8
    43c0:	svceq	0x0000f1b9
    43c4:	mcrge	4, 4, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    43c8:			; <UNDEFINED> instruction: 0xf0139b1b
    43cc:			; <UNDEFINED> instruction: 0xf43f0f20
    43d0:	blmi	1defdd0 <mbtowc@plt+0x1dedeb8>
    43d4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    43d8:			; <UNDEFINED> instruction: 0xf43f2b00
    43dc:	blmi	182fdc4 <mbtowc@plt+0x182deac>
    43e0:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    43e4:	movwcs	lr, #51673	; 0xc9d9
    43e8:	movwcs	lr, #59840	; 0xe9c0
    43ec:	subvc	r2, r3, #67108864	; 0x4000000
    43f0:			; <UNDEFINED> instruction: 0xf018e66d
    43f4:			; <UNDEFINED> instruction: 0xf43f0f20
    43f8:	blmi	166fda8 <mbtowc@plt+0x166de90>
    43fc:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    4400:	movwcs	lr, #51674	; 0xc9da
    4404:	tstcs	r0, #192, 18	; 0x300000
    4408:	strbvc	r2, [r3], #-769	; 0xfffffcff
    440c:			; <UNDEFINED> instruction: 0xf5b6e65f
    4410:	subsle	r4, r5, r0, lsl #30
    4414:	svcmi	0x0020f5b6
    4418:	blmi	19f8828 <mbtowc@plt+0x19f6910>
    441c:	ands	r4, fp, fp, ror r4
    4420:	svcmi	0x00c0f5b6
    4424:	blmi	1978834 <mbtowc@plt+0x197691c>
    4428:	ands	r4, r5, fp, ror r4
    442c:	tstle	r2, r3, lsl #18
    4430:	ldrbtmi	r4, [fp], #-2915	; 0xfffff49d
    4434:	blmi	12bc47c <mbtowc@plt+0x12ba564>
    4438:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    443c:	movwls	r0, #6963	; 0x1b33
    4440:	ldrbtmi	r4, [fp], #-2912	; 0xfffff4a0
    4444:	movwcs	r9, #33536	; 0x8300
    4448:	ldrmi	r2, [r9], -r1, lsl #4
    444c:			; <UNDEFINED> instruction: 0xf7fd3023
    4450:	and	lr, sl, lr, asr sp
    4454:	ldrbtmi	r4, [fp], #-2908	; 0xfffff4a4
    4458:	stmiapl	r2!, {r0, r6, r9, fp, lr}
    445c:	bmi	16de4a4 <mbtowc@plt+0x16dc58c>
    4460:	tstcs	r8, sl, ror r4
    4464:			; <UNDEFINED> instruction: 0xf7fd3023
    4468:	blmi	fbf5f8 <mbtowc@plt+0xfbd6e0>
    446c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    4470:	eorle	r2, r8, r1, lsr #22
    4474:	stmiapl	r3!, {r1, r2, r4, r6, r8, r9, fp, lr}^
    4478:	orrslt	r6, fp, fp, lsl r8
    447c:	orrmi	pc, r0, #637534208	; 0x26000000
    4480:	svcpl	0x0000f5b3
    4484:	movwcs	fp, #3860	; 0xf14
    4488:	strtmi	r2, [sl], -r1, lsl #6
    448c:	andcs	r9, r1, r3, lsl #18
    4490:			; <UNDEFINED> instruction: 0xff62f7fd
    4494:	blmi	cb095c <mbtowc@plt+0xcaea44>
    4498:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
    449c:			; <UNDEFINED> instruction: 0xf0436ad3
    44a0:	sbcsvs	r0, r3, #128, 6
    44a4:	stmiapl	r3!, {r0, r1, r3, r6, r8, r9, fp, lr}^
    44a8:	stmdavc	r3, {r3, r4, fp, sp, lr}
    44ac:			; <UNDEFINED> instruction: 0xf00fb1c3
    44b0:	ldrd	pc, [lr], -r3	; <UNPREDICTABLE>
    44b4:	ldrbtmi	r4, [fp], #-2888	; 0xfffff4b8
    44b8:	blmi	123e3f8 <mbtowc@plt+0x123c4e0>
    44bc:			; <UNDEFINED> instruction: 0xe7cb447b
    44c0:	ldrbtmi	r4, [fp], #-2887	; 0xfffff4b9
    44c4:	blmi	11fe3ec <mbtowc@plt+0x11fc4d4>
    44c8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    44cc:	sbcsle	r2, r1, r0, lsl #22
    44d0:	stmiapl	r3!, {r0, r1, r5, r8, r9, fp, lr}^
    44d4:	bvs	ff4de544 <mbtowc@plt+0xff4dc62c>
    44d8:	nopeq	{67}	; 0x43
    44dc:			; <UNDEFINED> instruction: 0xe7c962d3
    44e0:	stmiapl	r1!, {r0, r6, r8, r9, fp, lr}^
    44e4:	bmi	106b0f8 <mbtowc@plt+0x10691e0>
    44e8:	stmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
    44ec:	ldc	7, cr15, [lr], {253}	; 0xfd
    44f0:	stmiapl	r3!, {r2, r3, r4, r8, r9, fp, lr}^
    44f4:	blcs	85e568 <mbtowc@plt+0x85c650>
    44f8:	movwcs	fp, #3860	; 0xf14
    44fc:	stccs	3, cr2, [r0, #-4]
    4500:	movwcs	fp, #3848	; 0xf08
    4504:	blmi	cf2b58 <mbtowc@plt+0xcf0c40>
    4508:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    450c:	blcs	22520 <mbtowc@plt+0x20608>
    4510:	bmi	df8c4c <mbtowc@plt+0xdf6d34>
    4514:	blmi	455704 <mbtowc@plt+0x4537ec>
    4518:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    451c:	subsmi	r9, sl, pc, lsl #22
    4520:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4524:	andslt	sp, r1, r4, lsl r1
    4528:	svchi	0x00f0e8bd
    452c:	blcs	1e6e0 <mbtowc@plt+0x1c7c8>
    4530:	stmdage	lr, {r0, r3, r5, r6, r7, ip, lr, pc}
    4534:	mcr2	0, 5, pc, cr4, cr0, {0}	; <UNPREDICTABLE>
    4538:	movwls	r6, #6251	; 0x186b
    453c:	ldrbtmi	r4, [fp], #-2861	; 0xfffff4d3
    4540:			; <UNDEFINED> instruction: 0xf04f9300
    4544:	andcs	r3, r1, #-67108861	; 0xfc000003
    4548:			; <UNDEFINED> instruction: 0xf7fd990e
    454c:	ldrb	lr, [sl, r0, ror #25]
    4550:	b	ffdc254c <mbtowc@plt+0xffdc0634>
    4554:	strdeq	fp, [r2], -r4
    4558:	andeq	fp, r2, lr, ror #25
    455c:	andeq	r0, r0, r4, lsr r2
    4560:	ldrdeq	r0, [r0], -ip
    4564:	ldrdeq	r0, [r0], -r4
    4568:			; <UNDEFINED> instruction: 0x000167b6
    456c:	muleq	r0, r0, r2
    4570:	andeq	r0, r0, r0, lsl r4
    4574:	muleq	r0, r4, r3
    4578:	andeq	r0, r0, r0, lsl #7
    457c:	andeq	r0, r0, ip, lsl #7
    4580:	andeq	r0, r0, r8, asr r2
    4584:	andeq	r6, r1, r2, lsl #4
    4588:	andeq	ip, r2, r6, asr r1
    458c:	andeq	ip, r2, r4, lsr r1
    4590:	andeq	r0, r0, r0, lsr #5
    4594:	ldrdeq	r0, [r0], -r4
    4598:	strdeq	ip, [r2], -r6
    459c:	andeq	r0, r0, r0, ror #4
    45a0:	andeq	r0, r0, r8, asr #5
    45a4:	andeq	r6, r1, r0, lsl r5
    45a8:	andeq	r6, r1, sl, ror r4
    45ac:	andeq	fp, r2, lr, ror #31
    45b0:	andeq	r0, r0, r4, lsr r4
    45b4:	strdeq	r0, [r0], -r8
    45b8:	andeq	r6, r1, ip, lsr #6
    45bc:	andeq	r5, r1, r4, lsl #30
    45c0:	andeq	r6, r1, r2, lsr #6
    45c4:	andeq	r6, r1, sl, ror r3
    45c8:	andeq	r6, r1, sl, ror #5
    45cc:			; <UNDEFINED> instruction: 0x000194b4
    45d0:	andeq	r0, r0, r4, lsl r3
    45d4:	andeq	r0, r0, r0, asr #4
    45d8:	andeq	r6, r1, r6, lsl #5
    45dc:	andeq	r6, r1, r8, ror r2
    45e0:	andeq	r6, r1, lr, lsl #5
    45e4:	andeq	r0, r0, r4, lsr #8
    45e8:	andeq	r0, r0, r0, asr r3
    45ec:	andeq	r9, r1, ip, lsr #8
    45f0:	andeq	fp, r2, r4, lsr #13
    45f4:	andeq	r5, r1, r6, ror #27
    45f8:	mvnsmi	lr, sp, lsr #18
    45fc:	ldrmi	r4, [r7], -r8, lsl #13
    4600:	andsvs	r2, r3, r0, lsl #6
    4604:	stmdavc	r4, {r0, r1, r3, sp, lr}
    4608:			; <UNDEFINED> instruction: 0x4606b1dc
    460c:	bl	1342608 <mbtowc@plt+0x13406f0>
    4610:	ldrtmi	r6, [r3], -r2, lsl #16
    4614:	tstcs	sl, r0, lsl #10
    4618:	streq	pc, [r1], -r6, asr #3
    461c:	andseq	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    4620:	svcvs	0x0000f410
    4624:	ldccc	0, cr13, [r0], #-64	; 0xffffffc0
    4628:	strmi	pc, [r5, #-2817]	; 0xfffff4ff
    462c:			; <UNDEFINED> instruction: 0xf8131998
    4630:	stccs	15, cr4, [r0], {1}
    4634:			; <UNDEFINED> instruction: 0xf8c8d1f2
    4638:	eorsvs	r5, r8, r0
    463c:	ldmfd	sp!, {sp}
    4640:	strdcs	r8, [r0], -r0
    4644:	ldrb	r4, [r6, r5, lsl #12]!
    4648:	ldrb	r2, [r8, r1]!
    464c:			; <UNDEFINED> instruction: 0x460db5f8
    4650:			; <UNDEFINED> instruction: 0x461f4616
    4654:	movwcs	fp, #267	; 0x10b
    4658:	mrcne	0, 3, r6, cr2, cr11, {1}
    465c:			; <UNDEFINED> instruction: 0xf7fd4629
    4660:	strmi	lr, [r4], -ip, lsr #21
    4664:	svclt	0x00c82800
    4668:	lfmle	f4, 4, [r5, #-536]	; 0xfffffde8
    466c:	strtpl	r2, [fp], #-768	; 0xfffffd00
    4670:	blcs	be2724 <mbtowc@plt+0xbe080c>
    4674:	teqcs	sl, lr
    4678:			; <UNDEFINED> instruction: 0xf7fd4628
    467c:			; <UNDEFINED> instruction: 0x4606eb34
    4680:	movwcs	fp, #320	; 0x140
    4684:	strtmi	r7, [r8], -r3
    4688:	bl	9c2684 <mbtowc@plt+0x9c076c>
    468c:	tstlt	pc, r4, lsl #12
    4690:	eorsvs	r3, lr, r1, lsl #12
    4694:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    4698:	ldrbtcc	pc, [pc], #79	; 46a0 <mbtowc@plt+0x2788>	; <UNPREDICTABLE>
    469c:	push	{r1, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    46a0:			; <UNDEFINED> instruction: 0xf5ad4ff0
    46a4:	addlt	r5, r1, r1, lsl #27
    46a8:	strmi	r4, [r8], r6, lsl #12
    46ac:	movwls	r4, #22161	; 0x5691
    46b0:	orrpl	pc, r2, #54525952	; 0x3400000
    46b4:			; <UNDEFINED> instruction: 0xf8d33308
    46b8:	svcmi	0x0059b000
    46bc:			; <UNDEFINED> instruction: 0xf50d447f
    46c0:	tstcc	ip, #128, 6
    46c4:	ldrbtmi	r4, [r9], #-2391	; 0xfffff6a9
    46c8:	stmpl	sl, {r0, r1, r2, r4, r6, r9, fp, lr}
    46cc:	andsvs	r6, sl, r2, lsl r8
    46d0:	andeq	pc, r0, #79	; 0x4f
    46d4:	bl	426d0 <mbtowc@plt+0x407b8>
    46d8:	blmi	1515ef4 <mbtowc@plt+0x1513fdc>
    46dc:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    46e0:			; <UNDEFINED> instruction: 0xf04fb9dc
    46e4:	add	r0, r6, r1, lsl #20
    46e8:	strbmi	r9, [sl], r5, lsl #22
    46ec:			; <UNDEFINED> instruction: 0xf0002b00
    46f0:	andsvs	r8, ip, r2, lsl #1
    46f4:	stmdami	lr, {r0, r1, r2, r3, r4, r5, r6, sp, lr, pc}^
    46f8:			; <UNDEFINED> instruction: 0xf00f4478
    46fc:	eors	pc, sp, sp, ror #26
    4700:	teqhi	r0, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    4704:	strd	r4, [r2], #-72	; 0xffffffb8
    4708:	svceq	0x0000f1bb
    470c:	movwcs	sp, #115	; 0x73
    4710:	andcc	pc, r0, fp, asr #17
    4714:	stmdbvs	r4!, {r0, r1, r2, r3, r5, r6, sp, lr, pc}
    4718:	stmdavs	r2!, {r2, r3, r8, r9, ip, sp, pc}^
    471c:	lfmle	f4, 2, [sl], #680	; 0x2a8
    4720:	stmdavs	r0!, {r0, r4, r5, r9, sl, lr}
    4724:	bl	ff242720 <mbtowc@plt+0xff240808>
    4728:	stmdacs	r0, {r1, r7, r9, sl, lr}
    472c:			; <UNDEFINED> instruction: 0xf1b9d1f3
    4730:	sbcsle	r0, r9, r0, lsl #30
    4734:	stmdbcs	r0, {r0, r5, r6, r7, fp, sp, lr}
    4738:	bvs	ff2f8ab4 <mbtowc@plt+0xff2f6b9c>
    473c:	svceq	0x0001f013
    4740:	blmi	f78788 <mbtowc@plt+0xf76870>
    4744:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    4748:	movwcs	lr, #18897	; 0x49d1
    474c:	tstcs	r2, #192, 18	; 0x300000
    4750:	addvc	r2, r3, r1, lsl #6
    4754:			; <UNDEFINED> instruction: 0xf0136acb
    4758:	andle	r0, pc, r0, lsl pc	; <UNPREDICTABLE>
    475c:			; <UNDEFINED> instruction: 0xf04fe005
    4760:	sub	r0, r8, r1, lsl #20
    4764:	svceq	0x0010f013
    4768:	blmi	cf8a84 <mbtowc@plt+0xcf6b6c>
    476c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    4770:	movwcs	lr, #27089	; 0x69d1
    4774:	tstcs	r4, #192, 18	; 0x300000
    4778:	strvc	r2, [r3], #-769	; 0xfffffcff
    477c:	ldmpl	fp!, {r1, r2, r3, r5, r8, r9, fp, lr}^
    4780:	teqcs	r3, #24, 16	; 0x180000
    4784:	eorcc	r6, r3, r3, asr #6
    4788:	svceq	0x0000f1b8
    478c:			; <UNDEFINED> instruction: 0x4643d0b8
    4790:	ldrbtmi	r4, [sl], #-2602	; 0xfffff5d6
    4794:			; <UNDEFINED> instruction: 0xf7fd2108
    4798:	ldrtmi	lr, [r0], -sl, asr #21
    479c:	ldc2l	0, cr15, [ip, #-60]	; 0xffffffc4
    47a0:	blcs	1ea34 <mbtowc@plt+0x1cb1c>
    47a4:			; <UNDEFINED> instruction: 0x232bbf14
    47a8:	cdpge	3, 0, cr2, cr8, cr13, {1}
    47ac:	stmdavs	r2!, {r1, r2, r8, sl, fp, sp, pc}
    47b0:	movwls	r9, #4610	; 0x1202
    47b4:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    47b8:	vcgt.s8	d25, d1, d0
    47bc:	andcs	r0, r1, #67108864	; 0x4000000
    47c0:			; <UNDEFINED> instruction: 0x46284619
    47c4:	bl	fe8c27c0 <mbtowc@plt+0xfe8c08a8>
    47c8:			; <UNDEFINED> instruction: 0xf8862300
    47cc:	qsub8mi	r3, r8, r8
    47d0:	b	fe0c27cc <mbtowc@plt+0xfe0c08b4>
    47d4:	strtmi	r4, [r8], -r1, lsl #12
    47d8:	ldc2l	0, cr15, [r2, #-72]	; 0xffffffb8
    47dc:	ldmpl	fp!, {r1, r2, r4, r8, r9, fp, lr}^
    47e0:	bvs	ff69e854 <mbtowc@plt+0xff69c93c>
    47e4:	addle	r2, pc, r0, lsl #20
    47e8:	svceq	0x0000f1bb
    47ec:			; <UNDEFINED> instruction: 0xf8cbd001
    47f0:			; <UNDEFINED> instruction: 0xf0133000
    47f4:			; <UNDEFINED> instruction: 0xf50dfbeb
    47f8:	tstcc	ip, #128, 6
    47fc:	ldrbtmi	r4, [r9], #-2321	; 0xfffff6ef
    4800:	stmpl	sl, {r0, r3, r9, fp, lr}
    4804:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    4808:			; <UNDEFINED> instruction: 0xf04f4051
    480c:	mrsle	r0, SP_usr
    4810:			; <UNDEFINED> instruction: 0xf50d4650
    4814:	andlt	r5, r1, r1, lsl #27
    4818:	svchi	0x00f0e8bd
    481c:	ldmib	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4820:	strdeq	fp, [r2], -ip
    4824:	strdeq	fp, [r2], -r2
    4828:	andeq	r0, r0, r4, lsr r2
    482c:	muleq	r0, r4, r2
    4830:	ldrdeq	r6, [r1], -r4
    4834:	andeq	r6, r1, r0, asr #1
    4838:	ldrdeq	r0, [r0], -ip
    483c:	andeq	r9, r1, r2, lsl #3
    4840:	andeq	r6, r1, lr, lsl r0
    4844:			; <UNDEFINED> instruction: 0x0002b3ba
    4848:	mvnsmi	lr, #737280	; 0xb4000
    484c:			; <UNDEFINED> instruction: 0x4605b09f
    4850:	ldrmi	r4, [r1], r8, lsl #13
    4854:	ldrbtmi	r4, [lr], #-3662	; 0xfffff1b2
    4858:	ldrbtmi	r4, [sl], #-2638	; 0xfffff5b2
    485c:	ldmpl	r3, {r1, r2, r3, r6, r8, r9, fp, lr}^
    4860:	tstls	sp, #1769472	; 0x1b0000
    4864:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4868:	b	dc2864 <mbtowc@plt+0xdc094c>
    486c:	blmi	12cb984 <mbtowc@plt+0x12c9a6c>
    4870:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4874:	ldmdble	r2, {r2, r3, r4, r7, r9, lr}
    4878:	ldrbtmi	r4, [fp], #-2889	; 0xfffff4b7
    487c:	stmdacs	r0, {r3, r4, r6, fp, sp, lr}
    4880:			; <UNDEFINED> instruction: 0x4621d053
    4884:	stmdb	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4888:	ldrbtmi	r4, [fp], #-2886	; 0xfffff4ba
    488c:	blmi	119c9f4 <mbtowc@plt+0x119aadc>
    4890:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4894:	suble	r2, pc, r0, lsl #22
    4898:	ldrbtmi	r4, [fp], #-2884	; 0xfffff4bc
    489c:	blmi	111c914 <mbtowc@plt+0x111a9fc>
    48a0:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    48a4:	strtmi	r4, [r0], -r9, lsr #12
    48a8:	stmib	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    48ac:	strtmi	r2, [r0], -pc, lsr #2
    48b0:	b	fed428ac <mbtowc@plt+0xfed40994>
    48b4:	strcs	r4, [r2], #-1539	; 0xfffff9fd
    48b8:	strcs	fp, [r2], #-488	; 0xfffffe18
    48bc:	ldrbtmi	r4, [sp], #-3389	; 0xfffff2c3
    48c0:	svcmi	0x003d2600
    48c4:	stmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    48c8:	mulsle	r4, r8, r2
    48cc:	stmdbge	r2, {r1, r2, r3, r4, ip, sp, lr}
    48d0:			; <UNDEFINED> instruction: 0xffb0f00f
    48d4:	stmdacs	r0, {r2, r9, sl, lr}
    48d8:			; <UNDEFINED> instruction: 0xf7fdd042
    48dc:	stmdavs	r4, {r4, r9, fp, sp, lr, pc}
    48e0:	svclt	0x00182c0d
    48e4:	tstle	r6, r1, lsl #24
    48e8:	ldmdavs	r8!, {r0, r1, r2, r3, r5, r8, sp}^
    48ec:	b	fe5c28e8 <mbtowc@plt+0xfe5c09d0>
    48f0:	stmdacs	r0, {r0, r1, r9, sl, lr}
    48f4:	rsbcs	sp, r8, #-1073741767	; 0xc0000039
    48f8:	strbmi	r2, [r0], -r0, lsl #2
    48fc:	b	bc28f8 <mbtowc@plt+0xbc09e0>
    4900:	ldmib	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4904:	movwcs	r6, #4
    4908:	andcc	pc, r0, r9, asr #17
    490c:	bmi	acd918 <mbtowc@plt+0xacba00>
    4910:	blmi	855b00 <mbtowc@plt+0x853be8>
    4914:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4918:	subsmi	r9, sl, sp, lsl fp
    491c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4920:			; <UNDEFINED> instruction: 0x4620d134
    4924:	pop	{r0, r1, r2, r3, r4, ip, sp, pc}
    4928:			; <UNDEFINED> instruction: 0x462083f0
    492c:	stmib	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4930:	ldrbtmi	r4, [fp], #-2851	; 0xfffff4dd
    4934:	sbfx	r6, r8, #0, #11
    4938:	ldmpl	r3!, {r1, r5, r8, r9, fp, lr}^
    493c:	ldmpl	r0!, {r1, r5, r9, fp, lr}
    4940:	bmi	8a9d4c <mbtowc@plt+0x8a7e34>
    4944:	ldmdavs	r2, {r1, r4, r5, r7, fp, ip, lr}
    4948:	andls	r6, r0, #294912	; 0x48000
    494c:	bmi	81e9c0 <mbtowc@plt+0x81caa8>
    4950:	tstcs	r1, sl, ror r4
    4954:			; <UNDEFINED> instruction: 0xf7fd6800
    4958:	andcs	lr, r1, ip, lsr #20
    495c:	blx	ffa0099e <mbtowc@plt+0xff9fea86>
    4960:	tstcs	r0, r0, ror #4
    4964:	andeq	pc, r8, r8, lsl #2
    4968:	ldmib	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    496c:	stmib	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4970:	andvs	r2, r3, r0, lsl #6
    4974:	movwcs	lr, #10717	; 0x29dd
    4978:	movwcs	lr, #2504	; 0x9c8
    497c:	movwcs	lr, #43485	; 0xa9dd
    4980:	movwcs	lr, #35272	; 0x89c8
    4984:			; <UNDEFINED> instruction: 0xf8c92311
    4988:	strb	r3, [r0, r0]
    498c:	ldm	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4990:	andeq	fp, r2, r2, ror #6
    4994:	andeq	fp, r2, lr, asr r3
    4998:	andeq	r0, r0, r4, lsr r2
    499c:	andeq	fp, r2, r0, ror #21
    49a0:	ldrdeq	fp, [r2], -r6
    49a4:	andeq	fp, r2, r6, asr #21
    49a8:	andeq	fp, r2, r0, asr #21
    49ac:			; <UNDEFINED> instruction: 0x0002bab6
    49b0:			; <UNDEFINED> instruction: 0x0002bab0
    49b4:	muleq	r2, r2, sl
    49b8:	andeq	fp, r2, ip, lsl #21
    49bc:	andeq	fp, r2, r8, lsr #5
    49c0:	andeq	fp, r2, lr, lsl sl
    49c4:	andeq	r0, r0, r0, ror #4
    49c8:	andeq	r0, r0, r8, asr #5
    49cc:	ldrdeq	r0, [r0], -r4
    49d0:	muleq	r1, r0, lr
    49d4:	svcmi	0x00f0e92d
    49d8:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
    49dc:	smlabbls	r3, r1, r0, fp
    49e0:	orrpl	pc, r0, #54525952	; 0x3400000
    49e4:	stclmi	3, cr3, [r7], #-112	; 0xffffff90
    49e8:	stmdbmi	r7!, {r2, r3, r4, r5, r6, sl, lr}^
    49ec:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
    49f0:			; <UNDEFINED> instruction: 0xf04f6019
    49f4:			; <UNDEFINED> instruction: 0xf04f0100
    49f8:	cmplt	r2, r0, lsl #18
    49fc:			; <UNDEFINED> instruction: 0xf04f4692
    4a00:			; <UNDEFINED> instruction: 0x611333ff
    4a04:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4a08:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
    4a0c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4a10:			; <UNDEFINED> instruction: 0xf50db99b
    4a14:	tstcc	ip, #128, 6
    4a18:	ldrbtmi	r4, [r9], #-2396	; 0xfffff6a4
    4a1c:	stmpl	sl, {r1, r3, r4, r6, r9, fp, lr}
    4a20:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    4a24:			; <UNDEFINED> instruction: 0xf04f4051
    4a28:			; <UNDEFINED> instruction: 0xf0400200
    4a2c:	strbmi	r8, [r8], -r8, lsr #1
    4a30:	cfstr32pl	mvfx15, [r1, #52]	; 0x34
    4a34:	pop	{r0, ip, sp, pc}
    4a38:	ldmdbmi	r5, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    4a3c:			; <UNDEFINED> instruction: 0xf7fd4479
    4a40:	strmi	lr, [r0], ip, lsl #20
    4a44:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4a48:	rscle	r2, r2, r0, lsl #16
    4a4c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4a50:			; <UNDEFINED> instruction: 0xf1a5ad08
    4a54:			; <UNDEFINED> instruction: 0xf8df0608
    4a58:	ldrbtmi	fp, [fp], #316	; 0x13c
    4a5c:	ldrbtmi	r4, [fp], #-2894	; 0xfffff4b2
    4a60:	ands	r9, r6, r2, lsl #6
    4a64:			; <UNDEFINED> instruction: 0xf8452200
    4a68:			; <UNDEFINED> instruction: 0xf1a52c10
    4a6c:			; <UNDEFINED> instruction: 0x46380110
    4a70:	stmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a74:	svccc	0x00fff1b0
    4a78:			; <UNDEFINED> instruction: 0xf855d00b
    4a7c:	cmplt	r3, r0, lsl ip
    4a80:	ldmdblt	r3!, {r0, r1, r3, r4, fp, ip, sp, lr}
    4a84:	andeq	pc, r0, sl, asr #17
    4a88:	stmdbeq	r1, {r0, r3, r6, ip, sp, lr, pc}
    4a8c:	strbmi	r9, [fp, #-2819]	; 0xfffff4fd
    4a90:			; <UNDEFINED> instruction: 0x4642d071
    4a94:	tsteq	r1, r1, asr #4	; <UNPREDICTABLE>
    4a98:			; <UNDEFINED> instruction: 0xf7fd4630
    4a9c:	stmdacs	r0, {r2, fp, sp, lr, pc}
    4aa0:	tstcs	r0, r9, rrx
    4aa4:	strmi	r9, [fp], -r0, lsl #2
    4aa8:	andeq	pc, ip, #1073741865	; 0x40000029
    4aac:			; <UNDEFINED> instruction: 0xf7fe4630
    4ab0:	stmdacs	r1, {r0, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    4ab4:			; <UNDEFINED> instruction: 0xf855dded
    4ab8:	ldmdavs	ip, {r2, r3, sl, fp, ip, sp}
    4abc:	rscle	r2, r8, r0, lsl #24
    4ac0:	bcs	22b50 <mbtowc@plt+0x20c38>
    4ac4:	ldmdavs	pc, {r0, r2, r5, r6, r7, ip, lr, pc}^	; <UNPREDICTABLE>
    4ac8:	rscle	r2, r2, r0, lsl #30
    4acc:	blcs	22bc0 <mbtowc@plt+0x20ca8>
    4ad0:			; <UNDEFINED> instruction: 0x4659d0df
    4ad4:			; <UNDEFINED> instruction: 0xf7fc4620
    4ad8:	stmdacs	r0, {r1, r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    4adc:	stmdbls	r2, {r1, r6, r7, ip, lr, pc}
    4ae0:			; <UNDEFINED> instruction: 0xf7fc4620
    4ae4:	movtlt	lr, #3992	; 0xf98
    4ae8:	ldrbtmi	r4, [r9], #-2348	; 0xfffff6d4
    4aec:			; <UNDEFINED> instruction: 0xf7fc4620
    4af0:	stmdacs	r0, {r1, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    4af4:	andcs	sp, r0, #1073741875	; 0x40000033
    4af8:	ldccs	8, cr15, [r0], {69}	; 0x45
    4afc:	tsteq	r0, r5, lsr #3	; <UNPREDICTABLE>
    4b00:			; <UNDEFINED> instruction: 0xf7fd4638
    4b04:			; <UNDEFINED> instruction: 0xf1b0e8e4
    4b08:	strdle	r3, [r2], #255	; 0xff
    4b0c:	ldccc	8, cr15, [r0], {85}	; 0x55
    4b10:	adcsle	r2, lr, r0, lsl #22
    4b14:	blcs	22b88 <mbtowc@plt+0x20c70>
    4b18:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, r8, ip, lr, pc}
    4b1c:			; <UNDEFINED> instruction: 0xf8cabfae
    4b20:			; <UNDEFINED> instruction: 0xf04f0010
    4b24:			; <UNDEFINED> instruction: 0xf8ca33ff
    4b28:			; <UNDEFINED> instruction: 0xf0493010
    4b2c:	blls	c6f44 <mbtowc@plt+0xc502c>
    4b30:			; <UNDEFINED> instruction: 0xd1ae4599
    4b34:	ldrdls	pc, [ip], -sp
    4b38:	andcs	lr, r0, #29
    4b3c:	ldccs	8, cr15, [r0], {69}	; 0x45
    4b40:	tsteq	r0, r5, lsr #3	; <UNPREDICTABLE>
    4b44:			; <UNDEFINED> instruction: 0xf7fd4638
    4b48:			; <UNDEFINED> instruction: 0x4602e91c
    4b4c:			; <UNDEFINED> instruction: 0xf1b1460b
    4b50:	svclt	0x00083fff
    4b54:	svccc	0x00fff1b0
    4b58:			; <UNDEFINED> instruction: 0xf855d09b
    4b5c:	stmdbcs	r0, {r4, sl, fp, ip}
    4b60:	stmdavc	r9, {r0, r1, r2, r4, r7, ip, lr, pc}
    4b64:	orrsle	r2, r4, r0, lsl #18
    4b68:	movwcs	lr, #10698	; 0x29ca
    4b6c:	stmdbeq	r2, {r0, r3, r6, ip, sp, lr, pc}
    4b70:	svceq	0x0007f1b9
    4b74:	strbmi	sp, [r0], -sp, lsl #3
    4b78:	stmdb	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b7c:			; <UNDEFINED> instruction: 0xf7fce749
    4b80:	svclt	0x0000efe0
    4b84:	ldrdeq	fp, [r2], -r0
    4b88:	andeq	r0, r0, r4, lsr r2
    4b8c:	muleq	r2, lr, r1
    4b90:	andeq	r5, r1, r4, lsl #19
    4b94:	andeq	r5, r1, lr, lsr #27
    4b98:			; <UNDEFINED> instruction: 0x00015db2
    4b9c:	andeq	r5, r1, lr, lsr #26
    4ba0:	strdlt	fp, [r3], r0
    4ba4:	cfmadda32mi	mvax0, mvax4, mvfx0, mvfx5
    4ba8:	blmi	815da8 <mbtowc@plt+0x813e90>
    4bac:	ldmdavs	pc, {r0, r1, r4, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
    4bb0:	ldrtmi	fp, [ip], -r7, asr #2
    4bb4:	stmdavs	r0!, {r0, r3, r5, r9, sl, lr}
    4bb8:	svc	0x002cf7fc
    4bbc:	stmiavs	r4!, {r7, r8, ip, sp, pc}
    4bc0:	mvnsle	r2, r0, lsl #24
    4bc4:			; <UNDEFINED> instruction: 0xf7fd200c
    4bc8:			; <UNDEFINED> instruction: 0x4603e83a
    4bcc:	andcs	fp, r0, r0, ror #3
    4bd0:	andsvs	r6, sp, r8, asr r0
    4bd4:	bmi	55ce58 <mbtowc@plt+0x55af40>
    4bd8:			; <UNDEFINED> instruction: 0x601358b2
    4bdc:	ldcllt	0, cr11, [r0, #12]!
    4be0:	ldmpl	r3!, {r0, r1, r4, r8, r9, fp, lr}^
    4be4:	andcs	r6, r1, fp, lsl r8
    4be8:	mvnsle	r2, r0, lsl #22
    4bec:	ldmpl	r3!, {r0, r4, r8, r9, fp, lr}^
    4bf0:	bmi	45ec64 <mbtowc@plt+0x45cd4c>
    4bf4:	ldmdavs	r0, {r1, r4, r5, r7, fp, ip, lr}
    4bf8:	bmi	42a000 <mbtowc@plt+0x4280e8>
    4bfc:	tstcs	r1, sl, ror r4
    4c00:	ldm	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c04:	strb	r2, [r9, r1]!
    4c08:	ldmpl	r3!, {r1, r3, r8, r9, fp, lr}^
    4c0c:	ldmpl	r0!, {r1, r3, r9, fp, lr}
    4c10:	ldmdavs	fp, {r8, sl, ip, pc}
    4c14:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    4c18:	stmdavs	r0, {r0, r8, sp}
    4c1c:	stmia	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4c20:			; <UNDEFINED> instruction: 0xf00e2001
    4c24:	svclt	0x0000fa84
    4c28:	andeq	fp, r2, r0, lsl r0
    4c2c:	andeq	r0, r0, r0, asr #8
    4c30:	muleq	r0, r8, r2
    4c34:	andeq	r0, r0, r0, ror #4
    4c38:	andeq	r0, r0, r8, asr #5
    4c3c:	andeq	r5, r1, r8, lsr #24
    4c40:	andeq	r5, r1, sl, lsr #24
    4c44:			; <UNDEFINED> instruction: 0xf5adb570
    4c48:	addlt	r5, r6, r4, lsl #27
    4c4c:	ldrbtmi	r4, [ip], #-3191	; 0xfffff389
    4c50:	orrpl	pc, r4, #54525952	; 0x3400000
    4c54:	ldmdbmi	r6!, {r2, r4, r8, r9, ip, sp}^
    4c58:	bmi	1d95e44 <mbtowc@plt+0x1d93f2c>
    4c5c:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    4c60:			; <UNDEFINED> instruction: 0xf04f601a
    4c64:	blmi	1d0546c <mbtowc@plt+0x1d03554>
    4c68:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    4c6c:	blmi	1cf1360 <mbtowc@plt+0x1cef448>
    4c70:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    4c74:	blmi	1cb30e8 <mbtowc@plt+0x1cb11d0>
    4c78:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    4c7c:	blmi	1c71270 <mbtowc@plt+0x1c6f358>
    4c80:	bmi	1c5b014 <mbtowc@plt+0x1c590fc>
    4c84:	ldmdavs	fp, {r5, r7, fp, ip, lr}
    4c88:	ldrbtmi	r4, [sl], #-2672	; 0xfffff590
    4c8c:	stmdavs	r0, {r0, r8, sp}
    4c90:	stm	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c94:	ldrmi	r2, [r1], -r0, lsl #4
    4c98:			; <UNDEFINED> instruction: 0xf0142001
    4c9c:	smlabtcs	r0, r5, sl, pc	; <UNPREDICTABLE>
    4ca0:	ldrbtmi	r4, [r8], #-2155	; 0xfffff795
    4ca4:	svc	0x00bef7fc
    4ca8:	ble	10cc4c4 <mbtowc@plt+0x10ca5ac>
    4cac:	stmiapl	r3!, {r0, r3, r5, r6, r8, r9, fp, lr}^
    4cb0:	stmiblt	fp, {r0, r1, r3, r4, fp, sp, lr}
    4cb4:	stmiapl	r3!, {r3, r5, r6, r8, r9, fp, lr}^
    4cb8:			; <UNDEFINED> instruction: 0xb12b681b
    4cbc:	stmiapl	r3!, {r0, r1, r2, r5, r6, r8, r9, fp, lr}^
    4cc0:	blcs	1ed34 <mbtowc@plt+0x1ce1c>
    4cc4:	addshi	pc, r4, r0
    4cc8:	stmiapl	r3!, {r0, r1, r5, r6, r8, r9, fp, lr}^
    4ccc:	andsvs	r2, sl, r0, lsl #4
    4cd0:	stmiapl	r3!, {r0, r1, r5, r6, r8, r9, fp, lr}^
    4cd4:	andsvs	r2, sl, r1, lsl #4
    4cd8:	stmiapl	r3!, {r1, r5, r6, r8, r9, fp, lr}^
    4cdc:	orrslt	r6, r3, fp, lsl r8
    4ce0:	stmiapl	r3!, {r2, r3, r4, r6, r8, r9, fp, lr}^
    4ce4:	blcs	9ed58 <mbtowc@plt+0x9ce40>
    4ce8:	blmi	1738d24 <mbtowc@plt+0x1736e0c>
    4cec:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    4cf0:	blmi	17731a4 <mbtowc@plt+0x177128c>
    4cf4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    4cf8:			; <UNDEFINED> instruction: 0xf0402b00
    4cfc:	blmi	1664f18 <mbtowc@plt+0x1663000>
    4d00:	andcs	r5, r0, #14876672	; 0xe30000
    4d04:	blmi	165cd74 <mbtowc@plt+0x165ae5c>
    4d08:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    4d0c:			; <UNDEFINED> instruction: 0xf0002b00
    4d10:			; <UNDEFINED> instruction: 0xf50d8087
    4d14:	tstcc	r4, #132, 6	; 0x10000002
    4d18:	ldrbtmi	r4, [r9], #-2389	; 0xfffff6ab
    4d1c:	stmpl	sl, {r0, r2, r6, r9, fp, lr}
    4d20:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    4d24:			; <UNDEFINED> instruction: 0xf04f4051
    4d28:	cmnle	ip, r0, lsl #4
    4d2c:	cfstr32pl	mvfx15, [r4, #52]	; 0x34
    4d30:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    4d34:	movwls	r2, #768	; 0x300
    4d38:	movwcs	r2, #513	; 0x201
    4d3c:			; <UNDEFINED> instruction: 0xf7fc4628
    4d40:	stmdbcs	r0, {r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    4d44:	stmdacs	r1, {r3, r8, r9, sl, fp, ip, sp, pc}
    4d48:	blmi	10b8d6c <mbtowc@plt+0x10b6e54>
    4d4c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    4d50:	strtmi	fp, [r8], -r3, asr #6
    4d54:	stmia	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4d58:	strls	lr, [r3, #-1960]	; 0xfffff858
    4d5c:	stmiapl	r3!, {r0, r2, r6, r8, r9, fp, lr}^
    4d60:	movwls	r6, #10267	; 0x281b
    4d64:	ldrbtmi	r4, [fp], #-2884	; 0xfffff4bc
    4d68:	blmi	1129974 <mbtowc@plt+0x1127a5c>
    4d6c:	movwls	r4, #1147	; 0x47b
    4d70:	orrpl	pc, r0, #1325400064	; 0x4f000000
    4d74:	ldrmi	r2, [r9], -r1, lsl #4
    4d78:	ldrtmi	sl, [r0], -r5, lsr #28
    4d7c:	stmia	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4d80:	ldrtmi	sl, [r1], -sl, lsl #20
    4d84:			; <UNDEFINED> instruction: 0xf7fd2003
    4d88:	stmdacs	r0, {r4, r5, r7, fp, sp, lr, pc}
    4d8c:	ldmib	sp, {r0, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
    4d90:	blcs	d9f0 <mbtowc@plt+0xbad8>
    4d94:	bcs	749bc <mbtowc@plt+0x72aa4>
    4d98:	blmi	bb94fc <mbtowc@plt+0xbb75e4>
    4d9c:	andcs	r5, r1, #14876672	; 0xe30000
    4da0:	bfi	r6, sl, #0, #23
    4da4:	blmi	cea1b8 <mbtowc@plt+0xce82a0>
    4da8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    4dac:	blmi	d299bc <mbtowc@plt+0xd27aa4>
    4db0:	movwls	r4, #5243	; 0x147b
    4db4:	ldrbtmi	r4, [fp], #-2867	; 0xfffff4cd
    4db8:	vst2.8	{d25-d28}, [pc], r0
    4dbc:	andcs	r5, r1, #128, 6
    4dc0:	mcrge	6, 1, r4, cr5, cr9, {0}
    4dc4:			; <UNDEFINED> instruction: 0xf7fd4630
    4dc8:	bge	13f058 <mbtowc@plt+0x13d140>
    4dcc:	ldrtmi	r2, [r0], -r2, lsl #2
    4dd0:	mcr2	7, 0, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    4dd4:	svceq	0x0002f010
    4dd8:	ldmib	sp, {r0, r1, r3, r4, r5, r7, ip, lr, pc}^
    4ddc:	blcs	d9fc <mbtowc@plt+0xbae4>
    4de0:	bcs	74a08 <mbtowc@plt+0x72af0>
    4de4:	blmi	6f94c0 <mbtowc@plt+0x6f75a8>
    4de8:	andcs	r5, r2, #14876672	; 0xe30000
    4dec:			; <UNDEFINED> instruction: 0xe7b0601a
    4df0:	stmiapl	r3!, {r2, r4, r8, r9, fp, lr}^
    4df4:	stmiapl	r0!, {r2, r4, r9, fp, lr}
    4df8:	bmi	8dee6c <mbtowc@plt+0x8dcf54>
    4dfc:	tstcs	r1, sl, ror r4
    4e00:			; <UNDEFINED> instruction: 0xf7fc6800
    4e04:	smmls	pc, r6, pc, lr	; <UNPREDICTABLE>
    4e08:	stmiapl	r3!, {r1, r2, r3, r8, r9, fp, lr}^
    4e0c:	stmiapl	r0!, {r1, r2, r3, r9, fp, lr}
    4e10:	bmi	79ee84 <mbtowc@plt+0x79cf6c>
    4e14:	tstcs	r1, sl, ror r4
    4e18:			; <UNDEFINED> instruction: 0xf7fc6800
    4e1c:	strb	lr, [lr, -sl, asr #31]!
    4e20:	stc2	7, cr15, [r0, #1012]!	; 0x3f4
    4e24:			; <UNDEFINED> instruction: 0xf7fce775
    4e28:	svclt	0x0000ee8c
    4e2c:	andeq	sl, r2, sl, ror #30
    4e30:	andeq	sl, r2, r0, ror #30
    4e34:	andeq	r0, r0, r4, lsr r2
    4e38:	andeq	r0, r0, ip, lsl #4
    4e3c:	andeq	r0, r0, r8, ror r3
    4e40:	andeq	r0, r0, r0, asr #7
    4e44:	andeq	r0, r0, r0, ror #4
    4e48:	andeq	r0, r0, r8, asr #5
    4e4c:	ldrdeq	r5, [r1], -r6
    4e50:	andeq	r5, r1, r6, lsl #15
    4e54:	andeq	r0, r0, r4, lsr r4
    4e58:	strdeq	r0, [r0], -r8
    4e5c:	muleq	r0, r8, r2
    4e60:	andeq	r0, r0, r0, lsl #7
    4e64:	andeq	r0, r0, r8, ror #6
    4e68:	muleq	r0, ip, r2
    4e6c:	muleq	r0, r0, r2
    4e70:	muleq	r2, lr, lr
    4e74:	andeq	r0, r0, ip, ror #6
    4e78:	andeq	r5, r1, r6, asr #12
    4e7c:	andeq	r5, r1, r0, lsr #22
    4e80:	strdeq	r5, [r1], -ip
    4e84:	andeq	r5, r1, r2, ror #21
    4e88:	andeq	r5, r1, ip, lsr #21
    4e8c:	andeq	r5, r1, r8, asr #21
    4e90:	svcmi	0x00f0e92d
    4e94:	strmi	fp, [r1], r5, lsl #1
    4e98:	ldrmi	r4, [r5], -lr, lsl #12
    4e9c:			; <UNDEFINED> instruction: 0xf8dd461c
    4ea0:			; <UNDEFINED> instruction: 0xf8dfa038
    4ea4:	ldrbtmi	fp, [fp], #136	; 0x88
    4ea8:			; <UNDEFINED> instruction: 0xf7fc4650
    4eac:	ldmdane	r7!, {r1, r2, r4, r8, r9, sl, fp, sp, lr, pc}
    4eb0:	stmdaeq	r1, {r0, r1, r2, r8, ip, sp, lr, pc}
    4eb4:	strbmi	r6, [r3, #-2083]	; 0xfffff7dd
    4eb8:	stmdavs	r8!, {r3, r9, ip, lr, pc}
    4ebc:			; <UNDEFINED> instruction: 0x4641b1d8
    4ec0:	mcr	7, 2, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    4ec4:			; <UNDEFINED> instruction: 0xf8c4b1d8
    4ec8:	eorvs	r8, r8, r0
    4ecc:	ldrdhi	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    4ed0:			; <UNDEFINED> instruction: 0x464b44f8
    4ed4:	stmdavs	r1!, {r1, r6, r9, sl, lr}
    4ed8:			; <UNDEFINED> instruction: 0xf7fc6828
    4edc:	stmdavs	r1!, {r3, r5, r8, r9, sl, fp, sp, lr, pc}
    4ee0:	ldrbmi	r6, [r3], -r8, lsr #16
    4ee4:	blne	fe2567f4 <mbtowc@plt+0xfe2548dc>
    4ee8:			; <UNDEFINED> instruction: 0xf7fc4430
    4eec:	ldrtmi	lr, [r8], -r0, lsr #30
    4ef0:	pop	{r0, r2, ip, sp, pc}
    4ef4:			; <UNDEFINED> instruction: 0x46408ff0
    4ef8:	mcr	7, 5, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    4efc:	blmi	37ee8c <mbtowc@plt+0x37cf74>
    4f00:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    4f04:			; <UNDEFINED> instruction: 0xf85b4a0c
    4f08:			; <UNDEFINED> instruction: 0xf8cd0002
    4f0c:			; <UNDEFINED> instruction: 0xf8cda008
    4f10:			; <UNDEFINED> instruction: 0xf8cd9004
    4f14:	ldmdavs	fp, {pc}
    4f18:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
    4f1c:	stmdavs	r0, {r0, r8, sp}
    4f20:	svc	0x0046f7fc
    4f24:			; <UNDEFINED> instruction: 0xf00e2001
    4f28:	svclt	0x0000f902
    4f2c:	andeq	sl, r2, r2, lsl sp
    4f30:	andeq	r8, r1, r4, asr #20
    4f34:	andeq	r0, r0, r0, ror #4
    4f38:	andeq	r0, r0, r8, asr #5
    4f3c:	strdeq	r5, [r1], -sl
    4f40:	mvnsmi	lr, #737280	; 0xb4000
    4f44:	strmi	fp, [r7], -r5, lsl #1
    4f48:	ldrmi	r4, [r4], -sp, lsl #12
    4f4c:			; <UNDEFINED> instruction: 0xf8df461e
    4f50:	ldrbtmi	r9, [r9], #232	; 0xe8
    4f54:	svc	0x0080f7fc
    4f58:	mvnlt	r4, r0, lsl #13
    4f5c:	ldmdavs	r5!, {r2, r3, r4, r5, r7, r8, ip, sp, pc}
    4f60:	blmi	db34dc <mbtowc@plt+0xdb15c4>
    4f64:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4f68:			; <UNDEFINED> instruction: 0xf7fcb923
    4f6c:	blmi	d40a7c <mbtowc@plt+0xd3eb64>
    4f70:	addsvs	r4, r8, fp, ror r4
    4f74:	ldrbtmi	r4, [fp], #-2867	; 0xfffff4cd
    4f78:	stmdavs	r3!, {r0, r2, r3, r4, r7, fp, sp, lr}
    4f7c:	strtmi	fp, [fp], -r3, asr #6
    4f80:	stmdavs	r1!, {r9, sp}
    4f84:			; <UNDEFINED> instruction: 0xf7fc4640
    4f88:	stmdacs	r0, {r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    4f8c:			; <UNDEFINED> instruction: 0x4640d139
    4f90:	pop	{r0, r2, ip, sp, pc}
    4f94:	blls	325f5c <mbtowc@plt+0x324044>
    4f98:	rscsle	r2, r8, r0, lsl #22
    4f9c:			; <UNDEFINED> instruction: 0xf8594b2a
    4fa0:	ldmdavs	ip, {r0, r1, ip, sp}
    4fa4:			; <UNDEFINED> instruction: 0xf8594b29
    4fa8:	ldmdavs	lr, {r0, r1, ip, sp}
    4fac:	mcr	7, 5, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    4fb0:			; <UNDEFINED> instruction: 0xf7fc6800
    4fb4:	andls	lr, r2, r0, asr lr
    4fb8:	strls	r9, [r0, -r1, lsl #10]
    4fbc:	bmi	916890 <mbtowc@plt+0x914978>
    4fc0:	tstcs	r1, sl, ror r4
    4fc4:			; <UNDEFINED> instruction: 0xf7fc4620
    4fc8:	strdcs	lr, [r1], -r4
    4fcc:			; <UNDEFINED> instruction: 0xf8aff00e
    4fd0:			; <UNDEFINED> instruction: 0xf7fc4628
    4fd4:	eorvs	lr, r0, r4, lsr lr
    4fd8:	eorsvs	fp, r5, r8, lsl #2
    4fdc:	blmi	6fef20 <mbtowc@plt+0x6fd008>
    4fe0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4fe4:			; <UNDEFINED> instruction: 0xf8594a18
    4fe8:	strls	r0, [r1, -r2]
    4fec:	ldmdavs	fp, {r8, sl, ip, pc}
    4ff0:	ldrbtmi	r4, [sl], #-2584	; 0xfffff5e8
    4ff4:	stmdavs	r0, {r0, r8, sp}
    4ff8:	mrc	7, 6, APSR_nzcv, cr10, cr12, {7}
    4ffc:			; <UNDEFINED> instruction: 0xf00e2001
    5000:	blmi	483260 <mbtowc@plt+0x481348>
    5004:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    5008:	blmi	41f080 <mbtowc@plt+0x41d168>
    500c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    5010:			; <UNDEFINED> instruction: 0xf7fc681e
    5014:	stmdavs	r0, {r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    5018:	mrc	7, 0, APSR_nzcv, cr12, cr12, {7}
    501c:	strls	r9, [r1, #-2]
    5020:	ldrtmi	r9, [r3], -r0, lsl #14
    5024:	ldrbtmi	r4, [sl], #-2572	; 0xfffff5f4
    5028:	strtmi	r2, [r0], -r1, lsl #2
    502c:	mcr	7, 6, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    5030:			; <UNDEFINED> instruction: 0xf00e2001
    5034:	svclt	0x0000f87c
    5038:	andeq	sl, r2, r6, ror #24
    503c:	andeq	fp, r2, ip, ror #7
    5040:	andeq	fp, r2, r0, ror #7
    5044:	ldrdeq	fp, [r2], -sl
    5048:	andeq	r0, r0, r8, asr #5
    504c:	andeq	r0, r0, r0, ror #4
    5050:	andeq	r5, r1, ip, ror r9
    5054:	andeq	r5, r1, sl, ror #18
    5058:	andeq	r5, r1, sl, ror #18
    505c:	svcmi	0x00f0e92d
    5060:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
    5064:	strmi	fp, [sp], -r3, lsl #1
    5068:	movwls	r9, #20996	; 0x5204
    506c:	orrpl	pc, r2, #54525952	; 0x3400000
    5070:	ldmdavs	fp, {r4, r8, r9, ip, sp}
    5074:	blmi	fe629c94 <mbtowc@plt+0xfe627d7c>
    5078:	movwls	r4, #29819	; 0x747b
    507c:	orrpl	pc, r1, #54525952	; 0x3400000
    5080:	ldmibmi	r6, {r2, r8, r9, ip, sp}
    5084:	bmi	fe596270 <mbtowc@plt+0xfe594358>
    5088:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    508c:			; <UNDEFINED> instruction: 0xf04f601a
    5090:	bmi	fe505898 <mbtowc@plt+0xfe503980>
    5094:	movwcs	r4, #1146	; 0x47a
    5098:			; <UNDEFINED> instruction: 0xf1029300
    509c:	andscc	r0, r0, #12, 6	; 0x30000000
    50a0:	ldrbtmi	r4, [r9], #-2449	; 0xfffff66f
    50a4:			; <UNDEFINED> instruction: 0xff4cf7ff
    50a8:	stmdacs	r0, {r0, r1, ip, pc}
    50ac:	rscshi	pc, r6, r0
    50b0:	vst1.8	{d20-d22}, [pc], r2
    50b4:	stmdage	r9, {r7, r8, ip, lr}
    50b8:	ldcl	7, cr15, [r4], #1008	; 0x3f0
    50bc:	stmdavc	r3, {r4, r6, r7, r8, r9, ip, sp, pc}
    50c0:	sbcseq	pc, pc, #3
    50c4:	svclt	0x00182b09
    50c8:	svclt	0x00082a00
    50cc:	andle	r4, r8, r4, lsl #12
    50d0:			; <UNDEFINED> instruction: 0xf8144604
    50d4:			; <UNDEFINED> instruction: 0xf0033f01
    50d8:	blcs	245c5c <mbtowc@plt+0x243d44>
    50dc:	bcs	34d44 <mbtowc@plt+0x32e2c>
    50e0:	strdlt	sp, [fp, -r7]
    50e4:	eorvc	r2, r3, r0, lsl #6
    50e8:	tstcs	r0, sl, lsl #4
    50ec:	stc	7, cr15, [r4], #1008	; 0x3f0
    50f0:	tstle	pc, r5, lsl #5
    50f4:	stmdavc	r3!, {r0, r2, r5, r6, sl, fp, ip}^
    50f8:	tstle	r3, r0, lsr #22
    50fc:	svccc	0x0001f815
    5100:	rscsle	r2, fp, r0, lsr #22
    5104:	tstle	r5, r8, lsr #22
    5108:	strcs	r3, [r2], #-1281	; 0xfffffaff
    510c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5110:			; <UNDEFINED> instruction: 0xf8df2700
    5114:	ldrbtmi	r9, [r9], #472	; 0x1d8
    5118:	ldrsbge	pc, [r4, #143]	; 0x8f	; <UNPREDICTABLE>
    511c:			; <UNDEFINED> instruction: 0xf8df44fa
    5120:	ldrbtmi	fp, [fp], #468	; 0x1d4
    5124:	stmdals	r3, {r0, r2, r4, r5, sp, lr, pc}
    5128:	mrc	7, 1, APSR_nzcv, cr0, cr12, {7}
    512c:			; <UNDEFINED> instruction: 0xf1b04606
    5130:	teqle	r2, pc	; <illegal shifter operand>
    5134:			; <UNDEFINED> instruction: 0xf7fc9803
    5138:			; <UNDEFINED> instruction: 0xf04fee48
    513c:			; <UNDEFINED> instruction: 0xf50d38ff
    5140:	movwcc	r5, #17281	; 0x4381
    5144:	ldrbtmi	r4, [r9], #-2412	; 0xfffff694
    5148:	stmpl	sl, {r0, r2, r5, r6, r9, fp, lr}
    514c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    5150:			; <UNDEFINED> instruction: 0xf04f4051
    5154:			; <UNDEFINED> instruction: 0xf0400200
    5158:			; <UNDEFINED> instruction: 0x464080bc
    515c:	cfstr32pl	mvfx15, [r1, #52]	; 0x34
    5160:	pop	{r0, r1, ip, sp, pc}
    5164:	strls	r8, [r2], #-4080	; 0xfffff010
    5168:			; <UNDEFINED> instruction: 0x3014f8d9
    516c:	cmnle	r5, #805306378	; 0x3000000a
    5170:	ldrbtmi	r4, [sl], #-2658	; 0xfffff59e
    5174:	strtmi	r6, [r3], #-2451	; 0xfffff66d
    5178:	stcvs	8, cr15, [r2], {3}
    517c:	strtmi	r6, [r3], #-2451	; 0xfffff66d
    5180:			; <UNDEFINED> instruction: 0xf8032200
    5184:	ldmdblt	pc, {r0, sl, fp, sp}	; <UNPREDICTABLE>
    5188:	blx	fede324c <mbtowc@plt+0xfede1334>
    518c:	ldmdbeq	pc!, {r0, r1, r2, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    5190:	svccs	0x00003401
    5194:			; <UNDEFINED> instruction: 0xf815d1c7
    5198:	vmulcs.f64	d6, d8, d1
    519c:			; <UNDEFINED> instruction: 0xf108bf08
    51a0:	rscle	r0, r0, r1, lsl #16
    51a4:	bicsle	r2, lr, r9, lsr #28
    51a8:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    51ac:	blmi	1539920 <mbtowc@plt+0x1537a08>
    51b0:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    51b4:	andsvs	r9, r3, r4, lsl #20
    51b8:	cmnle	r7, r0, lsl #30
    51bc:			; <UNDEFINED> instruction: 0xf7fc9803
    51c0:	stccs	14, cr14, [r0, #-16]
    51c4:	stmdavc	fp!, {r0, r2, r3, r5, r6, ip, lr, pc}
    51c8:	rsble	r2, sp, r0, lsl #22
    51cc:	mrsls	r2, (UNDEF: 16)
    51d0:	bge	216a04 <mbtowc@plt+0x214aec>
    51d4:			; <UNDEFINED> instruction: 0xf7fe4628
    51d8:	stmdacs	r2, {r0, r2, r7, r8, r9, fp, ip, sp, lr, pc}
    51dc:	blls	23c780 <mbtowc@plt+0x23a868>
    51e0:	stmdacs	r0, {r3, r4, r6, fp, sp, lr}
    51e4:	stmdavc	r3, {r1, r2, r5, r6, ip, lr, pc}
    51e8:	rsble	r2, r6, r0, lsl #22
    51ec:	tstcs	r0, sl, lsl #4
    51f0:	stc	7, cr15, [r2], #-1008	; 0xfffffc10
    51f4:	andsvs	r9, r8, r5, lsl #22
    51f8:	ldmvs	r8, {r3, r8, r9, fp, ip, pc}
    51fc:	subsle	r2, pc, r0, lsl #16
    5200:	blcs	23214 <mbtowc@plt+0x212fc>
    5204:	andcs	sp, sl, #95	; 0x5f
    5208:			; <UNDEFINED> instruction: 0xf7fc2100
    520c:	blls	1c026c <mbtowc@plt+0x1be354>
    5210:	blls	21d278 <mbtowc@plt+0x21b360>
    5214:	stccs	8, cr6, [r0], {28}
    5218:	ldmdbmi	sl!, {r0, r4, r7, ip, lr, pc}
    521c:			; <UNDEFINED> instruction: 0x46204479
    5220:	bl	ffe43218 <mbtowc@plt+0xffe41300>
    5224:	subsle	r2, r1, r0, lsl #16
    5228:	ldrbtmi	r4, [r9], #-2359	; 0xfffff6c9
    522c:			; <UNDEFINED> instruction: 0xf7fc4620
    5230:	stmdacs	r0, {r1, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    5234:			; <UNDEFINED> instruction: 0xf04fbf08
    5238:	str	r0, [r0, r2, lsl #16]
    523c:			; <UNDEFINED> instruction: 0x0018f8da
    5240:	strtmi	fp, [r1], -r0, ror #2
    5244:	stc	7, cr15, [r8], {252}	; 0xfc
    5248:	ldrbtmi	r4, [fp], #-2864	; 0xfffff4d0
    524c:			; <UNDEFINED> instruction: 0xf8db6198
    5250:	cmplt	r3, r8, lsl r0
    5254:	ldrbtmi	r4, [fp], #-2862	; 0xfffff4d2
    5258:			; <UNDEFINED> instruction: 0xe789615c
    525c:			; <UNDEFINED> instruction: 0xf7fc4620
    5260:	blmi	b40620 <mbtowc@plt+0xb3e708>
    5264:	orrsvs	r4, r8, fp, ror r4
    5268:	blmi	aff234 <mbtowc@plt+0xafd31c>
    526c:	stmiapl	fp, {r0, r1, r2, r8, fp, ip, pc}^
    5270:	bmi	a9f2e4 <mbtowc@plt+0xa9d3cc>
    5274:	ldmdavs	r0, {r1, r3, r7, fp, ip, lr}
    5278:	andls	r9, r0, #8192	; 0x2000
    527c:	ldrbtmi	r4, [sl], #-2600	; 0xfffff5d8
    5280:			; <UNDEFINED> instruction: 0xf7fc2101
    5284:	mulcs	r1, r6, sp
    5288:			; <UNDEFINED> instruction: 0xff51f00d
    528c:	vst1.8	{d25-d26}, [pc], r3
    5290:	stmdage	r9, {r7, r8, ip, lr}
    5294:	stc	7, cr15, [r6], {252}	; 0xfc
    5298:	str	r4, [pc, r5, lsl #12]
    529c:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    52a0:			; <UNDEFINED> instruction: 0xf04fe74d
    52a4:			; <UNDEFINED> instruction: 0xe74a38ff
    52a8:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    52ac:			; <UNDEFINED> instruction: 0xf04fe747
    52b0:			; <UNDEFINED> instruction: 0xe74438ff
    52b4:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    52b8:			; <UNDEFINED> instruction: 0xf04fe741
    52bc:			; <UNDEFINED> instruction: 0xe73e38ff
    52c0:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    52c4:			; <UNDEFINED> instruction: 0xf04fe73b
    52c8:			; <UNDEFINED> instruction: 0xe73838ff
    52cc:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    52d0:			; <UNDEFINED> instruction: 0xf7fce735
    52d4:	svclt	0x0000ec36
    52d8:	andeq	sl, r2, r0, asr #22
    52dc:	andeq	sl, r2, r4, lsr fp
    52e0:	andeq	r0, r0, r4, lsr r2
    52e4:			; <UNDEFINED> instruction: 0x0002b2bc
    52e8:	andeq	r5, r1, lr, lsl r3
    52ec:	andeq	fp, r2, sl, lsr r2
    52f0:	andeq	fp, r2, r4, lsr r2
    52f4:	andeq	fp, r2, lr, lsr #4
    52f8:	andeq	sl, r2, r2, ror sl
    52fc:	ldrdeq	fp, [r2], -lr
    5300:	andeq	fp, r2, r0, lsr #3
    5304:			; <UNDEFINED> instruction: 0x000157bc
    5308:	andeq	r6, r1, r6, lsr #14
    530c:	andeq	fp, r2, r6, lsl #2
    5310:	strdeq	fp, [r2], -sl
    5314:	andeq	fp, r2, ip, ror #1
    5318:	andeq	r0, r0, r0, ror #4
    531c:	andeq	r0, r0, r8, asr #5
    5320:	andeq	r5, r1, r2, lsr r7
    5324:	svcmi	0x00f0e92d
    5328:	cfstr32mi	mvfx15, [r3, #692]	; 0x2b4
    532c:	andls	fp, r5, r3, lsl #1
    5330:	ldrmi	r4, [r5], -fp, lsl #13
    5334:			; <UNDEFINED> instruction: 0xf50d461c
    5338:	teqcc	r8, #201326594	; 0xc000002
    533c:	ldrdhi	pc, [r0], -r3
    5340:	orrmi	pc, r3, #54525952	; 0x3400000
    5344:	ldmdavs	pc, {r2, r3, r4, r5, r8, r9, ip, sp}	; <UNPREDICTABLE>
    5348:	orrmi	pc, r3, #54525952	; 0x3400000
    534c:			; <UNDEFINED> instruction: 0xf8d33340
    5350:			; <UNDEFINED> instruction: 0xf8df9000
    5354:	ldrbtmi	r6, [lr], #-3140	; 0xfffff3bc
    5358:	orrmi	pc, r3, #54525952	; 0x3400000
    535c:			; <UNDEFINED> instruction: 0xf8df3304
    5360:	ldrbtmi	r1, [r9], #-3132	; 0xfffff3c4
    5364:	ldccs	8, cr15, [r8], #-892	; 0xfffffc84
    5368:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    536c:			; <UNDEFINED> instruction: 0xf04f601a
    5370:	strls	r0, [r1, -r0, lsl #4]
    5374:	subeq	pc, lr, #1073741827	; 0x40000003
    5378:	blge	4e9b80 <mbtowc@plt+0x4e7c68>
    537c:	strbmi	r4, [r1], -r2, lsr #12
    5380:	addmi	pc, r3, sp, lsl #10
    5384:	stmdavs	r0, {r4, r5, ip, sp}
    5388:	ldc2	0, cr15, [r2], {18}
    538c:	rsbsle	r2, sl, r0, lsl #16
    5390:	ldccc	8, cr15, [r0], {223}	; 0xdf
    5394:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    5398:			; <UNDEFINED> instruction: 0xf0012b00
    539c:			; <UNDEFINED> instruction: 0xf9bd81d8
    53a0:	andls	r2, r2, #78	; 0x4e
    53a4:	strhcc	pc, [ip], #-157	; 0xffffff63	; <UNPREDICTABLE>
    53a8:	strls	r9, [r0, #-769]	; 0xfffffcff
    53ac:			; <UNDEFINED> instruction: 0xf50d4623
    53b0:	eorscc	r4, r4, #805306376	; 0x30000008
    53b4:			; <UNDEFINED> instruction: 0x46416812
    53b8:	addmi	pc, r3, sp, lsl #10
    53bc:	stmdavs	r0, {r4, r5, ip, sp}
    53c0:			; <UNDEFINED> instruction: 0xf860f012
    53c4:	blcc	ff843748 <mbtowc@plt+0xff841830>
    53c8:	andcs	r5, r0, #15925248	; 0xf30000
    53cc:			; <UNDEFINED> instruction: 0xf8df601a
    53d0:	ldmpl	r3!, {r2, r3, r4, r6, r7, r8, r9, fp, ip, sp}^
    53d4:	cmnvs	pc, sp, lsl r8	; <UNPREDICTABLE>
    53d8:	svclt	0x00184297
    53dc:			; <UNDEFINED> instruction: 0xd1794591
    53e0:	blcc	ff343764 <mbtowc@plt+0xff34184c>
    53e4:			; <UNDEFINED> instruction: 0xf9b3447b
    53e8:	movwls	r3, #28702	; 0x701e
    53ec:			; <UNDEFINED> instruction: 0xf0002b00
    53f0:	movwcs	r8, #149	; 0x95
    53f4:	andcs	r9, r0, #469762048	; 0x1c000000
    53f8:			; <UNDEFINED> instruction: 0xf8df9215
    53fc:	ldrbtmi	r3, [fp], #-3000	; 0xfffff448
    5400:			; <UNDEFINED> instruction: 0x301ef9b3
    5404:			; <UNDEFINED> instruction: 0xf0002b00
    5408:	andcs	r8, r0, #-2147483628	; 0x80000014
    540c:			; <UNDEFINED> instruction: 0xf8df9215
    5410:	ldrbtmi	r3, [fp], #-2984	; 0xfffff458
    5414:			; <UNDEFINED> instruction: 0x301ef9b3
    5418:			; <UNDEFINED> instruction: 0xf0002b00
    541c:			; <UNDEFINED> instruction: 0xf8df820c
    5420:	ldmpl	r3!, {r2, r3, r4, r7, r8, r9, fp, ip, sp}^
    5424:	blcs	1f498 <mbtowc@plt+0x1d580>
    5428:	ldrhi	pc, [r7], r0
    542c:	stcl	7, cr15, [r6], #-1008	; 0xfffffc10
    5430:	movwcs	r4, #1540	; 0x604
    5434:			; <UNDEFINED> instruction: 0xf8df6003
    5438:	ldmpl	r3!, {r2, r4, r5, r6, r8, r9, fp, ip, sp}^
    543c:	tstcc	r4, r9, lsl r8
    5440:	orrmi	pc, r3, #54525952	; 0x3400000
    5444:	ldmdavs	r8, {r4, r5, r8, r9, ip, sp}
    5448:	stc	7, cr15, [sl, #-1008]!	; 0xfffffc10
    544c:	svccc	0x00fff1b0
    5450:	ldrbthi	pc, [r7], -r0	; <UNPREDICTABLE>
    5454:	blcc	1a437d8 <mbtowc@plt+0x1a418c0>
    5458:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    545c:			; <UNDEFINED> instruction: 0xf0002c00
    5460:			; <UNDEFINED> instruction: 0xf8df867c
    5464:	ldmpl	r7!, {r3, r6, r8, r9, fp, ip, sp}^
    5468:	ldmdavs	fp!, {r8, sl, sp}
    546c:	ldmdavs	r9, {r1, r3, r5, r9, sl, lr}^
    5470:			; <UNDEFINED> instruction: 0xf7fc6820
    5474:	stmdacs	r0, {r1, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    5478:	strbthi	pc, [r0], r0	; <UNPREDICTABLE>
    547c:	stccs	8, cr6, [r0], {164}	; 0xa4
    5480:			; <UNDEFINED> instruction: 0xf000d1f3
    5484:			; <UNDEFINED> instruction: 0xf10dbe6a
    5488:	ldmdbge	r3, {r1, r2, r3, r6, r9}
    548c:			; <UNDEFINED> instruction: 0xf0124628
    5490:	stmdacs	r0, {r6, r7, r9, fp, ip, sp, lr, pc}
    5494:	svcge	0x007cf47f
    5498:	blcc	a4381c <mbtowc@plt+0xa41904>
    549c:			; <UNDEFINED> instruction: 0xf9b3447b
    54a0:	blcs	11518 <mbtowc@plt+0xf600>
    54a4:	svcge	0x007bf43f
    54a8:	bcc	ffe4382c <mbtowc@plt+0xffe41914>
    54ac:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    54b0:			; <UNDEFINED> instruction: 0xf47f2b00
    54b4:			; <UNDEFINED> instruction: 0xf9bdaf74
    54b8:			; <UNDEFINED> instruction: 0xf8df204e
    54bc:	ldmpl	r3!, {r2, r3, r8, r9, fp, ip, sp}^
    54c0:	andsmi	r6, sl, #1769472	; 0x1b0000
    54c4:	andcs	fp, r1, #12, 30	; 0x30
    54c8:			; <UNDEFINED> instruction: 0xf8df2200
    54cc:	ldrbtmi	r3, [fp], #-2816	; 0xfffff500
    54d0:			; <UNDEFINED> instruction: 0xe76483da
    54d4:			; <UNDEFINED> instruction: 0x46484611
    54d8:			; <UNDEFINED> instruction: 0xf946f00e
    54dc:	stmdacs	r0, {r3, r5, r7, r8, sp, lr}
    54e0:	svcge	0x007ef47f
    54e4:	bcc	ffa43868 <mbtowc@plt+0xffa41950>
    54e8:			; <UNDEFINED> instruction: 0xf8df58f3
    54ec:	ldmpl	r4!, {r3, r5, r6, r7, r9, fp, sp}
    54f0:			; <UNDEFINED> instruction: 0xf50d9701
    54f4:	eorscc	r4, r0, #805306376	; 0x30000008
    54f8:	andls	r6, r0, #1179648	; 0x120000
    54fc:			; <UNDEFINED> instruction: 0xf8df681b
    5500:	ldrbtmi	r2, [sl], #-2776	; 0xfffff528
    5504:	stmdavs	r0!, {r0, r8, sp}
    5508:	mrrc	7, 15, pc, r2, cr12	; <UNPREDICTABLE>
    550c:	stmdavs	r1!, {r0, r9, sp}
    5510:			; <UNDEFINED> instruction: 0xf00e4648
    5514:	andcs	pc, r1, r5, lsr #27
    5518:	cdp2	0, 0, cr15, cr9, cr13, {0}
    551c:	bpl	fef438a0 <mbtowc@plt+0xfef41988>
    5520:			; <UNDEFINED> instruction: 0xf8df447d
    5524:	ldrbtmi	r3, [fp], #-2748	; 0xfffff544
    5528:			; <UNDEFINED> instruction: 0xf1059300
    552c:			; <UNDEFINED> instruction: 0xf1050320
    5530:	ldrbmi	r0, [r9], -r4, lsr #4
    5534:			; <UNDEFINED> instruction: 0xf7ff9805
    5538:			; <UNDEFINED> instruction: 0xf04ffcab
    553c:			; <UNDEFINED> instruction: 0xf8df31ff
    5540:	ldrbtmi	r0, [r8], #-2724	; 0xfffff55c
    5544:			; <UNDEFINED> instruction: 0xf89ef012
    5548:	vcgt.s8	d18, d1, d0
    554c:			; <UNDEFINED> instruction: 0xf50d0201
    5550:	tstcc	r8, fp, lsl #3
    5554:			; <UNDEFINED> instruction: 0xf7ff6a68
    5558:	stmdacs	r0, {r0, r3, r4, r5, r6, fp, ip, sp, lr, pc}
    555c:			; <UNDEFINED> instruction: 0xf8dfdd28
    5560:	ldmpl	r3!, {r3, r7, r9, fp, ip, sp}^
    5564:	cmnlt	r3, fp, lsl r8
    5568:	movwls	sl, #2838	; 0xb16
    556c:	andcs	r2, r1, #0, 6
    5570:	bne	1e438f4 <mbtowc@plt+0x1e419dc>
    5574:			; <UNDEFINED> instruction: 0xf50d4479
    5578:	andscc	r5, r8, fp, lsl #1
    557c:			; <UNDEFINED> instruction: 0xf88ff7ff
    5580:			; <UNDEFINED> instruction: 0xf0012800
    5584:	eorscs	r8, pc, #4, 2
    5588:			; <UNDEFINED> instruction: 0xf8df9215
    558c:	ldmpl	r3!, {r2, r5, r6, r9, fp, ip, sp}^
    5590:	blcs	1f604 <mbtowc@plt+0x1d6ec>
    5594:	stmdbge	r0!, {r0, r1, r3, r4, r6, ip, lr, pc}
    5598:	bcc	164391c <mbtowc@plt+0x1641a04>
    559c:	bvs	1616790 <mbtowc@plt+0x1614878>
    55a0:			; <UNDEFINED> instruction: 0xf948f00f
    55a4:	cmple	sl, r0, lsl #16
    55a8:	addpl	pc, fp, sp, lsl #10
    55ac:	eors	r3, r0, r8, lsl r0
    55b0:	bcc	1143934 <mbtowc@plt+0x1141a1c>
    55b4:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    55b8:			; <UNDEFINED> instruction: 0xf47f2b00
    55bc:	rsbcs	sl, r8, #28, 30	; 0x70
    55c0:	stfges	f2, [r2, #-0]
    55c4:			; <UNDEFINED> instruction: 0xf7fca820
    55c8:			; <UNDEFINED> instruction: 0xf04febca
    55cc:			; <UNDEFINED> instruction: 0xf8450800
    55d0:			; <UNDEFINED> instruction: 0xf7fc8c34
    55d4:	stmdavs	r0, {r2, r4, r7, r8, r9, fp, sp, lr, pc}
    55d8:	bl	f435d0 <mbtowc@plt+0xf416b8>
    55dc:	ldclge	15, cr10, [sp, #-392]	; 0xfffffe78
    55e0:			; <UNDEFINED> instruction: 0xf8df9001
    55e4:	ldrbtmi	r3, [fp], #-2584	; 0xfffff5e8
    55e8:	vcgt.s8	d25, d1, d0
    55ec:	andcs	r0, r1, #67108864	; 0x4000000
    55f0:			; <UNDEFINED> instruction: 0x46284619
    55f4:	stc	7, cr15, [sl], {252}	; 0xfc
    55f8:	svchi	0x00ecf887
    55fc:			; <UNDEFINED> instruction: 0xf7fc4628
    5600:	strmi	lr, [r1], -ip, ror #22
    5604:			; <UNDEFINED> instruction: 0xf0114628
    5608:			; <UNDEFINED> instruction: 0xf8dffe3b
    560c:	ldrbtmi	r3, [fp], #-2548	; 0xfffff60c
    5610:			; <UNDEFINED> instruction: 0xf8df6a58
    5614:	ldrbtmi	r3, [fp], #-2544	; 0xfffff610
    5618:	movwcs	r6, #2649	; 0xa59
    561c:	movwls	r9, #769	; 0x301
    5620:	bge	82c27c <mbtowc@plt+0x82a364>
    5624:	mcrr2	7, 15, pc, r4, cr14	; <UNPREDICTABLE>
    5628:	ldmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    562c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    5630:	blcs	201a4 <mbtowc@plt+0x1e28c>
    5634:	mrcge	4, 6, APSR_nzcv, cr15, cr15, {1}
    5638:	stc2l	0, cr15, [r8], {18}
    563c:	bge	57f1b0 <mbtowc@plt+0x57d298>
    5640:			; <UNDEFINED> instruction: 0xf50da920
    5644:	andscc	r5, r8, fp, lsl #1
    5648:			; <UNDEFINED> instruction: 0xf8fef7ff
    564c:	bge	83d670 <mbtowc@plt+0x83b758>
    5650:	ldmibcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5654:	bvs	1656848 <mbtowc@plt+0x1654930>
    5658:			; <UNDEFINED> instruction: 0xf7fc2003
    565c:	stmdacs	r0, {r2, r3, r4, sl, fp, sp, lr, pc}
    5660:	andcs	sp, r0, #162	; 0xa2
    5664:			; <UNDEFINED> instruction: 0xf8df9215
    5668:	ldmpl	r3!, {r4, r7, r8, fp, ip, sp}^
    566c:	blcs	1f6e0 <mbtowc@plt+0x1d7c8>
    5670:			; <UNDEFINED> instruction: 0xf7fcd19a
    5674:	stmdavs	r0, {r2, r6, r8, r9, fp, sp, lr, pc}
    5678:	b	ffb43670 <mbtowc@plt+0xffb41758>
    567c:	ldclge	15, cr10, [sp, #-392]	; 0xfffffe78
    5680:			; <UNDEFINED> instruction: 0xf8df9001
    5684:	ldrbtmi	r3, [fp], #-2444	; 0xfffff674
    5688:	vcgt.s8	d25, d1, d0
    568c:	andcs	r0, r1, #67108864	; 0x4000000
    5690:			; <UNDEFINED> instruction: 0x46284619
    5694:	ldc	7, cr15, [sl], #-1008	; 0xfffffc10
    5698:			; <UNDEFINED> instruction: 0xf8872300
    569c:	strtmi	r3, [r8], -ip, ror #31
    56a0:	bl	6c3698 <mbtowc@plt+0x6c1780>
    56a4:	strtmi	r4, [r8], -r1, lsl #12
    56a8:	stc2l	0, cr15, [sl, #68]!	; 0x44
    56ac:			; <UNDEFINED> instruction: 0xf8dfe77c
    56b0:	ldrbtmi	r5, [sp], #-2404	; 0xfffff69c
    56b4:	stmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    56b8:	movwls	r4, #1147	; 0x47b
    56bc:	msreq	CPSR_, #1073741825	; 0x40000001
    56c0:	eoreq	pc, r4, #1073741825	; 0x40000001
    56c4:	stmdals	r5, {r0, r3, r4, r6, r9, sl, lr}
    56c8:	blx	ff8c36ce <mbtowc@plt+0xff8c17b6>
    56cc:	mvnscc	pc, pc, asr #32
    56d0:	stmdbeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    56d4:			; <UNDEFINED> instruction: 0xf0114478
    56d8:	movwcs	pc, #4053	; 0xfd5	; <UNPREDICTABLE>
    56dc:	andeq	pc, r1, #268435460	; 0x10000004
    56e0:	orrpl	pc, fp, sp, lsl #10
    56e4:	bvs	1a11b4c <mbtowc@plt+0x1a0fc34>
    56e8:			; <UNDEFINED> instruction: 0xffb0f7fe
    56ec:	ldcle	8, cr2, [ip, #-0]
    56f0:	ldmcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    56f4:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    56f8:	movwcs	fp, #363	; 0x16b
    56fc:	andcs	r9, r1, #0, 6
    5700:	ldmdbne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5704:			; <UNDEFINED> instruction: 0xf50d4479
    5708:	andscc	r5, r8, fp, lsl #1
    570c:			; <UNDEFINED> instruction: 0xffc7f7fe
    5710:			; <UNDEFINED> instruction: 0xf43f2800
    5714:	eorscs	sl, pc, #1952	; 0x7a0
    5718:			; <UNDEFINED> instruction: 0xf8df9215
    571c:	ldmpl	r3!, {r2, r4, r6, r7, fp, ip, sp}^
    5720:	blcs	1f794 <mbtowc@plt+0x1d87c>
    5724:	stmdbge	r0!, {r0, r1, r2, r4, r6, ip, lr, pc}
    5728:	ldmcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    572c:	bvs	1616920 <mbtowc@plt+0x1614a08>
    5730:			; <UNDEFINED> instruction: 0xf880f00f
    5734:	cmple	r6, r0, lsl #16
    5738:	addpl	pc, fp, sp, lsl #10
    573c:			; <UNDEFINED> instruction: 0xf8df3018
    5740:	ldrbtmi	r3, [fp], #-2280	; 0xfffff718
    5744:	movwcs	r6, #2649	; 0xa59
    5748:	movwls	r9, #769	; 0x301
    574c:	bge	82c3a8 <mbtowc@plt+0x82a490>
    5750:	blx	febc3752 <mbtowc@plt+0xfebc183a>
    5754:	ldmcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5758:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    575c:	blcs	202d0 <mbtowc@plt+0x1e3b8>
    5760:	mrcge	4, 2, APSR_nzcv, cr3, cr15, {1}
    5764:	ldc2	0, cr15, [r2], #-72	; 0xffffffb8
    5768:			; <UNDEFINED> instruction: 0xf8dfe64f
    576c:	ldmpl	r3!, {r2, r3, r7, fp, ip, sp}^
    5770:	blcs	1f7e4 <mbtowc@plt+0x1d8cc>
    5774:	mcrge	4, 2, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
    5778:	tstcs	r0, r8, ror #4
    577c:			; <UNDEFINED> instruction: 0xf7fca820
    5780:			; <UNDEFINED> instruction: 0xf7fceaee
    5784:	stmdavs	r0, {r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}
    5788:	b	1943780 <mbtowc@plt+0x1941868>
    578c:	ldclge	15, cr10, [sp, #-392]	; 0xfffffe78
    5790:			; <UNDEFINED> instruction: 0xf8df9001
    5794:	ldrbtmi	r3, [fp], #-2200	; 0xfffff768
    5798:	vcgt.s8	d25, d1, d0
    579c:	andcs	r0, r1, #67108864	; 0x4000000
    57a0:			; <UNDEFINED> instruction: 0x46284619
    57a4:	bl	fecc379c <mbtowc@plt+0xfecc1884>
    57a8:			; <UNDEFINED> instruction: 0xf8872300
    57ac:	strtmi	r3, [r8], -ip, ror #31
    57b0:	b	fe4c37a8 <mbtowc@plt+0xfe4c1890>
    57b4:	strtmi	r4, [r8], -r1, lsl #12
    57b8:	stc2l	0, cr15, [r2, #-68]!	; 0xffffffbc
    57bc:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    57c0:	bvs	16169b4 <mbtowc@plt+0x1614a9c>
    57c4:	bge	57f6b8 <mbtowc@plt+0x57d7a0>
    57c8:			; <UNDEFINED> instruction: 0xf50da920
    57cc:	andscc	r5, r8, fp, lsl #1
    57d0:			; <UNDEFINED> instruction: 0xf83af7ff
    57d4:	bge	83d7f8 <mbtowc@plt+0x83b8e0>
    57d8:	ldmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    57dc:	bvs	16569d0 <mbtowc@plt+0x1654ab8>
    57e0:			; <UNDEFINED> instruction: 0xf7fc2003
    57e4:	stmdacs	r0, {r3, r4, r6, r8, r9, fp, sp, lr, pc}
    57e8:	andcs	sp, r0, #166	; 0xa6
    57ec:			; <UNDEFINED> instruction: 0xf8df9215
    57f0:	ldmpl	r3!, {r3, fp, ip, sp}^
    57f4:	blcs	1f868 <mbtowc@plt+0x1d950>
    57f8:			; <UNDEFINED> instruction: 0xf7fcd19e
    57fc:	stmdavs	r0, {r7, r9, fp, sp, lr, pc}
    5800:	b	a437f8 <mbtowc@plt+0xa418e0>
    5804:	ldclge	15, cr10, [sp, #-392]	; 0xfffffe78
    5808:			; <UNDEFINED> instruction: 0xf8df9001
    580c:	ldrbtmi	r3, [fp], #-2092	; 0xfffff7d4
    5810:	vcgt.s8	d25, d1, d0
    5814:	andcs	r0, r1, #67108864	; 0x4000000
    5818:			; <UNDEFINED> instruction: 0x46284619
    581c:	bl	1dc3814 <mbtowc@plt+0x1dc18fc>
    5820:			; <UNDEFINED> instruction: 0xf8872300
    5824:	strtmi	r3, [r8], -ip, ror #31
    5828:	b	15c3820 <mbtowc@plt+0x15c1908>
    582c:	strtmi	r4, [r8], -r1, lsl #12
    5830:	stc2	0, cr15, [r6, #-68]!	; 0xffffffbc
    5834:			; <UNDEFINED> instruction: 0xf8dfe780
    5838:	ldrbtmi	r5, [sp], #-2052	; 0xfffff7fc
    583c:	stmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    5840:	movwls	r4, #1147	; 0x47b
    5844:	msreq	CPSR_, #1073741825	; 0x40000001
    5848:	eoreq	pc, r4, #1073741825	; 0x40000001
    584c:	stmdals	r5, {r0, r3, r4, r6, r9, sl, lr}
    5850:	blx	7c3856 <mbtowc@plt+0x7c193e>
    5854:	mvnscc	pc, pc, asr #32
    5858:	ubfxeq	pc, pc, #17, #9
    585c:			; <UNDEFINED> instruction: 0xf0114478
    5860:	movwcs	pc, #3857	; 0xf11	; <UNPREDICTABLE>
    5864:	andeq	pc, r1, #268435460	; 0x10000004
    5868:	orrpl	pc, fp, sp, lsl #10
    586c:	bvs	1a11cd4 <mbtowc@plt+0x1a0fdbc>
    5870:	mcr2	7, 7, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    5874:	stcle	8, cr2, [fp, #-0]
    5878:			; <UNDEFINED> instruction: 0x376cf8df
    587c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    5880:	movwcs	fp, #363	; 0x16b
    5884:	andcs	r9, r1, #0, 6
    5888:	sbfxne	pc, pc, #17, #29
    588c:			; <UNDEFINED> instruction: 0xf50d4479
    5890:	andscc	r5, r8, fp, lsl #1
    5894:			; <UNDEFINED> instruction: 0xff03f7fe
    5898:			; <UNDEFINED> instruction: 0xf0002800
    589c:	eorscs	r8, pc, #24641536	; 0x1780000
    58a0:			; <UNDEFINED> instruction: 0xf8df9215
    58a4:	ldmpl	r3!, {r2, r3, r6, r8, r9, sl, ip, sp}^
    58a8:	blcs	1f91c <mbtowc@plt+0x1da04>
    58ac:	sbcshi	pc, r2, r0
    58b0:			; <UNDEFINED> instruction: 0xf8dfa920
    58b4:	ldrbtmi	r3, [fp], #-1944	; 0xfffff868
    58b8:			; <UNDEFINED> instruction: 0xf00e6a58
    58bc:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    58c0:	adcshi	pc, sp, r0, asr #32
    58c4:	movwls	r2, #33537	; 0x8301
    58c8:	addpl	pc, fp, sp, lsl #10
    58cc:	eors	r3, r1, r8, lsl r0
    58d0:	tstcs	r0, r8, ror #4
    58d4:			; <UNDEFINED> instruction: 0xf7fca820
    58d8:			; <UNDEFINED> instruction: 0xf8dfea42
    58dc:	ldmpl	r3!, {r2, r3, r4, r8, r9, sl, ip, sp}^
    58e0:	movwls	r6, #34843	; 0x881b
    58e4:			; <UNDEFINED> instruction: 0xf0402b00
    58e8:			; <UNDEFINED> instruction: 0xf7fc8738
    58ec:	stmdavs	r0, {r3, r9, fp, sp, lr, pc}
    58f0:	svclt	0x00082c00
    58f4:	andsle	r2, r9, r2, lsl #16
    58f8:	stmib	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    58fc:	mrrcge	13, 6, sl, sp, cr2
    5900:			; <UNDEFINED> instruction: 0xf8df9001
    5904:	ldrbtmi	r3, [fp], #-1868	; 0xfffff8b4
    5908:	vcgt.s8	d25, d1, d0
    590c:	andcs	r0, r1, #67108864	; 0x4000000
    5910:			; <UNDEFINED> instruction: 0x46204619
    5914:	b	ffec390c <mbtowc@plt+0xffec19f4>
    5918:			; <UNDEFINED> instruction: 0xf8852300
    591c:	strtmi	r3, [r0], -ip, ror #31
    5920:	ldmib	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5924:	strtmi	r4, [r0], -r1, lsl #12
    5928:	stc2	0, cr15, [sl], #68	; 0x44
    592c:			; <UNDEFINED> instruction: 0x3724f8df
    5930:	bvs	1616b24 <mbtowc@plt+0x1614c0c>
    5934:			; <UNDEFINED> instruction: 0x3720f8df
    5938:	bvs	1656b2c <mbtowc@plt+0x1654c14>
    593c:	movwls	r2, #4864	; 0x1300
    5940:	blls	56a548 <mbtowc@plt+0x568630>
    5944:			; <UNDEFINED> instruction: 0xf7feaa20
    5948:			; <UNDEFINED> instruction: 0xf8dffab3
    594c:	ldmpl	r3!, {r2, r3, r4, r5, r7, r9, sl, ip, sp}^
    5950:	bvs	ff6df9c4 <mbtowc@plt+0xff6ddaac>
    5954:			; <UNDEFINED> instruction: 0xf0402b00
    5958:			; <UNDEFINED> instruction: 0xf8df80b1
    595c:	ldrbtmi	r3, [fp], #-1792	; 0xfffff900
    5960:			; <UNDEFINED> instruction: 0x301ef9b3
    5964:			; <UNDEFINED> instruction: 0xf47f2b00
    5968:			; <UNDEFINED> instruction: 0xf8dfad5a
    596c:	ldrbtmi	r4, [ip], #-1780	; 0xfffff90c
    5970:	usatcc	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    5974:	movwls	r4, #1147	; 0x47b
    5978:	msreq	CPSR_, #4, 2
    597c:	eoreq	pc, r4, #4, 2
    5980:	stmdals	r5, {r0, r3, r4, r6, r9, sl, lr}
    5984:	blx	fe143988 <mbtowc@plt+0xfe141a70>
    5988:	blls	220310 <mbtowc@plt+0x21e3f8>
    598c:			; <UNDEFINED> instruction: 0xf0002b00
    5990:	bls	565bf8 <mbtowc@plt+0x563ce0>
    5994:	blge	82a1bc <mbtowc@plt+0x8282a4>
    5998:	andcs	r9, r6, #603979776	; 0x24000000
    599c:			; <UNDEFINED> instruction: 0xf8df9219
    59a0:	ldrbtmi	r2, [sl], #-1736	; 0xfffff938
    59a4:	movwls	r2, #768	; 0x300
    59a8:	msreq	CPSR_f, #-2147483648	; 0x80000000
    59ac:			; <UNDEFINED> instruction: 0xf8df322c
    59b0:	ldrbtmi	r1, [r9], #-1724	; 0xfffff944
    59b4:	blx	ff1439b8 <mbtowc@plt+0xff141aa0>
    59b8:	stmdacs	r0, {r0, r7, r9, sl, lr}
    59bc:	cfstrsge	mvf15, [pc, #-252]!	; 58c8 <mbtowc@plt+0x39b0>
    59c0:	movwls	r2, #58112	; 0xe300
    59c4:	bpl	182e00 <mbtowc@plt+0x180ee8>
    59c8:	beq	f41df8 <mbtowc@plt+0xf3fee0>
    59cc:			; <UNDEFINED> instruction: 0xf1a4ac22
    59d0:	strbmi	r0, [sl], -r4, lsr #10
    59d4:	tsteq	r1, r1, asr #4	; <UNPREDICTABLE>
    59d8:			; <UNDEFINED> instruction: 0xf7fc4650
    59dc:	stmdacs	r0, {r2, r5, r6, fp, sp, lr, pc}
    59e0:			; <UNDEFINED> instruction: 0x83aaf000
    59e4:	movwls	r2, #769	; 0x301
    59e8:			; <UNDEFINED> instruction: 0xf1a4462b
    59ec:			; <UNDEFINED> instruction: 0xf8df0228
    59f0:	ldrbtmi	r1, [r9], #-1664	; 0xfffff980
    59f4:			; <UNDEFINED> instruction: 0xf7fd4650
    59f8:	stmdacs	r6, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    59fc:			; <UNDEFINED> instruction: 0xf854dde9
    5a00:	ldmibvs	pc, {r3, r5, sl, fp, ip, sp}	; <UNPREDICTABLE>
    5a04:	rscle	r2, r4, r0, lsl #30
    5a08:	blcs	23afc <mbtowc@plt+0x21be4>
    5a0c:	ldrtmi	sp, [r8], -r1, ror #1
    5a10:	stmdb	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5a14:	stmdacs	sl, {r1, r2, ip, pc}
    5a18:	movwcs	fp, #4060	; 0xfdc
    5a1c:	ldclle	3, cr9, [r4, #-24]	; 0xffffffe8
    5a20:	stmdaeq	sl, {r5, r7, r8, ip, sp, lr, pc}
    5a24:			; <UNDEFINED> instruction: 0x164cf8df
    5a28:	bl	1d6c14 <mbtowc@plt+0x1d4cfc>
    5a2c:			; <UNDEFINED> instruction: 0xf7fb0008
    5a30:	stmdacs	r0, {r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    5a34:	movwcs	sp, #327	; 0x147
    5a38:	andcc	pc, r8, r7, lsl #16
    5a3c:	bge	57db58 <mbtowc@plt+0x57bc40>
    5a40:			; <UNDEFINED> instruction: 0xf50da920
    5a44:	andscc	r5, r8, fp, lsl #1
    5a48:	mrc2	7, 7, pc, cr14, cr14, {7}
    5a4c:			; <UNDEFINED> instruction: 0xf43f2800
    5a50:	and	sl, sl, r9, lsr pc
    5a54:			; <UNDEFINED> instruction: 0xf8dfaa20
    5a58:	ldrbtmi	r3, [fp], #-1568	; 0xfffff9e0
    5a5c:	andcs	r6, r3, r9, asr sl
    5a60:	b	643a58 <mbtowc@plt+0x641b40>
    5a64:			; <UNDEFINED> instruction: 0xf0002800
    5a68:	andcs	r8, r0, #116, 12	; 0x7400000
    5a6c:			; <UNDEFINED> instruction: 0xf8df9215
    5a70:	ldmpl	r3!, {r3, r7, r8, sl, ip, sp}^
    5a74:	movwls	r6, #34843	; 0x881b
    5a78:	movwcs	fp, #275	; 0x113
    5a7c:	str	r9, [r3, -r8, lsl #6]!
    5a80:	ldmdb	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a84:			; <UNDEFINED> instruction: 0xf7fc6800
    5a88:	stclge	8, cr14, [r2, #-920]!	; 0xfffffc68
    5a8c:	andls	sl, r1, sp, asr ip
    5a90:	strbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    5a94:	movwls	r4, #1147	; 0x47b
    5a98:	movweq	pc, #4673	; 0x1241	; <UNPREDICTABLE>
    5a9c:	ldrmi	r2, [r9], -r1, lsl #4
    5aa0:			; <UNDEFINED> instruction: 0xf7fc4620
    5aa4:	movwcs	lr, #2612	; 0xa34
    5aa8:	svccc	0x00ecf885
    5aac:			; <UNDEFINED> instruction: 0xf7fc4620
    5ab0:			; <UNDEFINED> instruction: 0x4601e914
    5ab4:			; <UNDEFINED> instruction: 0xf0114620
    5ab8:	str	pc, [r5, -r3, ror #23]
    5abc:	blx	fe1c1b0c <mbtowc@plt+0xfe1bfbf4>
    5ac0:	movwls	lr, #38731	; 0x974b
    5ac4:	movwcs	lr, #1897	; 0x769
    5ac8:	movwcs	r9, #774	; 0x306
    5acc:	stccc	8, cr15, [ip], #-272	; 0xfffffef0
    5ad0:	stccc	8, cr15, [r8], #-336	; 0xfffffeb0
    5ad4:	stmdacs	r0, {r3, r4, r6, r7, fp, sp, lr}
    5ad8:	svcge	0x007bf43f
    5adc:	blcs	23af0 <mbtowc@plt+0x21bd8>
    5ae0:	svcge	0x0077f43f
    5ae4:			; <UNDEFINED> instruction: 0xf1a42210
    5ae8:			; <UNDEFINED> instruction: 0xf7fb012c
    5aec:	strmi	lr, [r7], -r6, lsr #31
    5af0:	movwmi	pc, #256	; 0x100	; <UNPREDICTABLE>
    5af4:			; <UNDEFINED> instruction: 0xf1133b01
    5af8:			; <UNDEFINED> instruction: 0xf63f0f03
    5afc:			; <UNDEFINED> instruction: 0xf854af6a
    5b00:	blcs	14bb8 <mbtowc@plt+0x12ca0>
    5b04:	svcge	0x0065f43f
    5b08:	blcs	23b7c <mbtowc@plt+0x21c64>
    5b0c:	svcge	0x0061f47f
    5b10:	stccc	8, cr15, [ip], #-272	; 0xfffffef0
    5b14:	stccc	8, cr15, [r8], #-336	; 0xfffffeb0
    5b18:	stmdacs	r0, {r3, r4, r8, fp, sp, lr}
    5b1c:	svcge	0x0059f43f
    5b20:	blcs	23b34 <mbtowc@plt+0x21c1c>
    5b24:	svcge	0x0055f43f
    5b28:			; <UNDEFINED> instruction: 0xf1a42210
    5b2c:			; <UNDEFINED> instruction: 0xf7fb012c
    5b30:	strmi	lr, [r0], r4, lsl #31
    5b34:	movwmi	pc, #256	; 0x100	; <UNPREDICTABLE>
    5b38:			; <UNDEFINED> instruction: 0xf1133b01
    5b3c:			; <UNDEFINED> instruction: 0xf63f0f03
    5b40:			; <UNDEFINED> instruction: 0xf854af48
    5b44:	blcs	14bfc <mbtowc@plt+0x12ce4>
    5b48:	svcge	0x0043f43f
    5b4c:	blcs	23bc0 <mbtowc@plt+0x21ca8>
    5b50:	svcge	0x003ff47f
    5b54:	stccc	8, cr15, [r8], #-336	; 0xfffffeb0
    5b58:	stmdacs	r0, {r3, r4, r6, r8, fp, sp, lr}
    5b5c:	svcge	0x0039f43f
    5b60:	blcs	23b74 <mbtowc@plt+0x21c5c>
    5b64:	svcge	0x0035f43f
    5b68:			; <UNDEFINED> instruction: 0xf8442200
    5b6c:			; <UNDEFINED> instruction: 0xf1a42c2c
    5b70:			; <UNDEFINED> instruction: 0xf7fc012c
    5b74:	andls	lr, sl, r6, lsl #18
    5b78:	ldmib	sp, {r0, r1, r3, r8, ip, pc}^
    5b7c:			; <UNDEFINED> instruction: 0xf1b1010a
    5b80:	svclt	0x00083fff
    5b84:	svccc	0x00fff1b0
    5b88:	svcge	0x0023f43f
    5b8c:	stccc	8, cr15, [ip], #-336	; 0xfffffeb0
    5b90:			; <UNDEFINED> instruction: 0xf43f2b00
    5b94:	ldmdavc	fp, {r1, r2, r3, r4, r8, r9, sl, fp, sp, pc}
    5b98:			; <UNDEFINED> instruction: 0xf47f2b00
    5b9c:			; <UNDEFINED> instruction: 0xf44faf1a
    5ba0:	vbic.i32	q10, #3840	; 0x00000f00
    5ba4:	b	c67e8 <mbtowc@plt+0xc48d0>
    5ba8:	vld2.8	{d2-d5}, [r7], r7
    5bac:			; <UNDEFINED> instruction: 0xf027677f
    5bb0:	blx	17c77f4 <mbtowc@plt+0x17c58dc>
    5bb4:	tstmi	sl, #136, 4	; 0x80000008	; <UNPREDICTABLE>
    5bb8:			; <UNDEFINED> instruction: 0xf6cf2300
    5bbc:	b	e2b84 <mbtowc@plt+0xe0c6c>
    5bc0:	tstmi	r3, #8, 6	; 0x20000000
    5bc4:	b	11ea7fc <mbtowc@plt+0x11e88e4>
    5bc8:	movwls	r5, #54040	; 0xd318
    5bcc:	stmdavc	ip, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    5bd0:	movwmi	r4, #13883	; 0x363b
    5bd4:			; <UNDEFINED> instruction: 0x46439310
    5bd8:	tstls	r1, #738197504	; 0x2c000000
    5bdc:	tstcs	r0, #3620864	; 0x374000
    5be0:			; <UNDEFINED> instruction: 0xf43f4313
    5be4:	stmdbls	r9, {r1, r2, r4, r5, r6, r7, r9, sl, fp, sp, pc}
    5be8:	blls	232254 <mbtowc@plt+0x23033c>
    5bec:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
    5bf0:	tstle	lr, r3, lsl #22
    5bf4:	movwcs	lr, #2513	; 0x9d1
    5bf8:	svclt	0x00084598
    5bfc:			; <UNDEFINED> instruction: 0xd1084297
    5c00:	tstcs	r8, #3424256	; 0x344000
    5c04:	stmdavc	sl, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    5c08:	svclt	0x00084598
    5c0c:			; <UNDEFINED> instruction: 0xf43f4297
    5c10:	blls	3b1798 <mbtowc@plt+0x3af880>
    5c14:	vstmdble	r9!, {d2-d1}
    5c18:	strbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5c1c:	blvs	656e10 <mbtowc@plt+0x654ef8>
    5c20:	andcs	r3, r0, r8, lsl #2
    5c24:	ldmib	sp, {r1, r2, r3, r6, r7, r9, sl, lr}^
    5c28:	svcls	0x000e230c
    5c2c:	eorslt	pc, ip, sp, asr #17
    5c30:	andcc	lr, r1, r3
    5c34:	adcsmi	r3, r8, #16, 2
    5c38:	ldmdb	r1, {r0, r2, r4, ip, lr, pc}^
    5c3c:	strbmi	r8, [fp, #-2306]	; 0xfffff6fe
    5c40:	strbmi	fp, [r2, #-3848]	; 0xfffff0f8
    5c44:	ldmib	sp, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    5c48:	ldmib	r1, {r1, r3, r8, fp, pc}^
    5c4c:	strbmi	fp, [r1, #3072]!	; 0xc00
    5c50:	ldrbmi	fp, [r8, #3848]	; 0xf08
    5c54:	ldrbtmi	sp, [r1], sp, ror #3
    5c58:	ldrsbtlt	pc, [ip], -sp	; <UNPREDICTABLE>
    5c5c:	addmi	r9, r3, #14336	; 0x3800
    5c60:	mrcge	7, 5, APSR_nzcv, cr7, cr15, {1}
    5c64:	ldrbtmi	lr, [r1], r2
    5c68:	ldrsbtlt	pc, [ip], -sp	; <UNPREDICTABLE>
    5c6c:	ldrcc	pc, [r4], #-2271	; 0xfffff721
    5c70:	blvs	17d6e64 <mbtowc@plt+0x17d4f4c>
    5c74:	adcsmi	r9, fp, #14336	; 0x3800
    5c78:	smladcc	sl, r5, fp, sp
    5c7c:	strcc	pc, [r8], #-2271	; 0xfffff721
    5c80:	cmpvs	pc, #2063597568	; 0x7b000000
    5c84:	blvs	606188 <mbtowc@plt+0x604270>
    5c88:			; <UNDEFINED> instruction: 0xf0002800
    5c8c:	ldrtmi	r8, [r9], -ip, asr #1
    5c90:	svc	0x0062f7fb
    5c94:	ldrbtmi	r4, [fp], #-3069	; 0xfffff403
    5c98:	blmi	fff5e900 <mbtowc@plt+0xfff5c9e8>
    5c9c:	blvs	6d6e90 <mbtowc@plt+0x6d4f78>
    5ca0:			; <UNDEFINED> instruction: 0xf0002b00
    5ca4:	blmi	ffee5fc8 <mbtowc@plt+0xffee40b0>
    5ca8:	blvs	6d6e9c <mbtowc@plt+0x6d4f84>
    5cac:	bl	ec4ec <mbtowc@plt+0xea5d4>
    5cb0:	ldmib	sp, {r1, r8, r9, ip}^
    5cb4:	stmib	r3, {r2, r3, r8}^
    5cb8:	andcc	r0, r1, #0, 2
    5cbc:	ldmib	sp, {r1, r2, r3, r9, ip, pc}^
    5cc0:	stmib	r3, {r1, r3, r9, ip}^
    5cc4:			; <UNDEFINED> instruction: 0xf04f1202
    5cc8:	ldmmi	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}^
    5ccc:			; <UNDEFINED> instruction: 0xf0114478
    5cd0:	blmi	ff18503c <mbtowc@plt+0xff183124>
    5cd4:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    5cd8:			; <UNDEFINED> instruction: 0xf854b163
    5cdc:	ldmibvs	r8, {r3, r5, sl, fp, ip, sp}
    5ce0:	mrsls	r2, (UNDEF: 16)
    5ce4:	msreq	CPSR_, #164, 2	; 0x29
    5ce8:			; <UNDEFINED> instruction: 0xf7fe460a
    5cec:	stmdacs	r0, {r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    5cf0:	adcshi	pc, ip, r0
    5cf4:	ldmpl	r3!, {r1, r2, r3, r4, r5, r7, r8, r9, fp, lr}^
    5cf8:	blcs	1fd6c <mbtowc@plt+0x1de54>
    5cfc:	adchi	pc, lr, r0
    5d00:	stccc	8, cr15, [r8], #-336	; 0xfffffeb0
    5d04:	ldmibvs	r8, {r1, r3, r4, r5, r8, fp, sp, pc}
    5d08:	ldc2	0, cr15, [r4, #56]	; 0x38
    5d0c:			; <UNDEFINED> instruction: 0xf0402800
    5d10:	ldmib	sp, {r1, r3, r7, r8, sl, pc}^
    5d14:	ldmib	sp, {r1, r3, r4, r5, r8}^
    5d18:	addmi	r2, fp, #12, 6	; 0x30000000
    5d1c:	addmi	fp, r2, #8, 30
    5d20:	msrhi	CPSR_fsxc, r0
    5d24:	blcs	2c944 <mbtowc@plt+0x2aa2c>
    5d28:	bichi	pc, lr, r0, asr #32
    5d2c:	ldmpl	r3!, {r1, r4, r5, r7, r8, r9, fp, lr}^
    5d30:	blcs	1fda4 <mbtowc@plt+0x1de8c>
    5d34:	bichi	pc, pc, r0, asr #32
    5d38:	movwcs	lr, #51677	; 0xc9dd
    5d3c:	svclt	0x0008428b
    5d40:			; <UNDEFINED> instruction: 0xf0004282
    5d44:	vsra.u64	q12, q10, #64
    5d48:	vld2.8	{d2-d5}, [r1], fp
    5d4c:			; <UNDEFINED> instruction: 0xf022627f
    5d50:	tstmi	sl, #-268435456	; 0xf0000000
    5d54:	bleq	f2878 <mbtowc@plt+0xf0960>
    5d58:	movwpl	lr, #6723	; 0x1a43
    5d5c:	mvnseq	pc, #35	; 0x23
    5d60:	ldmib	sp, {r0, r1, r3, r4, r5, r8, r9, lr}^
    5d64:	ldmib	sp, {r1, r4, r6, r8}^
    5d68:	strmi	r7, [r8, #2058]	; 0x80a
    5d6c:	addmi	fp, r7, #8, 30
    5d70:	bicshi	pc, r9, r0
    5d74:	ldrbtmi	r4, [r9], #-2505	; 0xfffff637
    5d78:	stmdapl	r6, {r0, r2, r3, r8, sl, ip, sp, lr, pc}^
    5d7c:	stmdaeq	r8, {r3, r8, ip, sp, lr, pc}
    5d80:	strbpl	pc, [r6, -sp, lsl #10]	; <UNPREDICTABLE>
    5d84:	movwls	r9, #8451	; 0x2103
    5d88:	blmi	ff16a594 <mbtowc@plt+0xff16867c>
    5d8c:	movwls	r4, #1147	; 0x47b
    5d90:	movweq	pc, #4673	; 0x1241	; <UNPREDICTABLE>
    5d94:	ldrmi	r2, [r9], -r1, lsl #4
    5d98:			; <UNDEFINED> instruction: 0xf7fc4638
    5d9c:	movwcs	lr, #2232	; 0x8b8
    5da0:	svccc	0x00f8f888
    5da4:			; <UNDEFINED> instruction: 0xf7fb4638
    5da8:			; <UNDEFINED> instruction: 0x4601ef98
    5dac:			; <UNDEFINED> instruction: 0xf0114638
    5db0:	blmi	fef44754 <mbtowc@plt+0xfef4283c>
    5db4:	movwls	r4, #25723	; 0x647b
    5db8:	cmpcs	r2, #3620864	; 0x374000
    5dbc:	ldrdeq	lr, [sl, -sp]
    5dc0:	svclt	0x00084299
    5dc4:			; <UNDEFINED> instruction: 0xf0004290
    5dc8:	blmi	fede63e8 <mbtowc@plt+0xfede44d0>
    5dcc:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    5dd0:	blmi	fedaa9dc <mbtowc@plt+0xfeda8ac4>
    5dd4:	movwls	r4, #1147	; 0x47b
    5dd8:	andcs	r2, r1, #32, 6	; 0x80000000
    5ddc:	ldmdage	r5, {r0, r3, r4, r9, sl, lr}^
    5de0:			; <UNDEFINED> instruction: 0xf7fc900f
    5de4:			; <UNDEFINED> instruction: 0xf50de894
    5de8:			; <UNDEFINED> instruction: 0xf1085846
    5dec:			; <UNDEFINED> instruction: 0xf50d0808
    5df0:	ldmib	sp, {r1, r2, r6, r8, r9, sl, ip, lr}^
    5df4:	stmib	sp, {r1, r4, r6, r8, r9, sp}^
    5df8:	blls	18ea08 <mbtowc@plt+0x18caf0>
    5dfc:	stmdals	pc, {r0, r8, r9, ip, pc}	; <UNPREDICTABLE>
    5e00:	vhadd.s8	d25, d1, d0
    5e04:	andcs	r0, r1, #67108864	; 0x4000000
    5e08:			; <UNDEFINED> instruction: 0x46384619
    5e0c:	ldmda	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5e10:			; <UNDEFINED> instruction: 0xf8882300
    5e14:	shsub8mi	r3, r8, r8
    5e18:	svc	0x005ef7fb
    5e1c:	ldrtmi	r4, [r8], -r1, lsl #12
    5e20:	blx	bc1e6c <mbtowc@plt+0xbbff54>
    5e24:			; <UNDEFINED> instruction: 0x4638e157
    5e28:	svc	0x0008f7fb
    5e2c:	ldrbtmi	r4, [fp], #-2976	; 0xfffff460
    5e30:			; <UNDEFINED> instruction: 0xe7326318
    5e34:	ldmpl	r3!, {r1, r2, r5, r6, r8, r9, fp, lr}^
    5e38:	ldmpl	r0!, {r1, r2, r5, r6, r9, fp, lr}
    5e3c:	ldmpl	r2!, {r0, r1, r3, r4, r6, r9, fp, lr}
    5e40:	ldmdbvs	r2, {r1, r4, fp, sp, lr}
    5e44:	strls	r9, [r0, -r1, lsl #4]
    5e48:	bmi	fe69febc <mbtowc@plt+0xfe69dfa4>
    5e4c:	tstcs	r1, sl, ror r4
    5e50:			; <UNDEFINED> instruction: 0xf7fb6800
    5e54:	andcs	lr, r1, lr, lsr #31
    5e58:			; <UNDEFINED> instruction: 0xf969f00d
    5e5c:	stccc	8, cr15, [r8], #-336	; 0xfffffeb0
    5e60:	ldmibvs	r9, {r1, r3, r4, r5, r9, fp, sp, pc}
    5e64:			; <UNDEFINED> instruction: 0xf7fc2003
    5e68:	smlald	lr, pc, r6, r8	; <UNPREDICTABLE>
    5e6c:	svc	0x0046f7fb
    5e70:	movwls	r6, #63491	; 0xf803
    5e74:	subscs	sl, r8, #264	; 0x108
    5e78:	ldmdage	ip!, {r8, sp}
    5e7c:	svc	0x006ef7fb
    5e80:	movwcs	lr, #51677	; 0xc9dd
    5e84:	movwcs	lr, #35143	; 0x8947
    5e88:	movwcs	lr, #43485	; 0xa9dd
    5e8c:	tstcs	r0, #3260416	; 0x31c000
    5e90:	movwmi	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    5e94:	ldccc	8, cr15, [r0], {71}	; 0x47
    5e98:	stmdblt	r3!, {r1, r2, r8, r9, fp, ip, pc}^
    5e9c:	movwls	r2, #25345	; 0x6301
    5ea0:	blcs	2cac0 <mbtowc@plt+0x2aba8>
    5ea4:	strthi	pc, [r5], #64	; 0x40
    5ea8:	ldmpl	r3!, {r0, r1, r4, r6, r8, r9, fp, lr}^
    5eac:	blcs	1ff20 <mbtowc@plt+0x1e008>
    5eb0:	movwcs	sp, #28743	; 0x7047
    5eb4:			; <UNDEFINED> instruction: 0xf04fe122
    5eb8:	ldmdami	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}^	; <UNPREDICTABLE>
    5ebc:			; <UNDEFINED> instruction: 0xf0114478
    5ec0:	blmi	1484e4c <mbtowc@plt+0x1482f34>
    5ec4:	ldmdavs	r9!, {r0, r1, r2, r4, r5, r6, r7, fp, ip, lr}
    5ec8:	teqcs	sl, #3620864	; 0x374000
    5ecc:	tstcs	r2, #3162112	; 0x304000
    5ed0:	cmpcs	r2, #3620864	; 0x374000
    5ed4:	tstcs	r6, #3162112	; 0x304000
    5ed8:	sbcvc	r2, fp, r1, lsl #6
    5edc:	addsvc	r6, r3, sl, lsr r8
    5ee0:	stccc	8, cr15, [r8], #-336	; 0xfffffeb0
    5ee4:			; <UNDEFINED> instruction: 0xf00e6998
    5ee8:	ldmdavs	sl!, {r0, r1, r2, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    5eec:	blmi	1cd2780 <mbtowc@plt+0x1cd0868>
    5ef0:	blgt	d70e4 <mbtowc@plt+0xd51cc>
    5ef4:	subsvs	r6, r1, r0, lsl r0
    5ef8:	stccc	8, cr15, [r0], #-336	; 0xfffffeb0
    5efc:	bcs	2016c <mbtowc@plt+0x1e254>
    5f00:	eorcs	fp, fp, #20, 30	; 0x50
    5f04:			; <UNDEFINED> instruction: 0xf50d222d
    5f08:			; <UNDEFINED> instruction: 0xf1085846
    5f0c:			; <UNDEFINED> instruction: 0xf50d0808
    5f10:	ldmdavs	fp, {r1, r2, r6, r8, r9, sl, ip, lr}
    5f14:	andls	r9, r1, #134217728	; 0x8000000
    5f18:	ldrbtmi	r4, [fp], #-2921	; 0xfffff497
    5f1c:	vcgt.s8	d25, d1, d0
    5f20:	andcs	r0, r1, #67108864	; 0x4000000
    5f24:			; <UNDEFINED> instruction: 0x46384619
    5f28:	svc	0x00f0f7fb
    5f2c:			; <UNDEFINED> instruction: 0xf8882300
    5f30:	shsub8mi	r3, r8, r8
    5f34:	mrc	7, 6, APSR_nzcv, cr0, cr11, {7}
    5f38:	ldrtmi	r4, [r8], -r1, lsl #12
    5f3c:			; <UNDEFINED> instruction: 0xf9a0f011
    5f40:	stmdals	pc, {r1, r2, r5, r6, r7, sp, lr, pc}	; <UNPREDICTABLE>
    5f44:	mcr	7, 4, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    5f48:	stmdapl	r6, {r0, r2, r3, r8, sl, ip, sp, lr, pc}^
    5f4c:	stmdaeq	r8, {r3, r8, ip, sp, lr, pc}
    5f50:	strbpl	pc, [r6, -sp, lsl #10]	; <UNPREDICTABLE>
    5f54:	blmi	16e9f60 <mbtowc@plt+0x16e8048>
    5f58:	movwls	r4, #1147	; 0x47b
    5f5c:	movweq	pc, #4673	; 0x1241	; <UNPREDICTABLE>
    5f60:	ldrmi	r2, [r9], -r1, lsl #4
    5f64:			; <UNDEFINED> instruction: 0xf7fb4638
    5f68:	movwcs	lr, #4050	; 0xfd2
    5f6c:	svccc	0x00f8f888
    5f70:			; <UNDEFINED> instruction: 0xf7fb4638
    5f74:			; <UNDEFINED> instruction: 0x4601eeb2
    5f78:			; <UNDEFINED> instruction: 0xf0114638
    5f7c:	movwcs	pc, #31105	; 0x7981	; <UNPREDICTABLE>
    5f80:	ldmib	sp, {r2, r3, r4, r5, r7, sp, lr, pc}^
    5f84:	ldmib	sp, {r1, r4, r6, r8, r9, sp}^
    5f88:	ldrmi	r7, [r8, #2058]	; 0x80a
    5f8c:	addsmi	fp, r7, #8, 30
    5f90:	mcrge	4, 6, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
    5f94:	adcs	r2, r1, pc, lsr r3
    5f98:	andeq	sl, r2, r2, ror #16
    5f9c:	andeq	sl, r2, r6, asr r8
    5fa0:	andeq	r0, r0, r4, lsr r2
    5fa4:	andeq	r0, r0, r0, lsl r4
    5fa8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5fac:	ldrdeq	r0, [r0], -r4
    5fb0:	andeq	sl, r2, ip, ror #30
    5fb4:	andeq	sl, r2, r2, asr pc
    5fb8:	andeq	sl, r2, lr, lsr pc
    5fbc:	andeq	r0, r0, r8, lsr #6
    5fc0:	andeq	r0, r0, r0, asr #8
    5fc4:			; <UNDEFINED> instruction: 0x0002aeb4
    5fc8:	andeq	r0, r0, r8, lsr r4
    5fcc:	andeq	sl, r2, r2, lsl #29
    5fd0:	andeq	r0, r0, r0, ror #4
    5fd4:	andeq	r0, r0, r8, asr #5
    5fd8:	strdeq	r5, [r1], -r6
    5fdc:	andeq	sl, r2, r0, lsr lr
    5fe0:	andeq	r5, r1, lr, lsl r5
    5fe4:	andeq	r5, r1, r6, ror #9
    5fe8:	muleq	r0, r4, r2
    5fec:	andeq	r5, r1, ip, asr #9
    5ff0:	muleq	r0, r4, r3
    5ff4:			; <UNDEFINED> instruction: 0x0002adb4
    5ff8:	muleq	r0, r8, r2
    5ffc:	andeq	r5, r1, sl, asr #8
    6000:	andeq	sl, r2, r2, asr #26
    6004:	andeq	sl, r2, sl, lsr sp
    6008:	ldrdeq	r0, [r0], -ip
    600c:	strdeq	sl, [r2], -ip
    6010:	andeq	r5, r1, r2, asr #7
    6014:	muleq	r2, lr, ip
    6018:	muleq	r1, ip, r3
    601c:	andeq	r5, r1, r8, lsl #7
    6020:	andeq	r5, r1, r0, ror #6
    6024:	andeq	sl, r2, r4, lsr #24
    6028:	andeq	sl, r2, lr, lsl #24
    602c:	muleq	r1, sl, r2
    6030:	muleq	r2, r0, fp
    6034:	andeq	sl, r2, r4, ror fp
    6038:	andeq	r5, r1, sl, lsr r2
    603c:	andeq	sl, r2, r6, lsl fp
    6040:	andeq	r5, r1, ip, lsr #4
    6044:	andeq	r5, r1, r8, lsl r2
    6048:	andeq	r5, r1, r4, ror #3
    604c:	muleq	r2, sl, sl
    6050:	andeq	r5, r1, sl, lsr #2
    6054:	andeq	sl, r2, r0, lsr #20
    6058:	andeq	sl, r2, r8, lsl sl
    605c:	strdeq	sl, [r2], -r2
    6060:	andeq	sl, r2, r2, ror #19
    6064:	andeq	r5, r1, r4, lsl #2
    6068:	andeq	sl, r2, lr, lsr #19
    606c:	andeq	r4, r1, lr, lsl #20
    6070:	ldrdeq	r5, [r1], -lr
    6074:	andeq	r5, r1, r8, asr r0
    6078:	strdeq	sl, [r2], -r6
    607c:			; <UNDEFINED> instruction: 0x00014fb4
    6080:	andeq	sl, r2, r4, lsr r7
    6084:	andeq	sl, r2, r0, ror #13
    6088:	ldrdeq	sl, [r2], -r0
    608c:			; <UNDEFINED> instruction: 0x0002a6ba
    6090:			; <UNDEFINED> instruction: 0x0002a6b4
    6094:	andeq	sl, r2, r8, lsr #13
    6098:	andeq	r4, r1, r0, lsr #26
    609c:	andeq	r4, r1, r6, ror #24
    60a0:	andeq	r4, r1, r8, lsr sp
    60a4:	andeq	r6, r1, r0, ror #26
    60a8:	andeq	r0, r0, r8, lsr r3
    60ac:	andeq	r4, r1, r4, lsl #26
    60b0:	andeq	sl, r2, r2, lsr #10
    60b4:	andeq	r4, r1, r0, asr #24
    60b8:	andeq	r4, r1, r4, lsl #24
    60bc:	andeq	r4, r1, r0, lsl #22
    60c0:			; <UNDEFINED> instruction: 0x000148ba
    60c4:	strdeq	r4, [r1], -r0
    60c8:	mvnscc	pc, pc, asr #32
    60cc:	sbfxeq	pc, pc, #17, #1
    60d0:			; <UNDEFINED> instruction: 0xf0114478
    60d4:	svcge	0x0042fad7
    60d8:	tstcs	r0, r8, asr r2
    60dc:			; <UNDEFINED> instruction: 0xf7fba83c
    60e0:	ldmib	sp, {r1, r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}^
    60e4:	stmdb	r7, {r2, r3, r8, r9, sp}^
    60e8:	ldmib	sp, {r3, r8, r9, sp}^
    60ec:	stmib	r7, {r1, r3, r8, r9, sp}^
    60f0:	vst2.8	{d18-d21}, [pc :64], r0
    60f4:			; <UNDEFINED> instruction: 0xf8474300
    60f8:	movwcs	r3, #31760	; 0x7c10
    60fc:	stccs	8, cr15, [r8], #-336	; 0xfffffeb0
    6100:	andcs	r6, r0, #144, 18	; 0x240000
    6104:	andls	r9, r0, #268435456	; 0x10000000
    6108:			; <UNDEFINED> instruction: 0x4601aa3a
    610c:	mrc2	7, 6, pc, cr0, cr13, {7}
    6110:			; <UNDEFINED> instruction: 0x3760f8df
    6114:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    6118:	blcs	20c8c <mbtowc@plt+0x1ed74>
    611c:	cfldrdge	mvd15, [r9], {63}	; 0x3f
    6120:			; <UNDEFINED> instruction: 0xff54f011
    6124:			; <UNDEFINED> instruction: 0xf8dfe455
    6128:	ldrbtmi	r1, [r9], #-1872	; 0xfffff8b0
    612c:			; <UNDEFINED> instruction: 0xf8dfe624
    6130:	ldrbtmi	r3, [fp], #-1868	; 0xfffff8b4
    6134:	ldrt	r9, [pc], -r6, lsl #6
    6138:			; <UNDEFINED> instruction: 0xf7fb4648
    613c:			; <UNDEFINED> instruction: 0xf7ffee46
    6140:			; <UNDEFINED> instruction: 0xf8dfb96e
    6144:	ldmpl	r3!, {r2, r3, r4, r5, r8, r9, sl, ip, sp}^
    6148:	andcs	r6, r0, #1769472	; 0x1b0000
    614c:			; <UNDEFINED> instruction: 0xf8df605a
    6150:	ldmpl	r3!, {r2, r4, r5, r8, r9, sl, ip, sp}^
    6154:	blcs	201c8 <mbtowc@plt+0x1e2b0>
    6158:			; <UNDEFINED> instruction: 0xf8dfd043
    615c:	ldrbtmi	r2, [sl], #-1836	; 0xfffff8d4
    6160:			; <UNDEFINED> instruction: 0x3728f8df
    6164:	movwls	r4, #1147	; 0x47b
    6168:	teqeq	r8, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
    616c:			; <UNDEFINED> instruction: 0x4659323c
    6170:			; <UNDEFINED> instruction: 0xf7fe9805
    6174:	andls	pc, r6, sp, lsl #29
    6178:	svclt	0x00d82802
    617c:	vshl.u8	d18, d0, d0
    6180:	mcrne	2, 2, r8, cr4, cr2, {6}
    6184:			; <UNDEFINED> instruction: 0x3708f8df
    6188:	blvs	ff6d737c <mbtowc@plt+0xff6d5464>
    618c:	ldrpl	r2, [sl, #-512]	; 0xfffffe00
    6190:			; <UNDEFINED> instruction: 0x3700f8df
    6194:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    6198:	svclt	0x001e2b02
    619c:	movwls	r2, #49920	; 0xc300
    61a0:	subsle	r9, sl, r8, lsl #6
    61a4:	usatcc	pc, #16, pc, asr #17	; <UNPREDICTABLE>
    61a8:	blvs	ff61739c <mbtowc@plt+0xff615484>
    61ac:	stc	7, cr15, [lr, #-1004]!	; 0xfffffc14
    61b0:	stmdacs	r0, {r7, r9, sl, lr}
    61b4:			; <UNDEFINED> instruction: 0xf8dfd067
    61b8:	ldrbtmi	r3, [fp], #-1764	; 0xfffff91c
    61bc:	eorcs	r6, pc, #224256	; 0x36c00
    61c0:	movwcs	r5, #1306	; 0x51a
    61c4:	stcge	3, cr9, [r2], #-36	; 0xffffffdc
    61c8:	bleq	a42860 <mbtowc@plt+0xa40948>
    61cc:			; <UNDEFINED> instruction: 0x76d0f8df
    61d0:			; <UNDEFINED> instruction: 0xf107447f
    61d4:	movwls	r0, #21280	; 0x5320
    61d8:			; <UNDEFINED> instruction: 0x36c8f8df
    61dc:	movwls	r4, #42107	; 0xa47b
    61e0:	stmdavs	r0!, {r0, r2, r4, r5, r6, r7, r8, sp, lr, pc}
    61e4:	ldc	7, cr15, [r6, #-1004]!	; 0xfffffc14
    61e8:			; <UNDEFINED> instruction: 0xf8df9001
    61ec:	ldrbtmi	r3, [fp], #-1724	; 0xfffff944
    61f0:	vcgt.s8	d25, d1, d0
    61f4:	andcs	r0, r1, #67108864	; 0x4000000
    61f8:	mrrcge	6, 1, r4, sp, cr9
    61fc:			; <UNDEFINED> instruction: 0xf7fb4620
    6200:			; <UNDEFINED> instruction: 0xf8dfee86
    6204:	ldmpl	r3!, {r2, r3, r4, r5, r6, r9, sl, ip, sp}^
    6208:			; <UNDEFINED> instruction: 0x4620681d
    620c:	ldc	7, cr15, [r2], {251}	; 0xfb
    6210:	stmdacs	r0, {r3, r5, r6, sp, lr}
    6214:			; <UNDEFINED> instruction: 0xf8dfd1a1
    6218:	ldmpl	r3!, {r2, r4, r7, r9, sl, ip, sp}^
    621c:			; <UNDEFINED> instruction: 0x2690f8df
    6220:	stmdbvs	sl!, {r4, r5, r7, fp, ip, lr}
    6224:	ldmdavs	fp, {r9, ip, pc}
    6228:	pkhtbcs	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    622c:	tstcs	r1, sl, ror r4
    6230:			; <UNDEFINED> instruction: 0xf7fb6800
    6234:			; <UNDEFINED> instruction: 0x2001edbe
    6238:			; <UNDEFINED> instruction: 0xff79f00c
    623c:	rsbvs	r2, r3, r1, lsl #6
    6240:			; <UNDEFINED> instruction: 0x363cf8df
    6244:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    6248:			; <UNDEFINED> instruction: 0xf042895a
    624c:	cmphi	sl, r1, lsl #4
    6250:			; <UNDEFINED> instruction: 0xf042891a
    6254:	tsthi	sl, r2, lsl #4
    6258:			; <UNDEFINED> instruction: 0xf8dfe77f
    625c:	ldrbtmi	r2, [sl], #-1628	; 0xfffff9a4
    6260:			; <UNDEFINED> instruction: 0x3658f8df
    6264:	movwls	r4, #1147	; 0x47b
    6268:	movteq	pc, #258	; 0x102	; <UNPREDICTABLE>
    626c:	ldrbmi	r3, [r9], -r4, asr #4
    6270:			; <UNDEFINED> instruction: 0xf7fe9805
    6274:	strmi	pc, [r3], -sp, lsl #28
    6278:	stmdacs	r6, {r2, r3, ip, pc}
    627c:	movwcs	fp, #4052	; 0xfd4
    6280:	movwls	r2, #33537	; 0x8301
    6284:			; <UNDEFINED> instruction: 0xf8dfe78e
    6288:	ldmpl	r3!, {r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}^
    628c:	tstlt	ip, ip, lsl r8
    6290:	sub	r2, r8, #0, 8
    6294:			; <UNDEFINED> instruction: 0x3628f8df
    6298:	blvs	ff7d748c <mbtowc@plt+0xff7d5574>
    629c:	stc	7, cr15, [lr, #-1004]!	; 0xfffffc14
    62a0:			; <UNDEFINED> instruction: 0xf7fb6800
    62a4:	mcrge	12, 3, lr, cr2, cr8, {6}
    62a8:	andls	sl, r2, sp, asr sp
    62ac:			; <UNDEFINED> instruction: 0xf8df9701
    62b0:	ldrbtmi	r3, [fp], #-1556	; 0xfffff9ec
    62b4:	vcgt.s8	d25, d1, d0
    62b8:	andcs	r0, r1, #67108864	; 0x4000000
    62bc:			; <UNDEFINED> instruction: 0x46284619
    62c0:	mcr	7, 1, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    62c4:	mvnscc	pc, pc, asr #32
    62c8:	ldrbeq	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    62cc:			; <UNDEFINED> instruction: 0xf0114478
    62d0:	movwcs	pc, #2521	; 0x9d9	; <UNPREDICTABLE>
    62d4:	svccc	0x00ecf886
    62d8:			; <UNDEFINED> instruction: 0xf7fb4628
    62dc:			; <UNDEFINED> instruction: 0x4601ecfe
    62e0:			; <UNDEFINED> instruction: 0xf0104628
    62e4:			; <UNDEFINED> instruction: 0xf011ffcd
    62e8:	ands	pc, ip, #1808	; 0x710
    62ec:	tstcs	r0, r8, ror #4
    62f0:	andeq	pc, r8, r4, lsr #3
    62f4:	ldc	7, cr15, [r2, #-1004]!	; 0xfffffc14
    62f8:			; <UNDEFINED> instruction: 0xf8442300
    62fc:			; <UNDEFINED> instruction: 0xf8df3c34
    6300:	ldmpl	r3!, {r2, r7, r8, sl, ip, sp}^
    6304:			; <UNDEFINED> instruction: 0xf04f681b
    6308:			; <UNDEFINED> instruction: 0xb1230900
    630c:	blcs	2cf30 <mbtowc@plt+0x2b018>
    6310:	cmphi	sp, r0	; <UNPREDICTABLE>
    6314:			; <UNDEFINED> instruction: 0xf7fbe12c
    6318:	stmdavs	r0, {r1, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    631c:	ldc	7, cr15, [sl], {251}	; 0xfb
    6320:	bvc	ff14375c <mbtowc@plt+0xff141844>
    6324:	ldmibvc	sl!, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
    6328:			; <UNDEFINED> instruction: 0xf8df9001
    632c:	ldrbtmi	r3, [fp], #-1440	; 0xfffffa60
    6330:	vcgt.s8	d25, d1, d0
    6334:	andcs	r0, r1, #67108864	; 0x4000000
    6338:			; <UNDEFINED> instruction: 0x46484619
    633c:	stcl	7, cr15, [r6, #1004]!	; 0x3ec
    6340:			; <UNDEFINED> instruction: 0xf88a2300
    6344:	strbmi	r3, [r8], -ip, ror #31
    6348:	stcl	7, cr15, [r6], {251}	; 0xfb
    634c:	strbmi	r4, [r8], -r1, lsl #12
    6350:			; <UNDEFINED> instruction: 0xff96f010
    6354:	blcs	2cf7c <mbtowc@plt+0x2b064>
    6358:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
    635c:	ldrbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    6360:	bvs	1617554 <mbtowc@plt+0x161563c>
    6364:	bvs	166cf94 <mbtowc@plt+0x166b07c>
    6368:	stccc	8, cr15, [ip], #-336	; 0xfffffeb0
    636c:	blge	eaaf78 <mbtowc@plt+0xea9060>
    6370:			; <UNDEFINED> instruction: 0xf8549300
    6374:			; <UNDEFINED> instruction: 0xf1a43c34
    6378:			; <UNDEFINED> instruction: 0xf7fd0208
    637c:			; <UNDEFINED> instruction: 0xf8dffd99
    6380:	ldmpl	r3!, {r2, r4, r5, r6, r7, sl, ip, sp}^
    6384:	blvs	16a03f8 <mbtowc@plt+0x169e4e0>
    6388:			; <UNDEFINED> instruction: 0xf0002a03
    638c:			; <UNDEFINED> instruction: 0xf8df81a1
    6390:	ldmpl	r2!, {r2, r6, r8, sl, sp}
    6394:	tstlt	sl, r2, lsl r8
    6398:	bcs	25408 <mbtowc@plt+0x234f0>
    639c:			; <UNDEFINED> instruction: 0x81a4f040
    63a0:	ldrbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    63a4:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    63a8:	blcs	20f1c <mbtowc@plt+0x1f004>
    63ac:	mrshi	pc, CPSR	; <UNPREDICTABLE>
    63b0:	mcr2	0, 0, pc, cr12, cr1, {0}	; <UNPREDICTABLE>
    63b4:			; <UNDEFINED> instruction: 0xf1a4e10b
    63b8:	ldmdbge	sl!, {r2, r3, r5, r9}
    63bc:	addpl	pc, fp, sp, lsl #10
    63c0:			; <UNDEFINED> instruction: 0xf7fe3018
    63c4:			; <UNDEFINED> instruction: 0xf7fbfa41
    63c8:			; <UNDEFINED> instruction: 0xf9b0ec9a
    63cc:	movwls	r3, #57344	; 0xe000
    63d0:			; <UNDEFINED> instruction: 0xf1a4e150
    63d4:			; <UNDEFINED> instruction: 0xf1a40234
    63d8:			; <UNDEFINED> instruction: 0xf50d0108
    63dc:	andscc	r5, r8, fp, lsl #1
    63e0:	blx	cc43e0 <mbtowc@plt+0xcc24c8>
    63e4:	stc	7, cr15, [sl], {251}	; 0xfb
    63e8:			; <UNDEFINED> instruction: 0xa000f9b0
    63ec:	bge	ebe484 <mbtowc@plt+0xebc56c>
    63f0:	strbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    63f4:	bvs	16575e8 <mbtowc@plt+0x16556d0>
    63f8:			; <UNDEFINED> instruction: 0xf7fb2003
    63fc:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    6400:			; <UNDEFINED> instruction: 0x464bbf14
    6404:			; <UNDEFINED> instruction: 0xf844233f
    6408:			; <UNDEFINED> instruction: 0xf7fb3c2c
    640c:	sxtab16mi	lr, r2, r8, ror #24
    6410:			; <UNDEFINED> instruction: 0x3000f9b0
    6414:			; <UNDEFINED> instruction: 0xf1a4930e
    6418:			; <UNDEFINED> instruction: 0xf8df0208
    641c:	ldrbtmi	r3, [fp], #-1216	; 0xfffffb40
    6420:	andcs	r6, r3, r9, asr sl
    6424:	ldc	7, cr15, [r6, #-1004]!	; 0xfffffc14
    6428:	svclt	0x00082800
    642c:	ldmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    6430:	ldcls	8, cr15, [r4], #-272	; 0xfffffef0
    6434:			; <UNDEFINED> instruction: 0xa000f9ba
    6438:	stccc	8, cr15, [ip], #-336	; 0xfffffeb0
    643c:			; <UNDEFINED> instruction: 0xf8dfb92b
    6440:	ldmpl	r3!, {r2, r6, sl, ip, sp}^
    6444:	blcs	204b8 <mbtowc@plt+0x1e5a0>
    6448:			; <UNDEFINED> instruction: 0xf8dfd055
    644c:	ldmpl	r3!, {r3, r4, r5, sl, ip, sp}^
    6450:	ldccs	8, cr15, [r4], #-336	; 0xfffffeb0
    6454:	tstmi	r3, #1769472	; 0x1b0000
    6458:			; <UNDEFINED> instruction: 0xf8dfd06b
    645c:	ldrbtmi	r3, [fp], #-1156	; 0xfffffb7c
    6460:			; <UNDEFINED> instruction: 0x301ef9b3
    6464:			; <UNDEFINED> instruction: 0xf854b193
    6468:			; <UNDEFINED> instruction: 0xf0133c34
    646c:	svclt	0x00080f04
    6470:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6474:	svcge	0x004af43f
    6478:	vst2.32	{d6-d7}, [r3 :128], r3
    647c:			; <UNDEFINED> instruction: 0xf5b34370
    6480:	svclt	0x00184f40
    6484:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6488:	svcge	0x0040f47f
    648c:			; <UNDEFINED> instruction: 0xf50d9b08
    6490:	andscc	r5, r8, fp, lsl #1
    6494:			; <UNDEFINED> instruction: 0xf43f2b00
    6498:			; <UNDEFINED> instruction: 0xf8ddaf65
    649c:			; <UNDEFINED> instruction: 0xf8df9020
    64a0:	ldrbtmi	sl, [sl], #1092	; 0x444
    64a4:	ldrdeq	pc, [r4], #-138	; 0xffffff76
    64a8:			; <UNDEFINED> instruction: 0xf10a9500
    64ac:			; <UNDEFINED> instruction: 0xf10a0348
    64b0:	stmdbls	ip, {r2, r3, r6, r9}
    64b4:	stc2l	7, cr15, [ip], #1016	; 0x3f8
    64b8:	eoreq	pc, r0, #164, 2	; 0x29
    64bc:			; <UNDEFINED> instruction: 0xf8da2107
    64c0:			; <UNDEFINED> instruction: 0xf7fe004c
    64c4:	andls	pc, r9, r7, lsl #21
    64c8:	svceq	0x0002f010
    64cc:	blls	1fa650 <mbtowc@plt+0x1f8738>
    64d0:	blcs	17d3c <mbtowc@plt+0x15e24>
    64d4:	cmnhi	sl, r0, asr #32	; <UNPREDICTABLE>
    64d8:	stccc	8, cr15, [ip], #-336	; 0xfffffeb0
    64dc:	nopeq	{67}	; 0x43
    64e0:	stccc	8, cr15, [ip], #-272	; 0xfffffef0
    64e4:	movwcs	lr, #26964	; 0x6954
    64e8:	movtcs	lr, #27085	; 0x69cd
    64ec:	subs	r2, r5, r1, lsl #2
    64f0:	beq	42634 <mbtowc@plt+0x4071c>
    64f4:	stmdals	lr, {r0, r1, r5, r7, r8, r9, sl, sp, lr, pc}
    64f8:	bl	feb444ec <mbtowc@plt+0xfeb425d4>
    64fc:	movwls	sl, #60258	; 0xeb62
    6500:	ldmdbeq	r4, {r0, r1, r5, r7, r8, ip, sp, lr, pc}
    6504:	blmi	ffe2a510 <mbtowc@plt+0xffe285f8>
    6508:	movwls	r4, #1147	; 0x47b
    650c:	movweq	pc, #4673	; 0x1241	; <UNPREDICTABLE>
    6510:	ldrmi	r2, [r9], -r1, lsl #4
    6514:			; <UNDEFINED> instruction: 0xf7fb4648
    6518:	movwcs	lr, #3322	; 0xcfa
    651c:			; <UNDEFINED> instruction: 0xf8829a0e
    6520:	strbmi	r3, [r8], -ip, ror #31
    6524:	bl	ff644518 <mbtowc@plt+0xff642600>
    6528:	strbmi	r4, [r8], -r1, lsl #12
    652c:	mcr2	0, 5, pc, cr8, cr0, {0}	; <UNPREDICTABLE>
    6530:	ldrbmi	lr, [r0], -fp, lsl #15
    6534:	bl	fe3c4528 <mbtowc@plt+0xfe3c2610>
    6538:	bvc	ff143974 <mbtowc@plt+0xff141a5c>
    653c:	ldmibvc	sl!, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
    6540:	blmi	ffaaa54c <mbtowc@plt+0xffaa8634>
    6544:	movwls	r4, #1147	; 0x47b
    6548:	movweq	pc, #4673	; 0x1241	; <UNPREDICTABLE>
    654c:	ldrmi	r2, [r9], -r1, lsl #4
    6550:			; <UNDEFINED> instruction: 0xf7fb4648
    6554:	movwcs	lr, #3292	; 0xcdc
    6558:	svccc	0x00ecf88a
    655c:			; <UNDEFINED> instruction: 0xf7fb4648
    6560:			; <UNDEFINED> instruction: 0x4601ebbc
    6564:			; <UNDEFINED> instruction: 0xf0104648
    6568:	ldrb	pc, [r6, -fp, lsl #29]!	; <UNPREDICTABLE>
    656c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6570:	ldccc	8, cr15, [r0], #-336	; 0xfffffeb0
    6574:	blcs	2cd9c <mbtowc@plt+0x2ae84>
    6578:	andcs	fp, r0, #8, 30
    657c:			; <UNDEFINED> instruction: 0xf0402a00
    6580:	movwcs	r8, #4362	; 0x110a
    6584:	eor	r9, r2, r7, lsl #6
    6588:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    658c:	smlabbcs	r1, r7, r7, lr
    6590:	stccc	8, cr15, [ip], #-336	; 0xfffffeb0
    6594:	nopeq	{35}	; 0x23
    6598:	stccc	8, cr15, [ip], #-272	; 0xfffffef0
    659c:			; <UNDEFINED> instruction: 0xf0139b09
    65a0:	andsle	r0, r2, r1, lsl #30
    65a4:	ldmpl	r3!, {r1, r4, r6, r7, r8, r9, fp, lr}^
    65a8:			; <UNDEFINED> instruction: 0xf013681b
    65ac:	andle	r0, ip, r4, lsl #30
    65b0:	blcs	2d1d4 <mbtowc@plt+0x2b2bc>
    65b4:			; <UNDEFINED> instruction: 0xf854d078
    65b8:			; <UNDEFINED> instruction: 0xf8543c30
    65bc:			; <UNDEFINED> instruction: 0xf8c32c20
    65c0:	ldcvc	0, cr2, [sl], {196}	; 0xc4
    65c4:	andeq	pc, r4, #66	; 0x42
    65c8:	stmdbcs	r0, {r1, r3, r4, r7, sl, ip, sp, lr}
    65cc:			; <UNDEFINED> instruction: 0xf1a4d178
    65d0:			; <UNDEFINED> instruction: 0x46400938
    65d4:	stc	7, cr15, [lr], #-1004	; 0xfffffc14
    65d8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    65dc:	addshi	pc, pc, r0
    65e0:			; <UNDEFINED> instruction: 0x465a3513
    65e4:	strtmi	r4, [r8], -r9, asr #12
    65e8:			; <UNDEFINED> instruction: 0xf806f7fe
    65ec:	mvnsle	r2, r0, lsl #16
    65f0:	strls	r6, [r0, #-3064]	; 0xfffff408
    65f4:			; <UNDEFINED> instruction: 0xf1079b05
    65f8:	stmdbls	r6, {r2, r5, r9}
    65fc:	mcrr2	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    6600:	ldcne	8, cr15, [r8], #-336	; 0xfffffeb0
    6604:			; <UNDEFINED> instruction: 0xf0112000
    6608:			; <UNDEFINED> instruction: 0xf1a4f83d
    660c:	vcgt.s8	d16, d1, d20
    6610:			; <UNDEFINED> instruction: 0xf50d0201
    6614:	tstcc	r8, fp, lsl #3
    6618:			; <UNDEFINED> instruction: 0xf7fe6a78
    661c:	stmdacs	r0, {r0, r1, r2, r4, fp, ip, sp, lr, pc}
    6620:	mcrge	7, 3, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
    6624:	ldmpl	r3!, {r0, r1, r4, r5, r7, r8, r9, fp, lr}^
    6628:	cmnlt	fp, fp, lsl r8
    662c:	teqeq	r0, #164, 2	; 0x29	; <UNPREDICTABLE>
    6630:	movwcs	r9, #768	; 0x300
    6634:	ldmibmi	r0!, {r0, r9, sp}
    6638:			; <UNDEFINED> instruction: 0xf50d4479
    663c:	andscc	r5, r8, fp, lsl #1
    6640:			; <UNDEFINED> instruction: 0xf82df7fe
    6644:	addsle	r2, r1, r0, lsl #16
    6648:	ldmpl	r3!, {r2, r3, r5, r7, r8, r9, fp, lr}^
    664c:	ldrdls	pc, [r0], -r3
    6650:	svceq	0x0000f1b9
    6654:	mcrge	4, 6, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    6658:	blmi	fea70b48 <mbtowc@plt+0xfea6ec30>
    665c:	bvs	1617850 <mbtowc@plt+0x1615938>
    6660:	stc2	0, cr15, [r8], #-52	; 0xffffffcc
    6664:			; <UNDEFINED> instruction: 0xf47f2800
    6668:	teqcs	pc, #2656	; 0xa60
    666c:	stccc	8, cr15, [ip], #-272	; 0xfffffef0
    6670:	movwls	r2, #58112	; 0xe300
    6674:	smlatbeq	r8, r4, r1, pc	; <UNPREDICTABLE>
    6678:	ldrbtmi	r4, [fp], #-2978	; 0xfffff45e
    667c:			; <UNDEFINED> instruction: 0xf00e6a58
    6680:	stmdacs	r0, {r0, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6684:	mcrge	4, 5, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    6688:			; <UNDEFINED> instruction: 0xf844233f
    668c:			; <UNDEFINED> instruction: 0xf8543c34
    6690:	blcs	15748 <mbtowc@plt+0x13830>
    6694:	svcge	0x002cf43f
    6698:	ldrbtmi	r4, [fp], #-2971	; 0xfffff465
    669c:			; <UNDEFINED> instruction: 0x301ef9b3
    66a0:			; <UNDEFINED> instruction: 0xf47f2b00
    66a4:	ldrbt	sl, [r1], r9, ror #29
    66a8:	ldmpl	r3!, {r1, r4, r5, r6, r8, r9, fp, lr}^
    66ac:			; <UNDEFINED> instruction: 0xf854681b
    66b0:			; <UNDEFINED> instruction: 0xf8c32c20
    66b4:	ldcvc	0, cr2, [sl], {196}	; 0xc4
    66b8:	andeq	pc, r4, #66	; 0x42
    66bc:			; <UNDEFINED> instruction: 0xe784749a
    66c0:	svceq	0x0000f1b9
    66c4:	mcrge	4, 2, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
    66c8:	addpl	pc, fp, sp, lsl #10
    66cc:			; <UNDEFINED> instruction: 0xe6493018
    66d0:	stceq	8, cr15, [r4], #-336	; 0xfffffeb0
    66d4:			; <UNDEFINED> instruction: 0xf43f2800
    66d8:	stmdavc	r2, {r1, r3, r4, r6, r9, sl, fp, sp, pc}
    66dc:			; <UNDEFINED> instruction: 0xf43f2a00
    66e0:			; <UNDEFINED> instruction: 0xf00dae56
    66e4:			; <UNDEFINED> instruction: 0xe65bfdb9
    66e8:			; <UNDEFINED> instruction: 0x0114e9d3
    66ec:			; <UNDEFINED> instruction: 0xf864f7fd
    66f0:			; <UNDEFINED> instruction: 0xf43f2800
    66f4:	blls	272050 <mbtowc@plt+0x270138>
    66f8:	svceq	0x0004f013
    66fc:	mrcge	4, 2, APSR_nzcv, cr0, cr15, {1}
    6700:	ldceq	8, cr15, [r0], {84}	; 0x54
    6704:			; <UNDEFINED> instruction: 0xff8af7fc
    6708:	ldmpl	r3!, {r1, r3, r4, r6, r8, r9, fp, lr}^
    670c:			; <UNDEFINED> instruction: 0xf854681b
    6710:	sbcsvs	r2, sl, r0, lsl ip
    6714:	vst1.64	{d22-d23}, [r2 :64], sl
    6718:	sbcsvs	r3, sl, #0, 4
    671c:	strbmi	lr, [r0], -r8, asr #12
    6720:	bl	ffbc4714 <mbtowc@plt+0xffbc27fc>
    6724:			; <UNDEFINED> instruction: 0xf50d2400
    6728:	movwcc	r4, #17283	; 0x4383
    672c:	ldrbtmi	r4, [r9], #-2423	; 0xfffff689
    6730:	stmpl	sl, {r0, r1, r2, r4, r5, r6, r9, fp, lr}
    6734:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    6738:			; <UNDEFINED> instruction: 0xf04f4051
    673c:			; <UNDEFINED> instruction: 0xf0400200
    6740:			; <UNDEFINED> instruction: 0x46208094
    6744:	cfstr32mi	mvfx15, [r3, #52]	; 0x34
    6748:	pop	{r0, r1, ip, sp, pc}
    674c:	strcs	r8, [r1], #-4080	; 0xfffff010
    6750:	movwcs	lr, #6121	; 0x17e9
    6754:			; <UNDEFINED> instruction: 0xf7ff9308
    6758:	blmi	1bb4a3c <mbtowc@plt+0x1bb2b24>
    675c:			; <UNDEFINED> instruction: 0xf9b3447b
    6760:	blcs	127e0 <mbtowc@plt+0x108c8>
    6764:	mrcge	4, 2, APSR_nzcv, cr11, cr14, {3}
    6768:	ldrbtmi	r4, [ip], #-3179	; 0xfffff395
    676c:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
    6770:			; <UNDEFINED> instruction: 0xf1049300
    6774:			; <UNDEFINED> instruction: 0xf1040320
    6778:	ldrbmi	r0, [r9], -r4, lsr #4
    677c:			; <UNDEFINED> instruction: 0xf7fe9805
    6780:	bvs	18455a4 <mbtowc@plt+0x184368c>
    6784:	movwls	r2, #37632	; 0x9300
    6788:			; <UNDEFINED> instruction: 0xf7ff9308
    678c:	movwcs	fp, #6406	; 0x1906
    6790:			; <UNDEFINED> instruction: 0xf7fe9307
    6794:			; <UNDEFINED> instruction: 0xf8dfbe30
    6798:	ldrbtmi	sl, [sl], #392	; 0x188
    679c:	ldrdeq	pc, [r4], #-138	; 0xffffff76
    67a0:			; <UNDEFINED> instruction: 0xf10a9500
    67a4:			; <UNDEFINED> instruction: 0xf10a0348
    67a8:	stmdbls	ip, {r2, r3, r6, r9}
    67ac:	blx	1c447ae <mbtowc@plt+0x1c42896>
    67b0:	eoreq	pc, r0, #164, 2	; 0x29
    67b4:			; <UNDEFINED> instruction: 0xf8da2107
    67b8:			; <UNDEFINED> instruction: 0xf7fe004c
    67bc:	andls	pc, r9, fp, lsl #18
    67c0:	svceq	0x0002f010
    67c4:	tstcs	r0, r1, lsl r0
    67c8:	movwls	r2, #29441	; 0x7301
    67cc:	ldmpl	r3!, {r0, r2, r4, r6, r8, r9, fp, lr}^
    67d0:	blcs	20844 <mbtowc@plt+0x1e92c>
    67d4:	mcrge	4, 7, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
    67d8:	ldceq	8, cr15, [r0], #-336	; 0xfffffeb0
    67dc:	movwcs	lr, #26964	; 0x6954
    67e0:	movwcs	lr, #59840	; 0xe9c0
    67e4:	subvc	r2, r3, #67108864	; 0x4000000
    67e8:	ldrdcs	lr, [r0, -r8]
    67ec:	movwls	r2, #29441	; 0x7301
    67f0:	blmi	840330 <mbtowc@plt+0x83e418>
    67f4:	ldmdavs	r9!, {r0, r1, r2, r4, r5, r6, r7, fp, ip, lr}
    67f8:	teqcs	sl, #3620864	; 0x374000
    67fc:	tstcs	r2, #3162112	; 0x304000
    6800:	cmpcs	r2, #3620864	; 0x374000
    6804:	tstcs	r6, #3162112	; 0x304000
    6808:	sbcvc	r2, fp, r1, lsl #6
    680c:	addsvc	r6, r3, sl, lsr r8
    6810:	stccc	8, cr15, [r8], #-336	; 0xfffffeb0
    6814:			; <UNDEFINED> instruction: 0xf00d6998
    6818:	ldmdavs	sl!, {r0, r1, r2, r3, r4, r8, sl, fp, ip, sp, lr, pc}
    681c:	blmi	10930b0 <mbtowc@plt+0x1091198>
    6820:			; <UNDEFINED> instruction: 0xf7ff447b
    6824:			; <UNDEFINED> instruction: 0xf7fbbb66
    6828:	stmdavs	r3, {r1, r3, r5, r6, r9, fp, sp, lr, pc}
    682c:	svcge	0x0042930f
    6830:	tstcs	r0, r8, asr r2
    6834:			; <UNDEFINED> instruction: 0xf7fba83c
    6838:	ldmib	sp, {r1, r4, r7, r9, fp, sp, lr, pc}^
    683c:	stmdb	r7, {r2, r3, r8, r9, sp}^
    6840:	ldmib	sp, {r3, r8, r9, sp}^
    6844:	stmib	r7, {r1, r3, r8, r9, sp}^
    6848:	vst2.8	{d18-d21}, [pc :64], r0
    684c:			; <UNDEFINED> instruction: 0xf8474300
    6850:	blls	195898 <mbtowc@plt+0x193980>
    6854:			; <UNDEFINED> instruction: 0xf43f2b00
    6858:			; <UNDEFINED> instruction: 0xf04fab23
    685c:	ldmdami	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}
    6860:			; <UNDEFINED> instruction: 0xf0104478
    6864:	movwcs	pc, #32527	; 0x7f0f	; <UNPREDICTABLE>
    6868:			; <UNDEFINED> instruction: 0xf7fbe448
    686c:	svclt	0x0000e96a
    6870:	strdeq	r4, [r1], -r0
    6874:	ldrdeq	r0, [r0], -ip
    6878:	andeq	r7, r1, sl, lsl sl
    687c:	andeq	r4, r1, lr, lsr #17
    6880:	ldrdeq	r0, [r0], -r4
    6884:	muleq	r0, r8, r2
    6888:	strdeq	sl, [r2], -r2
    688c:			; <UNDEFINED> instruction: 0x000149b8
    6890:	andeq	sl, r2, r8, asr #3
    6894:	andeq	r0, r0, r4, lsr r4
    6898:	andeq	sl, r2, r8, lsr #3
    689c:	muleq	r2, r6, r1
    68a0:	andeq	sl, r2, r0, lsl #3
    68a4:	andeq	sl, r2, r4, ror r1
    68a8:	strdeq	r4, [r1], -sl
    68ac:	andeq	r0, r0, r0, ror #4
    68b0:	andeq	r0, r0, r8, asr #5
    68b4:	andeq	r4, r1, ip, asr #17
    68b8:	strdeq	sl, [r2], -r2
    68bc:			; <UNDEFINED> instruction: 0x000148bc
    68c0:	strheq	sl, [r2], -r8
    68c4:	andeq	r4, r1, r6, ror r8
    68c8:	andeq	r4, r1, r0, ror r8
    68cc:	andeq	r4, r1, r2, lsl #14
    68d0:	strdeq	r9, [r2], -r0
    68d4:	andeq	r0, r0, r0, lsl r4
    68d8:	andeq	r9, r2, ip, asr pc
    68dc:	andeq	r9, r2, r2, lsr pc
    68e0:	strdeq	r9, [r2], -r2
    68e4:	andeq	r9, r2, lr, lsr #29
    68e8:	andeq	r4, r1, r4, asr #12
    68ec:	andeq	r4, r1, r4, lsl #10
    68f0:	andeq	r0, r0, r8, ror #6
    68f4:	muleq	r0, r4, r2
    68f8:	andeq	r4, r1, ip, lsl #10
    68fc:	muleq	r0, r4, r3
    6900:	strdeq	r9, [r2], -r4
    6904:	ldrdeq	r9, [r2], -r6
    6908:			; <UNDEFINED> instruction: 0x00029cb6
    690c:	andeq	r9, r2, sl, lsl #9
    6910:	andeq	r0, r0, r4, lsr r2
    6914:	strdeq	r9, [r2], -r4
    6918:	andeq	r9, r2, r6, ror #23
    691c:	andeq	r4, r1, sl, lsl #6
    6920:			; <UNDEFINED> instruction: 0x00029bb6
    6924:	strdeq	r0, [r0], -r8
    6928:	andeq	r4, r1, r8, asr #3
    692c:	andeq	r4, r1, r0, ror #4
    6930:	svcmi	0x00f0e92d
    6934:	cfstr32pl	mvfx15, [r7, #692]	; 0x2b4
    6938:			; <UNDEFINED> instruction: 0xf8dfb083
    693c:	ldrbtmi	fp, [fp], #1308	; 0x51c
    6940:	orrpl	pc, r7, #54525952	; 0x3400000
    6944:			; <UNDEFINED> instruction: 0xf8df3304
    6948:	ldrbtmi	r1, [r9], #-1300	; 0xfffffaec
    694c:	ldrcs	pc, [r0, #-2271]	; 0xfffff721
    6950:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    6954:			; <UNDEFINED> instruction: 0xf04f601a
    6958:			; <UNDEFINED> instruction: 0xf8df0200
    695c:	ldrbtmi	r3, [fp], #-1288	; 0xfffffaf8
    6960:	blcs	21dd4 <mbtowc@plt+0x1febc>
    6964:			; <UNDEFINED> instruction: 0xf8dfd042
    6968:	ldrbtmi	r4, [ip], #-1280	; 0xfffffb00
    696c:	ldrbeq	pc, [ip], -r4, lsl #2	; <UNPREDICTABLE>
    6970:	strbeq	pc, [r0, #-260]!	; 0xfffffefc	; <UNPREDICTABLE>
    6974:	stcvs	13, cr6, [r0, #-388]!	; 0xfffffe7c
    6978:	ldrbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    697c:	movwls	r4, #1147	; 0x47b
    6980:			; <UNDEFINED> instruction: 0x462a4633
    6984:	blx	fe144984 <mbtowc@plt+0xfe142a6c>
    6988:			; <UNDEFINED> instruction: 0xf7fd6e20
    698c:	stclvs	8, cr15, [r1, #-460]!	; 0xfffffe34
    6990:			; <UNDEFINED> instruction: 0xf8df6d20
    6994:	ldrbtmi	r3, [fp], #-1244	; 0xfffffb24
    6998:	ldrtmi	r9, [r3], -r0, lsl #6
    699c:			; <UNDEFINED> instruction: 0xf7fe462a
    69a0:			; <UNDEFINED> instruction: 0x6e24fa77
    69a4:			; <UNDEFINED> instruction: 0xf7fb4620
    69a8:			; <UNDEFINED> instruction: 0x4601e998
    69ac:			; <UNDEFINED> instruction: 0xf0064620
    69b0:			; <UNDEFINED> instruction: 0xf8dffcc7
    69b4:			; <UNDEFINED> instruction: 0xf85b34c0
    69b8:	ldmdavs	fp, {r0, r1, ip, sp}
    69bc:	andseq	pc, r8, #64, 12	; 0x4000000
    69c0:	subsle	r4, sp, r3, lsl r2
    69c4:	ldrtcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    69c8:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    69cc:	stmdblt	sl!, {r1, r4, fp, sp, lr}
    69d0:	andvs	pc, r1, #587202560	; 0x23000000
    69d4:	andeq	pc, r8, #34	; 0x22
    69d8:	teqle	r9, r0, lsl #20
    69dc:	ldrcc	pc, [ip], #2271	; 0x8df
    69e0:	andcs	r4, r0, #2063597568	; 0x7b000000
    69e4:	andcs	r8, r1, #1744830466	; 0x68000002
    69e8:	ldrd	r8, [pc], #-58	; <UNPREDICTABLE>
    69ec:	ldrmi	pc, [r0], #2271	; 0x8df
    69f0:	movwcs	r4, #25724	; 0x647c
    69f4:	subcs	r6, r7, r3, ror #10
    69f8:			; <UNDEFINED> instruction: 0xf7fb65a0
    69fc:	strvs	lr, [r0, #-2336]!	; 0xfffff6e0
    6a00:			; <UNDEFINED> instruction: 0xf8dfb168
    6a04:	ldrbtmi	r3, [fp], #-1152	; 0xfffffb80
    6a08:			; <UNDEFINED> instruction: 0xf8df9301
    6a0c:	ldrbtmi	r3, [fp], #-1148	; 0xfffffb84
    6a10:	movtcs	r9, #29440	; 0x7300
    6a14:	ldrmi	r2, [r9], -r1, lsl #4
    6a18:	b	1e44a0c <mbtowc@plt+0x1e42af4>
    6a1c:			; <UNDEFINED> instruction: 0xf8dfe7a3
    6a20:			; <UNDEFINED> instruction: 0xf85b346c
    6a24:			; <UNDEFINED> instruction: 0xf8df3003
    6a28:			; <UNDEFINED> instruction: 0xf85b2468
    6a2c:			; <UNDEFINED> instruction: 0xf8df0002
    6a30:	ldrbtmi	r2, [sl], #-1124	; 0xfffffb9c
    6a34:	subcs	r9, r7, #268435456	; 0x10000000
    6a38:	ldmdavs	fp, {r9, ip, pc}
    6a3c:	ldrbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6a40:	tstcs	r1, sl, ror r4
    6a44:			; <UNDEFINED> instruction: 0xf7fb6800
    6a48:			; <UNDEFINED> instruction: 0x2001e9b4
    6a4c:	blx	1c02a86 <mbtowc@plt+0x1c00b6e>
    6a50:	svceq	0x00e4f013
    6a54:			; <UNDEFINED> instruction: 0xf8dfd106
    6a58:			; <UNDEFINED> instruction: 0xf85b2444
    6a5c:	ldmdavs	r2, {r1, sp}
    6a60:	tstle	r6, r3, lsl r2
    6a64:	ldrtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6a68:	andcs	r4, r0, #2063597568	; 0x7b000000
    6a6c:	orrshi	r8, sl, #1744830467	; 0x68000003
    6a70:			; <UNDEFINED> instruction: 0xf8dfe00c
    6a74:	ldrbtmi	r3, [fp], #-1072	; 0xfffffbd0
    6a78:	bicshi	r2, sl, #268435456	; 0x10000000
    6a7c:	mul	r5, sl, r3
    6a80:	strtcc	pc, [r4], #-2271	; 0xfffff721
    6a84:	andcs	r4, r0, #2063597568	; 0x7b000000
    6a88:	orrshi	r8, sl, #1744830467	; 0x68000003
    6a8c:	ldrcc	pc, [ip], #-2271	; 0xfffff721
    6a90:	mrcvs	4, 2, r4, cr8, cr11, {3}
    6a94:			; <UNDEFINED> instruction: 0xf7fab198
    6a98:			; <UNDEFINED> instruction: 0xf8dfefca
    6a9c:	ldrbtmi	r7, [pc], #-1044	; 6aa4 <mbtowc@plt+0x4b8c>
    6aa0:	ldrcc	pc, [r0], #-2271	; 0xfffff721
    6aa4:	movwls	r4, #46203	; 0xb47b
    6aa8:	movwls	r3, #50012	; 0xc35c
    6aac:	strcc	pc, [r8], #-2271	; 0xfffff721
    6ab0:	tstls	r1, #2063597568	; 0x7b000000
    6ab4:	tstls	r2, #104, 6	; 0xa0000001
    6ab8:	ssatmi	r4, #26, sl, asr #13
    6abc:	ldmmi	pc!, {r2, r4, r8, sp, lr, pc}^	; <UNPREDICTABLE>
    6ac0:			; <UNDEFINED> instruction: 0xf7fb4478
    6ac4:	blmi	fffc0d5c <mbtowc@plt+0xfffbee44>
    6ac8:			; <UNDEFINED> instruction: 0x6658447b
    6acc:	mvnle	r2, r0, lsl #16
    6ad0:			; <UNDEFINED> instruction: 0xf85b4bee
    6ad4:	bmi	ffb92ae8 <mbtowc@plt+0xffb90bd0>
    6ad8:	andeq	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    6adc:	ldrbtmi	r4, [sl], #-2809	; 0xfffff507
    6ae0:	ldmdavs	fp, {r9, ip, pc}
    6ae4:	ldrbtmi	r4, [sl], #-2808	; 0xfffff508
    6ae8:	stmdavs	r0, {r0, r8, sp}
    6aec:	stmdb	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6af0:			; <UNDEFINED> instruction: 0xf00c2001
    6af4:	blmi	ff98576c <mbtowc@plt+0xff983854>
    6af8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    6afc:	bmi	ff920b70 <mbtowc@plt+0xff91ec58>
    6b00:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    6b04:			; <UNDEFINED> instruction: 0x96026810
    6b08:	ldrbtmi	r4, [sl], #-2800	; 0xfffff510
    6b0c:	strls	r9, [r0, #-513]	; 0xfffffdff
    6b10:	ldrbtmi	r4, [sl], #-2799	; 0xfffff511
    6b14:			; <UNDEFINED> instruction: 0xf7fb2101
    6b18:	andcs	lr, r1, ip, asr #18
    6b1c:	blx	202b56 <mbtowc@plt+0x200c3e>
    6b20:	ldrbtmi	r4, [fp], #-3052	; 0xfffff414
    6b24:	ldccc	8, cr15, [r8], {75}	; 0x4b
    6b28:	ldrtmi	lr, [r0], -r3, ror #1
    6b2c:	stm	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6b30:	ldrbtmi	r4, [fp], #-3049	; 0xfffff417
    6b34:	blmi	ffa6089c <mbtowc@plt+0xffa5e984>
    6b38:	svcvs	0x005b447b
    6b3c:	rsble	r2, r7, r0, lsl #22
    6b40:	ldrbtmi	r4, [lr], #-3815	; 0xfffff119
    6b44:	svcvs	0x00706f31
    6b48:	cdpvs	5, 15, cr9, cr3, cr2, {0}
    6b4c:	blmi	ff96b758 <mbtowc@plt+0xff969840>
    6b50:	movwls	r4, #1147	; 0x47b
    6b54:	mvnscc	pc, #79	; 0x4f
    6b58:			; <UNDEFINED> instruction: 0xf7fb2201
    6b5c:	svcvs	0x0070e9d8
    6b60:	movwls	sl, #2844	; 0xb1c
    6b64:			; <UNDEFINED> instruction: 0xf1abab1d
    6b68:	ldmdbls	fp, {r2, r4, r9}
    6b6c:	blx	1dc4b6c <mbtowc@plt+0x1dc2c54>
    6b70:	svclt	0x00142801
    6b74:	movwcs	r2, #4864	; 0x1300
    6b78:	bicsvc	lr, r0, #339968	; 0x53000
    6b7c:	ldmdavs	r9!, {r0, r1, r3, r4, r8, ip, lr, pc}
    6b80:	blmi	ff657c8c <mbtowc@plt+0xff655d74>
    6b84:	svcvs	0x0058447b
    6b88:	ldccc	8, cr15, [r4], {91}	; 0x5b
    6b8c:	bls	6eb7a4 <mbtowc@plt+0x6e988c>
    6b90:	bls	72b3a4 <mbtowc@plt+0x72948c>
    6b94:	blls	76b3a4 <mbtowc@plt+0x76948c>
    6b98:			; <UNDEFINED> instruction: 0xf85b9301
    6b9c:	movwls	r3, #3076	; 0xc04
    6ba0:			; <UNDEFINED> instruction: 0xf85b9b09
    6ba4:	tstcc	r1, r8, lsl ip
    6ba8:	blx	fef44baa <mbtowc@plt+0xfef42c92>
    6bac:	blls	290bb4 <mbtowc@plt+0x28ec9c>
    6bb0:	movwcs	fp, #7944	; 0x1f08
    6bb4:	stmdals	sp, {r1, r3, r8, r9, ip, pc}
    6bb8:	ldmdb	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6bbc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    6bc0:	ldrcc	sp, [r3, #-79]	; 0xffffffb1
    6bc4:	ldmdbge	fp, {r1, r3, r4, r5, r9, sl, lr}
    6bc8:			; <UNDEFINED> instruction: 0xf7fd4628
    6bcc:	stmdacs	r0, {r0, r2, r4, r8, sl, fp, ip, sp, lr, pc}
    6bd0:	bls	6fb39c <mbtowc@plt+0x6f9484>
    6bd4:	stccc	8, cr15, [r4], {91}	; 0x5b
    6bd8:	mlasle	r4, sl, r2, r4
    6bdc:			; <UNDEFINED> instruction: 0xf1039b0f
    6be0:	ldmdavs	fp!, {r0, r2, fp}
    6be4:	movwcc	r4, #17475	; 0x4443
    6be8:	svcvs	0x00129a10
    6bec:	blle	fe9d7640 <mbtowc@plt+0xfe9d5728>
    6bf0:	strbmi	r6, [r6], #-2086	; 0xfffff7da
    6bf4:	blmi	fef54510 <mbtowc@plt+0xfef525f8>
    6bf8:			; <UNDEFINED> instruction: 0x671e447b
    6bfc:	stmdacs	r0, {r3, r4, r6, r8, r9, sl, fp, sp, lr}
    6c00:			; <UNDEFINED> instruction: 0x4631d093
    6c04:	svc	0x00a8f7fa
    6c08:	ldrbtmi	r4, [fp], #-3001	; 0xfffff447
    6c0c:			; <UNDEFINED> instruction: 0xe7926758
    6c10:			; <UNDEFINED> instruction: 0xf85a4b9e
    6c14:	bmi	fe792c28 <mbtowc@plt+0xfe790d10>
    6c18:	andmi	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    6c1c:	ldmdavs	fp, {r9, sl, ip, pc}
    6c20:	ldrbtmi	r4, [sl], #-2740	; 0xfffff54c
    6c24:	stmdavs	r0!, {r0, r8, sp}
    6c28:	stmia	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6c2c:	blmi	fecac034 <mbtowc@plt+0xfecaa11c>
    6c30:	mrcvs	4, 6, r4, cr11, cr11, {3}
    6c34:	ldrbtmi	r4, [sl], #-2737	; 0xfffff54f
    6c38:	stmdavs	r0!, {r0, r8, sp}
    6c3c:	ldm	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6c40:			; <UNDEFINED> instruction: 0xf00c2001
    6c44:	movwcs	pc, #6772	; 0x1a74	; <UNPREDICTABLE>
    6c48:	ldr	r9, [r4, lr, lsl #6]!
    6c4c:	movwls	r2, #58112	; 0xe300
    6c50:			; <UNDEFINED> instruction: 0xf1ab930a
    6c54:	blmi	fea8888c <mbtowc@plt+0xfea86974>
    6c58:	tstls	r0, #2063597568	; 0x7b000000
    6c5c:	subhi	pc, ip, sp, asr #17
    6c60:			; <UNDEFINED> instruction: 0xf8dde7a9
    6c64:	stmdals	sp, {r2, r3, r6, pc}
    6c68:	stmdb	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6c6c:	movwcs	lr, #2
    6c70:	movwls	r9, #41742	; 0xa30e
    6c74:	svceq	0x0001f1b8
    6c78:	blmi	1ffad6c <mbtowc@plt+0x1ff8e54>
    6c7c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    6c80:			; <UNDEFINED> instruction: 0xb1b3681b
    6c84:	bls	2ad8c4 <mbtowc@plt+0x2ab9ac>
    6c88:	svclt	0x00082a00
    6c8c:	cmnlt	fp, r0, lsl #6
    6c90:			; <UNDEFINED> instruction: 0xf85a4b9c
    6c94:	ldmdavs	fp, {r0, r1, ip, sp}
    6c98:			; <UNDEFINED> instruction: 0xf0402b00
    6c9c:	blmi	1d66fbc <mbtowc@plt+0x1d650a4>
    6ca0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    6ca4:			; <UNDEFINED> instruction: 0xf413681b
    6ca8:	andle	r4, r2, r0, lsl #7
    6cac:	and	r9, r0, r9, lsl fp
    6cb0:	tstls	fp, #8, 22	; 0x2000
    6cb4:	ldrbtmi	r4, [sl], #-2708	; 0xfffff56c
    6cb8:	andcs	r6, r0, #16, 26	; 0x400
    6cbc:	movwls	r9, #12804	; 0x3204
    6cc0:	movwls	r9, #11032	; 0x2b18
    6cc4:	movwls	r9, #6938	; 0x1b1a
    6cc8:	movwls	r9, #2841	; 0xb19
    6ccc:	bls	52d8f8 <mbtowc@plt+0x52b9e0>
    6cd0:			; <UNDEFINED> instruction: 0xf7fe9916
    6cd4:	ldmdblt	r8!, {r0, r1, r2, r5, r8, r9, fp, ip, sp, lr, pc}
    6cd8:			; <UNDEFINED> instruction: 0xb12b9b1b
    6cdc:			; <UNDEFINED> instruction: 0xf85a4b8b
    6ce0:	ldmdavs	fp, {r0, r1, ip, sp}
    6ce4:	cmpvs	sl, r0, lsl #4
    6ce8:	bleq	1a43124 <mbtowc@plt+0x1a4120c>
    6cec:	ldreq	pc, [r0], #-427	; 0xfffffe55
    6cf0:			; <UNDEFINED> instruction: 0xf8d99407
    6cf4:			; <UNDEFINED> instruction: 0xf7fb0064
    6cf8:			; <UNDEFINED> instruction: 0x4606e89e
    6cfc:			; <UNDEFINED> instruction: 0xf0002800
    6d00:			; <UNDEFINED> instruction: 0x36138096
    6d04:			; <UNDEFINED> instruction: 0xf1ab9a07
    6d08:	ldrtmi	r0, [r0], -r4, lsl #2
    6d0c:	ldc2l	7, cr15, [r4], #-1012	; 0xfffffc0c
    6d10:	mvnle	r2, r0, lsl #16
    6d14:	ldrbtmi	r4, [fp], #-2942	; 0xfffff482
    6d18:	stmdavs	r1!, {r0, r1, r2, r3, r4, r6, r8, sl, fp, sp, lr}
    6d1c:	cfstrsne	mvf4, [sl], {57}	; 0x39
    6d20:	addsmi	r6, sl, #9920	; 0x26c0
    6d24:			; <UNDEFINED> instruction: 0xf101d910
    6d28:			; <UNDEFINED> instruction: 0xf8df0542
    6d2c:	ldrbtmi	r8, [r8], #488	; 0x1e8
    6d30:	subspl	pc, r8, r8, asr #17
    6d34:			; <UNDEFINED> instruction: 0xf8d84629
    6d38:			; <UNDEFINED> instruction: 0xf7fa0050
    6d3c:			; <UNDEFINED> instruction: 0xf8c8ef0e
    6d40:	stmdacs	r0, {r4, r6}
    6d44:	mrcge	4, 6, APSR_nzcv, cr7, cr15, {1}
    6d48:	ldrbtmi	r4, [sp], #-3443	; 0xfffff28d
    6d4c:	stcvs	13, cr6, [r8, #-676]!	; 0xfffffd5c
    6d50:	blmi	1cac55c <mbtowc@plt+0x1caa644>
    6d54:	movwls	r4, #1147	; 0x47b
    6d58:	mvnscc	pc, #79	; 0x4f
    6d5c:	blne	ff24f568 <mbtowc@plt+0xff24d650>
    6d60:			; <UNDEFINED> instruction: 0xf7fb4438
    6d64:	stclvs	8, cr14, [fp, #-848]!	; 0xfffffcb0
    6d68:	stmdavs	r2!, {r0, r8, r9, ip, sp}
    6d6c:	eorvs	r4, r3, r3, lsl r4
    6d70:	bge	7a222c <mbtowc@plt+0x7a0314>
    6d74:	andcs	r4, r3, r9, lsr #12
    6d78:	stm	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6d7c:	stmdacs	r0, {r3, ip, pc}
    6d80:	blls	93b464 <mbtowc@plt+0x93954c>
    6d84:	blmi	19ab9b0 <mbtowc@plt+0x19a9a98>
    6d88:	movwls	r4, #1147	; 0x47b
    6d8c:	vmlals.f64	d9, d11, d12
    6d90:	rsbcc	r4, r0, #52428800	; 0x3200000
    6d94:	strtmi	r6, [r8], -r1, lsr #16
    6d98:			; <UNDEFINED> instruction: 0xf87af7fe
    6d9c:			; <UNDEFINED> instruction: 0xf1ab6e30
    6da0:	movwls	r0, #776	; 0x308
    6da4:			; <UNDEFINED> instruction: 0xf1ab465b
    6da8:			; <UNDEFINED> instruction: 0xf85b0218
    6dac:			; <UNDEFINED> instruction: 0xf7fe1c04
    6db0:			; <UNDEFINED> instruction: 0xf1b0f955
    6db4:			; <UNDEFINED> instruction: 0xf6ff0800
    6db8:	blmi	14b288c <mbtowc@plt+0x14b0974>
    6dbc:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    6dc0:	blcs	20e34 <mbtowc@plt+0x1ef1c>
    6dc4:	svcge	0x0053f47f
    6dc8:			; <UNDEFINED> instruction: 0xf85a4b2a
    6dcc:	ldmdavs	fp, {r0, r1, ip, sp}
    6dd0:	svcmi	0x0080f413
    6dd4:	movwcs	fp, #3842	; 0xf02
    6dd8:	movwls	r9, #41742	; 0xa30e
    6ddc:	svcge	0x004af43f
    6de0:	rscsvc	pc, pc, #64, 12	; 0x4000000
    6de4:	ldcne	8, cr15, [r8], {91}	; 0x5b
    6de8:			; <UNDEFINED> instruction: 0x4628ad39
    6dec:	svc	0x00c2f7fa
    6df0:			; <UNDEFINED> instruction: 0xf8852300
    6df4:			; <UNDEFINED> instruction: 0xf84b3fff
    6df8:	ldcls	12, cr5, [r1, #-96]	; 0xffffffa0
    6dfc:	blmi	12622a4 <mbtowc@plt+0x126038c>
    6e00:	movwls	r4, #1147	; 0x47b
    6e04:			; <UNDEFINED> instruction: 0x462a9b12
    6e08:	stmdavs	r1!, {r2, r3, r5, r6, r9, ip, sp}
    6e0c:			; <UNDEFINED> instruction: 0xf840f7fe
    6e10:	movwls	r6, #63523	; 0xf823
    6e14:			; <UNDEFINED> instruction: 0xf7fa6ee8
    6e18:	strdls	lr, [sp], -sl
    6e1c:			; <UNDEFINED> instruction: 0xf47f2800
    6e20:	movwcs	sl, #3861	; 0xf15
    6e24:	movwls	r9, #41742	; 0xa30e
    6e28:	blls	240ac0 <mbtowc@plt+0x23eba8>
    6e2c:			; <UNDEFINED> instruction: 0xf50de741
    6e30:	movwcc	r5, #17287	; 0x4387
    6e34:	ldrbtmi	r4, [r9], #-2364	; 0xfffff6c4
    6e38:	stmpl	sl, {r0, r3, r9, fp, lr}
    6e3c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    6e40:			; <UNDEFINED> instruction: 0xf04f4051
    6e44:	mrsle	r0, R12_usr
    6e48:	cfstr32pl	mvfx15, [r7, #52]	; 0x34
    6e4c:	pop	{r0, r1, ip, sp, pc}
    6e50:			; <UNDEFINED> instruction: 0xf7fa8ff0
    6e54:	svclt	0x0000ee76
    6e58:	andeq	r9, r2, sl, ror r2
    6e5c:	andeq	r9, r2, lr, ror #4
    6e60:	andeq	r0, r0, r4, lsr r2
    6e64:	strdeq	r9, [r2], -r2
    6e68:	andeq	r9, r2, r6, ror #19
    6e6c:	andeq	r4, r1, ip, lsl #4
    6e70:	strdeq	r4, [r1], -sl
    6e74:	ldrdeq	r0, [r0], -r8
    6e78:	andeq	r0, r0, r0, lsr r2
    6e7c:	andeq	r9, r2, r0, ror r9
    6e80:	andeq	r9, r2, r0, ror #18
    6e84:	andeq	r3, r1, r6, lsr #19
    6e88:	andeq	r4, r1, r6, ror r1
    6e8c:	andeq	r0, r0, r0, ror #4
    6e90:	andeq	r0, r0, r8, asr #5
    6e94:	andeq	r3, r1, sl, ror r9
    6e98:	andeq	r4, r1, r8, lsl r1
    6e9c:	andeq	r0, r0, r8, lsr r4
    6ea0:	andeq	r9, r2, r8, ror #17
    6ea4:	ldrdeq	r9, [r2], -sl
    6ea8:	andeq	r9, r2, ip, asr #17
    6eac:	andeq	r9, r2, r0, asr #17
    6eb0:			; <UNDEFINED> instruction: 0x000298b2
    6eb4:	andeq	r9, r2, ip, lsr #17
    6eb8:	andeq	r9, r2, r0, lsr #17
    6ebc:	andeq	r3, r1, ip, ror #17
    6ec0:	andeq	r9, r2, r8, lsl #17
    6ec4:	andeq	r3, r1, lr, asr #17
    6ec8:	strheq	r4, [r1], -r2
    6ecc:	andeq	r3, r1, r2, lsr #17
    6ed0:	muleq	r1, sl, r0
    6ed4:	strheq	r4, [r1], -r6
    6ed8:	andeq	r9, r2, lr, lsl r8
    6edc:	andeq	r9, r2, r8, lsl r8
    6ee0:	andeq	r9, r2, lr, lsl #16
    6ee4:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    6ee8:	andeq	r9, r2, ip, asr #15
    6eec:	andeq	r9, r2, r8, asr r7
    6ef0:	andeq	r9, r2, r6, asr #14
    6ef4:	andeq	r3, r1, sl, asr #31
    6ef8:	andeq	r9, r2, r0, lsr #14
    6efc:	ldrdeq	r3, [r1], -sl
    6f00:	strdeq	r9, [r2], -r8
    6f04:	andeq	r0, r0, r4, ror #4
    6f08:	muleq	r2, sl, r6
    6f0c:	ldrdeq	r0, [r0], -r4
    6f10:	andeq	r9, r2, sl, lsr r6
    6f14:	andeq	r9, r2, r2, lsr #12
    6f18:	andeq	r9, r2, r6, lsl #12
    6f1c:	andeq	r3, r1, r0, lsr lr
    6f20:	andeq	r4, r1, r0, lsl pc
    6f24:	andeq	r3, r1, r4, ror #27
    6f28:	andeq	r8, r2, r2, lsl #27
    6f2c:			; <UNDEFINED> instruction: 0x4604b430
    6f30:			; <UNDEFINED> instruction: 0xf647460d
    6f34:	blx	fe80fa1a <mbtowc@plt+0xfe80db02>
    6f38:	vsubw.u8	q9, q1, d2
    6f3c:	blmi	207a5c <mbtowc@plt+0x205b44>
    6f40:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6f44:	eoreq	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    6f48:	ldmib	r0, {r6, r8, ip, sp, pc}^
    6f4c:	adcmi	r2, fp, #0, 6
    6f50:	adcmi	fp, r2, #8, 30
    6f54:	mcrrvs	0, 0, sp, r0, cr2
    6f58:	mvnsle	r2, r0, lsl #16
    6f5c:			; <UNDEFINED> instruction: 0x4770bc30
    6f60:	andeq	r9, r2, r8, lsl #9
    6f64:			; <UNDEFINED> instruction: 0x4615b570
    6f68:			; <UNDEFINED> instruction: 0xf7ff461c
    6f6c:			; <UNDEFINED> instruction: 0xb110ffdf
    6f70:	stcvs	6, cr4, [r3], {6}
    6f74:	ldfltp	f3, [r0, #-12]!
    6f78:	strtmi	r4, [r1], -r8, lsr #12
    6f7c:			; <UNDEFINED> instruction: 0xffd6f7ff
    6f80:	rscsle	r2, r8, r0, lsl #16
    6f84:			; <UNDEFINED> instruction: 0xe7f66430
    6f88:	stmdacs	r9, {r0, fp, ip, sp}
    6f8c:	ldm	pc, {r0, r1, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    6f90:	ldreq	pc, [lr, #-0]
    6f94:	bne	48a7c0 <mbtowc@plt+0x4888a8>
    6f98:			; <UNDEFINED> instruction: 0x161a1a1a
    6f9c:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
    6fa0:	and	r2, r2, r0, lsl #6
    6fa4:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    6fa8:	andvs	r2, fp, r0, lsl #6
    6fac:	stmdami	ip, {r4, r5, r6, r8, r9, sl, lr}
    6fb0:	movwcs	r4, #1144	; 0x478
    6fb4:	stmdami	fp, {r0, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6fb8:	movwcs	r4, #1144	; 0x478
    6fbc:	stmdami	sl, {r0, r2, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6fc0:	movwcs	r4, #1144	; 0x478
    6fc4:	stmdami	r9, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6fc8:	movwcs	r4, #5240	; 0x1478
    6fcc:	stmdami	r8, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6fd0:	movwcs	r4, #1144	; 0x478
    6fd4:	svclt	0x0000e7e9
    6fd8:			; <UNDEFINED> instruction: 0x00013cb6
    6fdc:	muleq	r1, r2, ip
    6fe0:	andeq	r3, r1, ip, lsl #25
    6fe4:	andeq	r3, r1, r8, lsl #25
    6fe8:	andeq	r3, r1, ip, lsl #25
    6fec:	andeq	r3, r1, r8, ror r7
    6ff0:	andeq	r3, r1, r0, ror #24
    6ff4:	vshl.s64	<illegal reg q5.5>, q8, #45	; 0x2d
    6ff8:	stclmi	13, cr4, [sp, #-112]!	; 0xffffff90
    6ffc:	bmi	1b581f8 <mbtowc@plt+0x1b562e0>
    7000:	blmi	1b581f0 <mbtowc@plt+0x1b562d8>
    7004:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    7008:	ldrcc	pc, [r4], #-2253	; 0xfffff733
    700c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7010:	stmiapl	fp!, {r1, r3, r5, r6, r8, r9, fp, lr}^
    7014:			; <UNDEFINED> instruction: 0xf8d3681b
    7018:	ldrhlt	r3, [r3, #-8]!
    701c:	ldrbtmi	r4, [sl], #-2664	; 0xfffff598
    7020:	ldmpl	r3, {r0, r2, r5, r6, r8, r9, fp, lr}^
    7024:			; <UNDEFINED> instruction: 0xf8dd681a
    7028:	subsmi	r3, sl, r4, lsl r4
    702c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7030:	adcshi	pc, fp, r0, asr #32
    7034:	lfmmi	f7, 1, [ip, #-52]	; 0xffffffcc
    7038:			; <UNDEFINED> instruction: 0x4604bdf0
    703c:	andcs	r6, r0, r7, lsl #17
    7040:	stmdavs	r6!, {r0, r1, r2, r5, r6, r7, r8, ip, sp, pc}
    7044:	suble	r2, r0, r0, lsl #28
    7048:	ldrbtmi	r4, [r9], #-2398	; 0xfffff6a2
    704c:			; <UNDEFINED> instruction: 0xf7fa4630
    7050:	stmdacs	r0, {r1, r5, r6, r7, sl, fp, sp, lr, pc}
    7054:	blmi	173b150 <mbtowc@plt+0x1739238>
    7058:			; <UNDEFINED> instruction: 0x9603447b
    705c:	strls	r9, [r1, -r2, lsl #6]
    7060:	ldrbtmi	r4, [fp], #-2906	; 0xfffff4a6
    7064:	vst2.8	{d25-d28}, [pc], r0
    7068:	andcs	r6, r1, #128, 6
    706c:	mcrge	6, 0, r4, cr5, cr9, {0}
    7070:			; <UNDEFINED> instruction: 0xf7fa4630
    7074:	ldrtmi	lr, [r0], -ip, asr #30
    7078:	mcr	7, 1, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    707c:	mlacc	r0, r4, r8, pc	; <UNPREDICTABLE>
    7080:	blmi	14f5df4 <mbtowc@plt+0x14f3edc>
    7084:			; <UNDEFINED> instruction: 0xf894447b
    7088:	bcs	f114 <mbtowc@plt+0xd1fc>
    708c:	bvs	18bb578 <mbtowc@plt+0x18b9660>
    7090:	movwls	r9, #4610	; 0x1202
    7094:	ldrbtmi	r4, [fp], #-2895	; 0xfffff4b1
    7098:			; <UNDEFINED> instruction: 0xf04f9300
    709c:	andcs	r3, r1, #-67108861	; 0xfc000003
    70a0:	orrvs	pc, r0, r0, asr #11
    70a4:	ldrtmi	sl, [r0], #-3589	; 0xfffff1fb
    70a8:	svc	0x0030f7fa
    70ac:			; <UNDEFINED> instruction: 0xf7fa4630
    70b0:			; <UNDEFINED> instruction: 0x4601ee14
    70b4:	blcs	121a48 <mbtowc@plt+0x11fb30>
    70b8:	stmdage	r5, {r3, r4, r5, r8, fp, ip, lr, pc}
    70bc:			; <UNDEFINED> instruction: 0xf5c14408
    70c0:	bmi	115f6c8 <mbtowc@plt+0x115d7b0>
    70c4:			; <UNDEFINED> instruction: 0x4613447a
    70c8:	blmi	113f1c0 <mbtowc@plt+0x113d2a8>
    70cc:			; <UNDEFINED> instruction: 0x461e447b
    70d0:	blmi	1100fe4 <mbtowc@plt+0x10ff0cc>
    70d4:			; <UNDEFINED> instruction: 0x461e447b
    70d8:	stmibvs	r3!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    70dc:	blmi	106bce8 <mbtowc@plt+0x1069dd0>
    70e0:	movwls	r4, #1147	; 0x47b
    70e4:	mvnscc	pc, #79	; 0x4f
    70e8:			; <UNDEFINED> instruction: 0xf5c02201
    70ec:	adfged	f6, f5, f0
    70f0:			; <UNDEFINED> instruction: 0xf7fa4430
    70f4:	ldrtmi	lr, [r0], -ip, lsl #30
    70f8:	stcl	7, cr15, [lr, #1000]!	; 0x3e8
    70fc:	ldrbtmi	r4, [fp], #-2874	; 0xfffff4c6
    7100:	stmibvs	r2!, {r0, r6, r7, r8, r9, sl, sp, lr, pc}^
    7104:	movwls	r9, #4610	; 0x1202
    7108:	ldrbtmi	r4, [fp], #-2872	; 0xfffff4c8
    710c:			; <UNDEFINED> instruction: 0xf04f9300
    7110:	andcs	r3, r1, #-67108861	; 0xfc000003
    7114:	orrvs	pc, r0, r0, asr #11
    7118:	ldrtmi	sl, [r0], #-3589	; 0xfffff1fb
    711c:	mrc	7, 7, APSR_nzcv, cr6, cr10, {7}
    7120:			; <UNDEFINED> instruction: 0xf7fa4630
    7124:	blmi	cc2894 <mbtowc@plt+0xcc097c>
    7128:			; <UNDEFINED> instruction: 0xe7b0447b
    712c:	ldrbtmi	r4, [sl], #-2609	; 0xfffff5cf
    7130:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    7134:	strmi	sl, [r8], #-2053	; 0xfffff7fb
    7138:	orrvs	pc, r0, r1, asr #11
    713c:	sbcle	r2, r0, r0, lsl #22
    7140:	ldrbtmi	r4, [sl], #-2605	; 0xfffff5d3
    7144:	andls	r9, r1, #134217728	; 0x8000000
    7148:	ldrbtmi	r4, [fp], #-2860	; 0xfffff4d4
    714c:			; <UNDEFINED> instruction: 0xf04f9300
    7150:	andcs	r3, r1, #-67108861	; 0xfc000003
    7154:	mrc	7, 6, APSR_nzcv, cr10, cr10, {7}
    7158:			; <UNDEFINED> instruction: 0xf7faa805
    715c:	mcrrne	13, 11, lr, r4, cr14
    7160:			; <UNDEFINED> instruction: 0xf7fa4620
    7164:	strmi	lr, [r6], -ip, ror #26
    7168:	blge	1736d0 <mbtowc@plt+0x1717b8>
    716c:	ldrbtmi	r4, [sl], #-2596	; 0xfffff5dc
    7170:			; <UNDEFINED> instruction: 0xf7fa4621
    7174:	blmi	4828ec <mbtowc@plt+0x4809d4>
    7178:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    717c:	adcsvs	pc, r8, r3, asr #17
    7180:	blmi	840eb8 <mbtowc@plt+0x83efa0>
    7184:	bmi	81d538 <mbtowc@plt+0x81b620>
    7188:	bmi	81d430 <mbtowc@plt+0x81b518>
    718c:	ldmdavs	r2, {r1, r3, r5, r7, fp, ip, lr}
    7190:	andls	r6, r1, #294912	; 0x48000
    7194:	ldmdavs	fp, {sl, ip, pc}
    7198:	ldrbtmi	r4, [sl], #-2589	; 0xfffff5e3
    719c:	stmdavs	r0, {r0, r8, sp}
    71a0:	mcr	7, 0, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    71a4:			; <UNDEFINED> instruction: 0xf00b2001
    71a8:			; <UNDEFINED> instruction: 0xf7faffc2
    71ac:	svclt	0x0000ecca
    71b0:			; <UNDEFINED> instruction: 0x00028bbc
    71b4:			; <UNDEFINED> instruction: 0x00028bb8
    71b8:	andeq	r0, r0, r4, lsr r2
    71bc:	ldrdeq	r0, [r0], -ip
    71c0:	muleq	r2, sl, fp
    71c4:	andeq	r3, r1, r6, lsl ip
    71c8:	andeq	r3, r1, r0, lsr #13
    71cc:	andeq	r3, r1, r2, lsl #24
    71d0:			; <UNDEFINED> instruction: 0x000151b4
    71d4:	andeq	r3, r1, lr, ror #23
    71d8:	andeq	r5, r1, r0, asr sl
    71dc:	andeq	r5, r1, r8, asr #20
    71e0:	andeq	r5, r1, r0, asr #20
    71e4:	andeq	r3, r1, ip, lsl #23
    71e8:	andeq	r5, r1, r6, lsl sl
    71ec:	andeq	r3, r1, lr, ror #22
    71f0:	andeq	r5, r1, ip, ror #19
    71f4:	andeq	r8, r2, lr, ror #18
    71f8:	andeq	r3, r1, sl, lsl fp
    71fc:	andeq	r3, r1, r6, asr #22
    7200:	andeq	r6, r1, r6, lsr #15
    7204:	andeq	r0, r0, r0, ror #4
    7208:	andeq	r0, r0, r8, asr #5
    720c:	ldrdeq	r0, [r0], -r4
    7210:	strdeq	r3, [r1], -lr
    7214:	svcmi	0x00f0e92d
    7218:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
    721c:	strmi	fp, [r3], r7, lsl #1
    7220:	bicsge	pc, r8, #14614528	; 0xdf0000
    7224:			; <UNDEFINED> instruction: 0xf50d44fa
    7228:	tstcc	r4, #67108866	; 0x4000002
    722c:	ldrbtmi	r4, [r9], #-2548	; 0xfffff60c
    7230:	stmpl	sl, {r2, r4, r5, r6, r7, r9, fp, lr}
    7234:	andsvs	r6, sl, r2, lsl r8
    7238:	andeq	pc, r0, #79	; 0x4f
    723c:	ldrbtmi	r4, [fp], #-3058	; 0xfffff40e
    7240:	tstlt	fp, #5963776	; 0x5b0000
    7244:			; <UNDEFINED> instruction: 0xf5031f1e
    7248:			; <UNDEFINED> instruction: 0xf04f78fe
    724c:	ands	r0, r7, r0, lsl #18
    7250:			; <UNDEFINED> instruction: 0xf7fa4620
    7254:	cmnlt	sp, r2, lsr #24
    7258:	bvs	feb58b10 <mbtowc@plt+0xfeb56bf8>
    725c:	tstlt	r8, r0, lsr #16
    7260:	ldc	7, cr15, [sl], {250}	; 0xfa
    7264:	tstlt	r8, r0, ror #16
    7268:	ldc	7, cr15, [r6], {250}	; 0xfa
    726c:	stmdacs	r0, {r5, r7, fp, sp, lr}
    7270:			; <UNDEFINED> instruction: 0xf7fad0ee
    7274:			; <UNDEFINED> instruction: 0xe7ebec12
    7278:	andls	pc, r0, r7, asr #17
    727c:	andle	r4, pc, r6, asr #10
    7280:	ldrtmi	r3, [r7], -r4, lsl #12
    7284:	stccs	8, cr6, [r0, #-212]	; 0xffffff2c
    7288:	ldrb	sp, [r5, r6, ror #3]!
    728c:	addcs	r2, r0, r4, lsl #2
    7290:	bl	fea45280 <mbtowc@plt+0xfea43368>
    7294:	ldrbtmi	r4, [sl], #-2781	; 0xfffff523
    7298:	stmdacs	r0, {r4, r6, sp, lr}
    729c:	adcshi	pc, pc, r0
    72a0:	ldrbtmi	r4, [sl], #-2779	; 0xfffff525
    72a4:	movwls	r2, #768	; 0x300
    72a8:	movweq	pc, #33026	; 0x8102	; <UNPREDICTABLE>
    72ac:	ldmibmi	r9, {r2, r3, r9, ip, sp}^
    72b0:			; <UNDEFINED> instruction: 0x46584479
    72b4:	mcr2	7, 2, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    72b8:	stmdacs	r0, {r7, r9, sl, lr}
    72bc:	orrhi	pc, sl, r0
    72c0:			; <UNDEFINED> instruction: 0xf1a4ac0e
    72c4:	strbmi	r0, [fp], r8, lsl #18
    72c8:			; <UNDEFINED> instruction: 0xf6401f25
    72cc:			; <UNDEFINED> instruction: 0x464276ff
    72d0:			; <UNDEFINED> instruction: 0x46284631
    72d4:	bl	ff9c52c4 <mbtowc@plt+0xff9c33ac>
    72d8:			; <UNDEFINED> instruction: 0xf0002800
    72dc:	tstcs	r0, r8, ror r1
    72e0:	strmi	r9, [fp], -r0, lsl #2
    72e4:			; <UNDEFINED> instruction: 0x4628465a
    72e8:	blx	fff452e0 <mbtowc@plt+0xfff433c8>
    72ec:	stclle	8, cr2, [lr, #92]!	; 0x5c
    72f0:			; <UNDEFINED> instruction: 0xf8442300
    72f4:			; <UNDEFINED> instruction: 0xf8d93c0c
    72f8:	ldclvs	0, cr3, [r8]
    72fc:	rscle	r2, r3, r0, lsl #16
    7300:	blcs	25314 <mbtowc@plt+0x233fc>
    7304:	andcs	sp, r0, #224	; 0xe0
    7308:	smlatbeq	ip, r4, r1, pc	; <UNPREDICTABLE>
    730c:	ldc	7, cr15, [r8, #-1000]!	; 0xfffffc18
    7310:	strmi	r4, [pc], -r6, lsl #12
    7314:	svclt	0x00082900
    7318:	svccc	0x00fff1b0
    731c:			; <UNDEFINED> instruction: 0xf854d0d4
    7320:	blcs	16358 <mbtowc@plt+0x14440>
    7324:	ldmdavc	fp, {r4, r6, r7, ip, lr, pc}
    7328:	bicle	r2, sp, r0, lsl #22
    732c:	adcscs	pc, r7, #74448896	; 0x4700000
    7330:	movwcs	pc, #11168	; 0x2ba0	; <UNPREDICTABLE>
    7334:	strbeq	pc, [r6, #962]	; 0x3c2	; <UNPREDICTABLE>
    7338:	ldrbtmi	r4, [fp], #-2999	; 0xfffff449
    733c:			; <UNDEFINED> instruction: 0xf853685b
    7340:	cmplt	r1, r5, lsr #32
    7344:	movwcs	lr, #18897	; 0x49d1
    7348:	svclt	0x000842bb
    734c:	ldrhtle	r4, [fp], r2
    7350:	stmdbcs	r0, {r0, r3, r7, r9, fp, sp, lr}
    7354:	movwcs	sp, #502	; 0x1f6
    7358:	stccc	8, cr15, [ip], {68}	; 0x44
    735c:	ldrdcc	pc, [r0], -r9
    7360:	stmdacs	r0, {r3, r4, r6, r8, sl, fp, sp, lr}
    7364:	stmdavc	r3, {r4, r5, r7, ip, lr, pc}
    7368:	adcle	r2, sp, r0, lsl #22
    736c:			; <UNDEFINED> instruction: 0xf1a42200
    7370:			; <UNDEFINED> instruction: 0xf7fa010c
    7374:	andls	lr, r7, ip, lsr #25
    7378:	svccc	0x00fff1b0
    737c:			; <UNDEFINED> instruction: 0xf854d0a4
    7380:	blcs	163b8 <mbtowc@plt+0x144a0>
    7384:	ldmdavc	fp, {r5, r7, ip, lr, pc}
    7388:	orrsle	r2, sp, r0, lsl #22
    738c:	stccc	8, cr15, [ip], {68}	; 0x44
    7390:	ldrdcc	pc, [r0], -r9
    7394:	stmdacs	r0, {r3, r4, r7, r8, sl, fp, sp, lr}
    7398:	stmdavc	r3, {r1, r2, r4, r7, ip, lr, pc}
    739c:	addsle	r2, r3, r0, lsl #22
    73a0:			; <UNDEFINED> instruction: 0xf1a42200
    73a4:			; <UNDEFINED> instruction: 0xf7fa010c
    73a8:	mulls	r8, r2, ip
    73ac:	svccc	0x00fff1b0
    73b0:			; <UNDEFINED> instruction: 0xf854d08a
    73b4:	blcs	163ec <mbtowc@plt+0x144d4>
    73b8:	ldmdavc	fp, {r1, r2, r7, ip, lr, pc}
    73bc:	orrle	r2, r3, r0, lsl #22
    73c0:	stccc	8, cr15, [ip], {68}	; 0x44
    73c4:	ldrdcc	pc, [r0], -r9
    73c8:	stmdacs	r0, {r3, r4, r8, fp, sp, lr}
    73cc:	svcge	0x007cf43f
    73d0:	blcs	253e4 <mbtowc@plt+0x234cc>
    73d4:	svcge	0x0078f43f
    73d8:			; <UNDEFINED> instruction: 0xf1a42200
    73dc:			; <UNDEFINED> instruction: 0xf7fa010c
    73e0:	andls	lr, r9, r6, ror ip
    73e4:	svccc	0x00fff1b0
    73e8:	svcge	0x006ef43f
    73ec:	stccc	8, cr15, [ip], {84}	; 0x54
    73f0:			; <UNDEFINED> instruction: 0xf43f2b00
    73f4:	ldmdavc	fp, {r0, r3, r5, r6, r8, r9, sl, fp, sp, pc}
    73f8:			; <UNDEFINED> instruction: 0xf47f2b00
    73fc:			; <UNDEFINED> instruction: 0xf8d9af65
    7400:	ldmvs	r8, {ip, sp}^
    7404:	stmdacs	r0, {r1, ip, pc}
    7408:	stmdavc	r3, {r0, r1, r6, ip, lr, pc}
    740c:	eorsle	r2, lr, r0, lsl #22
    7410:	stcl	7, cr15, [r2], #-1000	; 0xfffffc18
    7414:	stmiblt	r8!, {r0, r1, r9, sl, lr}
    7418:	movwls	r2, #8960	; 0x2300
    741c:	blmi	1fff508 <mbtowc@plt+0x1ffd5f0>
    7420:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    7424:			; <UNDEFINED> instruction: 0xf85a4a7e
    7428:	vst4.8	{d16-d19}, [pc], r2
    742c:	andls	r7, r0, #0, 4
    7430:	bmi	1f214a4 <mbtowc@plt+0x1f1f58c>
    7434:	tstcs	r1, sl, ror r4
    7438:			; <UNDEFINED> instruction: 0xf7fa6800
    743c:			; <UNDEFINED> instruction: 0x2001ecba
    7440:	cdp2	0, 7, cr15, cr5, cr11, {0}
    7444:	movwls	r3, #13057	; 0x3301
    7448:			; <UNDEFINED> instruction: 0xf7fa4618
    744c:	strdls	lr, [r4], -r8
    7450:	blls	b3978 <mbtowc@plt+0xb1a60>
    7454:	ldrbtmi	r4, [sl], #-2676	; 0xfffff58c
    7458:	stmdals	r4, {r0, r1, r8, fp, ip, pc}
    745c:	stcl	7, cr15, [r6], #-1000	; 0xfffffc18
    7460:	movwls	r9, #11012	; 0x2b04
    7464:	blmi	1b7f4c0 <mbtowc@plt+0x1b7d5a8>
    7468:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    746c:			; <UNDEFINED> instruction: 0xf85a4a6c
    7470:	bls	87480 <mbtowc@plt+0x85568>
    7474:	bls	ebc80 <mbtowc@plt+0xe9d68>
    7478:	ldmdavs	fp, {r9, ip, pc}
    747c:	ldrbtmi	r4, [sl], #-2667	; 0xfffff595
    7480:	stmdavs	r0, {r0, r8, sp}
    7484:	ldc	7, cr15, [r4], {250}	; 0xfa
    7488:			; <UNDEFINED> instruction: 0xf00b2001
    748c:	movwcs	pc, #3664	; 0xe50	; <UNPREDICTABLE>
    7490:			; <UNDEFINED> instruction: 0xf8d99302
    7494:	ldmvs	r8, {ip, sp}
    7498:	stmdacs	r0, {r0, r1, ip, pc}
    749c:	stmdavc	r3, {r0, r1, r2, r3, r5, ip, lr, pc}
    74a0:			; <UNDEFINED> instruction: 0xf7fab35b
    74a4:			; <UNDEFINED> instruction: 0x4603ec1a
    74a8:	movwcs	fp, #2320	; 0x910
    74ac:	eor	r9, r6, r3, lsl #6
    74b0:	movwls	r3, #17153	; 0x4301
    74b4:			; <UNDEFINED> instruction: 0xf7fa4618
    74b8:	andls	lr, r5, r2, asr #23
    74bc:	blls	f39e4 <mbtowc@plt+0xf1acc>
    74c0:	ldrbtmi	r4, [sl], #-2651	; 0xfffff5a5
    74c4:	stmdals	r5, {r2, r8, fp, ip, pc}
    74c8:	ldc	7, cr15, [r0], #-1000	; 0xfffffc18
    74cc:	movwls	r9, #15109	; 0x3b05
    74d0:	blmi	14bf52c <mbtowc@plt+0x14bd614>
    74d4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    74d8:			; <UNDEFINED> instruction: 0xf85a4a51
    74dc:	bls	c74ec <mbtowc@plt+0xc55d4>
    74e0:	bls	12bcec <mbtowc@plt+0x129dd4>
    74e4:	ldmdavs	fp, {r9, ip, pc}
    74e8:	ldrbtmi	r4, [sl], #-2642	; 0xfffff5ae
    74ec:	stmdavs	r0, {r0, r8, sp}
    74f0:	mrrc	7, 15, pc, lr, cr10	; <UNPREDICTABLE>
    74f4:			; <UNDEFINED> instruction: 0xf00b2001
    74f8:	movwcs	pc, #3610	; 0xe1a	; <UNPREDICTABLE>
    74fc:			; <UNDEFINED> instruction: 0xf8d99303
    7500:	ldmdavs	r8, {ip, sp}^
    7504:	stmdacs	r0, {r2, ip, pc}
    7508:	stmdavc	r3, {r0, r1, r2, r3, r5, ip, lr, pc}
    750c:			; <UNDEFINED> instruction: 0xf7fab35b
    7510:	strmi	lr, [r3], -r4, ror #23
    7514:	movwcs	fp, #2320	; 0x910
    7518:	eor	r9, r6, r4, lsl #6
    751c:	movwls	r3, #21249	; 0x5301
    7520:			; <UNDEFINED> instruction: 0xf7fa4618
    7524:	andls	lr, r6, ip, lsl #23
    7528:	blls	133a50 <mbtowc@plt+0x131b38>
    752c:	ldrbtmi	r4, [sl], #-2626	; 0xfffff5be
    7530:	stmdals	r6, {r0, r2, r8, fp, ip, pc}
    7534:	bl	ffec5524 <mbtowc@plt+0xffec360c>
    7538:	movwls	r9, #19206	; 0x4b06
    753c:	blmi	dff598 <mbtowc@plt+0xdfd680>
    7540:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    7544:			; <UNDEFINED> instruction: 0xf85a4a36
    7548:	bls	107558 <mbtowc@plt+0x105640>
    754c:	bls	16bd58 <mbtowc@plt+0x169e40>
    7550:	ldmdavs	fp, {r9, ip, pc}
    7554:	ldrbtmi	r4, [sl], #-2617	; 0xfffff5c7
    7558:	stmdavs	r0, {r0, r8, sp}
    755c:	stc	7, cr15, [r8], #-1000	; 0xfffffc18
    7560:			; <UNDEFINED> instruction: 0xf00b2001
    7564:	movwcs	pc, #3556	; 0xde4	; <UNPREDICTABLE>
    7568:	eorscs	r9, r0, r4, lsl #6
    756c:	bl	19c555c <mbtowc@plt+0x19c3644>
    7570:	bls	b3cd8 <mbtowc@plt+0xb1dc0>
    7574:	bls	11f584 <mbtowc@plt+0x11d66c>
    7578:	stmib	r0, {r1, r6, sp, lr}^
    757c:	bls	221194 <mbtowc@plt+0x21f27c>
    7580:	andcs	r6, r1, #-2147483600	; 0x80000030
    7584:	eorcs	pc, r1, r0, lsl #17
    7588:	addvs	r9, r1, r3, lsl #18
    758c:	orrvs	r9, r1, r7, lsl #18
    7590:	eorcs	pc, r0, r0, lsl #17
    7594:	subvs	r9, r2, #36864	; 0x9000
    7598:	ldrbtmi	r4, [sl], #-2601	; 0xfffff5d7
    759c:			; <UNDEFINED> instruction: 0xf8526852
    75a0:	addvs	r1, r1, #37	; 0x25
    75a4:	eoreq	pc, r5, r2, asr #16
    75a8:	blmi	740fe8 <mbtowc@plt+0x73f0d0>
    75ac:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    75b0:			; <UNDEFINED> instruction: 0xf85a4a1b
    75b4:	eorscs	r0, r0, #2
    75b8:	ldmdavs	fp, {r9, ip, pc}
    75bc:	ldrbtmi	r4, [sl], #-2593	; 0xfffff5df
    75c0:	stmdavs	r0, {r0, r8, sp}
    75c4:	bl	ffd455b4 <mbtowc@plt+0xffd4369c>
    75c8:			; <UNDEFINED> instruction: 0xf00b2001
    75cc:			; <UNDEFINED> instruction: 0x4640fdb0
    75d0:	bl	ffec55c0 <mbtowc@plt+0xffec36a8>
    75d4:	orrpl	pc, r1, #54525952	; 0x3400000
    75d8:	ldmdbmi	fp, {r2, r4, r8, r9, ip, sp}
    75dc:	bmi	2587c8 <mbtowc@plt+0x2568b0>
    75e0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    75e4:	subsmi	r6, r1, sl, lsl r8
    75e8:	andeq	pc, r0, #79	; 0x4f
    75ec:			; <UNDEFINED> instruction: 0xf50dd104
    75f0:	andlt	r5, r7, r1, lsl #27
    75f4:	svchi	0x00f0e8bd
    75f8:	b	fe8c55e8 <mbtowc@plt+0xfe8c36d0>
    75fc:	muleq	r2, r4, r9
    7600:	andeq	r8, r2, sl, lsl #19
    7604:	andeq	r0, r0, r4, lsr r2
    7608:	andeq	r9, r2, sl, lsl #3
    760c:	andeq	r9, r2, r2, lsr r1
    7610:	andeq	r9, r2, r6, lsr #2
    7614:	andeq	r3, r1, r0, lsl r1
    7618:	andeq	r9, r2, lr, lsl #1
    761c:	andeq	r0, r0, r0, ror #4
    7620:	andeq	r0, r0, r8, asr #5
    7624:	andeq	r3, r1, r0, lsr #17
    7628:			; <UNDEFINED> instruction: 0x000164be
    762c:	andeq	r3, r1, r6, lsl #17
    7630:	andeq	r6, r1, r2, asr r4
    7634:	andeq	r3, r1, r2, asr r8
    7638:	andeq	r6, r1, r6, ror #7
    763c:	andeq	r3, r1, lr, lsl r8
    7640:	andeq	r8, r2, lr, lsr #28
    7644:	andeq	r3, r1, lr, ror #15
    7648:	ldrdeq	r8, [r2], -ip
    764c:	svcmi	0x00f0e92d
    7650:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
    7654:	andls	fp, r6, r7, lsl #1
    7658:	strtge	pc, [r8], #-2271	; 0xfffff721
    765c:			; <UNDEFINED> instruction: 0xf50d44fa
    7660:	tstcc	r4, #67108866	; 0x4000002
    7664:	strtne	pc, [r0], #-2271	; 0xfffff721
    7668:			; <UNDEFINED> instruction: 0xf8df4479
    766c:	stmpl	sl, {r5, sl, sp}
    7670:	andsvs	r6, sl, r2, lsl r8
    7674:	andeq	pc, r0, #79	; 0x4f
    7678:	ldrcc	pc, [r4], #-2271	; 0xfffff721
    767c:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    7680:	svcne	0x001eb1fb
    7684:	ldmvc	lr!, {r0, r1, r8, sl, ip, sp, lr, pc}^
    7688:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    768c:			; <UNDEFINED> instruction: 0x4628e013
    7690:	b	c5680 <mbtowc@plt+0xc3768>
    7694:			; <UNDEFINED> instruction: 0x4625b15c
    7698:	stmiavs	r8!, {r2, r5, r6, r7, r8, fp, sp, lr}
    769c:			; <UNDEFINED> instruction: 0xf7fab108
    76a0:	stmiavs	r8!, {r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}^
    76a4:	rscsle	r2, r2, r0, lsl #16
    76a8:	ldmib	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    76ac:			; <UNDEFINED> instruction: 0xf8c7e7ef
    76b0:	strbmi	r9, [r6, #-0]
    76b4:	strcc	sp, [r4], -lr
    76b8:	ldmdavs	r4!, {r0, r1, r2, r4, r5, r9, sl, lr}
    76bc:	mvnle	r2, r0, lsl #24
    76c0:	strdcs	lr, [r4, -r5]
    76c4:			; <UNDEFINED> instruction: 0xf7fa2080
    76c8:	bmi	ffcc1d08 <mbtowc@plt+0xffcbfdf0>
    76cc:	tstvs	r0, sl, ror r4
    76d0:	rsbsle	r2, lr, r0, lsl #16
    76d4:	ldrbtmi	r4, [sl], #-2800	; 0xfffff510
    76d8:	movwls	r2, #768	; 0x300
    76dc:	tsteq	r4, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
    76e0:	stmibmi	lr!, {r3, r4, r9, ip, sp}^
    76e4:	stmdals	r6, {r0, r3, r4, r5, r6, sl, lr}
    76e8:	stc2	7, cr15, [sl], #-1012	; 0xfffffc0c
    76ec:	stmdacs	r0, {r7, r9, sl, lr}
    76f0:	movwcs	sp, #4188	; 0x105c
    76f4:			; <UNDEFINED> instruction: 0xf10d9305
    76f8:			; <UNDEFINED> instruction: 0xf1ab0b38
    76fc:	movwls	r0, #17156	; 0x4304
    7700:	ldrbtmi	r4, [fp], #-3047	; 0xfffff419
    7704:	strbmi	r9, [r2], -r9, lsl #6
    7708:	mvnsvc	pc, r0, asr #12
    770c:			; <UNDEFINED> instruction: 0xf7fa9804
    7710:	stmdacs	r0, {r1, r3, r6, r7, r8, fp, sp, lr, pc}
    7714:	tstcs	r0, r7, asr #32
    7718:	strmi	r9, [fp], -r0, lsl #2
    771c:	andeq	pc, r8, #-1073741782	; 0xc000002a
    7720:			; <UNDEFINED> instruction: 0xf7fc9804
    7724:	stmdacs	r6, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    7728:	blls	17eee4 <mbtowc@plt+0x17cfcc>
    772c:	rsbsle	r2, r3, r0, lsl #22
    7730:	stcmi	8, cr15, [r8], {91}	; 0x5b
    7734:	stmdacs	r0, {r5, fp, sp, lr}
    7738:	ldmibmi	sl, {r4, r5, ip, lr, pc}^
    773c:			; <UNDEFINED> instruction: 0xf7fa4479
    7740:	bllt	1641cf0 <mbtowc@plt+0x163fdd8>
    7744:	movtlt	r6, #34912	; 0x8860
    7748:	ldrbtmi	r4, [r9], #-2519	; 0xfffff629
    774c:	stmdb	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7750:	stmiavs	r0!, {r5, r8, r9, fp, ip, sp, pc}
    7754:	ldmibmi	r5, {r4, r8, r9, ip, sp, pc}^
    7758:			; <UNDEFINED> instruction: 0xf7fa4479
    775c:	stmiblt	r8!, {r2, r3, r4, r6, r8, fp, sp, lr, pc}^
    7760:	bicslt	r6, r8, r0, ror #17
    7764:	ldrbtmi	r4, [r9], #-2514	; 0xfffff62e
    7768:	ldmdb	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    776c:	stmdbvs	r0!, {r4, r5, r7, r8, fp, ip, sp, pc}
    7770:	ldmibmi	r0, {r5, r7, r8, ip, sp, pc}^
    7774:			; <UNDEFINED> instruction: 0xf7fa4479
    7778:	ldmdblt	r8!, {r1, r2, r3, r6, r8, fp, sp, lr, pc}^
    777c:	cmnlt	r8, r0, ror #18
    7780:	ldrbtmi	r4, [r9], #-2509	; 0xfffff633
    7784:	stmdb	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7788:	stmibvs	r0!, {r6, r8, fp, ip, sp, pc}
    778c:	stmibmi	fp, {r4, r5, r8, ip, sp, pc}^
    7790:			; <UNDEFINED> instruction: 0xf7fa4479
    7794:	andls	lr, r5, r0, asr #18
    7798:	adcsle	r2, r4, r0, lsl #16
    779c:			; <UNDEFINED> instruction: 0xf85a4bc8
    77a0:	ldmdavs	fp, {r0, r1, ip, sp}
    77a4:	strbmi	fp, [r0], -r3, asr #6
    77a8:	bl	3c5798 <mbtowc@plt+0x3c3880>
    77ac:	orrpl	pc, r1, #54525952	; 0x3400000
    77b0:	stmibmi	r4, {r2, r4, r8, r9, ip, sp}^
    77b4:	bmi	fed589a0 <mbtowc@plt+0xfed56a88>
    77b8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    77bc:	subsmi	r6, r1, sl, lsl r8
    77c0:	andeq	pc, r0, #79	; 0x4f
    77c4:	cmphi	fp, r0, asr #32	; <UNPREDICTABLE>
    77c8:	cfstr32pl	mvfx15, [r1, #52]	; 0x34
    77cc:	pop	{r0, r1, r2, ip, sp, pc}
    77d0:	blmi	fef6b798 <mbtowc@plt+0xfef69880>
    77d4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    77d8:			; <UNDEFINED> instruction: 0xf85a4abc
    77dc:	vst4.8	{d16-d19}, [pc], r2
    77e0:	andls	r7, r0, #0, 4
    77e4:	bmi	feea1858 <mbtowc@plt+0xfee9f940>
    77e8:	tstcs	r1, sl, ror r4
    77ec:			; <UNDEFINED> instruction: 0xf7fa6800
    77f0:	andcs	lr, r1, r0, ror #21
    77f4:	ldc2	0, cr15, [fp], {11}
    77f8:			; <UNDEFINED> instruction: 0xf85a4bb3
    77fc:	ldmdavs	fp, {r0, r1, ip, sp}
    7800:			; <UNDEFINED> instruction: 0xf85a4ab2
    7804:	ldmdavs	r0, {r1, sp}
    7808:	andls	r9, r0, #24576	; 0x6000
    780c:	ldrbtmi	r4, [sl], #-2737	; 0xfffff54f
    7810:			; <UNDEFINED> instruction: 0xf7fa2101
    7814:	strb	lr, [r6, lr, asr #21]
    7818:			; <UNDEFINED> instruction: 0xf84b2300
    781c:			; <UNDEFINED> instruction: 0xf85b3c0c
    7820:	ldmibvs	r8, {r3, sl, fp, ip, sp}
    7824:			; <UNDEFINED> instruction: 0xf43f2800
    7828:	stmdavc	r3, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, pc}
    782c:			; <UNDEFINED> instruction: 0xf43f2b00
    7830:	andcs	sl, r0, #424	; 0x1a8
    7834:	smlatbeq	ip, fp, r1, pc	; <UNPREDICTABLE>
    7838:	b	fe8c5828 <mbtowc@plt+0xfe8c3910>
    783c:	tstls	r3, r2
    7840:	ldrdeq	lr, [r2, -sp]
    7844:	svclt	0x00082900
    7848:	svccc	0x00fff1b0
    784c:	svcge	0x005bf43f
    7850:	stccc	8, cr15, [ip], {91}	; 0x5b
    7854:			; <UNDEFINED> instruction: 0xf43f2b00
    7858:	ldmdavc	fp, {r1, r2, r4, r6, r8, r9, sl, fp, sp, pc}
    785c:			; <UNDEFINED> instruction: 0xf47f2b00
    7860:			; <UNDEFINED> instruction: 0xf647af52
    7864:			; <UNDEFINED> instruction: 0x460322b7
    7868:	movwcs	pc, #11171	; 0x2ba3	; <UNPREDICTABLE>
    786c:	strbeq	pc, [r6, r2, asr #7]	; <UNPREDICTABLE>
    7870:	ldmdbvs	fp, {r0, r3, r8, r9, fp, ip, pc}
    7874:	eorne	pc, r7, r3, asr r8	; <UNPREDICTABLE>
    7878:	ldmib	r1, {r0, r3, r4, r6, r8, ip, sp, pc}^
    787c:	ldmib	sp, {r8, r9, sp}^
    7880:	adcmi	r4, fp, #8388608	; 0x800000
    7884:	adcmi	fp, r2, #8, 30
    7888:	svcge	0x003df43f
    788c:	stmdbcs	r0, {r0, r3, r6, r7, r8, fp, sp, lr}
    7890:	movwcs	sp, #499	; 0x1f3
    7894:	stccc	8, cr15, [ip], {75}	; 0x4b
    7898:	stccc	8, cr15, [r8], {91}	; 0x5b
    789c:	stmdacs	r0, {r3, r4, r7, fp, sp, lr}
    78a0:	svcge	0x0031f43f
    78a4:	blcs	258b8 <mbtowc@plt+0x239a0>
    78a8:	svcge	0x002df43f
    78ac:			; <UNDEFINED> instruction: 0xf1ab2210
    78b0:			; <UNDEFINED> instruction: 0xf7fa010c
    78b4:	strmi	lr, [r1], ip, lsl #20
    78b8:	svccc	0x00fff1b0
    78bc:	svcge	0x0023f43f
    78c0:	stccc	8, cr15, [ip], {91}	; 0x5b
    78c4:			; <UNDEFINED> instruction: 0xf43f2b00
    78c8:	ldmdavc	fp, {r1, r2, r3, r4, r8, r9, sl, fp, sp, pc}
    78cc:			; <UNDEFINED> instruction: 0xf47f2b00
    78d0:			; <UNDEFINED> instruction: 0xf84baf1a
    78d4:			; <UNDEFINED> instruction: 0xf85b3c0c
    78d8:	ldmvs	r8, {r3, sl, fp, ip, sp}^
    78dc:			; <UNDEFINED> instruction: 0xf43f2800
    78e0:	stmdavc	r3, {r1, r4, r8, r9, sl, fp, sp, pc}
    78e4:			; <UNDEFINED> instruction: 0xf43f2b00
    78e8:	andscs	sl, r0, #14, 30	; 0x38
    78ec:	smlatbeq	ip, fp, r1, pc	; <UNPREDICTABLE>
    78f0:	stmib	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    78f4:			; <UNDEFINED> instruction: 0xf1b09007
    78f8:			; <UNDEFINED> instruction: 0xf43f3fff
    78fc:			; <UNDEFINED> instruction: 0xf85baf04
    7900:	blcs	16938 <mbtowc@plt+0x14a20>
    7904:	mrcge	4, 7, APSR_nzcv, cr15, cr15, {1}
    7908:	blcs	2597c <mbtowc@plt+0x23a64>
    790c:	mrcge	4, 7, APSR_nzcv, cr11, cr15, {3}
    7910:	stccc	8, cr15, [ip], {75}	; 0x4b
    7914:	stccc	8, cr15, [r8], {91}	; 0x5b
    7918:	stmdacs	r0, {r3, r4, r8, fp, sp, lr}
    791c:	mrcge	4, 7, APSR_nzcv, cr3, cr15, {1}
    7920:	blcs	25934 <mbtowc@plt+0x23a1c>
    7924:	mcrge	4, 7, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    7928:			; <UNDEFINED> instruction: 0xf1ab2210
    792c:			; <UNDEFINED> instruction: 0xf7fa010c
    7930:	andls	lr, r8, lr, asr #19
    7934:	svccc	0x00fff1b0
    7938:	mcrge	4, 7, pc, cr5, cr15, {1}	; <UNPREDICTABLE>
    793c:	stccc	8, cr15, [ip], {91}	; 0x5b
    7940:			; <UNDEFINED> instruction: 0xf43f2b00
    7944:	ldmdavc	fp, {r5, r6, r7, r9, sl, fp, sp, pc}
    7948:			; <UNDEFINED> instruction: 0xf47f2b00
    794c:			; <UNDEFINED> instruction: 0xf85baedc
    7950:	ldmdavs	lr, {r3, sl, fp, ip, sp}
    7954:	ldmdavc	r3!, {r1, r2, r7, r8, r9, ip, sp, pc}
    7958:	ldmdbmi	pc, {r0, r1, r3, r5, r6, r8, r9, ip, sp, pc}^	; <UNPREDICTABLE>
    795c:			; <UNDEFINED> instruction: 0x46304479
    7960:	ldmda	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7964:	eorsle	r2, fp, r0, lsl #16
    7968:			; <UNDEFINED> instruction: 0xf7fa4630
    796c:			; <UNDEFINED> instruction: 0x4605e9b6
    7970:	strcs	fp, [r0], -r8, lsl #18
    7974:	strcc	lr, [r1, #-32]	; 0xffffffe0
    7978:			; <UNDEFINED> instruction: 0xf7fa4628
    797c:	strmi	lr, [r4], -r0, ror #18
    7980:			; <UNDEFINED> instruction: 0x4633b138
    7984:	ldrbtmi	r4, [sl], #-2645	; 0xfffff5ab
    7988:			; <UNDEFINED> instruction: 0xf7fa4629
    798c:			; <UNDEFINED> instruction: 0x4626e9d0
    7990:	blmi	137f9e0 <mbtowc@plt+0x137dac8>
    7994:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    7998:			; <UNDEFINED> instruction: 0xf85a4a4c
    799c:	strls	r0, [r1], -r2
    79a0:	ldmdavs	fp, {r8, sl, ip, pc}
    79a4:	ldrbtmi	r4, [sl], #-2638	; 0xfffff5b2
    79a8:	stmdavs	r0, {r0, r8, sp}
    79ac:	b	4599c <mbtowc@plt+0x43a84>
    79b0:			; <UNDEFINED> instruction: 0xf00b2001
    79b4:			; <UNDEFINED> instruction: 0x2600fbbc
    79b8:	stccc	8, cr15, [r8], {91}	; 0x5b
    79bc:	orrlt	r6, ip, #92, 16	; 0x5c0000
    79c0:	cmnlt	r3, #2293760	; 0x230000
    79c4:	ldrbtmi	r4, [r9], #-2375	; 0xfffff6b9
    79c8:			; <UNDEFINED> instruction: 0xf7fa4620
    79cc:	stmdacs	r0, {r2, r5, fp, sp, lr, pc}
    79d0:	strtmi	sp, [r0], -r1, asr #32
    79d4:	stmib	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    79d8:	ldmdblt	r8, {r0, r2, r9, sl, lr}
    79dc:	eor	r2, r1, r0, lsl #8
    79e0:	strb	r2, [r9, r0, lsl #12]!
    79e4:	strtmi	r3, [r8], -r1, lsl #10
    79e8:	stmdb	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    79ec:			; <UNDEFINED> instruction: 0x4623b138
    79f0:	ldrbtmi	r4, [sl], #-2621	; 0xfffff5c3
    79f4:	strmi	r4, [r4], -r9, lsr #12
    79f8:	ldmib	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    79fc:	blmi	cbfa4c <mbtowc@plt+0xcbdb34>
    7a00:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    7a04:			; <UNDEFINED> instruction: 0xf85a4a31
    7a08:	strls	r0, [r1], #-2
    7a0c:	ldmdavs	fp, {r8, sl, ip, pc}
    7a10:	ldrbtmi	r4, [sl], #-2614	; 0xfffff5ca
    7a14:	stmdavs	r0, {r0, r8, sp}
    7a18:	stmib	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7a1c:			; <UNDEFINED> instruction: 0xf00b2001
    7a20:	strcs	pc, [r0], #-2950	; 0xfffff47a
    7a24:			; <UNDEFINED> instruction: 0xf7fa2020
    7a28:	lslslt	lr, sl, #18
    7a2c:	andne	lr, r2, #3620864	; 0x374000
    7a30:	andne	lr, r0, #192, 18	; 0x300000
    7a34:	sbcvs	r6, r4, r6, lsl #1
    7a38:	andsls	pc, r4, r0, asr #17
    7a3c:	orrvs	r9, r2, r7, lsl #20
    7a40:	tstvs	r2, r8, lsl #20
    7a44:	ldrbtmi	r4, [sl], #-2602	; 0xfffff5d6
    7a48:			; <UNDEFINED> instruction: 0xf8526912
    7a4c:	bicvs	r1, r1, r7, lsr #32
    7a50:	eoreq	pc, r7, r2, asr #16
    7a54:	strcs	lr, [r0], #-1623	; 0xfffff9a9
    7a58:	blmi	7019f0 <mbtowc@plt+0x6ffad8>
    7a5c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    7a60:			; <UNDEFINED> instruction: 0xf85a4a1a
    7a64:	eorcs	r0, r0, #2
    7a68:	ldmdavs	fp, {r9, ip, pc}
    7a6c:	ldrbtmi	r4, [sl], #-2593	; 0xfffff5df
    7a70:	stmdavs	r0, {r0, r8, sp}
    7a74:	ldmib	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7a78:			; <UNDEFINED> instruction: 0xf00b2001
    7a7c:			; <UNDEFINED> instruction: 0xf7fafb58
    7a80:	svclt	0x0000e860
    7a84:	andeq	r8, r2, ip, asr r5
    7a88:	andeq	r8, r2, r0, asr r5
    7a8c:	andeq	r0, r0, r4, lsr r2
    7a90:	andeq	r8, r2, ip, asr #26
    7a94:	strdeq	r8, [r2], -ip
    7a98:	strdeq	r8, [r2], -r2
    7a9c:	ldrdeq	r2, [r1], -ip
    7aa0:	andeq	r8, r2, r6, asr #25
    7aa4:	ldrdeq	r3, [r1], -r0
    7aa8:	ldrdeq	r3, [r1], -r2
    7aac:	ldrdeq	r3, [r1], -r4
    7ab0:	ldrdeq	r3, [r1], -r2
    7ab4:	ldrdeq	r3, [r1], -r0
    7ab8:	andeq	r3, r1, sl, asr #13
    7abc:	andeq	r3, r1, r0, asr #13
    7ac0:	muleq	r0, r8, r2
    7ac4:	andeq	r8, r2, r4, lsl #8
    7ac8:	andeq	r0, r0, r0, ror #4
    7acc:	andeq	r0, r0, r8, asr #5
    7ad0:	strdeq	r3, [r1], -r4
    7ad4:	andeq	r3, r1, sl, asr #12
    7ad8:	andeq	r3, r1, r4, lsr #10
    7adc:	andeq	r5, r1, lr, lsl #31
    7ae0:	andeq	r3, r1, sl, ror #9
    7ae4:			; <UNDEFINED> instruction: 0x000134ba
    7ae8:	andeq	r5, r1, r2, lsr #30
    7aec:			; <UNDEFINED> instruction: 0x000134b2
    7af0:	andeq	r8, r2, r2, lsl #19
    7af4:	andeq	r3, r1, sl, lsl #9
    7af8:	svcmi	0x00f0e92d
    7afc:	cfstr32pl	mvfx15, [r2, #692]	; 0x2b4
    7b00:	andls	fp, r9, r1, lsl #1
    7b04:			; <UNDEFINED> instruction: 0xb3a8f8df
    7b08:			; <UNDEFINED> instruction: 0xf50d44fb
    7b0c:	tstcc	ip, #67108866	; 0x4000002
    7b10:	ldrbtmi	r4, [r9], #-2536	; 0xfffff618
    7b14:	stmpl	sl, {r3, r5, r6, r7, r9, fp, lr}
    7b18:	andsvs	r6, sl, r2, lsl r8
    7b1c:	andeq	pc, r0, #79	; 0x4f
    7b20:	ldrbtmi	r4, [fp], #-3046	; 0xfffff41a
    7b24:	ldrsblt	r6, [fp, #155]!	; 0x9b
    7b28:			; <UNDEFINED> instruction: 0xf5031f1e
    7b2c:			; <UNDEFINED> instruction: 0xf04f78fe
    7b30:	ands	r0, r3, r0, lsl #18
    7b34:			; <UNDEFINED> instruction: 0xf7f94628
    7b38:	ldrhlt	lr, [ip, #-240]	; 0xffffff10
    7b3c:	bvs	9193d8 <mbtowc@plt+0x9174c0>
    7b40:	smlatblt	r8, r8, r8, r6
    7b44:	svc	0x00a8f7f9
    7b48:	stmdacs	r0, {r3, r5, r6, r7, fp, sp, lr}
    7b4c:			; <UNDEFINED> instruction: 0xf7f9d0f2
    7b50:	strb	lr, [pc, r4, lsr #31]!
    7b54:	andls	pc, r0, r7, asr #17
    7b58:	andle	r4, lr, r6, asr #10
    7b5c:	ldrtmi	r3, [r7], -r4, lsl #12
    7b60:	stccs	8, cr6, [r0], {52}	; 0x34
    7b64:	ldrb	sp, [r5, sl, ror #3]!
    7b68:	addcs	r2, r0, r4, lsl #2
    7b6c:	svc	0x003af7f9
    7b70:	ldrbtmi	r4, [sl], #-2771	; 0xfffff52d
    7b74:	stmdacs	r0, {r4, r6, r7, r8, sp, lr}
    7b78:	bmi	ff4bbd60 <mbtowc@plt+0xff4b9e48>
    7b7c:	movwcs	r4, #1146	; 0x47a
    7b80:			; <UNDEFINED> instruction: 0xf1029300
    7b84:	eorcc	r0, r4, #32, 6	; 0x80000000
    7b88:	ldrbtmi	r4, [r9], #-2511	; 0xfffff631
    7b8c:			; <UNDEFINED> instruction: 0xf7fd9809
    7b90:	ldrdls	pc, [r2], -r7
    7b94:			; <UNDEFINED> instruction: 0xf0002800
    7b98:	strcs	r8, [ip, #-164]	; 0xffffff5c
    7b9c:	beq	1043fd8 <mbtowc@plt+0x10420c0>
    7ba0:	stmdbeq	r4, {r1, r3, r5, r7, r8, ip, sp, lr, pc}
    7ba4:	ldrbtmi	r4, [fp], #-3017	; 0xfffff437
    7ba8:	bls	ac7d8 <mbtowc@plt+0xaa8c0>
    7bac:	mvnsvc	pc, r0, asr #12
    7bb0:			; <UNDEFINED> instruction: 0xf7f94648
    7bb4:	stmdacs	r0, {r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    7bb8:	addshi	pc, r0, r0
    7bbc:	mrsls	r2, (UNDEF: 16)
    7bc0:			; <UNDEFINED> instruction: 0xf1aa460b
    7bc4:	strbmi	r0, [r8], -r8, lsl #4
    7bc8:	mcr2	7, 4, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    7bcc:	blle	ffb18674 <mbtowc@plt+0xffb1675c>
    7bd0:	subsle	r2, lr, ip, lsl #26
    7bd4:			; <UNDEFINED> instruction: 0xf84a2300
    7bd8:			; <UNDEFINED> instruction: 0xf85a3c0c
    7bdc:	bvs	1616c04 <mbtowc@plt+0x1614cec>
    7be0:	rscle	r2, r2, r0, lsl #16
    7be4:	blcs	25bf8 <mbtowc@plt+0x23ce0>
    7be8:	andcs	sp, r0, #223	; 0xdf
    7bec:	smlatbeq	ip, sl, r1, pc	; <UNPREDICTABLE>
    7bf0:	stmia	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7bf4:	tstls	r7, r6
    7bf8:			; <UNDEFINED> instruction: 0x6706e9dd
    7bfc:	svclt	0x00082f00
    7c00:	svccc	0x00fff1b6
    7c04:			; <UNDEFINED> instruction: 0xf85ad0d1
    7c08:	blcs	16c40 <mbtowc@plt+0x14d28>
    7c0c:	ldmdavc	fp, {r0, r2, r3, r6, r7, ip, lr, pc}
    7c10:	bicle	r2, sl, r0, lsl #22
    7c14:	adcscs	pc, r7, #74448896	; 0x4700000
    7c18:	blx	fe8d94ee <mbtowc@plt+0xfe8d75d6>
    7c1c:	vsubw.u8	q9, q1, d2
    7c20:	blls	289f40 <mbtowc@plt+0x288028>
    7c24:			; <UNDEFINED> instruction: 0xf85369db
    7c28:	cmnlt	r9, r8, lsr #32
    7c2c:	ldrtmi	r4, [r4], -r8, lsr #12
    7c30:	ldmib	r1, {r0, r2, r3, r4, r5, r9, sl, lr}^
    7c34:	adcmi	r2, fp, #0, 6
    7c38:	adcmi	fp, r2, #8, 30
    7c3c:	teqhi	r4, r0	; <UNPREDICTABLE>
    7c40:	stmdbcs	r0, {r0, r3, r9, fp, sp, lr}
    7c44:			; <UNDEFINED> instruction: 0x4605d1f5
    7c48:	stccc	8, cr15, [r8], {90}	; 0x5a
    7c4c:	svccs	0x0000685f
    7c50:	addshi	pc, sl, r0
    7c54:	blcs	25d48 <mbtowc@plt+0x23e30>
    7c58:	addhi	pc, r6, r0
    7c5c:			; <UNDEFINED> instruction: 0xf7fa4638
    7c60:	andls	lr, r3, ip, lsr r8
    7c64:	cmple	pc, r0, lsl #16
    7c68:	add	r2, r0, r0, lsl #14
    7c6c:			; <UNDEFINED> instruction: 0xf85b4b98
    7c70:	bmi	fe613c84 <mbtowc@plt+0xfe611d6c>
    7c74:	andeq	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    7c78:	andvc	pc, r0, #1325400064	; 0x4f000000
    7c7c:	ldmdavs	fp, {r9, ip, pc}
    7c80:	ldrbtmi	r4, [sl], #-2709	; 0xfffff56b
    7c84:	stmdavs	r0, {r0, r8, sp}
    7c88:	ldm	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7c8c:			; <UNDEFINED> instruction: 0xf00b2001
    7c90:			; <UNDEFINED> instruction: 0xf85afa4e
    7c94:	stmdavs	r0!, {r3, sl, fp, lr}^
    7c98:	ldmibmi	r0, {r3, r4, r6, r7, r8, ip, sp, pc}
    7c9c:			; <UNDEFINED> instruction: 0xf7f94479
    7ca0:	ldmiblt	r0!, {r1, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    7ca4:	lsrlt	r6, r0, #17
    7ca8:	ldrbtmi	r4, [r9], #-2445	; 0xfffff673
    7cac:	mrc	7, 5, APSR_nzcv, cr2, cr9, {7}
    7cb0:	stmiavs	r0!, {r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    7cb4:	stmibmi	fp, {r3, r5, r6, r8, ip, sp, pc}
    7cb8:			; <UNDEFINED> instruction: 0xf7f94479
    7cbc:	stmdblt	r0, {r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}^
    7cc0:	teqlt	r0, r0, ror #21
    7cc4:	ldrbtmi	r4, [r9], #-2440	; 0xfffff678
    7cc8:	mcr	7, 5, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    7ccc:			; <UNDEFINED> instruction: 0xf0002800
    7cd0:	blmi	fe1a807c <mbtowc@plt+0xfe1a6164>
    7cd4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    7cd8:			; <UNDEFINED> instruction: 0xb1ab681b
    7cdc:			; <UNDEFINED> instruction: 0xf7fa9802
    7ce0:			; <UNDEFINED> instruction: 0xf50de874
    7ce4:	tstcc	ip, #67108866	; 0x4000002
    7ce8:	ldrbtmi	r4, [r9], #-2433	; 0xfffff67f
    7cec:	stmpl	sl, {r1, r4, r5, r6, r9, fp, lr}
    7cf0:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    7cf4:			; <UNDEFINED> instruction: 0xf04f4051
    7cf8:			; <UNDEFINED> instruction: 0xf0400200
    7cfc:			; <UNDEFINED> instruction: 0xf50d80d7
    7d00:	andlt	r5, r1, r2, lsl #27
    7d04:	svchi	0x00f0e8bd
    7d08:			; <UNDEFINED> instruction: 0xf85b4b71
    7d0c:	ldmdavs	fp, {r0, r1, ip, sp}
    7d10:			; <UNDEFINED> instruction: 0xf85b4a70
    7d14:	ldmdavs	r0, {r1, sp}
    7d18:	andls	r9, r0, #36864	; 0x9000
    7d1c:	ldrbtmi	r4, [sl], #-2677	; 0xfffff58b
    7d20:			; <UNDEFINED> instruction: 0xf7fa2101
    7d24:	ldrb	lr, [r9, r6, asr #16]
    7d28:	strtmi	r1, [r0], -r4, asr #24
    7d2c:	svc	0x0086f7f9
    7d30:	teqlt	r8, r6, lsl #12
    7d34:	bmi	1c19628 <mbtowc@plt+0x1c17710>
    7d38:			; <UNDEFINED> instruction: 0x4621447a
    7d3c:	svc	0x00f6f7f9
    7d40:	ands	r4, r4, r7, lsr r6
    7d44:			; <UNDEFINED> instruction: 0xf85b4b62
    7d48:	bmi	1893d5c <mbtowc@plt+0x1891e44>
    7d4c:	andeq	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    7d50:	strls	r9, [r0], #-1793	; 0xfffff8ff
    7d54:	bmi	1a61dc8 <mbtowc@plt+0x1a5feb0>
    7d58:	tstcs	r1, sl, ror r4
    7d5c:			; <UNDEFINED> instruction: 0xf7fa6800
    7d60:	andcs	lr, r1, r8, lsr #16
    7d64:			; <UNDEFINED> instruction: 0xf9e3f00b
    7d68:	movwls	r2, #13056	; 0x3300
    7d6c:			; <UNDEFINED> instruction: 0xf85a461f
    7d70:	ldmvs	lr, {r3, sl, fp, ip, sp}
    7d74:	ldmdavc	r3!, {r1, r2, r4, r6, r8, r9, ip, sp, pc}
    7d78:			; <UNDEFINED> instruction: 0x4630b35b
    7d7c:	svc	0x00acf7f9
    7d80:	stmdblt	r0!, {r2, ip, pc}
    7d84:	eor	r2, r7, r0, lsl #12
    7d88:	movwls	r2, #13056	; 0x3300
    7d8c:	mcrrne	7, 14, lr, r4, cr15
    7d90:			; <UNDEFINED> instruction: 0xf7f94620
    7d94:	teqlt	r8, r4, asr pc
    7d98:	bmi	165966c <mbtowc@plt+0x1657754>
    7d9c:			; <UNDEFINED> instruction: 0x4621447a
    7da0:			; <UNDEFINED> instruction: 0xf7f94606
    7da4:	ands	lr, r7, r4, asr #31
    7da8:			; <UNDEFINED> instruction: 0xf85b4b49
    7dac:	bmi	1253dc0 <mbtowc@plt+0x1251ea8>
    7db0:	andeq	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    7db4:	strls	r9, [r0], #-1537	; 0xfffff9ff
    7db8:	bmi	14a1e2c <mbtowc@plt+0x149ff14>
    7dbc:	tstcs	r1, sl, ror r4
    7dc0:			; <UNDEFINED> instruction: 0xf7f96800
    7dc4:	strdcs	lr, [r1], -r6
    7dc8:			; <UNDEFINED> instruction: 0xf9b1f00b
    7dcc:	movwls	r2, #17152	; 0x4300
    7dd0:	movwcs	lr, #2
    7dd4:	ldrmi	r9, [lr], -r4, lsl #6
    7dd8:	stccc	8, cr15, [r8], {90}	; 0x5a
    7ddc:	ldmvs	ip, {r0, r1, r3, r8, r9, ip, pc}^
    7de0:	stmdavc	r3!, {r2, r4, r5, r6, r8, r9, ip, sp, pc}
    7de4:			; <UNDEFINED> instruction: 0x4620b37b
    7de8:	svc	0x0076f7f9
    7dec:	stmdblt	r8, {r0, r2, ip, pc}
    7df0:	eor	r2, fp, r0, lsl #8
    7df4:	movwcc	r4, #5635	; 0x1603
    7df8:	ldrmi	r9, [r8], -r8, lsl #6
    7dfc:	svc	0x001ef7f9
    7e00:			; <UNDEFINED> instruction: 0x4623b138
    7e04:	ldrbtmi	r4, [sl], #-2624	; 0xfffff5c0
    7e08:	strmi	r9, [r4], -r8, lsl #18
    7e0c:	svc	0x008ef7f9
    7e10:			; <UNDEFINED> instruction: 0xf8dde01c
    7e14:	blmi	ba7ecc <mbtowc@plt+0xba5fb4>
    7e18:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    7e1c:			; <UNDEFINED> instruction: 0xf85b4a2d
    7e20:			; <UNDEFINED> instruction: 0xf8d80002
    7e24:	andls	r2, r1, #8
    7e28:	andls	r9, r0, #8, 20	; 0x8000
    7e2c:	bmi	de1ea0 <mbtowc@plt+0xddff88>
    7e30:	tstcs	r1, sl, ror r4
    7e34:			; <UNDEFINED> instruction: 0xf7f96800
    7e38:			; <UNDEFINED> instruction: 0x2001efbc
    7e3c:			; <UNDEFINED> instruction: 0xf977f00b
    7e40:	movwls	r2, #21248	; 0x5300
    7e44:	movwcs	lr, #2
    7e48:	ldrmi	r9, [ip], -r5, lsl #6
    7e4c:			; <UNDEFINED> instruction: 0xf7f92028
    7e50:	strdlt	lr, [r8, r6]!
    7e54:	andne	lr, r6, #3620864	; 0x374000
    7e58:	andne	lr, r0, #192, 18	; 0x300000
    7e5c:	bls	e0080 <mbtowc@plt+0xde168>
    7e60:	sbcvs	r6, r6, r2, asr #2
    7e64:	orrvs	r9, r2, r4, lsl #20
    7e68:	bls	160280 <mbtowc@plt+0x15e368>
    7e6c:	bmi	a2057c <mbtowc@plt+0xa1e664>
    7e70:	ldmibvs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    7e74:	eorne	pc, r8, r2, asr r8	; <UNPREDICTABLE>
    7e78:			; <UNDEFINED> instruction: 0xf8426201
    7e7c:	ldr	r0, [r4], r8, lsr #32
    7e80:			; <UNDEFINED> instruction: 0xf85b4b13
    7e84:	bmi	4d3e98 <mbtowc@plt+0x4d1f80>
    7e88:	andeq	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    7e8c:	andls	r2, r0, #40, 4	; 0x80000002
    7e90:	bmi	821f04 <mbtowc@plt+0x81ffec>
    7e94:	tstcs	r1, sl, ror r4
    7e98:			; <UNDEFINED> instruction: 0xf7f96800
    7e9c:	andcs	lr, r1, sl, lsl #31
    7ea0:			; <UNDEFINED> instruction: 0xf945f00b
    7ea4:	str	r2, [r0], sl, lsl #10
    7ea8:	ldrbt	r4, [lr], -r5, lsl #12
    7eac:	mcr	7, 2, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    7eb0:	strheq	r8, [r2], -r0
    7eb4:	andeq	r8, r2, r6, lsr #1
    7eb8:	andeq	r0, r0, r4, lsr r2
    7ebc:	andeq	r8, r2, r6, lsr #17
    7ec0:	andeq	r8, r2, r6, asr r8
    7ec4:	andeq	r8, r2, ip, asr #16
    7ec8:	andeq	r2, r1, r6, lsr r8
    7ecc:	andeq	r8, r2, r2, lsr #16
    7ed0:	andeq	r0, r0, r0, ror #4
    7ed4:	andeq	r0, r0, r8, asr #5
    7ed8:	andeq	r3, r1, r6, lsr #5
    7edc:			; <UNDEFINED> instruction: 0x000132bc
    7ee0:			; <UNDEFINED> instruction: 0x000132be
    7ee4:			; <UNDEFINED> instruction: 0x000132bc
    7ee8:			; <UNDEFINED> instruction: 0x000132b2
    7eec:	muleq	r0, r8, r2
    7ef0:	andeq	r7, r2, lr, asr #29
    7ef4:	andeq	r3, r1, sl, lsr r1
    7ef8:	ldrdeq	r5, [r1], -ip
    7efc:	andeq	r3, r1, r8, lsr #4
    7f00:	andeq	r5, r1, r8, ror fp
    7f04:	strdeq	r3, [r1], -r8
    7f08:	andeq	r5, r1, lr, lsl #22
    7f0c:			; <UNDEFINED> instruction: 0x000131b8
    7f10:	andeq	r8, r2, r8, asr r5
    7f14:	andeq	r3, r1, r8, lsl #3
    7f18:	svcmi	0x00f0e92d
    7f1c:	cfstr32pl	mvfx15, [r2, #692]	; 0x2b4
    7f20:	andls	fp, r9, r1, lsl #1
    7f24:	movslt	pc, #14614528	; 0xdf0000
    7f28:			; <UNDEFINED> instruction: 0xf50d44fb
    7f2c:	tstcc	ip, #67108866	; 0x4000002
    7f30:	ldrbtmi	r4, [r9], #-2538	; 0xfffff616
    7f34:	stmpl	sl, {r1, r3, r5, r6, r7, r9, fp, lr}
    7f38:	andsvs	r6, sl, r2, lsl r8
    7f3c:	andeq	pc, r0, #79	; 0x4f
    7f40:	ldrbtmi	r4, [fp], #-3048	; 0xfffff418
    7f44:	tstlt	fp, #634880	; 0x9b000
    7f48:			; <UNDEFINED> instruction: 0xf5031f1e
    7f4c:			; <UNDEFINED> instruction: 0xf04f78fe
    7f50:	ands	r0, r7, r0, lsl #18
    7f54:			; <UNDEFINED> instruction: 0xf7f94620
    7f58:	cmnlt	sp, r0, lsr #27
    7f5c:	bvs	b59814 <mbtowc@plt+0xb578fc>
    7f60:	smlatblt	r8, r0, r8, r6
    7f64:	ldc	7, cr15, [r8, #996]	; 0x3e4
    7f68:	smlattlt	r8, r0, r8, r6
    7f6c:	ldc	7, cr15, [r4, #996]	; 0x3e4
    7f70:	stmdacs	r0, {r5, r8, fp, sp, lr}
    7f74:			; <UNDEFINED> instruction: 0xf7f9d0ee
    7f78:			; <UNDEFINED> instruction: 0xe7ebed90
    7f7c:	andls	pc, r0, r7, asr #17
    7f80:	andle	r4, lr, r6, asr #10
    7f84:	ldrtmi	r3, [r7], -r4, lsl #12
    7f88:	stccs	8, cr6, [r0, #-212]	; 0xffffff2c
    7f8c:	ldrb	sp, [r5, r6, ror #3]!
    7f90:	addcs	r2, r0, r4, lsl #2
    7f94:	stc	7, cr15, [r6, #-996]!	; 0xfffffc1c
    7f98:	ldrbtmi	r4, [sl], #-2771	; 0xfffff52d
    7f9c:	stmdacs	r0, {r4, r7, r9, sp, lr}
    7fa0:	bmi	ff4bc188 <mbtowc@plt+0xff4ba270>
    7fa4:	movwcs	r4, #1146	; 0x47a
    7fa8:			; <UNDEFINED> instruction: 0xf1029300
    7fac:	eorscc	r0, r0, #44, 6	; 0xb0000000
    7fb0:	ldrbtmi	r4, [r9], #-2511	; 0xfffff631
    7fb4:			; <UNDEFINED> instruction: 0xf7fc9809
    7fb8:	andls	pc, r2, r3, asr #31
    7fbc:			; <UNDEFINED> instruction: 0xf0002800
    7fc0:	strcs	r8, [ip, #-164]	; 0xffffff5c
    7fc4:	beq	1044400 <mbtowc@plt+0x10424e8>
    7fc8:	stmdbeq	r4, {r1, r3, r5, r7, r8, ip, sp, lr, pc}
    7fcc:	ldrbtmi	r4, [fp], #-3017	; 0xfffff437
    7fd0:	bls	acc00 <mbtowc@plt+0xaace8>
    7fd4:	mvnsvc	pc, r0, asr #12
    7fd8:			; <UNDEFINED> instruction: 0xf7f94648
    7fdc:	stmdacs	r0, {r2, r5, r6, r8, sl, fp, sp, lr, pc}
    7fe0:	addshi	pc, r0, r0
    7fe4:	mrsls	r2, (UNDEF: 16)
    7fe8:			; <UNDEFINED> instruction: 0xf1aa460b
    7fec:	strbmi	r0, [r8], -r8, lsl #4
    7ff0:	ldc2l	7, cr15, [r8], #-1004	; 0xfffffc14
    7ff4:	blle	ffb18a9c <mbtowc@plt+0xffb16b84>
    7ff8:	subsle	r2, lr, ip, lsl #26
    7ffc:			; <UNDEFINED> instruction: 0xf84a2300
    8000:			; <UNDEFINED> instruction: 0xf85a3c0c
    8004:	bvs	161702c <mbtowc@plt+0x1615114>
    8008:	rscle	r2, r2, r0, lsl #16
    800c:	blcs	26020 <mbtowc@plt+0x24108>
    8010:	andcs	sp, r0, #223	; 0xdf
    8014:	smlatbeq	ip, sl, r1, pc	; <UNPREDICTABLE>
    8018:	mrc	7, 5, APSR_nzcv, cr2, cr9, {7}
    801c:	tstls	r7, r6
    8020:			; <UNDEFINED> instruction: 0x6706e9dd
    8024:	svclt	0x00082f00
    8028:	svccc	0x00fff1b6
    802c:			; <UNDEFINED> instruction: 0xf85ad0d1
    8030:	blcs	17068 <mbtowc@plt+0x15150>
    8034:	ldmdavc	fp, {r0, r2, r3, r6, r7, ip, lr, pc}
    8038:	bicle	r2, sl, r0, lsl #22
    803c:	adcscs	pc, r7, #74448896	; 0x4700000
    8040:	blx	fe8d9916 <mbtowc@plt+0xfe8d79fe>
    8044:	vsubw.u8	q9, q1, d2
    8048:	blls	28a368 <mbtowc@plt+0x288450>
    804c:			; <UNDEFINED> instruction: 0xf8536a9b
    8050:	cmnlt	r9, r8, lsr #32
    8054:	ldrtmi	r4, [r4], -r8, lsr #12
    8058:	ldmib	r1, {r0, r2, r3, r4, r5, r9, sl, lr}^
    805c:	adcmi	r2, fp, #0, 6
    8060:	adcmi	fp, r2, #8, 30
    8064:	teqhi	r4, r0	; <UNPREDICTABLE>
    8068:	stmdbcs	r0, {r0, r3, r9, fp, sp, lr}
    806c:			; <UNDEFINED> instruction: 0x4605d1f5
    8070:	stccc	8, cr15, [r8], {90}	; 0x5a
    8074:	svccs	0x0000685f
    8078:	addshi	pc, sl, r0
    807c:	blcs	26170 <mbtowc@plt+0x24258>
    8080:	addhi	pc, r6, r0
    8084:			; <UNDEFINED> instruction: 0xf7f94638
    8088:	andls	lr, r3, r8, lsr #28
    808c:	cmple	pc, r0, lsl #16
    8090:	add	r2, r0, r0, lsl #14
    8094:			; <UNDEFINED> instruction: 0xf85b4b98
    8098:	bmi	fe6140ac <mbtowc@plt+0xfe612194>
    809c:	andeq	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    80a0:	andvc	pc, r0, #1325400064	; 0x4f000000
    80a4:	ldmdavs	fp, {r9, ip, pc}
    80a8:	ldrbtmi	r4, [sl], #-2709	; 0xfffff56b
    80ac:	stmdavs	r0, {r0, r8, sp}
    80b0:	mrc	7, 3, APSR_nzcv, cr14, cr9, {7}
    80b4:			; <UNDEFINED> instruction: 0xf00b2001
    80b8:			; <UNDEFINED> instruction: 0xf85af83a
    80bc:	stmdavs	r0!, {r3, sl, fp, lr}^
    80c0:	ldmibmi	r0, {r3, r4, r6, r7, r8, ip, sp, pc}
    80c4:			; <UNDEFINED> instruction: 0xf7f94479
    80c8:	ldmiblt	r0!, {r1, r2, r5, r7, sl, fp, sp, lr, pc}
    80cc:	lsrlt	r6, r0, #17
    80d0:	ldrbtmi	r4, [r9], #-2445	; 0xfffff673
    80d4:	ldc	7, cr15, [lr], {249}	; 0xf9
    80d8:	stmiavs	r0!, {r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    80dc:	stmibmi	fp, {r3, r5, r6, r8, ip, sp, pc}
    80e0:			; <UNDEFINED> instruction: 0xf7f94479
    80e4:	stmdblt	r0, {r3, r4, r7, sl, fp, sp, lr, pc}^
    80e8:	teqlt	r0, r0, ror #21
    80ec:	ldrbtmi	r4, [r9], #-2440	; 0xfffff678
    80f0:	ldc	7, cr15, [r0], {249}	; 0xf9
    80f4:			; <UNDEFINED> instruction: 0xf0002800
    80f8:	blmi	fe1a84a4 <mbtowc@plt+0xfe1a658c>
    80fc:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    8100:			; <UNDEFINED> instruction: 0xb1ab681b
    8104:			; <UNDEFINED> instruction: 0xf7f99802
    8108:			; <UNDEFINED> instruction: 0xf50dee60
    810c:	tstcc	ip, #67108866	; 0x4000002
    8110:	ldrbtmi	r4, [r9], #-2433	; 0xfffff67f
    8114:	stmpl	sl, {r1, r4, r5, r6, r9, fp, lr}
    8118:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    811c:			; <UNDEFINED> instruction: 0xf04f4051
    8120:			; <UNDEFINED> instruction: 0xf0400200
    8124:			; <UNDEFINED> instruction: 0xf50d80d7
    8128:	andlt	r5, r1, r2, lsl #27
    812c:	svchi	0x00f0e8bd
    8130:			; <UNDEFINED> instruction: 0xf85b4b71
    8134:	ldmdavs	fp, {r0, r1, ip, sp}
    8138:			; <UNDEFINED> instruction: 0xf85b4a70
    813c:	ldmdavs	r0, {r1, sp}
    8140:	andls	r9, r0, #36864	; 0x9000
    8144:	ldrbtmi	r4, [sl], #-2677	; 0xfffff58b
    8148:			; <UNDEFINED> instruction: 0xf7f92101
    814c:			; <UNDEFINED> instruction: 0xe7d9ee32
    8150:	strtmi	r1, [r0], -r4, asr #24
    8154:	ldcl	7, cr15, [r2, #-996]!	; 0xfffffc1c
    8158:	teqlt	r8, r6, lsl #12
    815c:	bmi	1c19a50 <mbtowc@plt+0x1c17b38>
    8160:			; <UNDEFINED> instruction: 0x4621447a
    8164:	stcl	7, cr15, [r2, #996]!	; 0x3e4
    8168:	ands	r4, r4, r7, lsr r6
    816c:			; <UNDEFINED> instruction: 0xf85b4b62
    8170:	bmi	1894184 <mbtowc@plt+0x189226c>
    8174:	andeq	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    8178:	strls	r9, [r0], #-1793	; 0xfffff8ff
    817c:	bmi	1a621f0 <mbtowc@plt+0x1a602d8>
    8180:	tstcs	r1, sl, ror r4
    8184:			; <UNDEFINED> instruction: 0xf7f96800
    8188:	andcs	lr, r1, r4, lsl lr
    818c:			; <UNDEFINED> instruction: 0xffcff00a
    8190:	movwls	r2, #13056	; 0x3300
    8194:			; <UNDEFINED> instruction: 0xf85a461f
    8198:	ldmvs	lr, {r3, sl, fp, ip, sp}
    819c:	ldmdavc	r3!, {r1, r2, r4, r6, r8, r9, ip, sp, pc}
    81a0:			; <UNDEFINED> instruction: 0x4630b35b
    81a4:	ldc	7, cr15, [r8, #996]	; 0x3e4
    81a8:	stmdblt	r0!, {r2, ip, pc}
    81ac:	eor	r2, r7, r0, lsl #12
    81b0:	movwls	r2, #13056	; 0x3300
    81b4:	mcrrne	7, 14, lr, r4, cr15
    81b8:			; <UNDEFINED> instruction: 0xf7f94620
    81bc:	teqlt	r8, r0, asr #26
    81c0:	bmi	1659a94 <mbtowc@plt+0x1657b7c>
    81c4:			; <UNDEFINED> instruction: 0x4621447a
    81c8:			; <UNDEFINED> instruction: 0xf7f94606
    81cc:			; <UNDEFINED> instruction: 0xe017edb0
    81d0:			; <UNDEFINED> instruction: 0xf85b4b49
    81d4:	bmi	12541e8 <mbtowc@plt+0x12522d0>
    81d8:	andeq	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    81dc:	strls	r9, [r0], #-1537	; 0xfffff9ff
    81e0:	bmi	14a2254 <mbtowc@plt+0x14a033c>
    81e4:	tstcs	r1, sl, ror r4
    81e8:			; <UNDEFINED> instruction: 0xf7f96800
    81ec:	andcs	lr, r1, r2, ror #27
    81f0:			; <UNDEFINED> instruction: 0xff9df00a
    81f4:	movwls	r2, #17152	; 0x4300
    81f8:	movwcs	lr, #2
    81fc:	ldrmi	r9, [lr], -r4, lsl #6
    8200:	stccc	8, cr15, [r8], {90}	; 0x5a
    8204:	ldmvs	ip, {r0, r1, r3, r8, r9, ip, pc}^
    8208:	stmdavc	r3!, {r2, r4, r5, r6, r8, r9, ip, sp, pc}
    820c:			; <UNDEFINED> instruction: 0x4620b37b
    8210:	stcl	7, cr15, [r2, #-996]!	; 0xfffffc1c
    8214:	stmdblt	r8, {r0, r2, ip, pc}
    8218:	eor	r2, fp, r0, lsl #8
    821c:	movwcc	r4, #5635	; 0x1603
    8220:	ldrmi	r9, [r8], -r8, lsl #6
    8224:	stc	7, cr15, [sl, #-996]	; 0xfffffc1c
    8228:			; <UNDEFINED> instruction: 0x4623b138
    822c:	ldrbtmi	r4, [sl], #-2624	; 0xfffff5c0
    8230:	strmi	r9, [r4], -r8, lsl #18
    8234:	ldcl	7, cr15, [sl, #-996]!	; 0xfffffc1c
    8238:			; <UNDEFINED> instruction: 0xf8dde01c
    823c:	blmi	ba82f4 <mbtowc@plt+0xba63dc>
    8240:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    8244:			; <UNDEFINED> instruction: 0xf85b4a2d
    8248:			; <UNDEFINED> instruction: 0xf8d80002
    824c:	andls	r2, r1, #8
    8250:	andls	r9, r0, #8, 20	; 0x8000
    8254:	bmi	de22c8 <mbtowc@plt+0xde03b0>
    8258:	tstcs	r1, sl, ror r4
    825c:			; <UNDEFINED> instruction: 0xf7f96800
    8260:	andcs	lr, r1, r8, lsr #27
    8264:			; <UNDEFINED> instruction: 0xff63f00a
    8268:	movwls	r2, #21248	; 0x5300
    826c:	movwcs	lr, #2
    8270:	ldrmi	r9, [ip], -r5, lsl #6
    8274:			; <UNDEFINED> instruction: 0xf7f92028
    8278:			; <UNDEFINED> instruction: 0xb1a8ece2
    827c:	andne	lr, r6, #3620864	; 0x374000
    8280:	andne	lr, r0, #192, 18	; 0x300000
    8284:	bls	e04a8 <mbtowc@plt+0xde590>
    8288:	sbcvs	r6, r6, r2, asr #2
    828c:	orrvs	r9, r2, r4, lsl #20
    8290:	bls	1606a8 <mbtowc@plt+0x15e790>
    8294:	bmi	a209a4 <mbtowc@plt+0xa1ea8c>
    8298:	bvs	fe499488 <mbtowc@plt+0xfe497570>
    829c:	eorne	pc, r8, r2, asr r8	; <UNPREDICTABLE>
    82a0:			; <UNDEFINED> instruction: 0xf8426201
    82a4:	ldr	r0, [r4], r8, lsr #32
    82a8:			; <UNDEFINED> instruction: 0xf85b4b13
    82ac:	bmi	4d42c0 <mbtowc@plt+0x4d23a8>
    82b0:	andeq	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    82b4:	andls	r2, r0, #40, 4	; 0x80000002
    82b8:	bmi	82232c <mbtowc@plt+0x820414>
    82bc:	tstcs	r1, sl, ror r4
    82c0:			; <UNDEFINED> instruction: 0xf7f96800
    82c4:	andcs	lr, r1, r6, ror sp
    82c8:			; <UNDEFINED> instruction: 0xff31f00a
    82cc:	str	r2, [r0], sl, lsl #10
    82d0:	ldrbt	r4, [lr], -r5, lsl #12
    82d4:	ldc	7, cr15, [r4], #-996	; 0xfffffc1c
    82d8:	muleq	r2, r0, ip
    82dc:	andeq	r7, r2, r6, lsl #25
    82e0:	andeq	r0, r0, r4, lsr r2
    82e4:	andeq	r8, r2, r6, lsl #9
    82e8:	andeq	r8, r2, lr, lsr #8
    82ec:	andeq	r8, r2, r4, lsr #8
    82f0:	andeq	r2, r1, lr, lsl #8
    82f4:	strdeq	r8, [r2], -sl
    82f8:	andeq	r0, r0, r0, ror #4
    82fc:	andeq	r0, r0, r8, asr #5
    8300:	andeq	r2, r1, r2, lsr #31
    8304:	muleq	r1, r4, lr
    8308:	andeq	r2, r1, sl, lsr #31
    830c:	muleq	r1, r4, lr
    8310:	andeq	r2, r1, sl, lsl #29
    8314:	muleq	r0, r8, r2
    8318:	andeq	r7, r2, r6, lsr #21
    831c:	andeq	r2, r1, r2, lsl sp
    8320:			; <UNDEFINED> instruction: 0x000157b4
    8324:	andeq	r2, r1, ip, lsl #30
    8328:	andeq	r5, r1, r0, asr r7
    832c:	ldrdeq	r2, [r1], -ip
    8330:	andeq	r5, r1, r6, ror #13
    8334:	andeq	r2, r1, r0, lsr #29
    8338:	andeq	r8, r2, r0, lsr r1
    833c:	andeq	r2, r1, r0, ror lr
    8340:	svcmi	0x00f0e92d
    8344:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
    8348:	andls	fp, r8, r7, lsl #1
    834c:	ldrbtmi	r4, [ip], #-3259	; 0xfffff345
    8350:	orrpl	pc, r1, #54525952	; 0x3400000
    8354:	ldmibmi	sl!, {r2, r4, r8, r9, ip, sp}
    8358:	bmi	fee99544 <mbtowc@plt+0xfee9762c>
    835c:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    8360:			; <UNDEFINED> instruction: 0xf04f601a
    8364:	blmi	fee08b6c <mbtowc@plt+0xfee06c54>
    8368:	blvs	16d955c <mbtowc@plt+0x16d7644>
    836c:	svcne	0x001eb1ab
    8370:	ldmvc	lr!, {r0, r1, r8, sl, ip, sp, lr, pc}^
    8374:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    8378:			; <UNDEFINED> instruction: 0xf8c7e003
    837c:	strbmi	r9, [r6, #-0]
    8380:			; <UNDEFINED> instruction: 0x3604d014
    8384:	ldmdavs	r5!, {r0, r1, r2, r4, r5, r9, sl, lr}
    8388:	rscsle	r2, r6, r0, lsl #26
    838c:	stmibvs	sp!, {r3, r5, r9, sl, lr}
    8390:	bl	fe0c637c <mbtowc@plt+0xfe0c4464>
    8394:	mvnsle	r2, r0, lsl #26
    8398:	smlattcs	r4, pc, r7, lr
    839c:			; <UNDEFINED> instruction: 0xf7f92080
    83a0:	bmi	feac3030 <mbtowc@plt+0xfeac1118>
    83a4:	cmpvs	r0, #2046820352	; 0x7a000000
    83a8:	subsle	r2, lr, r0, lsl #16
    83ac:	ldrbtmi	r4, [sl], #-2728	; 0xfffff558
    83b0:	movwls	r2, #768	; 0x300
    83b4:	teqeq	r8, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
    83b8:	stmibmi	r6!, {r2, r3, r4, r5, r9, ip, sp}
    83bc:	stmdals	r8, {r0, r3, r4, r5, r6, sl, lr}
    83c0:	ldc2	7, cr15, [lr, #1008]!	; 0x3f0
    83c4:	stmdacs	r0, {r0, r1, ip, pc}
    83c8:	movwcs	sp, #4156	; 0x103c
    83cc:			; <UNDEFINED> instruction: 0xf10d9307
    83d0:			; <UNDEFINED> instruction: 0xf1ab0b38
    83d4:	blmi	fe80a7ec <mbtowc@plt+0xfe8088d4>
    83d8:	movwls	r4, #38011	; 0x947b
    83dc:			; <UNDEFINED> instruction: 0xf6409a03
    83e0:			; <UNDEFINED> instruction: 0x464871ff
    83e4:	bl	17c63d0 <mbtowc@plt+0x17c44b8>
    83e8:	tstcs	r0, r8, asr #6
    83ec:	strmi	r9, [fp], -r0, lsl #2
    83f0:	andeq	pc, r8, #-1073741782	; 0xc000002a
    83f4:			; <UNDEFINED> instruction: 0xf7fb4648
    83f8:	stmdacs	sl, {r0, r2, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    83fc:	blls	1ffbbc <mbtowc@plt+0x1fdca4>
    8400:	subsle	r2, r1, r0, lsl #22
    8404:	stcpl	8, cr15, [r8], {91}	; 0x5b
    8408:	rorlt	r6, r8, #16
    840c:	ldrbtmi	r4, [r9], #-2451	; 0xfffff66d
    8410:	bl	463fc <mbtowc@plt+0x444e4>
    8414:	stmiavs	r8!, {r3, r4, r5, r6, r8, fp, ip, sp, pc}
    8418:	ldmibmi	r1, {r3, r5, r6, r8, ip, sp, pc}
    841c:			; <UNDEFINED> instruction: 0xf7f94479
    8420:	stmdblt	r0, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
    8424:	teqlt	r0, r8, ror #21
    8428:	ldrbtmi	r4, [r9], #-2446	; 0xfffff672
    842c:	b	ffcc6418 <mbtowc@plt+0xffcc4500>
    8430:	stmdacs	r0, {r0, r1, r2, ip, pc}
    8434:	blmi	fe33c784 <mbtowc@plt+0xfe33a86c>
    8438:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    843c:	stmdals	r3, {r0, r1, r4, r5, r8, r9, ip, sp, pc}
    8440:	stcl	7, cr15, [r2], {249}	; 0xf9
    8444:	orrpl	pc, r1, #54525952	; 0x3400000
    8448:	stmibmi	r8, {r2, r4, r8, r9, ip, sp}
    844c:	bmi	1f59638 <mbtowc@plt+0x1f57720>
    8450:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    8454:	subsmi	r6, r1, sl, lsl r8
    8458:	andeq	pc, r0, #79	; 0x4f
    845c:	rschi	pc, fp, r0, asr #32
    8460:	cfstr32pl	mvfx15, [r1, #52]	; 0x34
    8464:	pop	{r0, r1, r2, ip, sp, pc}
    8468:	blmi	fe06c430 <mbtowc@plt+0xfe06a518>
    846c:	bmi	fe05e800 <mbtowc@plt+0xfe05c8e8>
    8470:	vst2.32	{d21-d22}, [pc :128], r0
    8474:	andls	r7, r0, #0, 4
    8478:	bmi	1fe24ec <mbtowc@plt+0x1fe05d4>
    847c:	tstcs	r1, sl, ror r4
    8480:			; <UNDEFINED> instruction: 0xf7f96800
    8484:	mulcs	r1, r6, ip
    8488:	cdp2	0, 5, cr15, cr1, cr10, {0}
    848c:	stmiapl	r3!, {r3, r4, r5, r6, r8, r9, fp, lr}^
    8490:	bmi	1e22504 <mbtowc@plt+0x1e205ec>
    8494:	ldmdavs	r0, {r1, r5, r7, fp, ip, lr}
    8498:	andls	r9, r0, #8, 20	; 0x8000
    849c:	ldrbtmi	r4, [sl], #-2679	; 0xfffff589
    84a0:			; <UNDEFINED> instruction: 0xf7f92101
    84a4:	strb	lr, [sl, r6, lsl #25]
    84a8:			; <UNDEFINED> instruction: 0xf84b2300
    84ac:			; <UNDEFINED> instruction: 0xf85b3c0c
    84b0:	bvs	16174d8 <mbtowc@plt+0x16155c0>
    84b4:	addsle	r2, r1, r0, lsl #16
    84b8:	blcs	264cc <mbtowc@plt+0x245b4>
    84bc:	andcs	sp, r0, #142	; 0x8e
    84c0:	smlatbeq	ip, fp, r1, pc	; <UNPREDICTABLE>
    84c4:	mrrc	7, 15, pc, ip, cr9	; <UNPREDICTABLE>
    84c8:	tstls	r5, r4
    84cc:	ldrdeq	lr, [r4, -sp]
    84d0:	svclt	0x00082900
    84d4:	svccc	0x00fff1b0
    84d8:			; <UNDEFINED> instruction: 0xf85bd080
    84dc:	blcs	17514 <mbtowc@plt+0x155fc>
    84e0:	svcge	0x007cf43f
    84e4:	blcs	26558 <mbtowc@plt+0x24640>
    84e8:	svcge	0x0078f47f
    84ec:	adcscs	pc, r7, #74448896	; 0x4700000
    84f0:	blx	fe8d9d06 <mbtowc@plt+0xfe8d7dee>
    84f4:	vsubw.u8	q9, q1, d2
    84f8:	blls	24a418 <mbtowc@plt+0x248500>
    84fc:			; <UNDEFINED> instruction: 0xf8536b5b
    8500:	cmplt	r9, r7, lsr #32
    8504:	movwcs	lr, #2513	; 0x9d1
    8508:			; <UNDEFINED> instruction: 0x5604e9dd
    850c:	svclt	0x000842b3
    8510:			; <UNDEFINED> instruction: 0xf43f42aa
    8514:	stmibvs	r9, {r0, r1, r5, r6, r8, r9, sl, fp, sp, pc}
    8518:	mvnsle	r2, r0, lsl #18
    851c:	stccc	8, cr15, [r8], {91}	; 0x5b
    8520:	mcrcs	8, 0, r6, cr0, cr14, {2}
    8524:	ldmdavc	r3!, {r3, r4, r5, ip, lr, pc}
    8528:			; <UNDEFINED> instruction: 0x4630b333
    852c:	bl	ff546518 <mbtowc@plt+0xff544600>
    8530:	stmdblt	r8, {r1, r2, ip, pc}
    8534:	eor	r2, r2, r0, lsl #12
    8538:	stmdaeq	r1, {r8, ip, sp, lr, pc}
    853c:			; <UNDEFINED> instruction: 0xf7f94640
    8540:			; <UNDEFINED> instruction: 0x4605eb7e
    8544:			; <UNDEFINED> instruction: 0x4633b138
    8548:	ldrbtmi	r4, [sl], #-2637	; 0xfffff5b3
    854c:			; <UNDEFINED> instruction: 0xf7f94641
    8550:	strtmi	lr, [lr], -lr, ror #23
    8554:	blmi	11c05a8 <mbtowc@plt+0x11be690>
    8558:	bmi	119e8ec <mbtowc@plt+0x119c9d4>
    855c:	strls	r5, [r1], -r0, lsr #17
    8560:	andhi	pc, r0, sp, asr #17
    8564:	bmi	11e25d8 <mbtowc@plt+0x11e06c0>
    8568:	tstcs	r1, sl, ror r4
    856c:			; <UNDEFINED> instruction: 0xf7f96800
    8570:	andcs	lr, r1, r0, lsr #24
    8574:	ldc2l	0, cr15, [fp, #40]	; 0x28
    8578:	movwls	r2, #25344	; 0x6300
    857c:			; <UNDEFINED> instruction: 0xf85b461e
    8580:	ldmvs	sp, {r3, sl, fp, ip, sp}
    8584:	stmdavc	fp!, {r0, r2, r4, r6, r8, r9, ip, sp, pc}
    8588:			; <UNDEFINED> instruction: 0x4628b35b
    858c:	bl	fe946578 <mbtowc@plt+0xfe944660>
    8590:	stmdblt	r0!, {r7, r9, sl, lr}
    8594:	eor	r2, r7, r0, lsl #10
    8598:	movwls	r2, #25344	; 0x6300
    859c:			; <UNDEFINED> instruction: 0xf100e7ef
    85a0:	ldrbmi	r0, [r0], -r1, lsl #20
    85a4:	bl	12c6590 <mbtowc@plt+0x12c4678>
    85a8:			; <UNDEFINED> instruction: 0x462bb138
    85ac:	ldrbtmi	r4, [sl], #-2614	; 0xfffff5ca
    85b0:			; <UNDEFINED> instruction: 0x46054651
    85b4:	bl	feec65a0 <mbtowc@plt+0xfeec4688>
    85b8:	blmi	b80618 <mbtowc@plt+0xb7e700>
    85bc:	bmi	b5e950 <mbtowc@plt+0xb5ca38>
    85c0:	strls	r5, [r1, #-2208]	; 0xfffff760
    85c4:	andge	pc, r0, sp, asr #17
    85c8:	bmi	c2263c <mbtowc@plt+0xc20724>
    85cc:	tstcs	r1, sl, ror r4
    85d0:			; <UNDEFINED> instruction: 0xf7f96800
    85d4:	andcs	lr, r1, lr, ror #23
    85d8:	stc2	0, cr15, [r9, #40]!	; 0x28
    85dc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    85e0:			; <UNDEFINED> instruction: 0xf04fe002
    85e4:	strbmi	r0, [r5], -r0, lsl #16
    85e8:			; <UNDEFINED> instruction: 0xf7f92020
    85ec:	orrslt	lr, r0, r8, lsr #22
    85f0:	andne	lr, r4, #3620864	; 0x374000
    85f4:	andne	lr, r0, #192, 18	; 0x300000
    85f8:	bls	1a0818 <mbtowc@plt+0x19e900>
    85fc:	sbcvs	r6, r5, r2, lsl #2
    8600:	andshi	pc, r4, r0, asr #17
    8604:	ldrbtmi	r4, [sl], #-2594	; 0xfffff5de
    8608:			; <UNDEFINED> instruction: 0xf8526b52
    860c:	orrvs	r1, r1, r7, lsr #32
    8610:	eoreq	pc, r7, r2, asr #16
    8614:	blmi	5c21a4 <mbtowc@plt+0x5c028c>
    8618:	bmi	59e9ac <mbtowc@plt+0x59ca94>
    861c:	eorcs	r5, r0, #160, 16	; 0xa00000
    8620:	ldmdavs	fp, {r9, ip, pc}
    8624:	ldrbtmi	r4, [sl], #-2587	; 0xfffff5e5
    8628:	stmdavs	r0, {r0, r8, sp}
    862c:	bl	ff046618 <mbtowc@plt+0xff044700>
    8630:			; <UNDEFINED> instruction: 0xf00a2001
    8634:			; <UNDEFINED> instruction: 0xf7f9fd7c
    8638:	svclt	0x0000ea84
    863c:	andeq	r7, r2, sl, ror #16
    8640:	andeq	r7, r2, r0, ror #16
    8644:	andeq	r0, r0, r4, lsr r2
    8648:	andeq	r8, r2, r0, rrx
    864c:	andeq	r8, r2, r4, lsr #32
    8650:	andeq	r8, r2, sl, lsl r0
    8654:	andeq	r2, r1, r4
    8658:	strdeq	r7, [r2], -r0
    865c:	andeq	r2, r1, sl, asr #22
    8660:	andeq	r2, r1, ip, asr #22
    8664:	andeq	r2, r1, lr, asr #22
    8668:	muleq	r0, r8, r2
    866c:	andeq	r7, r2, ip, ror #14
    8670:	andeq	r0, r0, r0, ror #4
    8674:	andeq	r0, r0, r8, asr #5
    8678:	andeq	r2, r1, r8, ror #25
    867c:			; <UNDEFINED> instruction: 0x000129ba
    8680:	andeq	r5, r1, sl, asr #7
    8684:	andeq	r2, r1, ip, lsr #24
    8688:	andeq	r5, r1, r6, ror #6
    868c:	strdeq	r2, [r1], -ip
    8690:	andeq	r7, r2, r2, asr #27
    8694:	ldrdeq	r2, [r1], -sl
    8698:	svcmi	0x00f0e92d
    869c:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
    86a0:	andls	fp, r4, r3, lsl #1
    86a4:	ldrbtmi	r4, [fp], #-2949	; 0xfffff47b
    86a8:			; <UNDEFINED> instruction: 0xf50d9302
    86ac:	movwcc	r5, #17281	; 0x4381
    86b0:	ldrbtmi	r4, [r9], #-2435	; 0xfffff67d
    86b4:	stmpl	sl, {r0, r1, r7, r9, fp, lr}
    86b8:	andsvs	r6, sl, r2, lsl r8
    86bc:	andeq	pc, r0, #79	; 0x4f
    86c0:	ldrbtmi	r4, [fp], #-2945	; 0xfffff47f
    86c4:	orrslt	r6, fp, fp, lsl ip
    86c8:			; <UNDEFINED> instruction: 0xf5031f1d
    86cc:			; <UNDEFINED> instruction: 0x260078fe
    86d0:	eorsvs	lr, lr, r2
    86d4:	andsle	r4, r4, r5, asr #10
    86d8:	strtmi	r3, [pc], -r4, lsl #10
    86dc:	stccs	8, cr6, [r0], {44}	; 0x2c
    86e0:			; <UNDEFINED> instruction: 0x4620d0f7
    86e4:			; <UNDEFINED> instruction: 0xf7f968e4
    86e8:			; <UNDEFINED> instruction: 0x2c00e9d8
    86ec:	udf	#3353	; 0xd19
    86f0:	addcs	r2, r0, r4, lsl #2
    86f4:	ldmdb	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    86f8:	ldrbtmi	r4, [sl], #-2676	; 0xfffff58c
    86fc:	stmdacs	r0, {r4, sl, sp, lr}
    8700:	bmi	1cfc860 <mbtowc@plt+0x1cfa948>
    8704:	movwcs	r4, #1146	; 0x47a
    8708:			; <UNDEFINED> instruction: 0xf1029300
    870c:	subcc	r0, r8, #68, 6	; 0x10000001
    8710:	ldrbtmi	r4, [r9], #-2416	; 0xfffff690
    8714:			; <UNDEFINED> instruction: 0xf7fc9804
    8718:	pkhbtmi	pc, r3, r3, lsl #24	; <UNPREDICTABLE>
    871c:	eorsle	r2, r4, r0, lsl #16
    8720:	movwls	r2, #13057	; 0x3301
    8724:	svcne	0x0025ac0a
    8728:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
    872c:	ldrbmi	r9, [sl], -r5, lsl #6
    8730:	mvnsvc	pc, r0, asr #12
    8734:			; <UNDEFINED> instruction: 0xf7f94628
    8738:	tstlt	r8, #2981888	; 0x2d8000
    873c:	mrsls	r2, (UNDEF: 16)
    8740:			; <UNDEFINED> instruction: 0xf1a4460b
    8744:	strtmi	r0, [r8], -r8, lsl #4
    8748:			; <UNDEFINED> instruction: 0xf8ccf7fb
    874c:	stclle	8, cr2, [lr, #36]!	; 0x24
    8750:	blcs	2f364 <mbtowc@plt+0x2d44c>
    8754:			; <UNDEFINED> instruction: 0xf854d04d
    8758:	ldmdavs	r0!, {r3, sl, fp, sp, lr}^
    875c:	ldmdbmi	pc, {r3, r5, r6, r8, ip, sp, pc}^	; <UNPREDICTABLE>
    8760:			; <UNDEFINED> instruction: 0xf7f94479
    8764:	stmdblt	r0, {r3, r4, r6, r8, fp, sp, lr, pc}^
    8768:	teqlt	r0, r0, ror sl
    876c:	ldrbtmi	r4, [r9], #-2396	; 0xfffff6a4
    8770:	ldmdb	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8774:	stmdacs	r0, {r0, r1, ip, pc}
    8778:	blmi	16bcae4 <mbtowc@plt+0x16babcc>
    877c:	ldmpl	r3, {r1, r9, fp, ip, pc}^
    8780:	teqlt	fp, #1769472	; 0x1b0000
    8784:			; <UNDEFINED> instruction: 0xf7f94658
    8788:			; <UNDEFINED> instruction: 0xf50deb20
    878c:	movwcc	r5, #17281	; 0x4381
    8790:	ldrbtmi	r4, [r9], #-2389	; 0xfffff6ab
    8794:	stmpl	sl, {r0, r1, r3, r6, r9, fp, lr}
    8798:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    879c:			; <UNDEFINED> instruction: 0xf04f4051
    87a0:			; <UNDEFINED> instruction: 0xf0400200
    87a4:			; <UNDEFINED> instruction: 0xf50d8088
    87a8:	andlt	r5, r3, r1, lsl #27
    87ac:	svchi	0x00f0e8bd
    87b0:	stmdbls	r2, {r1, r2, r3, r6, r8, r9, fp, lr}
    87b4:	bmi	139eae8 <mbtowc@plt+0x139cbd0>
    87b8:	vst2.32	{d21-d22}, [pc], r8
    87bc:	andls	r7, r0, #0, 4
    87c0:	bmi	1322834 <mbtowc@plt+0x132091c>
    87c4:	tstcs	r1, sl, ror r4
    87c8:			; <UNDEFINED> instruction: 0xf7f96800
    87cc:	strdcs	lr, [r1], -r2
    87d0:	stc2	0, cr15, [sp], #40	; 0x28
    87d4:	ldrmi	r4, [r1], -r5, asr #22
    87d8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    87dc:	stmpl	sl, {r2, r6, r9, fp, lr}
    87e0:	bls	122828 <mbtowc@plt+0x120910>
    87e4:	bmi	112cfec <mbtowc@plt+0x112b0d4>
    87e8:	tstcs	r1, sl, ror r4
    87ec:	b	ff8467d8 <mbtowc@plt+0xff8448c0>
    87f0:	movwcs	lr, #1992	; 0x7c8
    87f4:	stccc	8, cr15, [ip], {68}	; 0x44
    87f8:	stccc	8, cr15, [r8], {84}	; 0x54
    87fc:	stmdacs	r0, {r3, r4, r6, r9, fp, sp, lr}
    8800:	stmdavc	r3, {r0, r2, r4, r7, ip, lr, pc}
    8804:	addsle	r2, r2, r0, lsl #22
    8808:			; <UNDEFINED> instruction: 0xf1a42200
    880c:			; <UNDEFINED> instruction: 0xf7f9010c
    8810:			; <UNDEFINED> instruction: 0x4680eab8
    8814:	stmdbcs	r0, {r0, r3, r7, r9, sl, lr}
    8818:			; <UNDEFINED> instruction: 0xf1b0bf08
    881c:	strdle	r3, [r6], pc	; <UNPREDICTABLE>
    8820:	stccc	8, cr15, [ip], {84}	; 0x54
    8824:	addle	r2, r2, r0, lsl #22
    8828:	blcs	2689c <mbtowc@plt+0x24984>
    882c:	svcge	0x007ff47f
    8830:	ldrtcs	pc, [r7], r7, asr #12	; <UNPREDICTABLE>
    8834:	strvs	pc, [r6, -r0, lsr #23]
    8838:	strbeq	pc, [r6], r6, asr #7	; <UNPREDICTABLE>
    883c:			; <UNDEFINED> instruction: 0x6c1f9b05
    8840:	eorne	pc, r6, r7, asr r8	; <UNPREDICTABLE>
    8844:	ldmib	r1, {r0, r3, r6, r8, ip, sp, pc}^
    8848:	strbmi	r2, [fp, #-768]	; 0xfffffd00
    884c:	strbmi	fp, [r2, #-3848]	; 0xfffff0f8
    8850:	svcge	0x006df43f
    8854:	stmdbcs	r0, {r0, r3, r6, r7, fp, sp, lr}
    8858:			; <UNDEFINED> instruction: 0xf854d1f5
    885c:	ldmdavs	r8, {r3, sl, fp, ip, sp}^
    8860:			; <UNDEFINED> instruction: 0xf43f2800
    8864:	stmdavc	r3, {r2, r5, r6, r8, r9, sl, fp, sp, pc}
    8868:			; <UNDEFINED> instruction: 0xf43f2b00
    886c:	andcs	sl, sl, #96, 30	; 0x180
    8870:			; <UNDEFINED> instruction: 0xf7f92100
    8874:	strmi	lr, [r2], r2, ror #17
    8878:			; <UNDEFINED> instruction: 0xf7f92010
    887c:	smlalttlt	lr, r8, r0, r9
    8880:	stmdbhi	r0, {r6, r7, r8, fp, sp, lr, pc}
    8884:	andge	pc, r8, r0, asr #17
    8888:	eorcs	pc, r6, r7, asr r8	; <UNPREDICTABLE>
    888c:			; <UNDEFINED> instruction: 0xf84760c2
    8890:	strb	r0, [ip, -r6, lsr #32]
    8894:	stmdbls	r2, {r0, r2, r4, r8, r9, fp, lr}
    8898:	bmi	55ebcc <mbtowc@plt+0x55ccb4>
    889c:	andscs	r5, r0, #136, 16	; 0x880000
    88a0:	ldmdavs	fp, {r9, ip, pc}
    88a4:	ldrbtmi	r4, [sl], #-2581	; 0xfffff5eb
    88a8:	stmdavs	r0, {r0, r8, sp}
    88ac:	b	fe046898 <mbtowc@plt+0xfe044980>
    88b0:			; <UNDEFINED> instruction: 0xf00a2001
    88b4:			; <UNDEFINED> instruction: 0xf7f9fc3c
    88b8:	svclt	0x0000e944
    88bc:	andeq	r7, r2, r2, lsl r5
    88c0:	andeq	r7, r2, r6, lsl #10
    88c4:	andeq	r0, r0, r4, lsr r2
    88c8:	andeq	r7, r2, r6, lsl #26
    88cc:	andeq	r7, r2, lr, asr #25
    88d0:	andeq	r7, r2, r4, asr #25
    88d4:	andeq	r1, r1, lr, lsr #25
    88d8:	muleq	r2, lr, ip
    88dc:	andeq	r2, r1, r0, lsl #22
    88e0:	andeq	r2, r1, r2, ror #13
    88e4:	muleq	r0, r8, r2
    88e8:	andeq	r7, r2, r6, lsr #8
    88ec:	andeq	r0, r0, r0, ror #4
    88f0:	andeq	r0, r0, r8, asr #5
    88f4:	andeq	r2, r1, r8, ror #20
    88f8:	andeq	r2, r1, r0, ror r6
    88fc:			; <UNDEFINED> instruction: 0x000129be
    8900:	svcmi	0x00f0e92d
    8904:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
    8908:	andls	fp, r6, r5, lsl #1
    890c:	ldrbtmi	r4, [fp], #-2971	; 0xfffff465
    8910:			; <UNDEFINED> instruction: 0xf50d9304
    8914:	movwcc	r5, #50049	; 0xc381
    8918:	ldrbtmi	r4, [r9], #-2457	; 0xfffff667
    891c:	stmpl	sl, {r0, r3, r4, r7, r9, fp, lr}
    8920:	andsvs	r6, sl, r2, lsl r8
    8924:	andeq	pc, r0, #79	; 0x4f
    8928:	ldrbtmi	r4, [fp], #-2967	; 0xfffff469
    892c:			; <UNDEFINED> instruction: 0xb19b6cdb
    8930:			; <UNDEFINED> instruction: 0xf5031f1e
    8934:	strcs	r7, [r0, #-2302]	; 0xfffff702
    8938:	eorsvs	lr, sp, r2
    893c:	andsle	r4, r4, r6, asr #10
    8940:	ldrtmi	r3, [r7], -r4, lsl #12
    8944:	stccs	8, cr6, [r0], {52}	; 0x34
    8948:			; <UNDEFINED> instruction: 0x4620d0f7
    894c:			; <UNDEFINED> instruction: 0xf7f96924
    8950:	stccs	8, cr14, [r0], {164}	; 0xa4
    8954:	udf	#3353	; 0xd19
    8958:	addcs	r2, r0, r4, lsl #2
    895c:	stmda	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8960:	ldrbtmi	r4, [sl], #-2698	; 0xfffff576
    8964:	stmdacs	r0, {r4, r6, r7, sl, sp, lr}
    8968:	bmi	fe27cae8 <mbtowc@plt+0xfe27abd0>
    896c:	movwcs	r4, #1146	; 0x47a
    8970:			; <UNDEFINED> instruction: 0xf1029300
    8974:	subscc	r0, r4, #80, 6	; 0x40000001
    8978:	ldrbtmi	r4, [r9], #-2438	; 0xfffff67a
    897c:			; <UNDEFINED> instruction: 0xf7fc9806
    8980:	ldrdls	pc, [r3], -pc	; <UNPREDICTABLE>
    8984:	eorsle	r2, ip, r0, lsl #16
    8988:	movwls	r2, #21249	; 0x5301
    898c:			; <UNDEFINED> instruction: 0xf1a4ac0c
    8990:	blmi	fe04b5a8 <mbtowc@plt+0xfe049690>
    8994:	movwls	r4, #29819	; 0x747b
    8998:			; <UNDEFINED> instruction: 0xf6409a03
    899c:			; <UNDEFINED> instruction: 0x465871ff
    89a0:	stm	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    89a4:	tstcs	r0, r0, asr r3
    89a8:	strmi	r9, [fp], -r0, lsl #2
    89ac:	andeq	pc, r8, #164, 2	; 0x29
    89b0:			; <UNDEFINED> instruction: 0xf7fa4658
    89b4:	stmdacs	r8, {r0, r1, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    89b8:	blls	180178 <mbtowc@plt+0x17e260>
    89bc:	subsle	r2, r4, r0, lsl #22
    89c0:	stcpl	8, cr15, [r8], {84}	; 0x54
    89c4:	lsrlt	r6, r8, #17
    89c8:	ldrbtmi	r4, [r9], #-2420	; 0xfffff68c
    89cc:	stmda	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    89d0:	stmiavs	r8!, {r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    89d4:	ldmdbmi	r2!, {r3, r5, r6, r8, ip, sp, pc}^
    89d8:			; <UNDEFINED> instruction: 0xf7f94479
    89dc:	stmdblt	r0, {r2, r3, r4, fp, sp, lr, pc}^
    89e0:	teqlt	r0, r8, lsr #20
    89e4:	ldrbtmi	r4, [r9], #-2415	; 0xfffff691
    89e8:	ldmda	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    89ec:	stmdacs	r0, {r0, r2, ip, pc}
    89f0:	blmi	1b7cd40 <mbtowc@plt+0x1b7ae28>
    89f4:	ldmpl	r3, {r2, r9, fp, ip, pc}^
    89f8:	teqlt	fp, #1769472	; 0x1b0000
    89fc:			; <UNDEFINED> instruction: 0xf7f99803
    8a00:			; <UNDEFINED> instruction: 0xf50de9e4
    8a04:	movwcc	r5, #50049	; 0xc381
    8a08:	ldrbtmi	r4, [r9], #-2408	; 0xfffff698
    8a0c:	stmpl	sl, {r0, r2, r3, r4, r6, r9, fp, lr}
    8a10:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    8a14:			; <UNDEFINED> instruction: 0xf04f4051
    8a18:			; <UNDEFINED> instruction: 0xf0400200
    8a1c:			; <UNDEFINED> instruction: 0xf50d80ad
    8a20:	andlt	r5, r5, r1, lsl #27
    8a24:	svchi	0x00f0e8bd
    8a28:	stmdbls	r4, {r0, r5, r6, r8, r9, fp, lr}
    8a2c:	bmi	185ed60 <mbtowc@plt+0x185ce48>
    8a30:	vst2.32	{d21-d22}, [pc], r8
    8a34:	andls	r7, r0, #0, 4
    8a38:	bmi	17e2aac <mbtowc@plt+0x17e0b94>
    8a3c:	tstcs	r1, sl, ror r4
    8a40:			; <UNDEFINED> instruction: 0xf7f96800
    8a44:			; <UNDEFINED> instruction: 0x2001e9b6
    8a48:	blx	1c84a7a <mbtowc@plt+0x1c82b62>
    8a4c:			; <UNDEFINED> instruction: 0x46114b58
    8a50:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8a54:	stmpl	sl, {r0, r1, r2, r4, r6, r9, fp, lr}
    8a58:	bls	1a2aa0 <mbtowc@plt+0x1a0b88>
    8a5c:	bmi	15ed264 <mbtowc@plt+0x15eb34c>
    8a60:	tstcs	r1, sl, ror r4
    8a64:	stmib	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8a68:	movwcs	lr, #1992	; 0x7c8
    8a6c:	stccc	8, cr15, [ip], {68}	; 0x44
    8a70:	stccc	8, cr15, [r8], {84}	; 0x54
    8a74:	stmdacs	r0, {r3, r4, r9, fp, sp, lr}
    8a78:	stmdavc	r3, {r1, r2, r3, r7, ip, lr, pc}
    8a7c:	addle	r2, fp, r0, lsl #22
    8a80:			; <UNDEFINED> instruction: 0xf1a42200
    8a84:			; <UNDEFINED> instruction: 0xf7f9010c
    8a88:			; <UNDEFINED> instruction: 0x4606e97c
    8a8c:	stmdbcs	r0, {r0, r1, r2, r3, r9, sl, lr}
    8a90:			; <UNDEFINED> instruction: 0xf1b0bf08
    8a94:			; <UNDEFINED> instruction: 0xf43f3fff
    8a98:			; <UNDEFINED> instruction: 0xf854af7f
    8a9c:	blcs	17ad4 <mbtowc@plt+0x15bbc>
    8aa0:	svcge	0x007af43f
    8aa4:	blcs	26b18 <mbtowc@plt+0x24c00>
    8aa8:	svcge	0x0076f47f
    8aac:	adcscs	pc, r7, #74448896	; 0x4700000
    8ab0:	movwcs	pc, #11168	; 0x2ba0	; <UNPREDICTABLE>
    8ab4:	strbeq	pc, [r6, #962]	; 0x3c2	; <UNPREDICTABLE>
    8ab8:			; <UNDEFINED> instruction: 0xf8d39b07
    8abc:			; <UNDEFINED> instruction: 0xf859904c
    8ac0:	cmplt	r9, r5, lsr #32
    8ac4:	movwcs	lr, #2513	; 0x9d1
    8ac8:	svclt	0x000842bb
    8acc:			; <UNDEFINED> instruction: 0xf43f42b2
    8ad0:	stmdbvs	r9, {r0, r1, r5, r6, r8, r9, sl, fp, sp, pc}
    8ad4:	mvnsle	r2, r0, lsl #18
    8ad8:	stccc	8, cr15, [r8], {84}	; 0x54
    8adc:	stmdacs	r0, {r3, r4, r7, fp, sp, lr}
    8ae0:	svcge	0x005af43f
    8ae4:	blcs	26af8 <mbtowc@plt+0x24be0>
    8ae8:	svcge	0x0056f43f
    8aec:	tstcs	r0, sl, lsl #4
    8af0:	svc	0x00a2f7f8
    8af4:	movwcs	r4, #1666	; 0x682
    8af8:	stccc	8, cr15, [ip], {68}	; 0x44
    8afc:	stccc	8, cr15, [r8], {84}	; 0x54
    8b00:	stmdacs	r0, {r3, r4, r6, r7, fp, sp, lr}
    8b04:	svcge	0x0048f43f
    8b08:	blcs	26b1c <mbtowc@plt+0x24c04>
    8b0c:	svcge	0x0044f43f
    8b10:			; <UNDEFINED> instruction: 0xf1a42210
    8b14:			; <UNDEFINED> instruction: 0xf7f9010c
    8b18:	pkhtbmi	lr, r0, sl, asr #17
    8b1c:	svccc	0x00fff1b0
    8b20:	svcge	0x003af43f
    8b24:	stccc	8, cr15, [ip], {84}	; 0x54
    8b28:			; <UNDEFINED> instruction: 0xf43f2b00
    8b2c:	ldmdavc	fp, {r0, r2, r4, r5, r8, r9, sl, fp, sp, pc}
    8b30:			; <UNDEFINED> instruction: 0xf47f2b00
    8b34:	andscs	sl, r8, r1, lsr pc
    8b38:	stm	r0, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8b3c:	stmib	r0, {r3, r4, r6, r8, ip, sp, pc}^
    8b40:			; <UNDEFINED> instruction: 0xf8c06700
    8b44:			; <UNDEFINED> instruction: 0xf8c0800c
    8b48:			; <UNDEFINED> instruction: 0xf859a008
    8b4c:	tstvs	r2, r5, lsr #32
    8b50:	eoreq	pc, r5, r9, asr #16
    8b54:	blmi	5c27dc <mbtowc@plt+0x5c08c4>
    8b58:	stmiapl	fp, {r2, r8, fp, ip, pc}^
    8b5c:	stmpl	r8, {r0, r2, r4, r9, fp, lr}
    8b60:	andls	r2, r0, #24, 4	; 0x80000001
    8b64:	bmi	5a2bd8 <mbtowc@plt+0x5a0cc0>
    8b68:	tstcs	r1, sl, ror r4
    8b6c:			; <UNDEFINED> instruction: 0xf7f96800
    8b70:	andcs	lr, r1, r0, lsr #18
    8b74:	blx	ff704ba4 <mbtowc@plt+0xff702c8c>
    8b78:	svc	0x00e2f7f8
    8b7c:	andeq	r7, r2, sl, lsr #5
    8b80:	muleq	r2, lr, r2
    8b84:	andeq	r0, r0, r4, lsr r2
    8b88:	muleq	r2, lr, sl
    8b8c:	andeq	r7, r2, r6, ror #20
    8b90:	andeq	r7, r2, ip, asr sl
    8b94:	andeq	r1, r1, r6, asr #20
    8b98:	andeq	r7, r2, r4, lsr sl
    8b9c:	strdeq	r2, [r1], -lr
    8ba0:	strdeq	r2, [r1], -r8
    8ba4:	andeq	r2, r1, sl, ror #8
    8ba8:	muleq	r0, r8, r2
    8bac:	andeq	r7, r2, lr, lsr #3
    8bb0:	andeq	r0, r0, r0, ror #4
    8bb4:	andeq	r0, r0, r8, asr #5
    8bb8:	andeq	r2, r1, r8, asr r8
    8bbc:	strdeq	r2, [r1], -r8
    8bc0:	andeq	r2, r1, r0, ror r7
    8bc4:	svcmi	0x00f0e92d
    8bc8:	cfstr32pl	mvfx15, [r2, #692]	; 0x2b4
    8bcc:	andls	fp, r3, r5, lsl #1
    8bd0:			; <UNDEFINED> instruction: 0xf8df9105
    8bd4:	ldrbtmi	fp, [fp], #1296	; 0x510
    8bd8:	orrpl	pc, r2, #54525952	; 0x3400000
    8bdc:			; <UNDEFINED> instruction: 0xf8df330c
    8be0:	ldrbtmi	r0, [r8], #-1288	; 0xfffffaf8
    8be4:	strne	pc, [r4, #-2271]	; 0xfffff721
    8be8:	stmdavs	r9, {r0, r6, fp, ip, lr}
    8bec:			; <UNDEFINED> instruction: 0xf04f6019
    8bf0:			; <UNDEFINED> instruction: 0xf8df0100
    8bf4:	ldrbtmi	r3, [fp], #-1276	; 0xfffffb04
    8bf8:			; <UNDEFINED> instruction: 0xb1de6d9e
    8bfc:	rsbsle	r2, ip, r0, lsl #20
    8c00:	ldrbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    8c04:	cfldrdvs	mvd4, [fp, #492]	; 0x1ec
    8c08:	vldmdble	r6!, {d18-d17}
    8c0c:	bl	19a4e8 <mbtowc@plt+0x1985d0>
    8c10:	strcs	r0, [r0, -r3, lsl #13]
    8c14:			; <UNDEFINED> instruction: 0xf845e003
    8c18:	adcsmi	r7, r5, #4, 24	; 0x400
    8c1c:			; <UNDEFINED> instruction: 0xf855d06d
    8c20:			; <UNDEFINED> instruction: 0x2c004b04
    8c24:			; <UNDEFINED> instruction: 0x4620d0f7
    8c28:			; <UNDEFINED> instruction: 0xf7f86aa4
    8c2c:	stccs	15, cr14, [r0], {54}	; 0x36
    8c30:	udf	#3353	; 0xd19
    8c34:	strbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    8c38:	addcs	r4, r0, #2063597568	; 0x7b000000
    8c3c:			; <UNDEFINED> instruction: 0xf8df65da
    8c40:	ldrbtmi	r1, [r9], #-1212	; 0xfffffb44
    8c44:			; <UNDEFINED> instruction: 0xf7f96e18
    8c48:	strmi	lr, [r7], -r8, lsl #18
    8c4c:	suble	r2, r8, r0, lsl #16
    8c50:	svcne	0x002cad14
    8c54:	strthi	pc, [r8], #2271	; 0x8df
    8c58:			; <UNDEFINED> instruction: 0xf8df44f8
    8c5c:	ldrbtmi	r9, [r9], #1192	; 0x4a8
    8c60:			; <UNDEFINED> instruction: 0xf640463a
    8c64:			; <UNDEFINED> instruction: 0x462071ff
    8c68:	svc	0x001cf7f8
    8c6c:	eorsle	r2, r5, r0, lsl #16
    8c70:	mrsls	r2, (UNDEF: 16)
    8c74:			; <UNDEFINED> instruction: 0xf1a5460b
    8c78:	strtmi	r0, [r0], -r8, lsl #4
    8c7c:	mrc2	7, 1, pc, cr2, cr10, {7}
    8c80:	mvnle	r2, r3, lsl #16
    8c84:	stcvs	8, cr15, [r8], {85}	; 0x55
    8c88:	stmdacs	r0, {r4, r5, fp, sp, lr}
    8c8c:	strbmi	sp, [r1], -r8, ror #1
    8c90:	mcr	7, 6, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
    8c94:	mvnle	r2, r0, lsl #16
    8c98:	stmdacs	r0, {r4, r5, r6, fp, sp, lr}
    8c9c:	strbmi	sp, [r9], -r0, ror #1
    8ca0:	mrc	7, 5, APSR_nzcv, cr8, cr8, {7}
    8ca4:	bicsle	r2, fp, r0, lsl #16
    8ca8:	stmdacs	r0, {r4, r5, r7, fp, sp, lr}
    8cac:	stmdavc	r3, {r3, r4, r6, r7, ip, lr, pc}
    8cb0:	sbcsle	r2, r5, r0, lsl #22
    8cb4:	tstcs	r0, sl, lsl #4
    8cb8:	mrc	7, 5, APSR_nzcv, cr14, cr8, {7}
    8cbc:	svclt	0x00d81e02
    8cc0:			; <UNDEFINED> instruction: 0xf8df2280
    8cc4:	ldrbtmi	r3, [fp], #-1092	; 0xfffffbbc
    8cc8:	addsmi	r6, sl, #14016	; 0x36c0
    8ccc:	subseq	sp, fp, r6, lsl #26
    8cd0:	blle	fff19724 <mbtowc@plt+0xfff1780c>
    8cd4:	ldrtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    8cd8:	ldrbvs	r4, [r3, #1146]	; 0x47a
    8cdc:			; <UNDEFINED> instruction: 0xf7f94638
    8ce0:			; <UNDEFINED> instruction: 0xf8dfe874
    8ce4:	ldrbtmi	r4, [ip], #-1068	; 0xfffffbd4
    8ce8:	smlattcs	r4, r5, sp, r6
    8cec:			; <UNDEFINED> instruction: 0xf7f84628
    8cf0:	strvs	lr, [r0, #3706]!	; 0xe7a
    8cf4:			; <UNDEFINED> instruction: 0xf0002800
    8cf8:			; <UNDEFINED> instruction: 0xf8df8146
    8cfc:	ldrbtmi	r2, [sl], #-1048	; 0xfffffbe8
    8d00:	movwls	r2, #768	; 0x300
    8d04:	msreq	SPSR_s, #-2147483648	; 0x80000000
    8d08:			; <UNDEFINED> instruction: 0xf8df3268
    8d0c:	ldrbtmi	r1, [r9], #-1036	; 0xfffffbf4
    8d10:			; <UNDEFINED> instruction: 0xf7fc9803
    8d14:	pkhbtmi	pc, r2, r5, lsl #18	; <UNPREDICTABLE>
    8d18:			; <UNDEFINED> instruction: 0xf0002800
    8d1c:			; <UNDEFINED> instruction: 0xf04f81ce
    8d20:			; <UNDEFINED> instruction: 0xac14090c
    8d24:	stmdaeq	r4, {r2, r5, r7, r8, ip, sp, lr, pc}
    8d28:	ldrbtmi	r4, [pc], #-4092	; 8d30 <mbtowc@plt+0x6e18>
    8d2c:	ldrbtmi	r4, [fp], #-3068	; 0xfffff404
    8d30:	ldrbmi	r9, [r2], -r4, lsl #6
    8d34:	mvnsvc	pc, r0, asr #12
    8d38:			; <UNDEFINED> instruction: 0xf7f84640
    8d3c:	stmdacs	r0, {r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    8d40:			; <UNDEFINED> instruction: 0x81b8f000
    8d44:	svceq	0x000cf1b9
    8d48:	cmnhi	r7, r0	; <UNPREDICTABLE>
    8d4c:	movwls	r2, #768	; 0x300
    8d50:	andeq	pc, r8, #164, 2	; 0x29
    8d54:	ldrbtmi	r4, [r9], #-2547	; 0xfffff60d
    8d58:			; <UNDEFINED> instruction: 0xf7fa4640
    8d5c:	strmi	pc, [r1, #3523]	; 0xdc3
    8d60:	movwcs	sp, #3303	; 0xce7
    8d64:	stccc	8, cr15, [ip], {68}	; 0x44
    8d68:	stccc	8, cr15, [r8], {84}	; 0x54
    8d6c:	stmdacs	r0, {r3, r4, r6, fp, sp, lr}
    8d70:	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r7, ip, lr, pc}
    8d74:	sbcsle	r2, ip, r0, lsl #22
    8d78:			; <UNDEFINED> instruction: 0xf1a42210
    8d7c:			; <UNDEFINED> instruction: 0xf7f8010c
    8d80:	strmi	lr, [r5], -r6, lsr #31
    8d84:	svccc	0x00fff1b0
    8d88:			; <UNDEFINED> instruction: 0xf854d0d3
    8d8c:	blcs	17dc4 <mbtowc@plt+0x15eac>
    8d90:	ldmdavc	fp, {r0, r1, r2, r3, r6, r7, ip, lr, pc}
    8d94:	bicle	r2, ip, r0, lsl #22
    8d98:	stccc	8, cr15, [ip], {68}	; 0x44
    8d9c:	stccc	8, cr15, [r8], {84}	; 0x54
    8da0:	stmdacs	r0, {r3, r4, r7, fp, sp, lr}
    8da4:	stmdavc	r3, {r0, r2, r6, r7, ip, lr, pc}
    8da8:	sbcle	r2, r2, r0, lsl #22
    8dac:			; <UNDEFINED> instruction: 0xf1a42210
    8db0:			; <UNDEFINED> instruction: 0xf7f8010c
    8db4:	andls	lr, sl, ip, lsl #31
    8db8:	svccc	0x00fff1b0
    8dbc:			; <UNDEFINED> instruction: 0xf854d0b9
    8dc0:	blcs	17df8 <mbtowc@plt+0x15ee0>
    8dc4:	ldmdavc	fp, {r0, r2, r4, r5, r7, ip, lr, pc}
    8dc8:			; <UNDEFINED> instruction: 0xd1b22b00
    8dcc:	stccc	8, cr15, [ip], {68}	; 0x44
    8dd0:	stccc	8, cr15, [r8], {84}	; 0x54
    8dd4:	stmdacs	r0, {r3, r4, r6, r7, fp, sp, lr}
    8dd8:	stmdavc	r3, {r0, r1, r3, r5, r7, ip, lr, pc}
    8ddc:	adcle	r2, r8, r0, lsl #22
    8de0:			; <UNDEFINED> instruction: 0xf1a42210
    8de4:			; <UNDEFINED> instruction: 0xf7f8010c
    8de8:	andls	lr, fp, r2, ror pc
    8dec:	svccc	0x00fff1b0
    8df0:			; <UNDEFINED> instruction: 0xf854d09f
    8df4:	blcs	17e2c <mbtowc@plt+0x15f14>
    8df8:	ldmdavc	fp, {r0, r1, r3, r4, r7, ip, lr, pc}
    8dfc:	orrsle	r2, r8, r0, lsl #22
    8e00:	stccc	8, cr15, [ip], {68}	; 0x44
    8e04:	stccc	8, cr15, [r8], {84}	; 0x54
    8e08:	stmdacs	r0, {r3, r4, r8, fp, sp, lr}
    8e0c:	stmdavc	r3, {r0, r4, r7, ip, lr, pc}
    8e10:	addle	r2, lr, r0, lsl #22
    8e14:			; <UNDEFINED> instruction: 0xf1a42210
    8e18:			; <UNDEFINED> instruction: 0xf7f8010c
    8e1c:	andls	lr, ip, r8, asr pc
    8e20:	svccc	0x00fff1b0
    8e24:			; <UNDEFINED> instruction: 0xf854d085
    8e28:	blcs	17e60 <mbtowc@plt+0x15f48>
    8e2c:	ldmdavc	fp, {r0, r7, ip, lr, pc}
    8e30:			; <UNDEFINED> instruction: 0xf47f2b00
    8e34:			; <UNDEFINED> instruction: 0xf844af7e
    8e38:			; <UNDEFINED> instruction: 0xf8543c0c
    8e3c:	ldmdbvs	r8, {r3, sl, fp, ip, sp}^
    8e40:			; <UNDEFINED> instruction: 0xf43f2800
    8e44:	stmdavc	r3, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    8e48:			; <UNDEFINED> instruction: 0xf43f2b00
    8e4c:	andscs	sl, r0, #456	; 0x1c8
    8e50:	smlatbeq	ip, r4, r1, pc	; <UNPREDICTABLE>
    8e54:	svc	0x003af7f8
    8e58:			; <UNDEFINED> instruction: 0xf1b0900d
    8e5c:			; <UNDEFINED> instruction: 0xf43f3fff
    8e60:			; <UNDEFINED> instruction: 0xf854af68
    8e64:	blcs	17e9c <mbtowc@plt+0x15f84>
    8e68:	svcge	0x0063f43f
    8e6c:	blcs	26ee0 <mbtowc@plt+0x24fc8>
    8e70:	svcge	0x005ff47f
    8e74:	stccc	8, cr15, [ip], {68}	; 0x44
    8e78:	stccc	8, cr15, [r8], {84}	; 0x54
    8e7c:	stmdacs	r0, {r3, r4, r7, r8, fp, sp, lr}
    8e80:	svcge	0x0057f43f
    8e84:	blcs	26e98 <mbtowc@plt+0x24f80>
    8e88:	svcge	0x0053f43f
    8e8c:			; <UNDEFINED> instruction: 0xf1a42210
    8e90:			; <UNDEFINED> instruction: 0xf7f8010c
    8e94:	andls	lr, lr, ip, lsl pc
    8e98:	svccc	0x00fff1b0
    8e9c:	svcge	0x0049f43f
    8ea0:	stccc	8, cr15, [ip], {84}	; 0x54
    8ea4:			; <UNDEFINED> instruction: 0xf43f2b00
    8ea8:	ldmdavc	fp, {r2, r6, r8, r9, sl, fp, sp, pc}
    8eac:			; <UNDEFINED> instruction: 0xf47f2b00
    8eb0:			; <UNDEFINED> instruction: 0xf844af40
    8eb4:			; <UNDEFINED> instruction: 0xf8543c0c
    8eb8:	ldmibvs	r8, {r3, sl, fp, ip, sp}^
    8ebc:			; <UNDEFINED> instruction: 0xf43f2800
    8ec0:	stmdavc	r3, {r3, r4, r5, r8, r9, sl, fp, sp, pc}
    8ec4:			; <UNDEFINED> instruction: 0xf43f2b00
    8ec8:	andscs	sl, r0, #52, 30	; 0xd0
    8ecc:	smlatbeq	ip, r4, r1, pc	; <UNPREDICTABLE>
    8ed0:	mrc	7, 7, APSR_nzcv, cr12, cr8, {7}
    8ed4:			; <UNDEFINED> instruction: 0xf1b0900f
    8ed8:			; <UNDEFINED> instruction: 0xf43f3fff
    8edc:			; <UNDEFINED> instruction: 0xf854af2a
    8ee0:	blcs	17f18 <mbtowc@plt+0x16000>
    8ee4:	svcge	0x0025f43f
    8ee8:	blcs	26f5c <mbtowc@plt+0x25044>
    8eec:	svcge	0x0021f47f
    8ef0:	stccc	8, cr15, [ip], {68}	; 0x44
    8ef4:	stccc	8, cr15, [r8], {84}	; 0x54
    8ef8:	stmdacs	r0, {r3, r4, r6, r8, r9, fp, sp, lr}
    8efc:	svcge	0x0019f43f
    8f00:	blcs	26f14 <mbtowc@plt+0x24ffc>
    8f04:	svcge	0x0015f43f
    8f08:			; <UNDEFINED> instruction: 0xf1a42200
    8f0c:			; <UNDEFINED> instruction: 0xf7f8010c
    8f10:	andls	lr, r6, r8, lsr pc
    8f14:	ldmib	sp, {r0, r1, r2, r8, ip, pc}^
    8f18:	blcs	11b38 <mbtowc@plt+0xfc20>
    8f1c:			; <UNDEFINED> instruction: 0xf1b2bf08
    8f20:			; <UNDEFINED> instruction: 0xf43f3fff
    8f24:			; <UNDEFINED> instruction: 0xf854af06
    8f28:	blcs	17f60 <mbtowc@plt+0x16048>
    8f2c:	svcge	0x0001f43f
    8f30:	blcs	26fa4 <mbtowc@plt+0x2508c>
    8f34:	mrcge	4, 7, APSR_nzcv, cr13, cr15, {3}
    8f38:	ldrbtmi	r4, [r9], #-2427	; 0xfffff685
    8f3c:	adcscs	pc, r7, r7, asr #12
    8f40:	blx	fe8efb62 <mbtowc@plt+0xfe8edc4a>
    8f44:	stmib	sp, {r8, r9, sp}^
    8f48:	blls	1d1b70 <mbtowc@plt+0x1cfc58>
    8f4c:	blx	2f77a <mbtowc@plt+0x2d862>
    8f50:	movwls	r2, #37635	; 0x9303
    8f54:	ldmeq	sl, {r3, r8, r9, fp, ip, pc}^
    8f58:	b	10afb84 <mbtowc@plt+0x10adc6c>
    8f5c:	sfmvs	f7, 2, [fp, #268]	; 0x10c
    8f60:	b	d7b6c <mbtowc@plt+0xd5c54>
    8f64:	stcvs	6, cr0, [fp, #8]
    8f68:			; <UNDEFINED> instruction: 0xf8539308
    8f6c:	ldrbmi	r1, [r8], -r6, lsr #32
    8f70:	ldmib	r1, {r0, r3, r4, r6, r8, r9, ip, sp, pc}^
    8f74:	ldmib	sp, {r8, r9, sp}^
    8f78:	strbmi	fp, [r3, #-3078]!	; 0xfffff3fa
    8f7c:	ldrbmi	fp, [sl, #-3848]	; 0xfffff0f8
    8f80:	bvs	fe27d0ec <mbtowc@plt+0xfe27b1d4>
    8f84:	blmi	1a82f5c <mbtowc@plt+0x1a81044>
    8f88:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    8f8c:			; <UNDEFINED> instruction: 0xf85b4a68
    8f90:	adceq	r0, sp, r2
    8f94:	ldmdavs	fp, {r8, sl, ip, pc}
    8f98:	ldrbtmi	r4, [sl], #-2662	; 0xfffff59a
    8f9c:	stmdavs	r0, {r0, r8, sp}
    8fa0:	svc	0x0006f7f8
    8fa4:			; <UNDEFINED> instruction: 0xf00a2001
    8fa8:	blmi	18472b8 <mbtowc@plt+0x18453a0>
    8fac:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    8fb0:	bmi	17e3024 <mbtowc@plt+0x17e110c>
    8fb4:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    8fb8:	bls	e3000 <mbtowc@plt+0xe10e8>
    8fbc:	bmi	17ad7c4 <mbtowc@plt+0x17ab8ac>
    8fc0:	tstcs	r1, sl, ror r4
    8fc4:	mrc	7, 7, APSR_nzcv, cr4, cr8, {7}
    8fc8:	sxtab16mi	lr, r3, r4
    8fcc:			; <UNDEFINED> instruction: 0xf7f82030
    8fd0:	bicslt	lr, r8, r6, lsr lr
    8fd4:	andne	lr, r6, #3620864	; 0x374000
    8fd8:	andne	lr, r0, #192, 18	; 0x300000
    8fdc:	addvs	r9, r2, fp, lsl #20
    8fe0:	ldrhtcs	pc, [r0], -sp	; <UNPREDICTABLE>
    8fe4:	sbcvs	r6, r5, r2, lsl #2
    8fe8:	strhtcs	pc, [r8], -sp	; <UNPREDICTABLE>
    8fec:	bls	3a14fc <mbtowc@plt+0x39f5e4>
    8ff0:	bls	3e1600 <mbtowc@plt+0x3df6e8>
    8ff4:	bls	161704 <mbtowc@plt+0x15f7ec>
    8ff8:	bls	361808 <mbtowc@plt+0x35f8f0>
    8ffc:	stmdbls	r8, {r1, r6, r9, sp, lr}
    9000:	eorcs	pc, r6, r1, asr r8	; <UNPREDICTABLE>
    9004:			; <UNDEFINED> instruction: 0xf8416282
    9008:	ldr	r0, [r2], r6, lsr #32
    900c:			; <UNDEFINED> instruction: 0xf85b4b47
    9010:	bmi	11d5024 <mbtowc@plt+0x11d310c>
    9014:	andeq	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    9018:	andls	r2, r0, #48, 4
    901c:	bmi	11e3090 <mbtowc@plt+0x11e1178>
    9020:	tstcs	r1, sl, ror r4
    9024:			; <UNDEFINED> instruction: 0xf7f86800
    9028:	andcs	lr, r1, r4, asr #29
    902c:			; <UNDEFINED> instruction: 0xf87ff00a
    9030:	stmdbeq	lr, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9034:			; <UNDEFINED> instruction: 0x4683e67d
    9038:	tstcs	r0, fp, ror r6
    903c:	strmi	r9, [fp], -r0, lsl #2
    9040:	andeq	pc, r8, #164, 2	; 0x29
    9044:			; <UNDEFINED> instruction: 0xf7fa4640
    9048:	stmdacs	fp, {r0, r2, r3, r6, sl, fp, ip, sp, lr, pc}
    904c:	mrcge	7, 3, APSR_nzcv, cr1, cr15, {3}
    9050:	stcpl	8, cr15, [r8], {84}	; 0x54
    9054:	teqlt	r0, #104, 16	; 0x680000
    9058:			; <UNDEFINED> instruction: 0xf7f84639
    905c:	bllt	4443d4 <mbtowc@plt+0x4424bc>
    9060:	movwlt	r6, #2216	; 0x8a8
    9064:			; <UNDEFINED> instruction: 0xf7f89904
    9068:	stmiblt	r0!, {r1, r2, r4, r6, r7, sl, fp, sp, lr, pc}^
    906c:	bicslt	r6, r0, r8, ror #17
    9070:	ldrbtmi	r4, [r9], #-2355	; 0xfffff6cd
    9074:	stcl	7, cr15, [lr], {248}	; 0xf8
    9078:	stmdbvs	r8!, {r3, r5, r7, r8, fp, ip, sp, pc}
    907c:	ldmdbmi	r1!, {r3, r4, r7, r8, ip, sp, pc}
    9080:			; <UNDEFINED> instruction: 0xf7f84479
    9084:	ldmdblt	r0!, {r3, r6, r7, sl, fp, sp, lr, pc}^
    9088:	cmnlt	r0, r8, ror #18
    908c:	ldrbtmi	r4, [r9], #-2350	; 0xfffff6d2
    9090:	stcl	7, cr15, [r0], {248}	; 0xf8
    9094:	bvs	ffa3757c <mbtowc@plt+0xffa35664>
    9098:	stmdbmi	ip!, {r3, r5, r8, ip, sp, pc}
    909c:			; <UNDEFINED> instruction: 0xf7f84479
    90a0:	stmdacs	r0, {r1, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    90a4:	blmi	abd3bc <mbtowc@plt+0xabb4a4>
    90a8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    90ac:	blcs	23120 <mbtowc@plt+0x21208>
    90b0:	svcge	0x007bf43f
    90b4:			; <UNDEFINED> instruction: 0xf7f84650
    90b8:			; <UNDEFINED> instruction: 0xf50dee88
    90bc:	movwcc	r5, #50050	; 0xc382
    90c0:	ldrbtmi	r4, [r9], #-2340	; 0xfffff6dc
    90c4:	stmpl	sl, {r0, r3, r9, fp, lr}
    90c8:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    90cc:			; <UNDEFINED> instruction: 0xf04f4051
    90d0:	mrsle	r0, R12_usr
    90d4:	cfstr32pl	mvfx15, [r2, #52]	; 0x34
    90d8:	pop	{r0, r2, ip, sp, pc}
    90dc:			; <UNDEFINED> instruction: 0xf7f88ff0
    90e0:	svclt	0x0000ed30
    90e4:	andeq	r6, r2, r2, ror #31
    90e8:	ldrdeq	r6, [r2], -r6	; <UNPREDICTABLE>
    90ec:	andeq	r0, r0, r4, lsr r2
    90f0:	ldrdeq	r7, [r2], -r2
    90f4:	andeq	r7, r2, r4, asr #15
    90f8:	muleq	r2, r0, r7
    90fc:	andeq	r1, r1, lr, ror r7
    9100:			; <UNDEFINED> instruction: 0x000126b0
    9104:			; <UNDEFINED> instruction: 0x000126b6
    9108:	andeq	r7, r2, r2, lsl #14
    910c:	strdeq	r7, [r2], -r0
    9110:	andeq	r7, r2, r2, ror #13
    9114:	andeq	r7, r2, sl, asr #13
    9118:			; <UNDEFINED> instruction: 0x000116b2
    911c:	andeq	r2, r1, lr, lsr #4
    9120:	andeq	r2, r1, sl, lsr r2
    9124:	andeq	r2, r1, sl, ror r8
    9128:	andeq	r7, r2, lr, lsl #9
    912c:	andeq	r0, r0, r0, ror #4
    9130:	andeq	r0, r0, r8, asr #5
    9134:	andeq	r2, r1, r2, lsl #7
    9138:	muleq	r1, r8, lr
    913c:	andeq	r2, r1, ip, asr #6
    9140:	andeq	r1, r1, r2, lsl #30
    9144:	ldrdeq	r2, [r1], -r4
    9148:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    914c:	ldrdeq	r1, [r1], -ip
    9150:	muleq	r0, r8, r2
    9154:	strdeq	r6, [r2], -r6	; <UNPREDICTABLE>
    9158:	svcmi	0x00f0e92d
    915c:	strmi	fp, [r8], r3, lsl #1
    9160:	movwls	r4, #5778	; 0x1692
    9164:	andsvs	r2, pc, r0, lsl #14
    9168:	stmibeq	r1, {r8, r9, fp, sp, lr, pc}
    916c:			; <UNDEFINED> instruction: 0xf8df463c
    9170:	ldrbtmi	fp, [fp], #160	; 0xa0
    9174:	blls	811f8 <mbtowc@plt+0x7f2e0>
    9178:	andhi	pc, r0, r3, asr #17
    917c:	andlt	r4, r3, r0, lsr #12
    9180:	svchi	0x00f0e8bd
    9184:			; <UNDEFINED> instruction: 0x4628213a
    9188:	stc	7, cr15, [ip, #992]!	; 0x3e0
    918c:			; <UNDEFINED> instruction: 0xe7f5bb70
    9190:	ldrtmi	r1, [r0], #-3192	; 0xfffff388
    9194:	ldcl	7, cr15, [r2, #-992]	; 0xfffffc20
    9198:	eor	r4, pc, r4, lsl #12
    919c:			; <UNDEFINED> instruction: 0x46294632
    91a0:			; <UNDEFINED> instruction: 0xf7f819e0
    91a4:	ldrtmi	lr, [lr], #-3560	; 0xfffff218
    91a8:	movwcs	r1, #3191	; 0xc77
    91ac:			; <UNDEFINED> instruction: 0xf10855a3
    91b0:	strbmi	r0, [r2, #2049]	; 0x801
    91b4:	ldrbmi	sp, [r0, #3554]	; 0xde2
    91b8:			; <UNDEFINED> instruction: 0xf859dae0
    91bc:	vstrcs	d5, [r0, #-16]
    91c0:	stmdavc	fp!, {r2, r3, r4, r6, r7, ip, lr, pc}
    91c4:	sbcsle	r2, r9, r0, lsl #22
    91c8:			; <UNDEFINED> instruction: 0xf7f84628
    91cc:	strmi	lr, [r6], -r6, lsl #27
    91d0:	sbcsle	r2, r3, r0, lsl #16
    91d4:			; <UNDEFINED> instruction: 0x46284659
    91d8:	ldc	7, cr15, [ip], {248}	; 0xf8
    91dc:	sbcle	r2, sl, r0, lsl #16
    91e0:	strtmi	r2, [r8], -lr, lsr #2
    91e4:	ldcl	7, cr15, [lr, #-992]!	; 0xfffffc20
    91e8:	sbcle	r2, fp, r0, lsl #16
    91ec:	sbcle	r2, pc, r0, lsl #24
    91f0:	ldrtmi	r1, [r1], #-3193	; 0xfffff387
    91f4:			; <UNDEFINED> instruction: 0xf7f84620
    91f8:			; <UNDEFINED> instruction: 0x4604ecb0
    91fc:	adcsle	r2, sp, r0, lsl #24
    9200:	sbcle	r2, fp, r0, lsl #30
    9204:	eorcs	r1, ip, #3719168	; 0x38c000
    9208:	stccs	8, cr15, [r1], {3}
    920c:	svclt	0x0000e7c6
    9210:	andeq	r2, r1, sl, lsr #4
    9214:	svclt	0x00182900
    9218:	suble	r2, r3, r0, lsl #16
    921c:	ldrbmi	lr, [r0, sp, lsr #18]!
    9220:	strmi	r4, [r9], r0, lsl #13
    9224:	ldcl	7, cr15, [r8, #-992]	; 0xfffffc20
    9228:	movwcs	r4, #5638	; 0x1606
    922c:	eorsle	r2, sp, r0, lsl #16
    9230:			; <UNDEFINED> instruction: 0xf7f84648
    9234:			; <UNDEFINED> instruction: 0x4607ed52
    9238:			; <UNDEFINED> instruction: 0xb3b82301
    923c:	strbmi	r2, [r8], -ip, lsr #2
    9240:	ldcl	7, cr15, [r0, #-992]	; 0xfffffc20
    9244:			; <UNDEFINED> instruction: 0xb1284605
    9248:			; <UNDEFINED> instruction: 0xf04f464c
    924c:	ldrtmi	r0, [r9], #2604	; 0xa2c
    9250:	and	r4, ip, pc, lsr #12
    9254:	svclt	0x001842be
    9258:			; <UNDEFINED> instruction: 0xd1272301
    925c:	strbmi	r4, [r0], -r9, asr #12
    9260:	bl	ff647248 <mbtowc@plt+0xff645330>
    9264:	eor	r4, r1, r3, lsl #12
    9268:	ldmdblt	r3!, {r0, r1, r3, r5, fp, ip, sp, lr}^
    926c:	mvnlt	r4, ip, lsr r6
    9270:			; <UNDEFINED> instruction: 0xb1ab7823
    9274:	addsmi	r1, r6, #43008	; 0xa800
    9278:			; <UNDEFINED> instruction: 0x4621d1f6
    927c:			; <UNDEFINED> instruction: 0xf7f84640
    9280:			; <UNDEFINED> instruction: 0x4603ee1c
    9284:	mvnle	r2, r0, lsl #16
    9288:	stclne	0, cr14, [ip], #-64	; 0xffffffc0
    928c:			; <UNDEFINED> instruction: 0x46204651
    9290:	stc	7, cr15, [r8, #-992]!	; 0xfffffc20
    9294:	stmdacs	r0, {r0, r2, r9, sl, lr}
    9298:	strbmi	fp, [sp], -ip, lsl #30
    929c:	ldrb	r4, [r7, r5, lsl #12]
    92a0:	and	r2, r3, r1, lsl #6
    92a4:	ldrmi	r2, [r8], -r1, lsl #6
    92a8:	movwcs	r4, #6000	; 0x1770
    92ac:	pop	{r3, r4, r9, sl, lr}
    92b0:	push	{r4, r5, r6, r7, r8, r9, sl, pc}
    92b4:			; <UNDEFINED> instruction: 0xf5ad4ff0
    92b8:	addlt	r5, r3, r3, lsl #27
    92bc:	stmiblt	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    92c0:			; <UNDEFINED> instruction: 0xf50d44fb
    92c4:	movwcc	r5, #17283	; 0x4383
    92c8:	stmibne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    92cc:			; <UNDEFINED> instruction: 0xf8df4479
    92d0:	stmpl	sl, {r2, r6, r7, r8, fp, sp}
    92d4:	andsvs	r6, sl, r2, lsl r8
    92d8:	andeq	pc, r0, #79	; 0x4f
    92dc:	ldmibcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    92e0:	mrcvs	4, 6, r4, cr11, cr11, {3}
    92e4:	svcne	0x001eb37b
    92e8:	ldmvc	lr!, {r0, r1, r8, sl, ip, sp, lr, pc}^
    92ec:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    92f0:	strtmi	lr, [r0], -r3, lsr #32
    92f4:	bl	ff4472dc <mbtowc@plt+0xff4453c4>
    92f8:			; <UNDEFINED> instruction: 0x462cb1dd
    92fc:	stmiavs	r0!, {r0, r2, r3, r5, r6, r9, fp, sp, lr}^
    9300:			; <UNDEFINED> instruction: 0xf7f8b108
    9304:	stmdbvs	r0!, {r1, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    9308:			; <UNDEFINED> instruction: 0xf7f8b108
    930c:	stmdbvs	r0!, {r1, r2, r6, r7, r8, r9, fp, sp, lr, pc}^
    9310:			; <UNDEFINED> instruction: 0xf7f8b108
    9314:	stmibvs	r0!, {r1, r6, r7, r8, r9, fp, sp, lr, pc}
    9318:			; <UNDEFINED> instruction: 0xf7f8b108
    931c:	stmibvs	r0!, {r1, r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
    9320:			; <UNDEFINED> instruction: 0xf7f8b108
    9324:	bvs	844214 <mbtowc@plt+0x8422fc>
    9328:	rscle	r2, r2, r0, lsl #16
    932c:	bl	fed47314 <mbtowc@plt+0xfed453fc>
    9330:			; <UNDEFINED> instruction: 0xf8c7e7df
    9334:	strbmi	r9, [r6, #-0]
    9338:	strcc	sp, [r4], -lr
    933c:	ldmdavs	r5!, {r0, r1, r2, r4, r5, r9, sl, lr}
    9340:	bicsle	r2, sl, r0, lsl #26
    9344:	strdcs	lr, [r4, -r5]
    9348:			; <UNDEFINED> instruction: 0xf7f82080
    934c:			; <UNDEFINED> instruction: 0xf8dfeb4c
    9350:	ldrbtmi	r2, [sl], #-2380	; 0xfffff6b4
    9354:	ldrdlt	r6, [r0, r0]!
    9358:	stmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    935c:	cmncc	r0, #2063597568	; 0x7b000000
    9360:	strcs	r9, [r0], -fp, lsl #6
    9364:	ldmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9368:	tstls	r1, #2063597568	; 0x7b000000
    936c:	ldmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9370:	tstls	r2, #2063597568	; 0x7b000000
    9374:	ldmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9378:	tstls	r5, #2063597568	; 0x7b000000
    937c:	andlt	pc, ip, sp, asr #17
    9380:			; <UNDEFINED> instruction: 0xf8dfe06a
    9384:			; <UNDEFINED> instruction: 0xf85b392c
    9388:			; <UNDEFINED> instruction: 0xf8df3003
    938c:			; <UNDEFINED> instruction: 0xf85b2928
    9390:	vst4.8	{d16-d19}, [pc], r2
    9394:	andls	r7, r0, #0, 4
    9398:			; <UNDEFINED> instruction: 0xf8df681b
    939c:	ldrbtmi	r2, [sl], #-2332	; 0xfffff6e4
    93a0:	stmdavs	r0, {r0, r8, sp}
    93a4:	stc	7, cr15, [r4, #-992]	; 0xfffffc20
    93a8:			; <UNDEFINED> instruction: 0xf0092001
    93ac:			; <UNDEFINED> instruction: 0xf855fec0
    93b0:	stmdavs	r0!, {r2, r3, sl, fp, lr}
    93b4:	suble	r2, r1, r0, lsl #16
    93b8:	stmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    93bc:			; <UNDEFINED> instruction: 0xf7f84479
    93c0:	stmdacs	r0, {r1, r3, r5, r8, r9, fp, sp, lr, pc}
    93c4:	stmibvs	r0!, {r1, r3, r4, r5, r8, ip, lr, pc}
    93c8:	eorsle	r2, r7, r0, lsl #16
    93cc:	ldmne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    93d0:			; <UNDEFINED> instruction: 0xf7f84479
    93d4:	bllt	fe24405c <mbtowc@plt+0xfe242144>
    93d8:	cmnlt	r8, #160, 20	; 0xa0000
    93dc:	stmiane	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    93e0:			; <UNDEFINED> instruction: 0xf7f84479
    93e4:	bllt	124404c <mbtowc@plt+0x1242134>
    93e8:	teqlt	r8, #224, 20	; 0xe0000
    93ec:	ldmne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    93f0:			; <UNDEFINED> instruction: 0xf7f84479
    93f4:	bllt	24403c <mbtowc@plt+0x242124>
    93f8:	mvnslt	r6, r0, lsr #22
    93fc:	stmiane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    9400:			; <UNDEFINED> instruction: 0xf7f84479
    9404:	stmiblt	r8, {r3, r8, r9, fp, sp, lr, pc}^
    9408:			; <UNDEFINED> instruction: 0xb1b86b60
    940c:	stmiane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    9410:			; <UNDEFINED> instruction: 0xf7f84479
    9414:	stmiblt	r8, {r8, r9, fp, sp, lr, pc}
    9418:	cmnlt	r8, r0, lsr #23
    941c:	ldmne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9420:			; <UNDEFINED> instruction: 0xf7f84479
    9424:	stmdblt	r8, {r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
    9428:	teqlt	r8, r0, ror #23
    942c:	stmiane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9430:			; <UNDEFINED> instruction: 0xf7f84479
    9434:	strdls	lr, [r9], -r0
    9438:	eorle	r2, fp, r0, lsl #16
    943c:	ldmcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    9440:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    9444:	blcs	234b8 <mbtowc@plt+0x215a0>
    9448:	stmdals	r4, {r0, r1, r2, r3, r5, r6, ip, lr, pc}
    944c:	ldc	7, cr15, [ip], #992	; 0x3e0
    9450:	cfmadd32cs	mvax0, mvfx3, mvfx2, mvfx1
    9454:	strhi	pc, [r5], #-0
    9458:			; <UNDEFINED> instruction: 0xf8539b0b
    945c:	movwls	r0, #47876	; 0xbb04
    9460:	movwls	r2, #768	; 0x300
    9464:			; <UNDEFINED> instruction: 0x46139a11
    9468:	rsbscc	r3, ip, #120, 6	; 0xe0000001
    946c:			; <UNDEFINED> instruction: 0xf7fb9912
    9470:	andls	pc, r4, r7, ror #26
    9474:	rscle	r2, fp, r0, lsl #16
    9478:	svclt	0x00142e00
    947c:	tstcs	r0, #603979776	; 0x24000000
    9480:	svclt	0x0014930a
    9484:			; <UNDEFINED> instruction: 0x2328231c
    9488:	movwcs	r9, #4879	; 0x130f
    948c:	ldcge	3, cr9, [sl, #-36]	; 0xffffffdc
    9490:	stmdaeq	r4, {r0, r2, r5, r7, r8, ip, sp, lr, pc}
    9494:			; <UNDEFINED> instruction: 0xf6409a04
    9498:			; <UNDEFINED> instruction: 0x464071ff
    949c:	bl	c7484 <mbtowc@plt+0xc556c>
    94a0:	sbcsle	r2, r2, r0, lsl #16
    94a4:	mrsls	r2, (UNDEF: 16)
    94a8:			; <UNDEFINED> instruction: 0xf1a5460b
    94ac:	strbmi	r0, [r0], -ip, lsl #4
    94b0:	blx	6474a0 <mbtowc@plt+0x645588>
    94b4:	blls	29acd8 <mbtowc@plt+0x298dc0>
    94b8:	sfmle	f4, 2, [fp], #524	; 0x20c
    94bc:	blcs	300e8 <mbtowc@plt+0x2e1d0>
    94c0:	cdpcs	0, 0, cr13, cr0, cr7, {2}
    94c4:	svcge	0x0073f43f
    94c8:	svclt	0x001c2e01
    94cc:	movwls	r2, #37632	; 0x9300
    94d0:			; <UNDEFINED> instruction: 0xf855d1e0
    94d4:	stmdavs	r0!, {r2, r3, sl, fp, lr}
    94d8:	adcle	r2, pc, r0, lsl #16
    94dc:	stmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    94e0:			; <UNDEFINED> instruction: 0xf7f84479
    94e4:	stmdacs	r0, {r3, r4, r7, r9, fp, sp, lr, pc}
    94e8:	stmdbvs	r0!, {r3, r5, r7, r8, ip, lr, pc}^
    94ec:	adcle	r2, r5, r0, lsl #16
    94f0:	ubfxne	pc, pc, #17, #17
    94f4:			; <UNDEFINED> instruction: 0xf7f84479
    94f8:	stmdacs	r0, {r1, r2, r3, r7, r9, fp, sp, lr, pc}
    94fc:	stmibvs	r0!, {r1, r2, r3, r4, r7, r8, ip, lr, pc}^
    9500:	addsle	r2, fp, r0, lsl #16
    9504:	ubfxne	pc, pc, #17, #1
    9508:			; <UNDEFINED> instruction: 0xf7f84479
    950c:	stmdacs	r0, {r2, r7, r9, fp, sp, lr, pc}
    9510:	bvs	83db68 <mbtowc@plt+0x83bc50>
    9514:	addsle	r2, r1, r0, lsl #16
    9518:			; <UNDEFINED> instruction: 0x17d0f8df
    951c:			; <UNDEFINED> instruction: 0xf7f84479
    9520:	andls	lr, r9, sl, ror sl
    9524:	orrle	r2, r9, r0, lsl #16
    9528:			; <UNDEFINED> instruction: 0xf8dfe7b4
    952c:	ldrmi	r3, [r1], -r4, lsl #15
    9530:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9534:			; <UNDEFINED> instruction: 0x277cf8df
    9538:	ldmdavs	r0, {r1, r3, r7, fp, ip, lr}
    953c:			; <UNDEFINED> instruction: 0xf8529a0b
    9540:	andls	r2, r0, #4, 24	; 0x400
    9544:	sbfxcs	pc, pc, #17, #9
    9548:	tstcs	r1, sl, ror r4
    954c:	ldc	7, cr15, [r0], #-992	; 0xfffffc20
    9550:	movwcs	lr, #1915	; 0x77b
    9554:	ldccc	8, cr15, [r0], {69}	; 0x45
    9558:	stccc	8, cr15, [ip], {85}	; 0x55
    955c:	ldmpl	r8, {r0, r1, r2, r3, r9, fp, ip, pc}
    9560:	addsle	r2, r7, r0, lsl #16
    9564:	blcs	27578 <mbtowc@plt+0x25660>
    9568:	andcs	sp, r0, #148	; 0x94
    956c:	tsteq	r0, r5, lsr #3	; <UNPREDICTABLE>
    9570:	stc	7, cr15, [r6], {248}	; 0xf8
    9574:	tstls	sp, ip
    9578:	ldrdeq	lr, [ip, -sp]
    957c:	svclt	0x00082900
    9580:	svccc	0x00fff1b0
    9584:			; <UNDEFINED> instruction: 0xf855d086
    9588:	blcs	185d0 <mbtowc@plt+0x166b8>
    958c:	ldmdavc	fp, {r1, r7, ip, lr, pc}
    9590:			; <UNDEFINED> instruction: 0xf47f2b00
    9594:			; <UNDEFINED> instruction: 0xf647af7f
    9598:			; <UNDEFINED> instruction: 0x460322b7
    959c:	movwcs	pc, #11171	; 0x2ba3	; <UNPREDICTABLE>
    95a0:	sbceq	pc, r6, #134217731	; 0x8000003
    95a4:	blls	56ddfc <mbtowc@plt+0x56bee4>
    95a8:			; <UNDEFINED> instruction: 0xf8536edb
    95ac:	cmplt	ip, r2, lsr #32
    95b0:	movwcs	lr, #2516	; 0x9d4
    95b4:	svclt	0x0008428b
    95b8:			; <UNDEFINED> instruction: 0xf0004282
    95bc:	bvs	192a120 <mbtowc@plt+0x1928208>
    95c0:	mvnsle	r2, r0, lsl #24
    95c4:	stccc	8, cr15, [ip], {85}	; 0x55
    95c8:	ldrdls	pc, [r0], -r3
    95cc:	svceq	0x0000f1b9
    95d0:	sbchi	pc, r8, #0
    95d4:	mulcc	r0, r9, r8
    95d8:	rsble	r2, r0, r0, lsl #22
    95dc:	strcs	r9, [r0], #-1550	; 0xfffff9f2
    95e0:	strbmi	r9, [r8], -r5, lsl #8
    95e4:	bl	1e475cc <mbtowc@plt+0x1e456b4>
    95e8:	stmdacs	r0, {r1, r7, r9, sl, lr}
    95ec:	blls	17d75c <mbtowc@plt+0x17b844>
    95f0:	ldrmi	fp, [r9], -fp, asr #6
    95f4:			; <UNDEFINED> instruction: 0xf7ff4648
    95f8:	stmdacs	r0, {r0, r2, r3, r9, sl, fp, ip, sp, lr, pc}
    95fc:	stmdals	r5, {r1, r4, r6, ip, lr, pc}
    9600:	bl	1ac75e8 <mbtowc@plt+0x1ac56d0>
    9604:			; <UNDEFINED> instruction: 0xf10a4681
    9608:	bl	c218 <mbtowc@plt+0xa300>
    960c:	stmdals	r5, {r0, r1, r3, r8}
    9610:	b	fe8c75f8 <mbtowc@plt+0xfe8c56e0>
    9614:	orrslt	r9, r8, r5
    9618:	svceq	0x0000f1b9
    961c:			; <UNDEFINED> instruction: 0xf855d018
    9620:	ldmdavs	fp, {r2, r3, sl, fp, ip, sp}
    9624:			; <UNDEFINED> instruction: 0xf8df9301
    9628:	ldrbtmi	r3, [fp], #-1740	; 0xfffff934
    962c:			; <UNDEFINED> instruction: 0xf04f9300
    9630:	andcs	r3, r1, #-67108861	; 0xfc000003
    9634:	stmdals	r5, {r0, r3, r4, r6, r9, sl, lr}
    9638:			; <UNDEFINED> instruction: 0xf7f84448
    963c:	eors	lr, r1, r8, ror #24
    9640:	ldrdlt	pc, [ip], -sp
    9644:	andcc	lr, r1, r2, lsl r0
    9648:	b	ffe47630 <mbtowc@plt+0xffe45718>
    964c:	cmplt	r8, r5
    9650:	stccc	8, cr15, [ip], {85}	; 0x55
    9654:			; <UNDEFINED> instruction: 0xf8df681b
    9658:	ldrbtmi	r2, [sl], #-1696	; 0xfffff960
    965c:	tsteq	r1, sl, lsl #2	; <UNPREDICTABLE>
    9660:			; <UNDEFINED> instruction: 0xf7f89805
    9664:	ands	lr, sp, r4, ror #22
    9668:	ldrdlt	pc, [ip], -sp
    966c:			; <UNDEFINED> instruction: 0x3640f8df
    9670:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    9674:			; <UNDEFINED> instruction: 0x363cf8df
    9678:	andeq	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    967c:	ldmdavs	fp, {r0, r1, r2, r4, r8, r9, fp, ip, pc}
    9680:			; <UNDEFINED> instruction: 0xf10a9301
    9684:	movwls	r0, #769	; 0x301
    9688:			; <UNDEFINED> instruction: 0xf8df6813
    968c:	ldrbtmi	r2, [sl], #-1648	; 0xfffff990
    9690:	stmdavs	r0, {r0, r8, sp}
    9694:	bl	fe34767c <mbtowc@plt+0xfe345764>
    9698:			; <UNDEFINED> instruction: 0xf0092001
    969c:	strls	pc, [lr], -r8, asr #26
    96a0:	strls	r2, [r5], #-1024	; 0xfffffc00
    96a4:			; <UNDEFINED> instruction: 0xf0402c00
    96a8:	mcrcs	2, 0, r8, cr0, cr5, {3}
    96ac:	strcs	sp, [r0], #-73	; 0xffffffb7
    96b0:	movwcs	r9, #21510	; 0x5406
    96b4:	bleq	fe103ff8 <mbtowc@plt+0xfe1020e0>
    96b8:	stccs	8, cr15, [ip], {85}	; 0x55
    96bc:	eorge	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    96c0:	svceq	0x0000f1ba
    96c4:	sbchi	pc, fp, #0
    96c8:	mulcc	r0, sl, r8
    96cc:			; <UNDEFINED> instruction: 0xf0002b00
    96d0:			; <UNDEFINED> instruction: 0xf04f80d9
    96d4:	ldrbmi	r0, [r0], -r0, lsl #18
    96d8:	b	fffc76c0 <mbtowc@plt+0xfffc57a8>
    96dc:	stmdacs	r0, {r0, r1, r2, ip, pc}
    96e0:	sbcshi	pc, r2, r0
    96e4:	svceq	0x0000f1b9
    96e8:	addshi	pc, ip, r0
    96ec:	ldrbmi	r4, [r0], -r9, asr #12
    96f0:	ldc2	7, cr15, [r0, #1020]	; 0x3fc
    96f4:			; <UNDEFINED> instruction: 0xf0002800
    96f8:	strbmi	r8, [r8], -r7, asr #1
    96fc:	b	ffb476e4 <mbtowc@plt+0xffb457cc>
    9700:	blls	1db110 <mbtowc@plt+0x1d91f8>
    9704:	movwls	r3, #33538	; 0x8302
    9708:			; <UNDEFINED> instruction: 0x46481819
    970c:	b	9476f4 <mbtowc@plt+0x9457dc>
    9710:	stmdacs	r0, {r0, r7, r9, sl, lr}
    9714:	addhi	pc, r2, r0
    9718:	svceq	0x0000f1ba
    971c:	addhi	pc, r8, r0
    9720:	stccc	8, cr15, [ip], {85}	; 0x55
    9724:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
    9728:			; <UNDEFINED> instruction: 0xf8df9301
    972c:	ldrbtmi	r3, [fp], #-1492	; 0xfffffa2c
    9730:			; <UNDEFINED> instruction: 0xf04f9300
    9734:	andcs	r3, r1, #-67108861	; 0xfc000003
    9738:	ldrbmi	r9, [r0], #-2312	; 0xfffff6f8
    973c:	bl	ff9c7724 <mbtowc@plt+0xff9c580c>
    9740:	strcs	lr, [r0], #-162	; 0xffffff5e
    9744:			; <UNDEFINED> instruction: 0xf8559406
    9748:			; <UNDEFINED> instruction: 0xf8d33c0c
    974c:			; <UNDEFINED> instruction: 0xf1b99018
    9750:	andle	r0, lr, r0, lsl #30
    9754:	mulcc	r0, r9, r8
    9758:			; <UNDEFINED> instruction: 0x4648b15b
    975c:	b	fef47744 <mbtowc@plt+0xfef4582c>
    9760:	teqlt	r0, r2, lsl #13
    9764:	cmnlt	fp, #6144	; 0x1800
    9768:			; <UNDEFINED> instruction: 0x46484619
    976c:	ldc2l	7, cr15, [r2, #-1020]	; 0xfffffc04
    9770:	movwcs	fp, #47392	; 0xb920
    9774:	addsle	r2, sp, r0, lsl #24
    9778:	ands	r2, r1, #738197504	; 0x2c000000
    977c:			; <UNDEFINED> instruction: 0xf7f89806
    9780:	strmi	lr, [r1], ip, lsr #21
    9784:	bleq	c5bb4 <mbtowc@plt+0xc3c9c>
    9788:	tsteq	fp, r0, lsl #22
    978c:			; <UNDEFINED> instruction: 0xf7f89806
    9790:	andls	lr, r6, r4, ror #19
    9794:			; <UNDEFINED> instruction: 0xf1b9b198
    9798:	andsle	r0, r8, r0, lsl #30
    979c:	stccc	8, cr15, [ip], {85}	; 0x55
    97a0:	movwls	r6, #6555	; 0x199b
    97a4:	ldrbcc	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    97a8:	movwls	r4, #1147	; 0x47b
    97ac:	mvnscc	pc, #79	; 0x4f
    97b0:	ldrbmi	r2, [r9], -r1, lsl #4
    97b4:	strbmi	r9, [r8], #-2054	; 0xfffff7fa
    97b8:	bl	fea477a0 <mbtowc@plt+0xfea45888>
    97bc:			; <UNDEFINED> instruction: 0xf8dde7d9
    97c0:	ands	fp, r2, ip
    97c4:			; <UNDEFINED> instruction: 0xf7f83001
    97c8:	andls	lr, r6, sl, lsr sl
    97cc:			; <UNDEFINED> instruction: 0xf855b158
    97d0:	ldmibvs	fp, {r2, r3, sl, fp, ip, sp}
    97d4:	ldrcs	pc, [r0, #-2271]!	; 0xfffff721
    97d8:			; <UNDEFINED> instruction: 0xf10a447a
    97dc:	stmdals	r6, {r0, r8}
    97e0:	b	fe9477c8 <mbtowc@plt+0xfe9458b0>
    97e4:			; <UNDEFINED> instruction: 0xf8dde7c5
    97e8:			; <UNDEFINED> instruction: 0xf8dfb00c
    97ec:			; <UNDEFINED> instruction: 0xf85b34c4
    97f0:			; <UNDEFINED> instruction: 0xf8df2003
    97f4:			; <UNDEFINED> instruction: 0xf85b34c0
    97f8:	blls	5c980c <mbtowc@plt+0x5c78f4>
    97fc:	movwls	r6, #6555	; 0x199b
    9800:	movweq	pc, #4362	; 0x110a	; <UNPREDICTABLE>
    9804:	ldmdavs	r3, {r8, r9, ip, pc}
    9808:	strcs	pc, [r0, #-2271]	; 0xfffff721
    980c:	tstcs	r1, sl, ror r4
    9810:			; <UNDEFINED> instruction: 0xf7f86800
    9814:	andcs	lr, r1, lr, asr #21
    9818:	stc2	0, cr15, [r9], {9}
    981c:			; <UNDEFINED> instruction: 0xf8dd46da
    9820:	ands	fp, r5, ip
    9824:	mrrcne	11, 0, r9, r8, cr7
    9828:	b	247810 <mbtowc@plt+0x2458f8>
    982c:	cmnlt	r0, r1, lsl #13
    9830:	stccc	8, cr15, [ip], {85}	; 0x55
    9834:	andcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
    9838:	ldrbcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    983c:	stmdbls	r7, {r1, r3, r4, r5, r6, sl, lr}
    9840:	strbmi	r3, [r8], -r1, lsl #2
    9844:	b	1cc782c <mbtowc@plt+0x1cc5914>
    9848:			; <UNDEFINED> instruction: 0x46dae01e
    984c:	ldrdlt	pc, [ip], -sp
    9850:	ldrbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    9854:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    9858:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    985c:	andeq	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    9860:			; <UNDEFINED> instruction: 0xf8539b17
    9864:	movwls	r3, #4106	; 0x100a
    9868:	movwcc	r9, #6919	; 0x1b07
    986c:	ldmdavs	r3, {r8, r9, ip, pc}
    9870:	strtcs	pc, [r0], #2271	; 0x8df
    9874:	tstcs	r1, sl, ror r4
    9878:			; <UNDEFINED> instruction: 0xf7f86800
    987c:	mulcs	r1, sl, sl
    9880:	mrrc2	0, 0, pc, r5, cr9	; <UNPREDICTABLE>
    9884:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9888:			; <UNDEFINED> instruction: 0xf0402c00
    988c:	cmplt	r6, #1073741862	; 0x40000026
    9890:	movwls	r2, #29440	; 0x7300
    9894:	bleq	2459d8 <mbtowc@plt+0x243ac0>
    9898:	stcge	8, cr15, [ip], {85}	; 0x55
    989c:	eoreq	pc, fp, sl, asr r8	; <UNPREDICTABLE>
    98a0:			; <UNDEFINED> instruction: 0xf0002800
    98a4:	stmdavc	r3, {r2, r3, r7, pc}
    98a8:			; <UNDEFINED> instruction: 0xf0402b00
    98ac:	movwls	r8, #32906	; 0x808a
    98b0:	bleq	459f4 <mbtowc@plt+0x43adc>
    98b4:			; <UNDEFINED> instruction: 0xf0002e00
    98b8:	eorcs	r8, r8, lr, lsr #3
    98bc:	ldmib	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    98c0:	stmdacs	r0, {r2, r9, sl, lr}
    98c4:	teqhi	sl, r0	; <UNPREDICTABLE>
    98c8:	movwcs	lr, #51677	; 0xc9dd
    98cc:	movwcs	lr, #2496	; 0x9c0
    98d0:	strbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    98d4:	mrcvs	4, 6, r4, cr11, cr11, {3}
    98d8:			; <UNDEFINED> instruction: 0xf8539914
    98dc:	subvs	r2, r2, #33	; 0x21
    98e0:	eoreq	pc, r1, r3, asr #16
    98e4:	movwcs	lr, #392	; 0x188
    98e8:			; <UNDEFINED> instruction: 0xf8559307
    98ec:			; <UNDEFINED> instruction: 0xf8d33c0c
    98f0:			; <UNDEFINED> instruction: 0xf1baa030
    98f4:	andle	r0, lr, r0, lsl #30
    98f8:	mulcc	r0, sl, r8
    98fc:			; <UNDEFINED> instruction: 0x4650b15b
    9900:	stmib	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9904:	teqlt	r0, r8
    9908:	cmnlt	fp, #7168	; 0x1c00
    990c:			; <UNDEFINED> instruction: 0x46504619
    9910:	stc2	7, cr15, [r0], {255}	; 0xff
    9914:			; <UNDEFINED> instruction: 0xf04fb930
    9918:			; <UNDEFINED> instruction: 0x2c000b0d
    991c:			; <UNDEFINED> instruction: 0xf04fd0bc
    9920:	cmp	r4, sp, lsl #22
    9924:			; <UNDEFINED> instruction: 0xf7f89807
    9928:	pkhtbmi	lr, r2, r8, asr #19
    992c:			; <UNDEFINED> instruction: 0xf1039b08
    9930:	bl	c540 <mbtowc@plt+0xa628>
    9934:	stmdals	r7, {r0, r1, r3, r8}
    9938:	stmdb	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    993c:	orrslt	r9, r0, r7
    9940:	svceq	0x0000f1ba
    9944:			; <UNDEFINED> instruction: 0xf855d018
    9948:	blvs	6d8980 <mbtowc@plt+0x6d6a68>
    994c:	blmi	ffcee558 <mbtowc@plt+0xffcec640>
    9950:	movwls	r4, #1147	; 0x47b
    9954:	mvnscc	pc, #79	; 0x4f
    9958:	ldrbmi	r2, [r9], -r1, lsl #4
    995c:	ldrbmi	r9, [r0], #-2055	; 0xfffff7f9
    9960:	b	ff547948 <mbtowc@plt+0xff545a30>
    9964:			; <UNDEFINED> instruction: 0xf8dde7d7
    9968:	ands	fp, r2, ip
    996c:	mrrcne	11, 0, r9, r8, cr8
    9970:	stmdb	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9974:	cmplt	r0, r7
    9978:	stccc	8, cr15, [ip], {85}	; 0x55
    997c:	bmi	ffa245f0 <mbtowc@plt+0xffa226d8>
    9980:	stmdbls	r8, {r1, r3, r4, r5, r6, sl, lr}
    9984:	stmdals	r7, {r0, r8, ip, sp}
    9988:	ldmib	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    998c:			; <UNDEFINED> instruction: 0xf8dde7c3
    9990:	blmi	ff1f59c8 <mbtowc@plt+0xff1f3ab0>
    9994:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    9998:			; <UNDEFINED> instruction: 0xf85b4bc6
    999c:	blls	5c99b0 <mbtowc@plt+0x5c7a98>
    99a0:	movwls	r6, #6939	; 0x1b1b
    99a4:	movwcc	r9, #6920	; 0x1b08
    99a8:	ldmdavs	r3, {r8, r9, ip, pc}
    99ac:	ldrbtmi	r4, [sl], #-2781	; 0xfffff523
    99b0:	stmdavs	r0, {r0, r8, sp}
    99b4:	ldmib	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    99b8:			; <UNDEFINED> instruction: 0xf0092001
    99bc:			; <UNDEFINED> instruction: 0x9008fbb8
    99c0:	movwcs	lr, #1910	; 0x776
    99c4:	tst	fp, r8, lsl #6
    99c8:	movweq	pc, #33189	; 0x81a5	; <UNPREDICTABLE>
    99cc:			; <UNDEFINED> instruction: 0x4659463a
    99d0:			; <UNDEFINED> instruction: 0xf7ff4650
    99d4:	strmi	pc, [r2], r1, asr #23
    99d8:	stmdbls	r8, {r3, r6, r8, r9, ip, sp, pc}
    99dc:	suble	r2, lr, r0, lsl #18
    99e0:	ldc2	7, cr15, [r8], {255}	; 0xff
    99e4:			; <UNDEFINED> instruction: 0xf0002800
    99e8:	ldrbmi	r8, [r0], -r1, lsl #2
    99ec:	ldmdb	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    99f0:	stmdals	r8, {r4, ip, pc}
    99f4:	ldmdb	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    99f8:	blls	41b40c <mbtowc@plt+0x4194f4>
    99fc:	tstcc	r2, r9, lsl r8
    9a00:			; <UNDEFINED> instruction: 0xf7f89808
    9a04:	andls	lr, r8, sl, lsr #17
    9a08:			; <UNDEFINED> instruction: 0xf8cdb328
    9a0c:	blmi	ff1b1a24 <mbtowc@plt+0xff1afb0c>
    9a10:	movwls	r4, #1147	; 0x47b
    9a14:	mvnscc	pc, #79	; 0x4f
    9a18:	ldmdbls	r0, {r0, r9, sp}
    9a1c:	stmdals	r8, {r1, r8, ip, sp}
    9a20:			; <UNDEFINED> instruction: 0xf7f84458
    9a24:			; <UNDEFINED> instruction: 0x4650ea74
    9a28:	ldmda	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9a2c:			; <UNDEFINED> instruction: 0xf8dde0de
    9a30:	blmi	fe7f5a68 <mbtowc@plt+0xfe7f3b50>
    9a34:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    9a38:			; <UNDEFINED> instruction: 0xf85b4a9e
    9a3c:	bls	409a4c <mbtowc@plt+0x407b34>
    9a40:	ldmdavs	fp, {r9, ip, pc}
    9a44:	ldrbtmi	r4, [sl], #-2745	; 0xfffff547
    9a48:	stmdavs	r0, {r0, r8, sp}
    9a4c:	ldmib	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9a50:			; <UNDEFINED> instruction: 0xf0092001
    9a54:			; <UNDEFINED> instruction: 0xf8ddfb6c
    9a58:	blmi	fe575a90 <mbtowc@plt+0xfe573b78>
    9a5c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    9a60:			; <UNDEFINED> instruction: 0xf85b4a94
    9a64:	bls	409a74 <mbtowc@plt+0x407b5c>
    9a68:	ldmdavs	fp, {r9, ip, pc}
    9a6c:	ldrbtmi	r4, [sl], #-2736	; 0xfffff550
    9a70:	stmdavs	r0, {r0, r8, sp}
    9a74:	ldmib	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9a78:			; <UNDEFINED> instruction: 0xf0092001
    9a7c:	andls	pc, r8, r8, asr fp	; <UNPREDICTABLE>
    9a80:			; <UNDEFINED> instruction: 0xf1a5e0b4
    9a84:	ldrtmi	r0, [sl], -r8, lsl #6
    9a88:	tsteq	r1, sl, lsl #2	; <UNPREDICTABLE>
    9a8c:			; <UNDEFINED> instruction: 0xf7ff9810
    9a90:	strmi	pc, [r7], -r3, ror #22
    9a94:			; <UNDEFINED> instruction: 0xf1bbb340
    9a98:	suble	r0, sp, r0, lsl #30
    9a9c:			; <UNDEFINED> instruction: 0xf7ff4659
    9aa0:	stmdacs	r0, {r0, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    9aa4:	sbcshi	pc, r2, r0
    9aa8:			; <UNDEFINED> instruction: 0xf7f84638
    9aac:	andsls	lr, r0, r6, lsl r9
    9ab0:			; <UNDEFINED> instruction: 0xf7f84658
    9ab4:	pkhbtmi	lr, r2, r2, lsl #18
    9ab8:	ldmdane	r9, {r4, r8, r9, fp, ip, pc}
    9abc:	ldrbmi	r3, [r8], -r2, lsl #2
    9ac0:	stmda	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9ac4:	tstlt	r8, #137363456	; 0x8300000
    9ac8:	blmi	fe6af6d4 <mbtowc@plt+0xfe6ad7bc>
    9acc:	movwls	r4, #1147	; 0x47b
    9ad0:	mvnscc	pc, #79	; 0x4f
    9ad4:	ldmdbls	r0, {r0, r9, sp}
    9ad8:	ldrbmi	r3, [r0], #-258	; 0xfffffefe
    9adc:	b	5c7ac4 <mbtowc@plt+0x5c5bac>
    9ae0:			; <UNDEFINED> instruction: 0xf7f74638
    9ae4:	ldrsbt	lr, [r1], sl
    9ae8:	ldrdlt	pc, [ip], -sp
    9aec:			; <UNDEFINED> instruction: 0xf85b4b70
    9af0:	bmi	1c15b04 <mbtowc@plt+0x1c13bec>
    9af4:	andeq	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    9af8:	andls	r9, r0, #77824	; 0x13000
    9afc:	bmi	fe3a3b70 <mbtowc@plt+0xfe3a1c58>
    9b00:	tstcs	r1, sl, ror r4
    9b04:			; <UNDEFINED> instruction: 0xf7f86800
    9b08:	andcs	lr, r1, r4, asr r9
    9b0c:	blx	405b3a <mbtowc@plt+0x403c22>
    9b10:	ldrdlt	pc, [ip], -sp
    9b14:			; <UNDEFINED> instruction: 0xf85b4b66
    9b18:	bmi	1995b2c <mbtowc@plt+0x1993c14>
    9b1c:	andeq	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    9b20:	andls	r9, r0, #16, 20	; 0x10000
    9b24:	bmi	fe163b98 <mbtowc@plt+0xfe161c80>
    9b28:	tstcs	r1, sl, ror r4
    9b2c:			; <UNDEFINED> instruction: 0xf7f86800
    9b30:	andcs	lr, r1, r0, asr #18
    9b34:	blx	fff05b60 <mbtowc@plt+0xfff03c48>
    9b38:	add	r4, r7, r3, lsl #13
    9b3c:	ldrdlt	pc, [ip], -sp
    9b40:			; <UNDEFINED> instruction: 0xf85b4b5b
    9b44:	bmi	16d5b58 <mbtowc@plt+0x16d3c40>
    9b48:	andeq	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    9b4c:	andls	r2, r0, #40, 4	; 0x80000002
    9b50:	bmi	1ee3bc4 <mbtowc@plt+0x1ee1cac>
    9b54:	tstcs	r1, sl, ror r4
    9b58:			; <UNDEFINED> instruction: 0xf7f86800
    9b5c:	andcs	lr, r1, sl, lsr #18
    9b60:	blx	ff985b8c <mbtowc@plt+0xff983c74>
    9b64:			; <UNDEFINED> instruction: 0xf8cd960e
    9b68:	ldr	r9, [lr, #20]
    9b6c:	adcsmi	r6, r3, #10682368	; 0xa30000
    9b70:	ldrtmi	fp, [r3], -ip, lsl #30
    9b74:	movwls	r2, #58115	; 0xe303
    9b78:	movwls	r6, #22755	; 0x58e3
    9b7c:	stccc	8, cr15, [ip], {85}	; 0x55
    9b80:	ldrdls	pc, [r0], -r3
    9b84:	svceq	0x0000f1b9
    9b88:			; <UNDEFINED> instruction: 0xf899d004
    9b8c:	blcs	15b94 <mbtowc@plt+0x13c7c>
    9b90:	cfstrsge	mvf15, [r7, #-508]!	; 0xfffffe04
    9b94:	movwls	r6, #26915	; 0x6923
    9b98:	cdpcs	3, 0, cr2, cr0, cr5, {0}
    9b9c:	cfldrdge	mvd15, [r3, #252]	; 0xfc
    9ba0:			; <UNDEFINED> instruction: 0x9014f8d4
    9ba4:	bleq	fe1044e8 <mbtowc@plt+0xfe1025d0>
    9ba8:	stccs	8, cr15, [ip], {85}	; 0x55
    9bac:	eorge	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    9bb0:	svceq	0x0000f1ba
    9bb4:			; <UNDEFINED> instruction: 0xf89ad004
    9bb8:	blcs	15bc0 <mbtowc@plt+0x13ca8>
    9bbc:	cfstrsge	mvf15, [fp, #508]	; 0x1fc
    9bc0:	movwls	r6, #31139	; 0x79a3
    9bc4:	bleq	245d08 <mbtowc@plt+0x243df0>
    9bc8:			; <UNDEFINED> instruction: 0xf43f2e00
    9bcc:	stmibvs	r3!, {r1, r2, r3, r7, r9, sl, fp, sp, pc}^
    9bd0:			; <UNDEFINED> instruction: 0xf8559308
    9bd4:			; <UNDEFINED> instruction: 0xf85aac0c
    9bd8:	cmplt	r0, fp, lsr #32
    9bdc:	cmplt	r3, r3, lsl #16
    9be0:	ldmda	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9be4:	stmdacs	r0, {r4, ip, pc}
    9be8:	mcrge	4, 7, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
    9bec:			; <UNDEFINED> instruction: 0xf43f2c00
    9bf0:			; <UNDEFINED> instruction: 0xf8d4ae5f
    9bf4:	cmnlt	r6, #32
    9bf8:	rscvs	r9, r3, r5, lsl #22
    9bfc:			; <UNDEFINED> instruction: 0x61239b06
    9c00:	andsls	pc, r4, r4, asr #17
    9c04:			; <UNDEFINED> instruction: 0x61a39b07
    9c08:	mvnvs	r9, r8, lsl #22
    9c0c:	eorlt	pc, r0, r4, asr #17
    9c10:	adcvs	r9, r3, lr, lsl #22
    9c14:			; <UNDEFINED> instruction: 0xf855e43e
    9c18:			; <UNDEFINED> instruction: 0xf04fac08
    9c1c:			; <UNDEFINED> instruction: 0xf1ba0b00
    9c20:			; <UNDEFINED> instruction: 0xf43f0f00
    9c24:			; <UNDEFINED> instruction: 0xf04fae4a
    9c28:			; <UNDEFINED> instruction: 0xf8550b00
    9c2c:	ldrmi	r3, [sl], -ip, lsl #24
    9c30:			; <UNDEFINED> instruction: 0xf10a9310
    9c34:			; <UNDEFINED> instruction: 0xf8520301
    9c38:	teqlt	r8, r3, lsr #32
    9c3c:			; <UNDEFINED> instruction: 0xb12b7803
    9c40:	stmda	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9c44:	stmdacs	r0, {r0, r1, r4, ip, pc}
    9c48:	svcge	0x001bf47f
    9c4c:	bicsle	r2, r3, r0, lsl #24
    9c50:			; <UNDEFINED> instruction: 0xf855e633
    9c54:			; <UNDEFINED> instruction: 0xf1baac08
    9c58:	sbcle	r0, sp, r0, lsl #30
    9c5c:	ldrbmi	lr, [r1], r5, ror #15
    9c60:			; <UNDEFINED> instruction: 0xf50de615
    9c64:	movwcc	r5, #17283	; 0x4383
    9c68:	ldrbtmi	r4, [r9], #-2358	; 0xfffff6ca
    9c6c:	stmpl	sl, {r0, r3, r9, fp, lr}
    9c70:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    9c74:			; <UNDEFINED> instruction: 0xf04f4051
    9c78:	mrsle	r0, R12_usr
    9c7c:	cfstr32pl	mvfx15, [r3, #52]	; 0x34
    9c80:	pop	{r0, r1, ip, sp, pc}
    9c84:			; <UNDEFINED> instruction: 0xf7f78ff0
    9c88:	svclt	0x0000ef5c
    9c8c:	strdeq	r6, [r2], -r8
    9c90:	andeq	r6, r2, ip, ror #17
    9c94:	andeq	r0, r0, r4, lsr r2
    9c98:	andeq	r7, r2, r8, ror #1
    9c9c:	andeq	r7, r2, r6, ror r0
    9ca0:	andeq	r7, r2, ip, rrx
    9ca4:	andeq	r7, r2, r0, rrx
    9ca8:	andeq	r1, r1, r0, asr r0
    9cac:	andeq	r7, r2, r0, asr r0
    9cb0:	andeq	r0, r0, r0, ror #4
    9cb4:	andeq	r0, r0, r8, asr #5
    9cb8:	andeq	r2, r1, r2
    9cbc:	andeq	r2, r1, r4, lsl r0
    9cc0:	andeq	r2, r1, r8
    9cc4:	andeq	r2, r1, r4
    9cc8:	strdeq	r1, [r1], -ip
    9ccc:	strdeq	r1, [r1], -r4
    9cd0:	andeq	r1, r1, ip, ror #31
    9cd4:	andeq	r1, r1, ip, ror pc
    9cd8:	ldrdeq	r1, [r1], -r4
    9cdc:	muleq	r0, r8, r2
    9ce0:	andeq	r1, r1, ip, lsr #30
    9ce4:	strdeq	r1, [r1], -r8
    9ce8:	ldrdeq	r1, [r1], -ip
    9cec:	andeq	r1, r1, r0, ror #29
    9cf0:	andeq	r1, r1, r0, lsl r9
    9cf4:	andeq	r1, r1, r6, lsl lr
    9cf8:			; <UNDEFINED> instruction: 0x000142ba
    9cfc:	andeq	r1, r1, r6, lsl #27
    9d00:	andeq	r1, r1, r2, lsl sp
    9d04:	muleq	r1, r8, ip
    9d08:	andeq	r4, r1, ip, lsr r1
    9d0c:	andeq	r1, r1, r8, lsr ip
    9d10:	ldrdeq	r4, [r1], -r8
    9d14:	andeq	r1, r1, r0, lsl #24
    9d18:	strdeq	r6, [r2], -r4
    9d1c:	strdeq	r1, [r1], -r0
    9d20:	muleq	r1, r4, pc	; <UNPREDICTABLE>
    9d24:	strdeq	r1, [r1], -r2
    9d28:	andeq	r1, r1, r0, lsr sl
    9d2c:	andeq	r1, r1, r6, lsl #21
    9d30:	andeq	r1, r1, sl, lsl #21
    9d34:	andeq	r1, r1, r4, ror r9
    9d38:	andeq	r1, r1, r4, lsr #20
    9d3c:	andeq	r1, r1, r8, lsr #20
    9d40:	andeq	r1, r1, r8, lsr #20
    9d44:	andeq	r5, r2, lr, asr #30
    9d48:	svcmi	0x00f0e92d
    9d4c:	sfmmi	f7, 1, [ip, #-692]!	; 0xfffffd4c
    9d50:	tstls	r7, r5, lsl #12
    9d54:	ldrdhi	pc, [r4, -pc]!	; <UNPREDICTABLE>
    9d58:	bmi	125b140 <mbtowc@plt+0x1259228>
    9d5c:	blmi	125af4c <mbtowc@plt+0x1259034>
    9d60:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9d64:	strtcc	pc, [r4], #-2253	; 0xfffff733
    9d68:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9d6c:	ldrbtmi	r4, [fp], #-2886	; 0xfffff4ba
    9d70:	muleq	r3, r3, r8
    9d74:	andls	sl, r9, r9, lsl #24
    9d78:	eorne	pc, r8, sp, lsr #17
    9d7c:			; <UNDEFINED> instruction: 0xf88d0c09
    9d80:	strtmi	r1, [r0], -sl, lsr #32
    9d84:	svc	0x00a8f7f7
    9d88:	movwcs	lr, #2517	; 0x9d5
    9d8c:	movwcs	lr, #10701	; 0x29cd
    9d90:			; <UNDEFINED> instruction: 0xf8584b3e
    9d94:	ldmdavs	fp, {r0, r1, ip, sp}
    9d98:			; <UNDEFINED> instruction: 0xf04f9300
    9d9c:	andcs	r3, r1, #-67108861	; 0xfc000003
    9da0:	cmnvc	pc, r0, asr #11	; <UNPREDICTABLE>
    9da4:	strtmi	r3, [r0], #-259	; 0xfffffefd
    9da8:	ldm	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9dac:			; <UNDEFINED> instruction: 0xf7f74620
    9db0:			; <UNDEFINED> instruction: 0x4601ef94
    9db4:			; <UNDEFINED> instruction: 0xf00d4620
    9db8:	blvs	ffb8874c <mbtowc@plt+0xffb86834>
    9dbc:	suble	r2, ip, r0, lsl #26
    9dc0:			; <UNDEFINED> instruction: 0xf8584b33
    9dc4:			; <UNDEFINED> instruction: 0xf04f9003
    9dc8:			; <UNDEFINED> instruction: 0xf8df0b2c
    9dcc:	ldrbtmi	sl, [sl], #200	; 0xc8
    9dd0:	pushvs	{r1, sp, lr, pc}
    9dd4:	suble	r2, r0, r0, lsl #26
    9dd8:	blx	2e4186 <mbtowc@plt+0x2e226e>
    9ddc:			; <UNDEFINED> instruction: 0xf8d9f101
    9de0:	stmdane	r7, {}^	; <UNPREDICTABLE>
    9de4:			; <UNDEFINED> instruction: 0xf10668ae
    9de8:	movwcs	r0, #531	; 0x213
    9dec:	blmi	87e3c <mbtowc@plt+0x85f24>
    9df0:	tstle	r2, r0, lsr #24
    9df4:	blcs	1d6a00 <mbtowc@plt+0x1d4ae8>
    9df8:	ldmdavc	r2!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    9dfc:	tstcc	r3, #1342177280	; 0x50000000
    9e00:	movwls	r4, #17459	; 0x4433
    9e04:	movwls	r5, #14403	; 0x3843
    9e08:			; <UNDEFINED> instruction: 0xf8584b23
    9e0c:	ldmdavs	fp, {r0, r1, ip, sp}
    9e10:	ldmdbvs	fp!, {r1, r8, r9, ip, pc}
    9e14:			; <UNDEFINED> instruction: 0xf8cd9301
    9e18:	vst4.8	{d26-d29}, [pc], r0
    9e1c:	andcs	r6, r1, #128, 6
    9e20:	mvnscc	pc, r0, asr #4
    9e24:	strtmi	sl, [r0], -r9, lsl #24
    9e28:	ldmda	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9e2c:			; <UNDEFINED> instruction: 0xf7f74620
    9e30:			; <UNDEFINED> instruction: 0x4601ef54
    9e34:			; <UNDEFINED> instruction: 0xf00d4620
    9e38:	blls	2086cc <mbtowc@plt+0x2067b4>
    9e3c:	sbcle	r2, r8, r0, lsl #22
    9e40:			; <UNDEFINED> instruction: 0xf8584b16
    9e44:	ldmdavs	fp, {r0, r1, ip, sp}
    9e48:	bicle	r2, r2, r2, lsl #22
    9e4c:	adcsvc	r2, r3, #4, 6	; 0x10000000
    9e50:			; <UNDEFINED> instruction: 0xf04389bb
    9e54:			; <UNDEFINED> instruction: 0x81bb0320
    9e58:	bmi	483d4c <mbtowc@plt+0x481e34>
    9e5c:	blmi	25b04c <mbtowc@plt+0x259134>
    9e60:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9e64:	strtcc	pc, [r4], #-2269	; 0xfffff723
    9e68:			; <UNDEFINED> instruction: 0xf04f405a
    9e6c:	mrsle	r0, SP_svc
    9e70:	sfmmi	f7, 1, [ip, #-52]!	; 0xffffffcc
    9e74:	svchi	0x00f0e8bd
    9e78:	mcr	7, 3, pc, cr2, cr7, {7}	; <UNPREDICTABLE>
    9e7c:	andeq	r5, r2, r0, ror #28
    9e80:	andeq	r5, r2, ip, asr lr
    9e84:	andeq	r0, r0, r4, lsr r2
    9e88:	andeq	r1, r1, lr, lsr r8
    9e8c:	andeq	r0, r0, r8, lsr r3
    9e90:	andeq	r0, r0, r0, lsr #5
    9e94:	andeq	r1, r1, r6, ror #15
    9e98:	andeq	r0, r0, r4, lsl #4
    9e9c:	andeq	r0, r0, r0, lsl r4
    9ea0:	andeq	r5, r2, ip, asr sp
    9ea4:	ldrbmi	lr, [r0, sp, lsr #18]!
    9ea8:	strmi	fp, [r4], -r6, lsl #1
    9eac:	bmi	a5b6f0 <mbtowc@plt+0xa597d8>
    9eb0:	blmi	a5b0a0 <mbtowc@plt+0xa59188>
    9eb4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    9eb8:			; <UNDEFINED> instruction: 0xf04f9305
    9ebc:			; <UNDEFINED> instruction: 0xf7f70300
    9ec0:	strmi	lr, [r5], -ip, lsl #30
    9ec4:	ldmdble	r2!, {r0, r1, r2, fp, sp}
    9ec8:	strcs	r3, [r0], -r4, lsl #30
    9ecc:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    9ed0:	beq	246014 <mbtowc@plt+0x2440fc>
    9ed4:			; <UNDEFINED> instruction: 0x465246b0
    9ed8:	strbmi	r4, [r8], -r1, lsr #12
    9edc:	svc	0x004af7f7
    9ee0:	andshi	pc, r0, sp, lsl #17
    9ee4:	andhi	pc, r4, sp, asr #17
    9ee8:	stmdbge	r1, {r4, r9, sp}
    9eec:			; <UNDEFINED> instruction: 0xf7f74648
    9ef0:			; <UNDEFINED> instruction: 0xf847eeee
    9ef4:			; <UNDEFINED> instruction: 0xf1b00f04
    9ef8:	strdle	r3, [pc], -pc	; <UNPREDICTABLE>
    9efc:	cmnlt	fp, r1, lsl #22
    9f00:	ldmdblt	fp, {r0, r1, r3, r4, fp, ip, sp, lr}^
    9f04:	strcc	r3, [r1], -r8, lsl #8
    9f08:	cdpcs	13, 0, cr3, cr3, cr8, {0}
    9f0c:	movwcs	fp, #4044	; 0xfcc
    9f10:	stccs	3, cr2, [r7, #-4]
    9f14:	movwcs	fp, #3992	; 0xf98
    9f18:	bicsle	r2, ip, r0, lsl #22
    9f1c:	stmdblt	r3, {r0, r1, r5, fp, ip, sp, lr}^
    9f20:	svclt	0x00082d00
    9f24:	svclt	0x00142e04
    9f28:	andcs	r2, r0, r1
    9f2c:	strcs	lr, [r0], -r2
    9f30:	strdcs	lr, [r1], -r4
    9f34:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
    9f38:	ldmpl	r3, {r0, r1, r2, r8, r9, fp, lr}^
    9f3c:	blls	163fac <mbtowc@plt+0x162094>
    9f40:			; <UNDEFINED> instruction: 0xf04f405a
    9f44:	mrsle	r0, LR_svc
    9f48:	pop	{r1, r2, ip, sp, pc}
    9f4c:			; <UNDEFINED> instruction: 0xf7f787f0
    9f50:	svclt	0x0000edf8
    9f54:	andeq	r5, r2, r8, lsl #26
    9f58:	andeq	r0, r0, r4, lsr r2
    9f5c:	andeq	r5, r2, r2, lsl #25
    9f60:	svcmi	0x00f0e92d
    9f64:	cfstr32pl	mvfx15, [r3, #692]	; 0x2b4
    9f68:	andls	fp, r3, r3, lsl #1
    9f6c:			; <UNDEFINED> instruction: 0xf8df9108
    9f70:	ldrbtmi	r9, [r9], #1324	; 0x52c
    9f74:	orrpl	pc, r3, #54525952	; 0x3400000
    9f78:			; <UNDEFINED> instruction: 0xf8df3304
    9f7c:	ldrbtmi	r0, [r8], #-1316	; 0xfffffadc
    9f80:	strne	pc, [r0, #-2271]!	; 0xfffff721
    9f84:	stmdavs	r9, {r0, r6, fp, ip, lr}
    9f88:			; <UNDEFINED> instruction: 0xf04f6019
    9f8c:			; <UNDEFINED> instruction: 0xf8df0100
    9f90:	ldrbtmi	r3, [fp], #-1304	; 0xfffffae8
    9f94:	ldrdvs	pc, [r0], r3
    9f98:	bcs	36798 <mbtowc@plt+0x34880>
    9f9c:	adchi	pc, r2, r0
    9fa0:	strcc	pc, [r8, #-2271]	; 0xfffff721
    9fa4:			; <UNDEFINED> instruction: 0xf8d3447b
    9fa8:	blcs	161c0 <mbtowc@plt+0x142a8>
    9fac:	addshi	pc, sl, r0, asr #6
    9fb0:	bl	19b88c <mbtowc@plt+0x199974>
    9fb4:	strcs	r0, [r0, -r3, lsl #13]
    9fb8:			; <UNDEFINED> instruction: 0xf845e004
    9fbc:	adcsmi	r7, r5, #4, 24	; 0x400
    9fc0:	addshi	pc, r0, r0
    9fc4:	blmi	148120 <mbtowc@plt+0x146208>
    9fc8:	rscsle	r2, r6, r0, lsl #24
    9fcc:	stcvs	6, cr4, [r4], #-128	; 0xffffff80
    9fd0:	stcl	7, cr15, [r2, #-988]!	; 0xfffffc24
    9fd4:	mvnsle	r2, r0, lsl #24
    9fd8:			; <UNDEFINED> instruction: 0xf8dfe7ef
    9fdc:	ldrbtmi	r3, [fp], #-1236	; 0xfffffb2c
    9fe0:			; <UNDEFINED> instruction: 0xf8c32280
    9fe4:			; <UNDEFINED> instruction: 0xf8df2084
    9fe8:	ldrbtmi	r1, [r9], #-1228	; 0xfffffb34
    9fec:	ldrdeq	pc, [r8], r3
    9ff0:	svc	0x0032f7f7
    9ff4:	stmdacs	r0, {r7, r9, sl, lr}
    9ff8:			; <UNDEFINED> instruction: 0xf04fd066
    9ffc:	ldrbmi	r0, [sl], r0, lsl #22
    a000:	mrcge	12, 0, sl, cr0, cr9, {0}
    a004:			; <UNDEFINED> instruction: 0xf04be00d
    a008:	andcs	r0, sl, #1024	; 0x400
    a00c:	strtmi	r2, [r8], -r0, lsl #2
    a010:	ldc	7, cr15, [r2, #-988]	; 0xfffffc24
    a014:	svclt	0x00d81e03
    a018:	ldrmi	r2, [sl], #896	; 0x380
    a01c:	svceq	0x0003f1bb
    a020:	strbmi	sp, [r2], -r0, asr #32
    a024:	mvnsvc	pc, r0, asr #12
    a028:			; <UNDEFINED> instruction: 0xf7f74620
    a02c:	stmdacs	r0, {r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    a030:	tstcs	r0, r7, asr #32
    a034:	strmi	r9, [fp], -r0, lsl #2
    a038:			; <UNDEFINED> instruction: 0x46204632
    a03c:	mrrc2	7, 15, pc, r2, cr9	; <UNPREDICTABLE>
    a040:	mvnle	r2, r3, lsl #16
    a044:	stmdavs	pc!, {r0, r2, r4, r5, fp, sp, lr}	; <UNPREDICTABLE>
    a048:	rscle	r2, sl, r0, lsl #30
    a04c:	stmdacs	r0, {r3, r5, r6, fp, sp, lr}
    a050:			; <UNDEFINED> instruction: 0xf8dfd0e7
    a054:	ldrbtmi	r1, [r9], #-1124	; 0xfffffb9c
    a058:	ldcl	7, cr15, [ip], {247}	; 0xf7
    a05c:	mvnle	r2, r0, lsl #16
    a060:	stccs	8, cr6, [r0, #-692]	; 0xfffffd4c
    a064:	stmdavc	fp!, {r0, r2, r3, r4, r6, r7, ip, lr, pc}
    a068:	sbcsle	r2, sl, r0, lsl #22
    a06c:	strbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    a070:			; <UNDEFINED> instruction: 0x46384479
    a074:	stcl	7, cr15, [lr], {247}	; 0xf7
    a078:	sbcle	r2, r4, r0, lsl #16
    a07c:	strbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    a080:			; <UNDEFINED> instruction: 0x46384479
    a084:	stcl	7, cr15, [r6], {247}	; 0xf7
    a088:	bicle	r2, sl, r0, lsl #16
    a08c:	bleq	c61c0 <mbtowc@plt+0xc42a8>
    a090:	tstcs	r0, sl, lsl #4
    a094:			; <UNDEFINED> instruction: 0xf7f74628
    a098:	mcrne	12, 0, lr, cr3, cr0, {6}
    a09c:	orrcs	fp, r0, #216, 30	; 0x360
    a0a0:			; <UNDEFINED> instruction: 0xe7bb449a
    a0a4:	ldrcc	pc, [ip], #-2271	; 0xfffff721
    a0a8:			; <UNDEFINED> instruction: 0xf8d3447b
    a0ac:	ldrmi	r3, [sl, #132]	; 0x84
    a0b0:	subseq	sp, fp, r7, lsl #26
    a0b4:	blle	fff1b608 <mbtowc@plt+0xfff196f0>
    a0b8:	strcs	pc, [ip], #-2271	; 0xfffff721
    a0bc:			; <UNDEFINED> instruction: 0xf8c2447a
    a0c0:	strbmi	r3, [r0], -r4, lsl #1
    a0c4:	mcr	7, 4, pc, cr0, cr7, {7}	; <UNPREDICTABLE>
    a0c8:	strmi	pc, [r0], #-2271	; 0xfffff721
    a0cc:			; <UNDEFINED> instruction: 0xf8d4447c
    a0d0:	smlabbcs	r4, r4, r0, r5
    a0d4:			; <UNDEFINED> instruction: 0xf7f74628
    a0d8:			; <UNDEFINED> instruction: 0xf8c4ec86
    a0dc:	stmdacs	r0, {r7}
    a0e0:	tsthi	sp, r0	; <UNPREDICTABLE>
    a0e4:	ldrbtmi	r4, [sl], #-2810	; 0xfffff506
    a0e8:	movwls	r2, #768	; 0x300
    a0ec:	orreq	pc, ip, #-2147483648	; 0x80000000
    a0f0:	ldmibmi	r8!, {r4, r7, r9, ip, sp}^
    a0f4:	stmdals	r3, {r0, r3, r4, r5, r6, sl, lr}
    a0f8:			; <UNDEFINED> instruction: 0xff22f7fa
    a0fc:	stmdacs	r0, {r1, r7, r9, sl, lr}
    a100:			; <UNDEFINED> instruction: 0x81b8f000
    a104:	stmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a108:			; <UNDEFINED> instruction: 0xf1a6ae1a
    a10c:	svcge	0x00120b04
    a110:	streq	pc, [r8], #-423	; 0xfffffe59
    a114:			; <UNDEFINED> instruction: 0xf6404652
    a118:			; <UNDEFINED> instruction: 0x465871ff
    a11c:	stcl	7, cr15, [r2], {247}	; 0xf7
    a120:			; <UNDEFINED> instruction: 0xf0002800
    a124:			; <UNDEFINED> instruction: 0xf1b881a4
    a128:			; <UNDEFINED> instruction: 0xf0000f0c
    a12c:	movwcs	r8, #355	; 0x163
    a130:	strtmi	r9, [r2], -r0, lsl #6
    a134:	ldrbtmi	r4, [r9], #-2536	; 0xfffff618
    a138:			; <UNDEFINED> instruction: 0xf7f94658
    a13c:	strbmi	pc, [r0, #-3027]	; 0xfffff42d	; <UNPREDICTABLE>
    a140:	stmdavs	r3!, {r3, r5, r6, r7, r8, r9, fp, ip, lr, pc}
    a144:	stmdacs	r0, {r3, r4, r6, fp, sp, lr}
    a148:	stmdavc	r3, {r2, r5, r6, r7, ip, lr, pc}
    a14c:	rscle	r2, r1, r0, lsl #22
    a150:	tsteq	r4, r6, lsr #3	; <UNPREDICTABLE>
    a154:	mcr2	7, 5, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    a158:	bicsle	r2, fp, r0, lsl #16
    a15c:			; <UNDEFINED> instruction: 0xf8472300
    a160:	stmdavs	r3!, {r2, r3, sl, fp, ip, sp}
    a164:	stmdacs	r0, {r3, r4, r7, fp, sp, lr}
    a168:	stmdavc	r3, {r2, r4, r6, r7, ip, lr, pc}
    a16c:	sbcsle	r2, r1, r0, lsl #22
    a170:			; <UNDEFINED> instruction: 0xf1a72210
    a174:			; <UNDEFINED> instruction: 0xf7f7010c
    a178:	strmi	lr, [r5], -sl, lsr #27
    a17c:	svccc	0x00fff1b0
    a180:			; <UNDEFINED> instruction: 0xf857d0c8
    a184:	blcs	191bc <mbtowc@plt+0x172a4>
    a188:	ldmdavc	fp, {r2, r6, r7, ip, lr, pc}
    a18c:	bicle	r2, r1, r0, lsl #22
    a190:	ldmvs	r8, {r0, r1, r5, fp, sp, lr}^
    a194:	adcsle	r2, sp, r0, lsl #16
    a198:	blcs	281ac <mbtowc@plt+0x26294>
    a19c:	svcne	0x0039d0ba
    a1a0:	mcr2	7, 4, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    a1a4:			; <UNDEFINED> instruction: 0xd1b52800
    a1a8:			; <UNDEFINED> instruction: 0xf8472300
    a1ac:	stmdavs	r3!, {r2, r3, sl, fp, ip, sp}
    a1b0:	stmdacs	r0, {r3, r4, r8, fp, sp, lr}
    a1b4:	stmdavc	r3, {r1, r2, r3, r5, r7, ip, lr, pc}
    a1b8:	adcle	r2, fp, r0, lsl #22
    a1bc:			; <UNDEFINED> instruction: 0xf1a72210
    a1c0:			; <UNDEFINED> instruction: 0xf7f7010c
    a1c4:	andls	lr, r9, r4, lsl #27
    a1c8:	svccc	0x00fff1b0
    a1cc:			; <UNDEFINED> instruction: 0xf857d0a2
    a1d0:	blcs	19208 <mbtowc@plt+0x172f0>
    a1d4:	ldmdavc	fp, {r1, r2, r3, r4, r7, ip, lr, pc}
    a1d8:	orrsle	r2, fp, r0, lsl #22
    a1dc:	stccc	8, cr15, [ip], {71}	; 0x47
    a1e0:	ldmdbvs	r8, {r0, r1, r5, fp, sp, lr}^
    a1e4:	addsle	r2, r5, r0, lsl #16
    a1e8:	blcs	281fc <mbtowc@plt+0x262e4>
    a1ec:	andscs	sp, r0, #146	; 0x92
    a1f0:	smlatbeq	ip, r7, r1, pc	; <UNPREDICTABLE>
    a1f4:	stcl	7, cr15, [sl, #-988]!	; 0xfffffc24
    a1f8:			; <UNDEFINED> instruction: 0xf1b0900a
    a1fc:	strdle	r3, [r9], pc	; <UNPREDICTABLE>
    a200:	stccc	8, cr15, [ip], {87}	; 0x57
    a204:	addle	r2, r5, r0, lsl #22
    a208:	blcs	2827c <mbtowc@plt+0x26364>
    a20c:			; <UNDEFINED> instruction: 0xf847d182
    a210:	stmdavs	r3!, {r2, r3, sl, fp, ip, sp}
    a214:	stmdacs	r0, {r3, r4, r7, r8, fp, sp, lr}
    a218:	svcge	0x007cf43f
    a21c:	blcs	28230 <mbtowc@plt+0x26318>
    a220:	svcge	0x0078f43f
    a224:			; <UNDEFINED> instruction: 0xf1a72210
    a228:			; <UNDEFINED> instruction: 0xf7f7010c
    a22c:	andls	lr, fp, r0, asr sp
    a230:	svccc	0x00fff1b0
    a234:	svcge	0x006ef43f
    a238:	stccc	8, cr15, [ip], {87}	; 0x57
    a23c:			; <UNDEFINED> instruction: 0xf43f2b00
    a240:	ldmdavc	fp, {r0, r3, r5, r6, r8, r9, sl, fp, sp, pc}
    a244:			; <UNDEFINED> instruction: 0xf47f2b00
    a248:			; <UNDEFINED> instruction: 0xf847af65
    a24c:	stmdavs	r3!, {r2, r3, sl, fp, ip, sp}
    a250:	stmdacs	r0, {r3, r4, r6, r7, r8, fp, sp, lr}
    a254:	svcge	0x005ef43f
    a258:	blcs	2826c <mbtowc@plt+0x26354>
    a25c:	svcge	0x005af43f
    a260:			; <UNDEFINED> instruction: 0xf1a72210
    a264:			; <UNDEFINED> instruction: 0xf7f7010c
    a268:	andls	lr, ip, r2, lsr sp
    a26c:	svccc	0x00fff1b0
    a270:	svcge	0x0050f43f
    a274:	stccc	8, cr15, [ip], {87}	; 0x57
    a278:			; <UNDEFINED> instruction: 0xf43f2b00
    a27c:	ldmdavc	fp, {r0, r1, r3, r6, r8, r9, sl, fp, sp, pc}
    a280:			; <UNDEFINED> instruction: 0xf47f2b00
    a284:			; <UNDEFINED> instruction: 0xf847af47
    a288:	stmdavs	r3!, {r2, r3, sl, fp, ip, sp}
    a28c:	stmdacs	r0, {r3, r4, r6, r8, r9, fp, sp, lr}
    a290:	svcge	0x0040f43f
    a294:	blcs	282a8 <mbtowc@plt+0x26390>
    a298:	svcge	0x003cf43f
    a29c:			; <UNDEFINED> instruction: 0xf1a72200
    a2a0:			; <UNDEFINED> instruction: 0xf7f7010c
    a2a4:	andls	lr, r4, lr, ror #26
    a2a8:	ldmib	sp, {r0, r2, r8, ip, pc}^
    a2ac:	blcs	12ec4 <mbtowc@plt+0x10fac>
    a2b0:			; <UNDEFINED> instruction: 0xf1b2bf08
    a2b4:			; <UNDEFINED> instruction: 0xf43f3fff
    a2b8:			; <UNDEFINED> instruction: 0xf857af2d
    a2bc:	blcs	192f4 <mbtowc@plt+0x173dc>
    a2c0:	svcge	0x0028f43f
    a2c4:	blcs	28338 <mbtowc@plt+0x26420>
    a2c8:	svcge	0x0024f47f
    a2cc:	ldrbtmi	r4, [r9], #-2435	; 0xfffff67d
    a2d0:	adcscs	pc, r7, r7, asr #12
    a2d4:	blx	fe8f0eee <mbtowc@plt+0xfe8eefd6>
    a2d8:	stmib	sp, {r8, r9, sp}^
    a2dc:	blls	152efc <mbtowc@plt+0x150fe4>
    a2e0:	blx	30b06 <mbtowc@plt+0x2ebee>
    a2e4:	movwls	r2, #29443	; 0x7303
    a2e8:	ldmeq	sl, {r1, r2, r8, r9, fp, ip, pc}^
    a2ec:	b	10b0f10 <mbtowc@plt+0x10aeff8>
    a2f0:			; <UNDEFINED> instruction: 0xf8d17243
    a2f4:	blcc	5650c <mbtowc@plt+0x545f4>
    a2f8:	movwls	r4, #24595	; 0x6013
    a2fc:	ldrdcs	pc, [r0], r1
    a300:			; <UNDEFINED> instruction: 0xf852920d
    a304:	ldrbmi	r1, [r8], -r3, lsr #32
    a308:	ldmib	r1, {r0, r3, r4, r6, r8, r9, ip, sp, pc}^
    a30c:	ldmib	sp, {r8, r9, sp}^
    a310:	strbmi	fp, [r3, #-3076]!	; 0xfffff3fc
    a314:	ldrbmi	fp, [sl, #-3848]	; 0xfffff0f8
    a318:	stcvs	0, cr13, [r9], {106}	; 0x6a
    a31c:	blmi	1c442f4 <mbtowc@plt+0x1c423dc>
    a320:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    a324:			; <UNDEFINED> instruction: 0xf8594a6f
    a328:	adceq	r0, sp, r2
    a32c:	ldmdavs	fp, {r8, sl, ip, pc}
    a330:	ldrbtmi	r4, [sl], #-2669	; 0xfffff593
    a334:	stmdavs	r0, {r0, r8, sp}
    a338:	ldc	7, cr15, [sl, #-988]!	; 0xfffffc24
    a33c:			; <UNDEFINED> instruction: 0xf0082001
    a340:	blmi	1a09f20 <mbtowc@plt+0x1a08008>
    a344:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    a348:	bmi	19a43bc <mbtowc@plt+0x19a24a4>
    a34c:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    a350:	bls	e4398 <mbtowc@plt+0xe2480>
    a354:	bmi	196eb5c <mbtowc@plt+0x196cc44>
    a358:	tstcs	r1, sl, ror r4
    a35c:	stc	7, cr15, [r8, #-988]!	; 0xfffffc24
    a360:	strmi	lr, [r3], r5, lsl #1
    a364:			; <UNDEFINED> instruction: 0xf7f72048
    a368:	strmi	lr, [r4], sl, ror #24
    a36c:	pkhtbmi	fp, r6, r8, asr #6
    a370:	movwcs	lr, #18909	; 0x49dd
    a374:	movwcs	lr, #10478	; 0x28ee
    a378:	blgt	3d206c <mbtowc@plt+0x3d0154>
    a37c:	andeq	lr, pc, lr, lsl #17
    a380:	strhtcc	pc, [r4], -sp	; <UNPREDICTABLE>
    a384:	eorcc	pc, r8, ip, asr #17
    a388:	tsteq	r4, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
    a38c:	mnfeqe	f7, #4.0
    a390:	stm	lr, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    a394:	adclt	r0, sp, #15
    a398:	eorpl	pc, ip, ip, asr #17
    a39c:			; <UNDEFINED> instruction: 0xf8cc9b0b
    a3a0:	blls	316468 <mbtowc@plt+0x314550>
    a3a4:	eorscc	pc, r4, ip, asr #17
    a3a8:			; <UNDEFINED> instruction: 0xf8cc9b08
    a3ac:	blls	296494 <mbtowc@plt+0x29457c>
    a3b0:	eorscc	pc, ip, ip, asr #17
    a3b4:	stmdbls	r6, {r0, r2, r3, r9, fp, ip, pc}
    a3b8:	eorcc	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    a3bc:	subcc	pc, r0, ip, asr #17
    a3c0:	eorgt	pc, r1, r2, asr #16
    a3c4:	blmi	11c3e64 <mbtowc@plt+0x11c1f4c>
    a3c8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    a3cc:			; <UNDEFINED> instruction: 0xf8594a45
    a3d0:	subcs	r0, r8, #2
    a3d4:	ldmdavs	fp, {r9, ip, pc}
    a3d8:	ldrbtmi	r4, [sl], #-2629	; 0xfffff5bb
    a3dc:	stmdavs	r0, {r0, r8, sp}
    a3e0:	stcl	7, cr15, [r6], #988	; 0x3dc
    a3e4:			; <UNDEFINED> instruction: 0xf0082001
    a3e8:			; <UNDEFINED> instruction: 0xf04ffea2
    a3ec:	ldr	r0, [r1], lr, lsl #16
    a3f0:	str	r4, [pc], r3, lsl #13
    a3f4:	mrsls	r2, (UNDEF: 16)
    a3f8:	strtmi	r4, [r2], -fp, lsl #12
    a3fc:			; <UNDEFINED> instruction: 0xf7f94658
    a400:	stmdacs	fp, {r0, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    a404:	mcrge	7, 4, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
    a408:	stmdavs	r8!, {r0, r2, r5, fp, sp, lr}^
    a40c:	ldmdbmi	r9!, {r6, r8, r9, ip, sp, pc}
    a410:			; <UNDEFINED> instruction: 0xf7f74479
    a414:	bllt	64501c <mbtowc@plt+0x643104>
    a418:	movwlt	r6, #34984	; 0x88a8
    a41c:	ldrbtmi	r4, [r9], #-2358	; 0xfffff6ca
    a420:	b	ffe48404 <mbtowc@plt+0xffe464ec>
    a424:	stmiavs	r8!, {r5, r6, r7, r8, fp, ip, sp, pc}^
    a428:	ldmdbmi	r4!, {r4, r6, r7, r8, ip, sp, pc}
    a42c:			; <UNDEFINED> instruction: 0xf7f74479
    a430:	stmiblt	r8!, {r1, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    a434:	orrslt	r6, r8, r8, lsr #18
    a438:	ldrbtmi	r4, [r9], #-2353	; 0xfffff6cf
    a43c:	b	ffac8420 <mbtowc@plt+0xffac6508>
    a440:	stmdbvs	r8!, {r4, r5, r6, r8, fp, ip, sp, pc}^
    a444:	stmdbmi	pc!, {r5, r6, r8, ip, sp, pc}	; <UNPREDICTABLE>
    a448:			; <UNDEFINED> instruction: 0xf7f74479
    a44c:	ldmdblt	r8!, {r2, r5, r6, r7, r9, fp, sp, lr, pc}
    a450:			; <UNDEFINED> instruction: 0xb1286ae8
    a454:	ldrbtmi	r4, [r9], #-2348	; 0xfffff6d4
    a458:	b	ff74843c <mbtowc@plt+0xff746524>
    a45c:	sbcle	r2, r4, r0, lsl #16
    a460:			; <UNDEFINED> instruction: 0xf8594b2a
    a464:	ldmdavs	fp, {r0, r1, ip, sp}
    a468:			; <UNDEFINED> instruction: 0xf43f2b00
    a46c:	ldrbmi	sl, [r0], -sl, ror #30
    a470:	stc	7, cr15, [sl], #988	; 0x3dc
    a474:	orrpl	pc, r3, #54525952	; 0x3400000
    a478:	stmdbmi	r5!, {r2, r8, r9, ip, sp}
    a47c:	bmi	25b668 <mbtowc@plt+0x259750>
    a480:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    a484:	subsmi	r6, r1, sl, lsl r8
    a488:	andeq	pc, r0, #79	; 0x4f
    a48c:			; <UNDEFINED> instruction: 0xf50dd104
    a490:	andlt	r5, r3, r3, lsl #27
    a494:	svchi	0x00f0e8bd
    a498:	bl	14c847c <mbtowc@plt+0x14c6564>
    a49c:	andeq	r5, r2, r6, asr #24
    a4a0:	andeq	r5, r2, sl, lsr ip
    a4a4:	andeq	r0, r0, r4, lsr r2
    a4a8:	andeq	r6, r2, r6, lsr r4
    a4ac:	andeq	r6, r2, r4, lsr #8
    a4b0:	andeq	r6, r2, sl, ror #7
    a4b4:	ldrdeq	r0, [r1], -r6
    a4b8:	andeq	r1, r1, lr, ror #10
    a4bc:	andeq	r1, r1, ip, asr r5
    a4c0:	andeq	r1, r1, r4, asr r5
    a4c4:	andeq	r6, r2, r0, lsr #6
    a4c8:	andeq	r6, r2, ip, lsl #6
    a4cc:	strdeq	r6, [r2], -ip
    a4d0:	andeq	r6, r2, r2, ror #5
    a4d4:	andeq	r0, r1, ip, asr #5
    a4d8:	muleq	r1, sl, r4
    a4dc:	strdeq	r6, [r2], -sl
    a4e0:	andeq	r0, r0, r0, ror #4
    a4e4:	andeq	r0, r0, r8, asr #5
    a4e8:	andeq	r1, r1, sl, lsr #5
    a4ec:	andeq	r0, r1, r0, lsl #22
    a4f0:	andeq	r1, r1, sl, lsr r2
    a4f4:	andeq	r0, r1, r8, asr #22
    a4f8:	andeq	r0, r1, lr, asr ip
    a4fc:	andeq	r0, r1, r8, asr #22
    a500:	andeq	r0, r1, sl, lsl pc
    a504:	andeq	r0, r1, r8, lsl pc
    a508:	andeq	r0, r1, r2, lsr #22
    a50c:	muleq	r0, r8, r2
    a510:	andeq	r5, r2, ip, lsr r7
    a514:	svcmi	0x00f0e92d
    a518:	cfstr32pl	mvfx15, [r7, #692]	; 0x2b4
    a51c:	svcge	0x0002b085
    a520:			; <UNDEFINED> instruction: 0xf8df6138
    a524:	ldrbtmi	r9, [r9], #1828	; 0x724
    a528:	orrpl	pc, r7, #29360128	; 0x1c00000
    a52c:			; <UNDEFINED> instruction: 0xf8df3304
    a530:	ldrbtmi	r1, [r9], #-1820	; 0xfffff8e4
    a534:			; <UNDEFINED> instruction: 0x2718f8df
    a538:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    a53c:			; <UNDEFINED> instruction: 0xf04f601a
    a540:			; <UNDEFINED> instruction: 0xf8df0200
    a544:	ldrbtmi	r3, [fp], #-1808	; 0xfffff8f0
    a548:	movtlt	r6, #47131	; 0xb81b
    a54c:	stmdaeq	r4, {r0, r1, r5, r7, r8, ip, sp, lr, pc}
    a550:	bvc	fffc7964 <mbtowc@plt+0xfffc5a4c>
    a554:			; <UNDEFINED> instruction: 0x4628e01c
    a558:	b	fe7c853c <mbtowc@plt+0xfe7c6624>
    a55c:			; <UNDEFINED> instruction: 0x4635b19e
    a560:	blvs	ffb25740 <mbtowc@plt+0xffb23828>
    a564:	strtmi	fp, [r0], -ip, lsr #2
    a568:			; <UNDEFINED> instruction: 0xf7f76924
    a56c:			; <UNDEFINED> instruction: 0x2c00ea96
    a570:	stmiavs	r8!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    a574:			; <UNDEFINED> instruction: 0xf7f7b108
    a578:	stmiavs	r8!, {r4, r7, r9, fp, sp, lr, pc}
    a57c:	rscle	r2, sl, r0, lsl #16
    a580:	b	fe2c8564 <mbtowc@plt+0xfe2c664c>
    a584:	movwcs	lr, #2023	; 0x7e7
    a588:	andcc	pc, r0, fp, asr #17
    a58c:	andsle	r4, r2, r2, asr #11
    a590:	stmdaeq	r4, {r3, r8, ip, sp, lr, pc}
    a594:			; <UNDEFINED> instruction: 0xf8d846c3
    a598:	cdpcs	0, 0, cr6, cr0, cr0, {0}
    a59c:	ubfx	sp, pc, #3, #19
    a5a0:	addcs	r2, r0, r4, lsl #2
    a5a4:	b	7c8588 <mbtowc@plt+0x7c6670>
    a5a8:	ssatcs	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    a5ac:	andsvs	r4, r0, sl, ror r4
    a5b0:			; <UNDEFINED> instruction: 0xf0002800
    a5b4:			; <UNDEFINED> instruction: 0xf8df80b0
    a5b8:	ldrbtmi	r2, [sl], #-1700	; 0xfffff95c
    a5bc:	movwls	r2, #768	; 0x300
    a5c0:	orrseq	pc, r4, #-2147483648	; 0x80000000
    a5c4:			; <UNDEFINED> instruction: 0xf8df3298
    a5c8:	ldrbtmi	r1, [r9], #-1688	; 0xfffff968
    a5cc:			; <UNDEFINED> instruction: 0xf7fa6938
    a5d0:	ldrhvs	pc, [r8, #-199]!	; 0xffffff39	; <UNPREDICTABLE>
    a5d4:			; <UNDEFINED> instruction: 0xf0002800
    a5d8:	movwcs	r8, #4232	; 0x1088
    a5dc:			; <UNDEFINED> instruction: 0xf107623b
    a5e0:	rscsvs	r0, fp, r4, ror #7
    a5e4:	stmdaeq	r8, {r0, r1, r2, r8, ip, sp, lr, pc}^
    a5e8:	bleq	646c90 <mbtowc@plt+0x644d78>
    a5ec:	eorls	pc, r4, r7, asr #17
    a5f0:			; <UNDEFINED> instruction: 0xf640697a
    a5f4:	ldmvs	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp, lr}^
    a5f8:	b	15485dc <mbtowc@plt+0x15466c4>
    a5fc:			; <UNDEFINED> instruction: 0xf0002800
    a600:	movwcs	r8, #489	; 0x1e9
    a604:	ldrbmi	r9, [sl], -r0, lsl #6
    a608:			; <UNDEFINED> instruction: 0x1658f8df
    a60c:	ldmvs	r8!, {r0, r3, r4, r5, r6, sl, lr}^
    a610:			; <UNDEFINED> instruction: 0xf968f7f9
    a614:	stmdacs	r6, {r0, r2, r9, sl, lr}
    a618:	bvs	f01dc8 <mbtowc@plt+0xeffeb0>
    a61c:			; <UNDEFINED> instruction: 0xf0002b00
    a620:			; <UNDEFINED> instruction: 0xf8db80a1
    a624:	stmdavs	r0!, {lr}
    a628:	suble	r2, fp, r0, lsl #16
    a62c:			; <UNDEFINED> instruction: 0x1638f8df
    a630:			; <UNDEFINED> instruction: 0xf7f74479
    a634:	stmdacs	r0, {r4, r5, r6, r7, r8, fp, sp, lr, pc}
    a638:	stmdavs	r0!, {r2, r6, r8, ip, lr, pc}^
    a63c:	suble	r2, r1, r0, lsl #16
    a640:			; <UNDEFINED> instruction: 0x1628f8df
    a644:			; <UNDEFINED> instruction: 0xf7f74479
    a648:	stmdacs	r0, {r1, r2, r5, r6, r7, r8, fp, sp, lr, pc}
    a64c:	stmiavs	r0!, {r1, r3, r4, r5, r8, ip, lr, pc}
    a650:	eorsle	r2, r7, r0, lsl #16
    a654:			; <UNDEFINED> instruction: 0x1618f8df
    a658:			; <UNDEFINED> instruction: 0xf7f74479
    a65c:	bllt	fe244dd4 <mbtowc@plt+0xfe242ebc>
    a660:	cmnlt	r8, #224, 16	; 0xe00000
    a664:			; <UNDEFINED> instruction: 0x160cf8df
    a668:			; <UNDEFINED> instruction: 0xf7f74479
    a66c:	bllt	1244dc4 <mbtowc@plt+0x1242eac>
    a670:	teqlt	r8, #32, 18	; 0x80000
    a674:			; <UNDEFINED> instruction: 0x1600f8df
    a678:			; <UNDEFINED> instruction: 0xf7f74479
    a67c:	bllt	244db4 <mbtowc@plt+0x242e9c>
    a680:	mvnslt	r6, r0, ror #18
    a684:	ldrbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    a688:			; <UNDEFINED> instruction: 0xf7f74479
    a68c:	stmiblt	r8, {r2, r6, r7, r8, fp, sp, lr, pc}^
    a690:			; <UNDEFINED> instruction: 0xb1b869a0
    a694:	strbne	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    a698:			; <UNDEFINED> instruction: 0xf7f74479
    a69c:			; <UNDEFINED> instruction: 0x1e03e9bc
    a6a0:	movwcs	fp, #7960	; 0x1f18
    a6a4:	svclt	0x00cc2d07
    a6a8:			; <UNDEFINED> instruction: 0xf043461d
    a6ac:	stmdblt	sp, {r0, r8, sl}^
    a6b0:	teqlt	r8, r0, ror #19
    a6b4:	strbne	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    a6b8:			; <UNDEFINED> instruction: 0xf7f74479
    a6bc:	eorsvs	lr, r8, #172, 18	; 0x2b0000
    a6c0:	addsle	r2, r5, r0, lsl #16
    a6c4:	ldrdls	pc, [r4], -r7	; <UNPREDICTABLE>
    a6c8:	ldrcc	pc, [ip, #2271]!	; 0x8df
    a6cc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    a6d0:			; <UNDEFINED> instruction: 0xb3a3681b
    a6d4:	ldrcc	pc, [r4, #2271]!	; 0x8df
    a6d8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    a6dc:	blcs	24750 <mbtowc@plt+0x22838>
    a6e0:	cmnhi	fp, r0, asr #32	; <UNPREDICTABLE>
    a6e4:			; <UNDEFINED> instruction: 0xf7f76978
    a6e8:			; <UNDEFINED> instruction: 0xf507eb70
    a6ec:	movwcc	r5, #17287	; 0x4387
    a6f0:	ldrne	pc, [ip, #2271]	; 0x8df
    a6f4:			; <UNDEFINED> instruction: 0xf8df4479
    a6f8:	stmpl	sl, {r3, r4, r6, r8, sl, sp}
    a6fc:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    a700:			; <UNDEFINED> instruction: 0xf04f4051
    a704:			; <UNDEFINED> instruction: 0xf0400200
    a708:			; <UNDEFINED> instruction: 0xf507829d
    a70c:	strcc	r5, [ip, -r7, lsl #15]
    a710:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    a714:			; <UNDEFINED> instruction: 0xf8df8ff0
    a718:			; <UNDEFINED> instruction: 0xf859357c
    a71c:			; <UNDEFINED> instruction: 0xf8df3003
    a720:			; <UNDEFINED> instruction: 0xf8592578
    a724:	vst4.8	{d16-d19}, [pc], r2
    a728:	andls	r7, r0, #0, 4
    a72c:			; <UNDEFINED> instruction: 0xf8df681b
    a730:	ldrbtmi	r2, [sl], #-1388	; 0xfffffa94
    a734:	stmdavs	r0, {r0, r8, sp}
    a738:	bl	ec871c <mbtowc@plt+0xec6804>
    a73c:			; <UNDEFINED> instruction: 0xf8dfe73b
    a740:			; <UNDEFINED> instruction: 0xf8593554
    a744:	ldmdavs	fp, {r0, r1, ip, sp}
    a748:	strbcs	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    a74c:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    a750:	ldmdbvs	sl!, {r4, fp, sp, lr}
    a754:			; <UNDEFINED> instruction: 0xf8df9200
    a758:	ldrbtmi	r2, [sl], #-1352	; 0xfffffab8
    a75c:			; <UNDEFINED> instruction: 0xf7f72101
    a760:	ldr	lr, [r7, r8, lsr #22]!
    a764:			; <UNDEFINED> instruction: 0xf8482300
    a768:			; <UNDEFINED> instruction: 0xf8db3c1c
    a76c:	ldmibvs	r8, {ip, sp}
    a770:			; <UNDEFINED> instruction: 0xf43f2800
    a774:	stmdavc	r3, {r0, r2, r3, r4, r5, r8, r9, sl, fp, sp, pc}
    a778:			; <UNDEFINED> instruction: 0xf43f2b00
    a77c:	andcs	sl, r0, #57, 30	; 0xe4
    a780:	tsteq	ip, r8, lsr #3	; <UNPREDICTABLE>
    a784:	b	fff48768 <mbtowc@plt+0xfff46850>
    a788:	ldrhvs	r6, [r9, #24]!
    a78c:	ldrdeq	lr, [r6, -r7]
    a790:	svclt	0x00082900
    a794:	svccc	0x00fff1b0
    a798:	svcge	0x002af43f
    a79c:	ldccc	8, cr15, [ip], {88}	; 0x58
    a7a0:			; <UNDEFINED> instruction: 0xf43f2b00
    a7a4:	ldmdavc	fp, {r0, r2, r5, r8, r9, sl, fp, sp, pc}
    a7a8:			; <UNDEFINED> instruction: 0xf47f2b00
    a7ac:			; <UNDEFINED> instruction: 0xf647af21
    a7b0:			; <UNDEFINED> instruction: 0x460322b7
    a7b4:	movwcs	pc, #11171	; 0x2ba3	; <UNPREDICTABLE>
    a7b8:	stmibeq	r6, {r1, r6, r7, r8, r9, ip, sp, lr, pc}^
    a7bc:	strbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    a7c0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    a7c4:	eorne	pc, r9, r3, asr r8	; <UNPREDICTABLE>
    a7c8:	strtmi	fp, [r8], -r9, ror #2
    a7cc:	movwcs	lr, #2513	; 0x9d1
    a7d0:	strmi	lr, [r6, #-2519]	; 0xfffff629
    a7d4:	svclt	0x000842ab
    a7d8:			; <UNDEFINED> instruction: 0xf43f42a2
    a7dc:	mcrrvs	15, 0, sl, r9, cr9
    a7e0:	mvnsle	r2, r0, lsl #18
    a7e4:			; <UNDEFINED> instruction: 0xf8db4605
    a7e8:			; <UNDEFINED> instruction: 0xf8d33000
    a7ec:			; <UNDEFINED> instruction: 0xf1baa000
    a7f0:	andle	r0, r4, r0, lsl #30
    a7f4:	mulcc	r0, sl, r8
    a7f8:			; <UNDEFINED> instruction: 0xf04fb99b
    a7fc:	vstrcs	s0, [r7, #-0]
    a800:			; <UNDEFINED> instruction: 0xf8dbdd61
    a804:	ldmibvs	sp, {ip, sp}^
    a808:	subsle	r2, sp, r0, lsl #26
    a80c:	blcs	288c0 <mbtowc@plt+0x269a8>
    a810:	addhi	pc, sl, r0
    a814:			; <UNDEFINED> instruction: 0xf7f74628
    a818:	strmi	lr, [r4], -r0, ror #20
    a81c:	strcs	fp, [r0, #-2944]	; 0xfffff480
    a820:			; <UNDEFINED> instruction: 0x4650e052
    a824:	b	1648808 <mbtowc@plt+0x16468f0>
    a828:	strtmi	r1, [r0], -r4, asr #25
    a82c:	b	1c8810 <mbtowc@plt+0x1c68f8>
    a830:	cmnlt	r8, r6, lsl #12
    a834:	andge	pc, r4, sp, asr #17
    a838:	strbtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    a83c:	movwls	r4, #1147	; 0x47b
    a840:	mvnscc	pc, #79	; 0x4f
    a844:	strtmi	r2, [r1], -r1, lsl #4
    a848:	bl	184882c <mbtowc@plt+0x1846914>
    a84c:			; <UNDEFINED> instruction: 0xe7d646b2
    a850:	ldrdls	pc, [r4], -r7	; <UNPREDICTABLE>
    a854:	ldrtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    a858:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    a85c:	ldrtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    a860:	andeq	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    a864:	andge	pc, r4, sp, asr #17
    a868:	ldmdavs	fp, {sl, ip, pc}
    a86c:	ldrtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    a870:	tstcs	r1, sl, ror r4
    a874:			; <UNDEFINED> instruction: 0xf7f76800
    a878:	mulcs	r1, ip, sl
    a87c:	mrrc2	0, 0, pc, r7, cr8	; <UNPREDICTABLE>
    a880:	strtmi	r3, [r0], -r1, lsl #8
    a884:	ldmib	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a888:	cmplt	r0, r6, lsl #12
    a88c:			; <UNDEFINED> instruction: 0xf8df462b
    a890:	ldrbtmi	r2, [sl], #-1056	; 0xfffffbe0
    a894:			; <UNDEFINED> instruction: 0xf7f74621
    a898:	ldrtmi	lr, [r5], -sl, asr #20
    a89c:			; <UNDEFINED> instruction: 0xf8d7e014
    a8a0:	blmi	fff2e938 <mbtowc@plt+0xfff2ca20>
    a8a4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    a8a8:			; <UNDEFINED> instruction: 0xf8594afb
    a8ac:	strls	r0, [r1, #-2]
    a8b0:	ldmdavs	fp, {sl, ip, pc}
    a8b4:	ldrbtmi	r4, [sl], #-2815	; 0xfffff501
    a8b8:	stmdavs	r0, {r0, r8, sp}
    a8bc:	b	1e488a0 <mbtowc@plt+0x1e46988>
    a8c0:			; <UNDEFINED> instruction: 0xf0082001
    a8c4:	strcs	pc, [r0, #-3124]	; 0xfffff3cc
    a8c8:			; <UNDEFINED> instruction: 0xf8482300
    a8cc:			; <UNDEFINED> instruction: 0xf8db3c1c
    a8d0:	ldmdbvs	r8, {ip, sp}
    a8d4:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    a8d8:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
    a8dc:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    a8e0:	subcs	fp, r8, r3, lsr #22
    a8e4:	stmib	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a8e8:	stmdacs	r0, {r2, r9, sl, lr}
    a8ec:	ldmib	r7, {r2, r4, r5, ip, lr, pc}^
    a8f0:	stmib	r0, {r1, r2, r8, r9, sp}^
    a8f4:	movwcs	r2, #768	; 0x300
    a8f8:			; <UNDEFINED> instruction: 0xf8c06443
    a8fc:	strvc	sl, [r3], #-8
    a900:	sbcvs	r6, r5, r6, lsl #6
    a904:	stmdavc	fp!, {r0, r2, r4, r8, ip, sp, pc}
    a908:	eorsle	r2, r9, pc, lsr #22
    a90c:			; <UNDEFINED> instruction: 0x63a32300
    a910:	cmnvs	r3, #-1946157053	; 0x8c000003
    a914:	blmi	ffa239a8 <mbtowc@plt+0xffa21a90>
    a918:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    a91c:	eorcs	pc, r9, r3, asr r8	; <UNPREDICTABLE>
    a920:			; <UNDEFINED> instruction: 0xf8436462
    a924:	strbt	r4, [r3], -r9, lsr #32
    a928:	strb	r2, [sp, r0, lsl #10]
    a92c:			; <UNDEFINED> instruction: 0xf1a82210
    a930:			; <UNDEFINED> instruction: 0xf7f7011c
    a934:	strmi	lr, [r6], -ip, asr #19
    a938:	svccc	0x00fff1b0
    a93c:			; <UNDEFINED> instruction: 0xf858d0d1
    a940:	teqlt	r3, ip, lsl ip
    a944:	blcs	289b8 <mbtowc@plt+0x26aa0>
    a948:	strmi	fp, [r6], -ip, lsl #30
    a94c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    a950:			; <UNDEFINED> instruction: 0xf04fe7c7
    a954:			; <UNDEFINED> instruction: 0xe7c436ff
    a958:	ldrdls	pc, [r4], -r7	; <UNPREDICTABLE>
    a95c:			; <UNDEFINED> instruction: 0xf8594bcd
    a960:	bmi	ff356974 <mbtowc@plt+0xff354a5c>
    a964:	andeq	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    a968:	andls	r2, r0, #72, 4	; 0x80000004
    a96c:	bmi	ff4e49e0 <mbtowc@plt+0xff4e2ac8>
    a970:	tstcs	r1, sl, ror r4
    a974:			; <UNDEFINED> instruction: 0xf7f76800
    a978:	andcs	lr, r1, ip, lsl sl
    a97c:	blx	ff6069a6 <mbtowc@plt+0xff604a8e>
    a980:	bvs	1e9d8c4 <mbtowc@plt+0x1e9b9ac>
    a984:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    a988:			; <UNDEFINED> instruction: 0xf107b1eb
    a98c:			; <UNDEFINED> instruction: 0x46280150
    a990:			; <UNDEFINED> instruction: 0xff50f009
    a994:	adcsle	r2, r9, r0, lsl #16
    a998:			; <UNDEFINED> instruction: 0xf4036e3b
    a99c:			; <UNDEFINED> instruction: 0xf5b34370
    a9a0:			; <UNDEFINED> instruction: 0xd1b34f40
    a9a4:	strtvc	r2, [r3], #-769	; 0xfffffcff
    a9a8:	cmpeq	r0, r7, lsl #2	; <UNPREDICTABLE>
    a9ac:	tstcs	r4, #3522560	; 0x35c000
    a9b0:	movwcs	lr, #27076	; 0x69c4
    a9b4:	tstcs	r8, #3424256	; 0x344000
    a9b8:	movwcs	lr, #35268	; 0x89c4
    a9bc:	movwcs	lr, #35281	; 0x89d1
    a9c0:	movwcs	lr, #43460	; 0xa9c4
    a9c4:			; <UNDEFINED> instruction: 0xf107e7a2
    a9c8:			; <UNDEFINED> instruction: 0x46290250
    a9cc:			; <UNDEFINED> instruction: 0xf7f72003
    a9d0:	ldrb	lr, [pc, r2, ror #20]
    a9d4:	ldrdls	pc, [r4], -r7	; <UNPREDICTABLE>
    a9d8:			; <UNDEFINED> instruction: 0xf8c7e67c
    a9dc:			; <UNDEFINED> instruction: 0xf7f7d010
    a9e0:	strmi	lr, [r3], -r8, lsl #19
    a9e4:	svcpl	0x0000f5b0
    a9e8:			; <UNDEFINED> instruction: 0xf44fbfa8
    a9ec:	rscsvs	r5, fp, r0, lsl #6
    a9f0:			; <UNDEFINED> instruction: 0xf0233307
    a9f4:	bl	feb4b618 <mbtowc@plt+0xfeb49700>
    a9f8:	blge	8de0c <mbtowc@plt+0x8bef4>
    a9fc:	andcs	r6, r4, #-1342177277	; 0xb0000003
    aa00:	andscs	r2, r0, r2, lsl #2
    aa04:	b	ec89e8 <mbtowc@plt+0xec6ad0>
    aa08:			; <UNDEFINED> instruction: 0xf1b061b8
    aa0c:	ldrshle	r3, [lr], #-255	; 0xffffff01
    aa10:	cmpeq	r0, r7, lsl #2	; <UNPREDICTABLE>
    aa14:	msreq	SPSR_, #-1073741823	; 0xc0000001
    aa18:	ldrtvs	r2, [sl], -r0, lsl #4
    aa1c:	addsvs	r6, sl, sl, ror r6
    aa20:	subeq	pc, r8, r7, lsl #2
    aa24:	ldrteq	pc, [r4], -r7, lsl #2	; <UNPREDICTABLE>
    aa28:			; <UNDEFINED> instruction: 0x63ba637a
    aa2c:			; <UNDEFINED> instruction: 0x460463fa
    aa30:	stmdbcs	r8, {r2, r6, fp, ip, sp, lr, pc}
    aa34:			; <UNDEFINED> instruction: 0xf10764fa
    aa38:			; <UNDEFINED> instruction: 0xf8c703cc
    aa3c:			; <UNDEFINED> instruction: 0xf8c720cc
    aa40:			; <UNDEFINED> instruction: 0xf8c720d4
    aa44:			; <UNDEFINED> instruction: 0xf8c720dc
    aa48:			; <UNDEFINED> instruction: 0xf04f20e0
    aa4c:			; <UNDEFINED> instruction: 0xf8a70e10
    aa50:			; <UNDEFINED> instruction: 0xf04fe034
    aa54:			; <UNDEFINED> instruction: 0xf8870801
    aa58:			; <UNDEFINED> instruction: 0xf88780cc
    aa5c:			; <UNDEFINED> instruction: 0xf04f20cd
    aa60:			; <UNDEFINED> instruction: 0xf8c33cff
    aa64:			; <UNDEFINED> instruction: 0xf04fc004
    aa68:			; <UNDEFINED> instruction: 0xf8c30c0c
    aa6c:			; <UNDEFINED> instruction: 0xf04fc00c
    aa70:			; <UNDEFINED> instruction: 0xf8c70828
    aa74:	vhadd.s8	q12, q0, q0
    aa78:	rschi	r3, r0, r1
    aa7c:	adchi	r2, r0, r4, lsl r0
    aa80:	adcseq	pc, ip, r7, lsl #2
    aa84:	adcsmi	pc, ip, r7, asr #17
    aa88:	sbc	pc, r0, r7, asr #17
    aa8c:	sbccc	pc, r4, r7, asr #17
    aa90:	sbcvs	r2, r3, r8, lsl r3
    aa94:			; <UNDEFINED> instruction: 0xf8c1653e
    aa98:	addvs	ip, r8, r4
    aa9c:	sbcvs	r2, fp, r2, lsl #6
    aaa0:			; <UNDEFINED> instruction: 0xf7f769b8
    aaa4:	stmdacs	r0, {r4, r5, fp, sp, lr, pc}
    aaa8:			; <UNDEFINED> instruction: 0xf8c7bfa8
    aaac:	blle	9aeab4 <mbtowc@plt+0x9acb9c>
    aab0:	ldmvs	sl!, {r8, r9, sp}^
    aab4:	ldmibvs	r8!, {r0, r3, r4, r5, r9, fp, sp, lr}
    aab8:	b	2c8a9c <mbtowc@plt+0x2c6b84>
    aabc:	stclle	14, cr1, [r3, #-12]
    aac0:	svclt	0x00c82b0f
    aac4:	ldrdlt	pc, [r0], -r7	; <UNPREDICTABLE>
    aac8:	addshi	pc, sl, r0, lsl #6
    aacc:	blmi	1cc4a94 <mbtowc@plt+0x1cc2b7c>
    aad0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    aad4:	blmi	1be4b4c <mbtowc@plt+0x1be2c34>
    aad8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    aadc:			; <UNDEFINED> instruction: 0xf7f7681d
    aae0:	stmdavs	r0, {r1, r2, r3, r8, fp, sp, lr, pc}
    aae4:	ldm	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    aae8:	strtmi	r9, [fp], -r0
    aaec:	ldrbtmi	r4, [sl], #-2677	; 0xfffff58b
    aaf0:	strtmi	r2, [r0], -r1, lsl #2
    aaf4:	ldmdb	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aaf8:			; <UNDEFINED> instruction: 0xf0082001
    aafc:	blmi	19c9764 <mbtowc@plt+0x19c784c>
    ab00:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    ab04:	blmi	18e4b7c <mbtowc@plt+0x18e2c64>
    ab08:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    ab0c:			; <UNDEFINED> instruction: 0xf7f7681d
    ab10:	stmdavs	r0, {r1, r2, r4, r5, r6, r7, fp, sp, lr, pc}
    ab14:	ldm	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ab18:	strtmi	r9, [fp], -r0
    ab1c:	ldrbtmi	r4, [sl], #-2666	; 0xfffff596
    ab20:	strtmi	r2, [r0], -r1, lsl #2
    ab24:	stmdb	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ab28:			; <UNDEFINED> instruction: 0xf8d7e00e
    ab2c:	blmi	166eb34 <mbtowc@plt+0x166cc1c>
    ab30:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    ab34:			; <UNDEFINED> instruction: 0xf8594a58
    ab38:	ldmdavs	fp, {r1}
    ab3c:	ldrbtmi	r4, [sl], #-2659	; 0xfffff59d
    ab40:	stmdavs	r0, {r0, r8, sp}
    ab44:	ldmdb	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ab48:			; <UNDEFINED> instruction: 0xf7f769b8
    ab4c:			; <UNDEFINED> instruction: 0xf8d7e9c8
    ab50:	strb	sp, [r7, #16]
    ab54:	ldrdpl	pc, [r4], -r8
    ab58:			; <UNDEFINED> instruction: 0xf8b8b9e5
    ab5c:	movwcc	r3, #12288	; 0x3000
    ab60:	movweq	pc, #12323	; 0x3023	; <UNPREDICTABLE>
    ab64:	ldrmi	r1, [r8], #2788	; 0xae4
    ab68:	ldcle	12, cr2, [lr, #-12]!
    ab6c:			; <UNDEFINED> instruction: 0x6000f8b8
    ab70:	ldmdble	sl!, {r0, r1, r9, sl, fp, sp}
    ab74:	lfmle	f4, 4, [r8], #-664	; 0xfffffd68
    ab78:			; <UNDEFINED> instruction: 0x3002f8b8
    ab7c:	rscle	r2, r9, r2, lsl #22
    ab80:	mvnle	r2, r3, lsl #22
    ab84:			; <UNDEFINED> instruction: 0xf1083e04
    ab88:	rsbsvs	r0, fp, r4, lsl #6
    ab8c:	stclle	14, cr2, [r4]
    ab90:	ands	r2, r0, r0, lsl #10
    ab94:	ldrbmi	r4, [r3], -sl, lsr #12
    ab98:			; <UNDEFINED> instruction: 0x46306a7e
    ab9c:			; <UNDEFINED> instruction: 0xf7fc4651
    aba0:	ldrtmi	pc, [r2], -r1, ror #19	; <UNPREDICTABLE>
    aba4:			; <UNDEFINED> instruction: 0x46284653
    aba8:			; <UNDEFINED> instruction: 0xf7fc4651
    abac:			; <UNDEFINED> instruction: 0xe7d4f9db
    abb0:	adcsmi	r3, r5, #4, 10	; 0x1000000
    abb4:	bvs	1e41700 <mbtowc@plt+0x1e3f7e8>
    abb8:			; <UNDEFINED> instruction: 0xf7fc4651
    abbc:			; <UNDEFINED> instruction: 0x4681f9b7
    abc0:	rscsle	r2, r5, r0, lsl #16
    abc4:	blcs	259d8 <mbtowc@plt+0x23ac0>
    abc8:	blvs	10ff398 <mbtowc@plt+0x10fd480>
    abcc:	mvnle	r2, r0, lsl #22
    abd0:	ldmdbpl	r8, {r0, r1, r3, r4, r5, r6, fp, sp, lr}^
    abd4:			; <UNDEFINED> instruction: 0xf7fc4651
    abd8:	stmdacs	r0, {r0, r3, r5, r7, r8, fp, ip, sp, lr, pc}
    abdc:	andcs	sp, r1, #232	; 0xe8
    abe0:	eorscs	pc, r8, r9, asr #17
    abe4:	eorseq	pc, r4, r9, asr #17
    abe8:			; <UNDEFINED> instruction: 0xf8dbe7e2
    abec:	movwcc	r3, #12288	; 0x3000
    abf0:	andeq	pc, r3, #35	; 0x23
    abf4:	bne	fe6e4ee8 <mbtowc@plt+0xfe6e2fd0>
    abf8:	blcs	3dbe4c <mbtowc@plt+0x3d9f34>
    abfc:	svcge	0x0058f77f
    ac00:	ldrdmi	pc, [r0], -fp
    ac04:			; <UNDEFINED> instruction: 0xf67f2c0f
    ac08:	adcsvs	sl, fp, r3, asr pc
    ac0c:			; <UNDEFINED> instruction: 0xf63f429c
    ac10:			; <UNDEFINED> instruction: 0xf8bbaf4f
    ac14:	blcs	d6c2c <mbtowc@plt+0xd4d14>
    ac18:	blcs	bee78 <mbtowc@plt+0xbcf60>
    ac1c:			; <UNDEFINED> instruction: 0xf89bd085
    ac20:	blcs	56c68 <mbtowc@plt+0x54d50>
    ac24:	stfccd	f5, [r0], #-900	; 0xfffffc7c
    ac28:			; <UNDEFINED> instruction: 0x3014f8db
    ac2c:	blcs	23620 <mbtowc@plt+0x21708>
    ac30:	stccs	15, cr11, [r0], {24}
    ac34:			; <UNDEFINED> instruction: 0xf10bddd9
    ac38:	stccs	8, cr0, [r3], {32}
    ac3c:			; <UNDEFINED> instruction: 0xf04fddd5
    ac40:	ldr	r0, [r3, r0, lsl #20]
    ac44:	svc	0x007cf7f6
    ac48:	muleq	r2, r2, r6
    ac4c:	andeq	r5, r2, r6, lsl #13
    ac50:	andeq	r0, r0, r4, lsr r2
    ac54:	andeq	r5, r2, r2, lsl #29
    ac58:	andeq	r5, r2, ip, lsl lr
    ac5c:	andeq	r5, r2, lr, lsl #28
    ac60:	strdeq	pc, [r0], -r6
    ac64:	andeq	r0, r1, r4, asr #31
    ac68:	andeq	r1, r1, ip, asr #32
    ac6c:	andeq	r1, r1, ip, lsr r0
    ac70:	andeq	r1, r1, r4, lsr r0
    ac74:	andeq	r1, r1, r0, lsr r0
    ac78:	andeq	r0, r1, r0, asr ip
    ac7c:	andeq	r1, r1, r8, lsl r0
    ac80:			; <UNDEFINED> instruction: 0x000107b8
    ac84:	andeq	r0, r1, ip, ror #31
    ac88:	muleq	r0, r8, r2
    ac8c:	andeq	r0, r0, r0, lsl r4
    ac90:	andeq	r5, r2, r4, asr #9
    ac94:	andeq	r0, r0, r0, ror #4
    ac98:	andeq	r0, r0, r8, asr #5
    ac9c:	andeq	r0, r1, r6, lsl pc
    aca0:	strdeq	r0, [r1], -lr
    aca4:	andeq	r5, r2, r8, lsl #24
    aca8:	andeq	r0, r1, r0, lsr #29
    acac:	andeq	r0, r1, ip, lsr lr
    acb0:	andeq	r3, r1, r2, lsl #1
    acb4:	andeq	r0, r1, lr, lsr #28
    acb8:			; <UNDEFINED> instruction: 0x00025ab0
    acbc:	andeq	r0, r1, r4, lsr #27
    acc0:	muleq	r0, r4, r3
    acc4:	andeq	r0, r1, r6, asr ip
    acc8:	andeq	r0, r1, r6, asr #24
    accc:	andeq	r0, r1, sl, asr #24
    acd0:	ldrbtmi	r4, [fp], #-2859	; 0xfffff4d5
    acd4:	ldmpl	fp, {r0, r1, r3, r5, r9, fp, lr}
    acd8:	tstlt	r3, fp, lsl r8
    acdc:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
    ace0:	ldrbtmi	r4, [ip], #-3113	; 0xfffff3d7
    ace4:	stmdbmi	r9!, {r0, r9, sp}
    ace8:			; <UNDEFINED> instruction: 0x46204479
    acec:	stc2l	0, cr15, [r2, #-32]!	; 0xffffffe0
    acf0:	stmdbmi	r7!, {r1, r9, sp}
    acf4:			; <UNDEFINED> instruction: 0x46204479
    acf8:	ldc2l	0, cr15, [ip, #-32]	; 0xffffffe0
    acfc:	stmdbmi	r5!, {r0, r1, r9, sp}
    ad00:			; <UNDEFINED> instruction: 0x46204479
    ad04:	ldc2l	0, cr15, [r6, #-32]	; 0xffffffe0
    ad08:	stmdbmi	r3!, {r2, r9, sp}
    ad0c:			; <UNDEFINED> instruction: 0x46204479
    ad10:	ldc2l	0, cr15, [r0, #-32]	; 0xffffffe0
    ad14:	stmdbmi	r1!, {r0, r2, r9, sp}
    ad18:			; <UNDEFINED> instruction: 0x46204479
    ad1c:	stc2l	0, cr15, [sl, #-32]	; 0xffffffe0
    ad20:	ldmdbmi	pc, {r1, r2, r9, sp}	; <UNPREDICTABLE>
    ad24:			; <UNDEFINED> instruction: 0x46204479
    ad28:	stc2l	0, cr15, [r4, #-32]	; 0xffffffe0
    ad2c:	ldmdbmi	sp, {r0, r1, r2, r9, sp}
    ad30:			; <UNDEFINED> instruction: 0x46204479
    ad34:	ldc2	0, cr15, [lr, #-32]!	; 0xffffffe0
    ad38:	ldmdbmi	fp, {r3, r9, sp}
    ad3c:			; <UNDEFINED> instruction: 0x46204479
    ad40:	ldc2	0, cr15, [r8, #-32]!	; 0xffffffe0
    ad44:	ldmdbmi	r9, {r0, r3, r9, sp}
    ad48:			; <UNDEFINED> instruction: 0x46204479
    ad4c:	ldc2	0, cr15, [r2, #-32]!	; 0xffffffe0
    ad50:	ldmdbmi	r7, {r1, r3, r9, sp}
    ad54:			; <UNDEFINED> instruction: 0x46204479
    ad58:	stc2	0, cr15, [ip, #-32]!	; 0xffffffe0
    ad5c:	ldmdbmi	r5, {r0, r1, r3, r9, sp}
    ad60:			; <UNDEFINED> instruction: 0x46204479
    ad64:	stc2	0, cr15, [r6, #-32]!	; 0xffffffe0
    ad68:	ldmdbmi	r3, {r9, sp}
    ad6c:			; <UNDEFINED> instruction: 0x46204479
    ad70:	stc2	0, cr15, [r0, #-32]!	; 0xffffffe0
    ad74:	ldrmi	r2, [r1], -r0, lsl #4
    ad78:			; <UNDEFINED> instruction: 0xf0084620
    ad7c:	ldclt	13, cr15, [r0, #-108]	; 0xffffff94
    ad80:	andeq	r4, r2, r6, ror #29
    ad84:	andeq	r0, r0, ip, ror r2
    ad88:	andeq	r0, r1, r2, ror #21
    ad8c:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    ad90:	ldrdeq	r0, [r1], -r4
    ad94:	ldrdeq	r0, [r1], -r4
    ad98:	ldrdeq	r0, [r1], -r4
    ad9c:	ldrdeq	r0, [r1], -r4
    ada0:	ldrdeq	r0, [r1], -r4
    ada4:	ldrdeq	r0, [r1], -r4
    ada8:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    adac:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    adb0:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    adb4:	andeq	r0, r1, ip, asr #21
    adb8:	andeq	r0, r1, r8, asr #21
    adbc:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    adc0:	cmplt	fp, #1769472	; 0x1b0000
    adc4:	ldrbmi	lr, [r0, sp, lsr #18]!
    adc8:			; <UNDEFINED> instruction: 0xf5031f1f
    adcc:			; <UNDEFINED> instruction: 0xf04f79fe
    add0:	ands	r0, fp, r0, lsl #20
    add4:			; <UNDEFINED> instruction: 0xf7f64628
    add8:	orrslt	lr, lr, r0, ror #28
    addc:	ldclvs	6, cr4, [r6], #-212	; 0xffffff2c
    ade0:			; <UNDEFINED> instruction: 0xb12c6bec
    ade4:	stmdbvs	r4!, {r5, r9, sl, lr}
    ade8:	mrc	7, 2, APSR_nzcv, cr6, cr6, {7}
    adec:	mvnsle	r2, r0, lsl #24
    adf0:	smlattlt	r8, r8, r8, r6
    adf4:	mrc	7, 2, APSR_nzcv, cr0, cr6, {7}
    adf8:	stmdacs	r0, {r3, r5, r7, fp, sp, lr}
    adfc:			; <UNDEFINED> instruction: 0xf7f6d0ea
    ae00:	strb	lr, [r7, ip, asr #28]!
    ae04:	andge	pc, r0, r8, asr #17
    ae08:	andle	r4, r5, pc, asr #10
    ae0c:	ldrtmi	r3, [r8], r4, lsl #14
    ae10:	mcrcs	8, 0, r6, cr0, cr14, {1}
    ae14:			; <UNDEFINED> instruction: 0xe7e1d0f8
    ae18:			; <UNDEFINED> instruction: 0x87f0e8bd
    ae1c:	svclt	0x00004770
    ae20:	andeq	r5, r2, sl, lsl #12
    ae24:	ldmib	r0, {r3, r8, sl, ip, sp, pc}^
    ae28:			; <UNDEFINED> instruction: 0xf7fc0116
    ae2c:			; <UNDEFINED> instruction: 0x4603f87f
    ae30:	stfvsd	f3, [r3], {-0}
    ae34:	stclt	6, cr4, [r8, #-96]	; 0xffffffa0
    ae38:	ldrbmi	lr, [r0, sp, lsr #18]!
    ae3c:	ldrbtmi	r4, [sp], #-3428	; 0xfffff29c
    ae40:	stmiapl	fp!, {r2, r5, r6, r8, r9, fp, lr}^
    ae44:	blcs	24eb8 <mbtowc@plt+0x22fa0>
    ae48:	sbchi	pc, r0, r0
    ae4c:	blmi	189c66c <mbtowc@plt+0x189a754>
    ae50:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    ae54:	blmi	18658cc <mbtowc@plt+0x18639b4>
    ae58:	andsvs	r5, ip, fp, ror #17
    ae5c:			; <UNDEFINED> instruction: 0xf0002c00
    ae60:	svcmi	0x005f80b5
    ae64:			; <UNDEFINED> instruction: 0xf04f447f
    ae68:			; <UNDEFINED> instruction: 0xf04f0801
    ae6c:	ands	r0, r0, r0, lsl #18
    ae70:	stmiapl	fp!, {r0, r3, r4, r6, r8, r9, fp, lr}^
    ae74:	ldmdavs	r8, {r0, r5, r9, sl, lr}
    ae78:	cdp2	0, 6, cr15, cr10, cr12, {0}
    ae7c:	cmple	r1, r0, lsl #16
    ae80:	stmiapl	fp!, {r1, r2, r4, r6, r8, r9, fp, lr}^
    ae84:			; <UNDEFINED> instruction: 0xf8d2681a
    ae88:	ldrsbvs	r4, [ip], -r0
    ae8c:			; <UNDEFINED> instruction: 0xf0002c00
    ae90:			; <UNDEFINED> instruction: 0x4639809d
    ae94:	eoreq	pc, r3, r4, lsl #2
    ae98:	ldc	7, cr15, [ip, #984]!	; 0x3d8
    ae9c:	mvnle	r2, r0, lsl #16
    aea0:	rscle	r2, r5, r0, lsl #28
    aea4:	mvnle	r2, r1, lsl #28
    aea8:	stmiapl	fp!, {r0, r1, r3, r6, r8, r9, fp, lr}^
    aeac:	ldmdavs	r8, {r0, r5, r9, sl, lr}
    aeb0:	cdp2	0, 4, cr15, cr14, cr12, {0}
    aeb4:	mvnle	r2, r0, lsl #16
    aeb8:	stmiapl	fp!, {r3, r6, r8, r9, fp, lr}^
    aebc:	bvc	fe8e4f34 <mbtowc@plt+0xfe8e301c>
    aec0:	svceq	0x0004f013
    aec4:	blmi	11ff23c <mbtowc@plt+0x11fd324>
    aec8:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    aecc:	blmi	10a3a60 <mbtowc@plt+0x10a1b48>
    aed0:	ldmdavs	sl, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    aed4:			; <UNDEFINED> instruction: 0xf0438953
    aed8:	cmphi	r3, r2, lsl #6
    aedc:			; <UNDEFINED> instruction: 0xf7ff4620
    aee0:	tstlt	r8, r1, lsr #31	; <UNPREDICTABLE>
    aee4:	movwcs	lr, #2512	; 0x9d0
    aee8:	cmple	r9, r3, lsl r3
    aeec:			; <UNDEFINED> instruction: 0x0116e9d4
    aef0:			; <UNDEFINED> instruction: 0xf81cf7fc
    aef4:	stmdacs	r0, {r1, r7, r9, sl, lr}
    aef8:	blvs	113f208 <mbtowc@plt+0x113d2f0>
    aefc:	adcsle	r2, pc, r0, lsl #24
    af00:	blcs	25d14 <mbtowc@plt+0x23dfc>
    af04:	blvs	fe8ff44c <mbtowc@plt+0xfe8fd534>
    af08:	blvs	193937c <mbtowc@plt+0x1937464>
    af0c:	blcs	25da0 <mbtowc@plt+0x23e88>
    af10:	ldmib	r4, {r0, r1, r3, r4, r5, r6, r7, ip, lr, pc}^
    af14:	tstmi	r3, #0, 6
    af18:			; <UNDEFINED> instruction: 0x4649d0b2
    af1c:			; <UNDEFINED> instruction: 0xf7fe4620
    af20:			; <UNDEFINED> instruction: 0xe7adff13
    af24:	stmiapl	fp!, {r0, r2, r3, r5, r8, r9, fp, lr}^
    af28:			; <UNDEFINED> instruction: 0xf7ff6818
    af2c:	tstlt	r8, fp, ror pc	; <UNPREDICTABLE>
    af30:	movwcs	lr, #2512	; 0x9d0
    af34:	tstle	sp, r3, lsl r3
    af38:	stmiapl	fp!, {r3, r5, r8, r9, fp, lr}^
    af3c:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
    af40:			; <UNDEFINED> instruction: 0xf7fb0116
    af44:			; <UNDEFINED> instruction: 0x4682fff3
    af48:	addsle	r2, r9, r0, lsl #16
    af4c:			; <UNDEFINED> instruction: 0x2c006b44
    af50:	blvs	fe0ff1b0 <mbtowc@plt+0xfe0fd298>
    af54:	blvs	fe8f95a8 <mbtowc@plt+0xfe8f7690>
    af58:	blvs	19393cc <mbtowc@plt+0x19374b4>
    af5c:	blcs	25df0 <mbtowc@plt+0x23ed8>
    af60:	ldmib	r4, {r0, r1, r3, r4, r5, r6, r7, ip, lr, pc}^
    af64:	tstmi	r3, #0, 6
    af68:	strbmi	sp, [r1], -sl, lsl #1
    af6c:			; <UNDEFINED> instruction: 0xf7fe4620
    af70:	str	pc, [r5, fp, ror #29]
    af74:			; <UNDEFINED> instruction: 0xf7fe4641
    af78:	ldrb	pc, [sp, r7, ror #29]	; <UNPREDICTABLE>
    af7c:	smlabble	r4, r4, r2, r4
    af80:	blvs	1944d80 <mbtowc@plt+0x1942e68>
    af84:			; <UNDEFINED> instruction: 0xf43f45a2
    af88:	stccs	15, cr10, [r0], {123}	; 0x7b
    af8c:	ldmib	r4, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
    af90:	tstmi	r3, #0, 6
    af94:			; <UNDEFINED> instruction: 0x4641d0f5
    af98:			; <UNDEFINED> instruction: 0xf7fe4620
    af9c:	ubfx	pc, r5, #29, #17
    afa0:			; <UNDEFINED> instruction: 0xf7fe4649
    afa4:			; <UNDEFINED> instruction: 0xe76bfed1
    afa8:	smlabble	r4, r4, r2, r4
    afac:	blvs	1944d54 <mbtowc@plt+0x1942e3c>
    afb0:			; <UNDEFINED> instruction: 0xf43f45a2
    afb4:	stccs	15, cr10, [r0], {101}	; 0x65
    afb8:	ldmib	r4, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
    afbc:	tstmi	r3, #0, 6
    afc0:			; <UNDEFINED> instruction: 0x4649d0f5
    afc4:			; <UNDEFINED> instruction: 0xf7fe4620
    afc8:			; <UNDEFINED> instruction: 0xe7f0febf
    afcc:			; <UNDEFINED> instruction: 0x87f0e8bd
    afd0:	andeq	r4, r2, sl, ror sp
    afd4:	andeq	r0, r0, r0, lsl r4
    afd8:	ldrdeq	r0, [r0], -r4
    afdc:	ldrdeq	r0, [r0], -ip
    afe0:	ldrdeq	r0, [r1], -r8
    afe4:	ldrdeq	r0, [r0], -r8
    afe8:	strdlt	fp, [r5], r0	; <UNPREDICTABLE>
    afec:	stcmi	6, cr4, [r5], {6}
    aff0:	bmi	fe15c1e8 <mbtowc@plt+0xfe15a2d0>
    aff4:	blmi	fe15c1e4 <mbtowc@plt+0xfe15a2cc>
    aff8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    affc:			; <UNDEFINED> instruction: 0xf04f9323
    b000:	blmi	fe0cbc08 <mbtowc@plt+0xfe0c9cf0>
    b004:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    b008:	svceq	0x0004f013
    b00c:	blmi	fe07f13c <mbtowc@plt+0xfe07d224>
    b010:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    b014:	ldrdcc	pc, [r0], r3	; <UNPREDICTABLE>
    b018:	cmple	r3, r0, lsl #22
    b01c:	stmiapl	r3!, {r1, r2, r3, r4, r5, r6, r8, r9, fp, lr}^
    b020:	blcs	25094 <mbtowc@plt+0x2317c>
    b024:	blmi	1eff0fc <mbtowc@plt+0x1efd1e4>
    b028:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    b02c:	ldrdcs	pc, [r4], r3	; <UNPREDICTABLE>
    b030:	stmiapl	r3!, {r1, r3, r4, r5, r6, r8, r9, fp, lr}^
    b034:	ldmne	r3, {r0, r1, r3, r4, fp, sp, lr}^
    b038:	ldmdbmi	r9!, {r2, sl, ip, lr, pc}^
    b03c:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
    b040:	sfmle	f4, 4, [r8], #-612	; 0xfffffd9c
    b044:	blmi	1def850 <mbtowc@plt+0x1ded938>
    b048:	movwls	r4, #1147	; 0x47b
    b04c:	andcs	r2, r1, #128, 6
    b050:	stcge	6, cr4, [r3, #-100]	; 0xffffff9c
    b054:			; <UNDEFINED> instruction: 0xf7f64628
    b058:	blmi	1d06dc8 <mbtowc@plt+0x1d04eb0>
    b05c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    b060:			; <UNDEFINED> instruction: 0xf0002b00
    b064:	blmi	1c6b280 <mbtowc@plt+0x1c69368>
    b068:	ldmdavc	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    b06c:	strtmi	r9, [fp], -r0, lsl #6
    b070:	stmdbmi	pc!, {r2, r4, r6, r9, sp}^	; <UNPREDICTABLE>
    b074:	andcs	r4, r1, r9, ror r4
    b078:	mcr	7, 4, pc, cr14, cr6, {7}	; <UNPREDICTABLE>
    b07c:	stmiapl	r3!, {r2, r5, r6, r8, r9, fp, lr}^
    b080:			; <UNDEFINED> instruction: 0xf013681b
    b084:	svclt	0x00180f02
    b088:	tstle	r2, r1, lsl #10
    b08c:	subs	r2, r6, r1, lsl #10
    b090:	mrc2	7, 0, pc, cr14, cr15, {7}
    b094:	bmi	1844fb8 <mbtowc@plt+0x18430a0>
    b098:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    b09c:	eorpl	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    b0a0:	bicsle	r2, sl, r0, lsl #26
    b0a4:	stmiapl	r3!, {r1, r3, r4, r6, r8, r9, fp, lr}^
    b0a8:			; <UNDEFINED> instruction: 0xf013681b
    b0ac:	subsle	r0, r1, r2, lsl #30
    b0b0:	blmi	16144b8 <mbtowc@plt+0x16125a0>
    b0b4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    b0b8:	umlalscc	pc, r0, r3, r8	; <UNPREDICTABLE>
    b0bc:	blmi	16b7850 <mbtowc@plt+0x16b5938>
    b0c0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    b0c4:	cmple	lr, r0, lsl #22
    b0c8:	rsble	r2, r3, r0, lsl #26
    b0cc:	stmiapl	r3!, {r0, r3, r4, r6, r8, r9, fp, lr}^
    b0d0:	eorcs	r6, r0, r9, lsl r8
    b0d4:	mrc	7, 5, APSR_nzcv, cr10, cr6, {7}
    b0d8:	stmiapl	r3!, {r1, r2, r3, r6, r8, r9, fp, lr}^
    b0dc:			; <UNDEFINED> instruction: 0xf8d3681b
    b0e0:	ldmdbmi	r5, {r3, r5, r7, sp}^
    b0e4:	andcs	r4, r1, r9, ror r4
    b0e8:	mrc	7, 2, APSR_nzcv, cr6, cr6, {7}
    b0ec:	stmiapl	r3!, {r1, r2, r3, r6, r8, r9, fp, lr}^
    b0f0:	blcs	25164 <mbtowc@plt+0x2324c>
    b0f4:	strcc	sp, [r1, #-341]	; 0xfffffeab
    b0f8:	stmiapl	r3!, {r1, r2, r6, r8, r9, fp, lr}^
    b0fc:			; <UNDEFINED> instruction: 0xf893681b
    b100:	strhlt	r3, [r3, #1]!
    b104:	stmiapl	r3!, {r3, r6, r8, r9, fp, lr}^
    b108:	blcs	2517c <mbtowc@plt+0x23264>
    b10c:	stfcsd	f5, [r0, #-328]	; 0xfffffeb8
    b110:	blmi	123f274 <mbtowc@plt+0x123d35c>
    b114:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
    b118:			; <UNDEFINED> instruction: 0xf7f62020
    b11c:	blmi	f86b84 <mbtowc@plt+0xf84c6c>
    b120:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    b124:	ldrdcs	pc, [ip], r3	; <UNPREDICTABLE>
    b128:	ldrbtmi	r4, [r9], #-2372	; 0xfffff6bc
    b12c:			; <UNDEFINED> instruction: 0xf7f62001
    b130:	blmi	f86a08 <mbtowc@plt+0xf84af0>
    b134:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    b138:	cmple	r9, r0, lsl #22
    b13c:	blmi	e98548 <mbtowc@plt+0xe96630>
    b140:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    b144:	svclt	0x00183d00
    b148:	blcs	14554 <mbtowc@plt+0x1263c>
    b14c:	strcs	fp, [r0, #-3864]	; 0xfffff0e8
    b150:	cmple	r6, r0, lsl #26
    b154:	cmple	fp, r0, lsl #28
    b158:	ldrbtmi	r4, [sl], #-2617	; 0xfffff5c7
    b15c:	ldmpl	r3, {r0, r1, r3, r5, r8, r9, fp, lr}^
    b160:	blls	8e51d0 <mbtowc@plt+0x8e32b8>
    b164:			; <UNDEFINED> instruction: 0xf04f405a
    b168:	mrsle	r0, (UNDEF: 120)
    b16c:	ldcllt	0, cr11, [r0, #148]!	; 0x94
    b170:	stmiapl	r7!, {r4, r5, r8, r9, fp, lr}^
    b174:	eorcs	r6, r8, r9, lsr r8
    b178:	mcr	7, 3, pc, cr8, cr6, {7}	; <UNPREDICTABLE>
    b17c:			; <UNDEFINED> instruction: 0x46286839
    b180:	mrc	7, 4, APSR_nzcv, cr4, cr6, {7}
    b184:	blmi	b04f74 <mbtowc@plt+0xb0305c>
    b188:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
    b18c:			; <UNDEFINED> instruction: 0xf7f62054
    b190:	sbfx	lr, lr, #28, #2
    b194:	stmiapl	r3!, {r0, r1, r2, r5, r8, r9, fp, lr}^
    b198:	eorcs	r6, r8, r9, lsl r8
    b19c:	mrc	7, 2, APSR_nzcv, cr6, cr6, {7}
    b1a0:	blmi	945010 <mbtowc@plt+0x9430f8>
    b1a4:	blmi	861534 <mbtowc@plt+0x85f61c>
    b1a8:	ldmdavs	r1, {r0, r1, r5, r6, r7, fp, ip, lr}
    b1ac:			; <UNDEFINED> instruction: 0xf7f67818
    b1b0:	str	lr, [r0, lr, asr #28]!
    b1b4:	stmiapl	r3!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
    b1b8:	subscs	r6, r4, r9, lsl r8
    b1bc:	mcr	7, 2, pc, cr6, cr6, {7}	; <UNPREDICTABLE>
    b1c0:	blmi	74507c <mbtowc@plt+0x743164>
    b1c4:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
    b1c8:			; <UNDEFINED> instruction: 0xf7f62028
    b1cc:	str	lr, [r6, r0, asr #28]!
    b1d0:	stmiapl	r2!, {r3, r4, r8, r9, fp, lr}^
    b1d4:	stmiapl	r3!, {r0, r2, r4, r8, r9, fp, lr}^
    b1d8:	ldmdavc	r8, {r0, r4, fp, sp, lr}
    b1dc:	mrc	7, 1, APSR_nzcv, cr6, cr6, {7}
    b1e0:	blmi	545098 <mbtowc@plt+0x543180>
    b1e4:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
    b1e8:			; <UNDEFINED> instruction: 0xf7f62029
    b1ec:			; <UNDEFINED> instruction: 0xe7b1ee30
    b1f0:	stmiapl	r3!, {r4, r8, r9, fp, lr}^
    b1f4:	andcs	r6, sl, r9, lsl r8
    b1f8:	mcr	7, 1, pc, cr8, cr6, {7}	; <UNPREDICTABLE>
    b1fc:			; <UNDEFINED> instruction: 0xf7f6e7ac
    b200:	svclt	0x0000eca0
    b204:	andeq	r4, r2, r8, asr #23
    b208:	andeq	r4, r2, r4, asr #23
    b20c:	andeq	r0, r0, r4, lsr r2
    b210:			; <UNDEFINED> instruction: 0x000003bc
    b214:	ldrdeq	r0, [r0], -ip
    b218:	andeq	r0, r0, ip, ror r2
    b21c:	andeq	r0, r0, ip, lsr #5
    b220:	ldrdeq	r0, [r0], -r4
    b224:	strdeq	r0, [r1], -ip
    b228:	andeq	r0, r0, ip, ror #7
    b22c:	andeq	r0, r0, ip, asr #5
    b230:	andeq	r0, r1, r8, ror #15
    b234:	andeq	r0, r0, r8, lsl #7
    b238:	andeq	r0, r1, r4, lsl #15
    b23c:	andeq	r0, r1, r6, asr #14
    b240:	andeq	r4, r2, lr, asr sl
    b244:	svcmi	0x00f0e92d
    b248:	ldrsbls	fp, [r4], -fp	; <UNPREDICTABLE>
    b24c:	ldrmi	r4, [r5], -r8, lsl #13
    b250:	bls	191cad0 <mbtowc@plt+0x191abb8>
    b254:	stcmi	8, cr15, [r4], {223}	; 0xdf
    b258:			; <UNDEFINED> instruction: 0xf8df447c
    b25c:	ldrbtmi	r1, [r9], #-3204	; 0xfffff37c
    b260:	stccc	8, cr15, [r0], {223}	; 0xdf
    b264:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    b268:			; <UNDEFINED> instruction: 0xf04f9359
    b26c:			; <UNDEFINED> instruction: 0xf8df0300
    b270:	stmiapl	r3!, {r3, r4, r5, r6, sl, fp, ip, sp}^
    b274:	stmdblt	r3!, {r0, r1, r3, r4, fp, sp, lr}
    b278:	ldclcc	8, cr15, [r0], #-892	; 0xfffffc84
    b27c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    b280:			; <UNDEFINED> instruction: 0xb192b99b
    b284:			; <UNDEFINED> instruction: 0xf0139b65
    b288:	andle	r0, lr, r0, lsr #30
    b28c:	stclcc	8, cr15, [r0], #-892	; 0xfffffc84
    b290:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    b294:			; <UNDEFINED> instruction: 0xf8dfb14b
    b298:	stmiapl	r3!, {r2, r3, r4, r6, sl, fp, ip, sp}^
    b29c:	ldmib	r2, {r0, r3, r4, fp, sp, lr}^
    b2a0:	stmib	r1, {r2, r3, r8, r9, sp}^
    b2a4:	movwcs	r2, #4878	; 0x130e
    b2a8:			; <UNDEFINED> instruction: 0xf8df724b
    b2ac:	ldrbtmi	r3, [fp], #-3148	; 0xfffff3b4
    b2b0:			; <UNDEFINED> instruction: 0x009cf8d3
    b2b4:			; <UNDEFINED> instruction: 0xf7fbb158
    b2b8:			; <UNDEFINED> instruction: 0xf8dfffad
    b2bc:	ldrbtmi	r7, [pc], #-3136	; b2c4 <mbtowc@plt+0x93ac>
    b2c0:			; <UNDEFINED> instruction: 0x009cf8d7
    b2c4:	bl	ffa492a4 <mbtowc@plt+0xffa4738c>
    b2c8:			; <UNDEFINED> instruction: 0xf8c72300
    b2cc:			; <UNDEFINED> instruction: 0xf016309c
    b2d0:			; <UNDEFINED> instruction: 0xf0400702
    b2d4:			; <UNDEFINED> instruction: 0xf8df818a
    b2d8:	ldrbtmi	r3, [fp], #-3112	; 0xfffff3d8
    b2dc:	ldrdeq	pc, [r0], r3	; <UNPREDICTABLE>
    b2e0:			; <UNDEFINED> instruction: 0xf7fcb170
    b2e4:			; <UNDEFINED> instruction: 0xf8dff9b3
    b2e8:	ldrbtmi	r9, [r9], #3100	; 0xc1c
    b2ec:	ldrdeq	pc, [r0], r9	; <UNPREDICTABLE>
    b2f0:	bl	ff4c92d0 <mbtowc@plt+0xff4c73b8>
    b2f4:			; <UNDEFINED> instruction: 0xf8c92300
    b2f8:	svccs	0x000030a0
    b2fc:	orrshi	pc, r9, r0, asr #32
    b300:	stccc	8, cr15, [r4], {223}	; 0xdf
    b304:			; <UNDEFINED> instruction: 0xf8d3447b
    b308:	cmnlt	r0, r4, lsr #1
    b30c:	blx	ffd49306 <mbtowc@plt+0xffd473ee>
    b310:	blls	ffe49694 <mbtowc@plt+0xffe4777c>
    b314:			; <UNDEFINED> instruction: 0xf8d944f9
    b318:			; <UNDEFINED> instruction: 0xf7f600a4
    b31c:	movwcs	lr, #3006	; 0xbbe
    b320:	adccc	pc, r4, r9, asr #17
    b324:			; <UNDEFINED> instruction: 0xf0402f00
    b328:			; <UNDEFINED> instruction: 0xf8df81a8
    b32c:	ldrbtmi	r3, [fp], #-3044	; 0xfffff41c
    b330:	ldrdeq	pc, [r8], r3	; <UNPREDICTABLE>
    b334:			; <UNDEFINED> instruction: 0xf7fdb170
    b338:			; <UNDEFINED> instruction: 0xf8dff9af
    b33c:	ldrbtmi	r9, [r9], #3032	; 0xbd8
    b340:	ldrdeq	pc, [r8], r9	; <UNPREDICTABLE>
    b344:	bl	fea49324 <mbtowc@plt+0xfea4740c>
    b348:			; <UNDEFINED> instruction: 0xf8c92300
    b34c:	svccs	0x000030a8
    b350:			; <UNDEFINED> instruction: 0x81b7f040
    b354:	blcc	ff0496d8 <mbtowc@plt+0xff0477c0>
    b358:			; <UNDEFINED> instruction: 0xf8d3447b
    b35c:	cmnlt	r0, ip, lsr #1
    b360:	blx	ff3c935c <mbtowc@plt+0xff3c7444>
    b364:	blls	fed496e8 <mbtowc@plt+0xfed477d0>
    b368:			; <UNDEFINED> instruction: 0xf8d944f9
    b36c:			; <UNDEFINED> instruction: 0xf7f600ac
    b370:	movwcs	lr, #2964	; 0xb94
    b374:	adccc	pc, ip, r9, asr #17
    b378:			; <UNDEFINED> instruction: 0xf0402f00
    b37c:			; <UNDEFINED> instruction: 0xf8df81c3
    b380:	ldrbtmi	r3, [fp], #-2976	; 0xfffff460
    b384:	ldrsbteq	pc, [r0], r3	; <UNPREDICTABLE>
    b388:			; <UNDEFINED> instruction: 0xf7ffb170
    b38c:			; <UNDEFINED> instruction: 0xf8dff8c3
    b390:	ldrbtmi	r9, [r9], #2964	; 0xb94
    b394:	ldrsbteq	pc, [r0], r9	; <UNPREDICTABLE>
    b398:	bl	1fc9378 <mbtowc@plt+0x1fc7460>
    b39c:			; <UNDEFINED> instruction: 0xf8c92300
    b3a0:	svccs	0x000030b0
    b3a4:	bicshi	pc, r2, r0, asr #32
    b3a8:	blcc	1f4972c <mbtowc@plt+0x1f47814>
    b3ac:			; <UNDEFINED> instruction: 0xf8d3447b
    b3b0:	stmdacs	r0, {r2, r4, r5, r7}
    b3b4:	strbhi	pc, [sp], #-1	; <UNPREDICTABLE>
    b3b8:	blcc	1c4973c <mbtowc@plt+0x1c47824>
    b3bc:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    b3c0:			; <UNDEFINED> instruction: 0xf0002b00
    b3c4:			; <UNDEFINED> instruction: 0xf8df871d
    b3c8:	ldrbtmi	r9, [r9], #2920	; 0xb68
    b3cc:	ldrsbteq	pc, [r4], r9	; <UNPREDICTABLE>
    b3d0:	bl	18c93b0 <mbtowc@plt+0x18c7498>
    b3d4:			; <UNDEFINED> instruction: 0xf8c92300
    b3d8:			; <UNDEFINED> instruction: 0xf1b730b4
    b3dc:	svclt	0x00180900
    b3e0:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b3e4:	blcc	1149768 <mbtowc@plt+0x1147850>
    b3e8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    b3ec:			; <UNDEFINED> instruction: 0xf383fab3
    b3f0:	b	64d964 <mbtowc@plt+0x64ba4c>
    b3f4:			; <UNDEFINED> instruction: 0xf0400c03
    b3f8:			; <UNDEFINED> instruction: 0xf8df8707
    b3fc:	ldrbtmi	r2, [sl], #-2872	; 0xfffff4c8
    b400:	ldrsbteq	pc, [r8], r2	; <UNPREDICTABLE>
    b404:	blcs	3798c <mbtowc@plt+0x35a74>
    b408:	strhi	pc, [r0, -r0, asr #32]!
    b40c:	blvc	a49790 <mbtowc@plt+0xa47878>
    b410:			; <UNDEFINED> instruction: 0xf8d7447f
    b414:			; <UNDEFINED> instruction: 0xf7f600b8
    b418:	movwcs	lr, #2880	; 0xb40
    b41c:	adcscc	pc, r8, r7, asr #17
    b420:	blcc	6497a4 <mbtowc@plt+0x64788c>
    b424:			; <UNDEFINED> instruction: 0xf8d3447b
    b428:	strhlt	r0, [r0, ip]
    b42c:	bcc	fff497b0 <mbtowc@plt+0xfff47898>
    b430:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    b434:			; <UNDEFINED> instruction: 0xf0012b00
    b438:			; <UNDEFINED> instruction: 0xf8df874e
    b43c:	ldrbtmi	r7, [pc], #-2820	; b444 <mbtowc@plt+0x952c>
    b440:	ldrsbteq	pc, [ip], r7	; <UNPREDICTABLE>
    b444:	bl	a49424 <mbtowc@plt+0xa4750c>
    b448:			; <UNDEFINED> instruction: 0xf8c72300
    b44c:			; <UNDEFINED> instruction: 0xf8df30bc
    b450:	ldrbtmi	r3, [fp], #-2804	; 0xfffff50c
    b454:	ldrdeq	pc, [r0], #131	; 0x83
    b458:			; <UNDEFINED> instruction: 0xf8dfb180
    b45c:	stmiapl	r3!, {r4, r6, r7, r9, fp, ip, sp}^
    b460:	blcs	254d4 <mbtowc@plt+0x235bc>
    b464:	ldrhi	pc, [sp, -r0]
    b468:	bvc	ff7497ec <mbtowc@plt+0xff7478d4>
    b46c:			; <UNDEFINED> instruction: 0xf8d7447f
    b470:			; <UNDEFINED> instruction: 0xf7f600c0
    b474:	movwcs	lr, #2834	; 0xb12
    b478:	sbccc	pc, r0, r7, asr #17
    b47c:	bcc	feb49800 <mbtowc@plt+0xfeb478e8>
    b480:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    b484:	svclt	0x000c2b00
    b488:	andcs	r4, r0, #77594624	; 0x4a00000
    b48c:			; <UNDEFINED> instruction: 0xf0402a00
    b490:			; <UNDEFINED> instruction: 0xf8df870e
    b494:	ldrbtmi	r2, [sl], #-2744	; 0xfffff548
    b498:	ldrdeq	pc, [r4], #130	; 0x82
    b49c:	blcs	37a24 <mbtowc@plt+0x35b0c>
    b4a0:	strhi	pc, [lr, -r0]!
    b4a4:	bvc	fea49828 <mbtowc@plt+0xfea47910>
    b4a8:			; <UNDEFINED> instruction: 0xf8d7447f
    b4ac:			; <UNDEFINED> instruction: 0xf7f600c4
    b4b0:	movwcs	lr, #2804	; 0xaf4
    b4b4:	sbccc	pc, r4, r7, asr #17
    b4b8:	bcc	fe64983c <mbtowc@plt+0xfe647924>
    b4bc:			; <UNDEFINED> instruction: 0xf8d3447b
    b4c0:	orrlt	r0, r0, r8, asr #1
    b4c4:	bcc	1949848 <mbtowc@plt+0x1947930>
    b4c8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    b4cc:			; <UNDEFINED> instruction: 0xf0012b00
    b4d0:			; <UNDEFINED> instruction: 0xf8df86f4
    b4d4:	ldrbtmi	r7, [pc], #-2692	; b4dc <mbtowc@plt+0x95c4>
    b4d8:	ldrdeq	pc, [r8], #135	; 0x87
    b4dc:	b	ff7494bc <mbtowc@plt+0xff7475a4>
    b4e0:			; <UNDEFINED> instruction: 0xf8c72300
    b4e4:			; <UNDEFINED> instruction: 0xf8df30c8
    b4e8:	ldrbtmi	r3, [fp], #-2676	; 0xfffff58c
    b4ec:	ldrdeq	pc, [ip], #131	; 0x83
    b4f0:			; <UNDEFINED> instruction: 0xf8dfb180
    b4f4:	stmiapl	r3!, {r3, r4, r5, r9, fp, ip, sp}^
    b4f8:	blcs	2556c <mbtowc@plt+0x23654>
    b4fc:	andhi	pc, r7, r1
    b500:	bvc	1749884 <mbtowc@plt+0x174796c>
    b504:			; <UNDEFINED> instruction: 0xf8d7447f
    b508:			; <UNDEFINED> instruction: 0xf7f600cc
    b50c:	movwcs	lr, #2758	; 0xac6
    b510:	sbccc	pc, ip, r7, asr #17
    b514:	bcc	549898 <mbtowc@plt+0x547980>
    b518:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    b51c:	svclt	0x000c2b00
    b520:	movwcs	r4, #1611	; 0x64b
    b524:			; <UNDEFINED> instruction: 0xf0402b00
    b528:			; <UNDEFINED> instruction: 0xf8df87f8
    b52c:	ldrbtmi	r3, [fp], #-2616	; 0xfffff5c8
    b530:	orrlt	r6, r3, fp, lsl pc
    b534:	mrc2	7, 5, pc, cr13, cr13, {7}
    b538:	bvc	b498bc <mbtowc@plt+0xb479a4>
    b53c:	svcvs	0x0038447f
    b540:	b	feac9520 <mbtowc@plt+0xfeac7608>
    b544:	beq	47688 <mbtowc@plt+0x45770>
    b548:	rsbsge	pc, r0, r7, asr #17
    b54c:			; <UNDEFINED> instruction: 0xf7f66f78
    b550:			; <UNDEFINED> instruction: 0xf8c7eaa4
    b554:			; <UNDEFINED> instruction: 0xf1b9a074
    b558:			; <UNDEFINED> instruction: 0xf0410f00
    b55c:			; <UNDEFINED> instruction: 0xf8df8004
    b560:	ldrbtmi	r3, [fp], #-2572	; 0xfffff5f4
    b564:	ldrsbeq	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
    b568:			; <UNDEFINED> instruction: 0xf0012800
    b56c:			; <UNDEFINED> instruction: 0xf7fc821b
    b570:			; <UNDEFINED> instruction: 0xf8dffee7
    b574:	ldrbtmi	r7, [pc], #-2556	; b57c <mbtowc@plt+0x9664>
    b578:	ldrsbeq	pc, [r0], #135	; 0x87	; <UNPREDICTABLE>
    b57c:	b	fe34955c <mbtowc@plt+0xfe347644>
    b580:			; <UNDEFINED> instruction: 0xf8c72300
    b584:			; <UNDEFINED> instruction: 0xf1b930d0
    b588:			; <UNDEFINED> instruction: 0xf0010f00
    b58c:	ldmib	r5, {r0, r1, r3, r9, pc}^
    b590:			; <UNDEFINED> instruction: 0xf6470118
    b594:	blx	fe81407a <mbtowc@plt+0xfe812162>
    b598:	vsubw.u8	q9, q1, d2
    b59c:			; <UNDEFINED> instruction: 0xf8df02c6
    b5a0:	ldrbtmi	r3, [fp], #-2516	; 0xfffff62c
    b5a4:			; <UNDEFINED> instruction: 0xf8536b5b
    b5a8:	cmplt	pc, r2, lsr #32
    b5ac:	movwcs	lr, #2519	; 0x9d7
    b5b0:	svclt	0x00084299
    b5b4:			; <UNDEFINED> instruction: 0xf0014290
    b5b8:	ldmibvs	pc!, {r0, r1, r2, r4, r9, pc}	; <UNPREDICTABLE>
    b5bc:	mvnsle	r2, r0, lsl #30
    b5c0:	ldmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b5c4:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
    b5c8:	stmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b5cc:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    b5d0:	eoreq	pc, r3, r1, asr #17
    b5d4:			; <UNDEFINED> instruction: 0xf881791b
    b5d8:	ldmib	r5, {r0, r1, r2, r5, ip, sp}^
    b5dc:	stmib	r1, {r3, r4, r8, r9, sp}^
    b5e0:	movwcs	r2, #4886	; 0x1316
    b5e4:			; <UNDEFINED> instruction: 0xf00170cb
    b5e8:	ldmib	r5, {r3, r5, r6, r7, r8, fp, ip, sp, pc}^
    b5ec:			; <UNDEFINED> instruction: 0xf6470118
    b5f0:	blx	fe8140d6 <mbtowc@plt+0xfe8121be>
    b5f4:	vsubw.u8	q9, q1, d2
    b5f8:			; <UNDEFINED> instruction: 0xf8df02c6
    b5fc:	ldrbtmi	r3, [fp], #-2432	; 0xfffff680
    b600:			; <UNDEFINED> instruction: 0xf853685b
    b604:			; <UNDEFINED> instruction: 0xf1b99022
    b608:	andle	r0, sl, r0, lsl #30
    b60c:	ldmib	r3, {r0, r1, r3, r6, r9, sl, lr}^
    b610:	ldrbmi	sl, [r9, #-2820]	; 0xfffff4fc
    b614:	ldrbmi	fp, [r0, #-3848]	; 0xfffff0f8
    b618:	ldrhi	pc, [ip, #1]!
    b61c:	blcs	26090 <mbtowc@plt+0x24178>
    b620:			; <UNDEFINED> instruction: 0xf8dfd1f5
    b624:	ldrbtmi	r3, [fp], #-2396	; 0xfffff6a4
    b628:	ldrdeq	pc, [r0], r3	; <UNPREDICTABLE>
    b62c:			; <UNDEFINED> instruction: 0xf47f2800
    b630:	ldmib	r5, {r3, r4, r6, r9, sl, fp, sp, pc}^
    b634:			; <UNDEFINED> instruction: 0xf6470118
    b638:	blx	fe81411e <mbtowc@plt+0xfe812206>
    b63c:	vsubw.u8	q9, q1, d2
    b640:			; <UNDEFINED> instruction: 0xf8df02c6
    b644:	ldrbtmi	r3, [fp], #-2368	; 0xfffff6c0
    b648:			; <UNDEFINED> instruction: 0xf853691b
    b64c:			; <UNDEFINED> instruction: 0xf1b99022
    b650:	andle	r0, sl, r0, lsl #30
    b654:	ldmib	r3, {r0, r1, r3, r6, r9, sl, lr}^
    b658:	ldrbmi	sl, [r9, #-2816]	; 0xfffff500
    b65c:	ldrbmi	fp, [r0, #-3848]	; 0xfffff0f8
    b660:	ldrbhi	pc, [r7, #-1]	; <UNPREDICTABLE>
    b664:	blcs	25dd8 <mbtowc@plt+0x23ec0>
    b668:			; <UNDEFINED> instruction: 0xf8dfd1f5
    b66c:	ldrbtmi	r3, [fp], #-2332	; 0xfffff6e4
    b670:	ldrdeq	pc, [r4], r3	; <UNPREDICTABLE>
    b674:			; <UNDEFINED> instruction: 0xf47f2800
    b678:	ldmib	r5, {r0, r3, r6, r9, sl, fp, sp, pc}^
    b67c:			; <UNDEFINED> instruction: 0xf6470118
    b680:	blx	fe814166 <mbtowc@plt+0xfe81224e>
    b684:	vsubw.u8	q9, q1, d2
    b688:			; <UNDEFINED> instruction: 0xf8df02c6
    b68c:	ldrbtmi	r3, [fp], #-2304	; 0xfffff700
    b690:			; <UNDEFINED> instruction: 0xf85369db
    b694:			; <UNDEFINED> instruction: 0xf1b99022
    b698:	andle	r0, sl, r0, lsl #30
    b69c:	ldmib	r3, {r0, r1, r3, r6, r9, sl, lr}^
    b6a0:	ldrbmi	sl, [r9, #-2816]	; 0xfffff500
    b6a4:	ldrbmi	fp, [r0, #-3848]	; 0xfffff0f8
    b6a8:	ldrbhi	pc, [lr], #1	; <UNPREDICTABLE>
    b6ac:	blcs	25f20 <mbtowc@plt+0x24008>
    b6b0:			; <UNDEFINED> instruction: 0xf8dfd1f5
    b6b4:	ldrbtmi	r3, [fp], #-2268	; 0xfffff724
    b6b8:	ldrdeq	pc, [r8], r3	; <UNPREDICTABLE>
    b6bc:			; <UNDEFINED> instruction: 0xf47f2800
    b6c0:	ldmib	r5, {r1, r3, r4, r5, r9, sl, fp, sp, pc}^
    b6c4:			; <UNDEFINED> instruction: 0xf6470118
    b6c8:	blx	fe8141ae <mbtowc@plt+0xfe812296>
    b6cc:	vsubw.u8	q9, q1, d2
    b6d0:			; <UNDEFINED> instruction: 0xf8df02c6
    b6d4:	ldrbtmi	r3, [fp], #-2240	; 0xfffff740
    b6d8:			; <UNDEFINED> instruction: 0xf8536c1b
    b6dc:	cmplt	sl, r2, lsr #32
    b6e0:	blge	45e30 <mbtowc@plt+0x43f18>
    b6e4:	svclt	0x00084559
    b6e8:			; <UNDEFINED> instruction: 0xf0014550
    b6ec:	ldmvs	r2, {r0, r2, r3, r4, r5, r6, sl, pc}^
    b6f0:	mvnsle	r2, r0, lsl #20
    b6f4:	stmiacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b6f8:			; <UNDEFINED> instruction: 0xf8d3447b
    b6fc:	stmdacs	r0, {r2, r3, r5, r7}
    b700:	mcrge	4, 1, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
    b704:			; <UNDEFINED> instruction: 0x0118e9d5
    b708:	adcscs	pc, r7, #74448896	; 0x4700000
    b70c:	movwcs	pc, #11168	; 0x2ba0	; <UNPREDICTABLE>
    b710:	sbceq	pc, r6, #134217731	; 0x8000003
    b714:	stmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    b718:	cfldrdvs	mvd4, [fp], {123}	; 0x7b
    b71c:	eorls	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    b720:	svceq	0x0000f1b9
    b724:	strbmi	sp, [fp], -sl
    b728:	blge	45e7c <mbtowc@plt+0x43f64>
    b72c:	svclt	0x00084559
    b730:			; <UNDEFINED> instruction: 0xf0014550
    b734:	ldmdbvs	fp, {r0, r4, r6, r8, r9, pc}
    b738:	mvnsle	r2, r0, lsl #22
    b73c:	stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    b740:			; <UNDEFINED> instruction: 0xf8d3447b
    b744:	stmdacs	r0, {r4, r5, r7}
    b748:	mrcge	4, 0, APSR_nzcv, cr15, cr15, {3}
    b74c:			; <UNDEFINED> instruction: 0x0118e9d5
    b750:	blx	ffb49746 <mbtowc@plt+0xffb4782e>
    b754:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    b758:	strbhi	pc, [r8, #-0]	; <UNPREDICTABLE>
    b75c:	stmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    b760:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    b764:			; <UNDEFINED> instruction: 0xf8dfb13b
    b768:	stmiapl	r3!, {r2, r3, r7, r8, r9, sl, ip, sp}^
    b76c:	bvs	ff4e57dc <mbtowc@plt+0xff4e38c4>
    b770:	movwvs	pc, #1091	; 0x443	; <UNPREDICTABLE>
    b774:			; <UNDEFINED> instruction: 0xf8df62d3
    b778:	stmiapl	r3!, {r2, r3, r4, r5, r6, r8, r9, sl, ip, sp}^
    b77c:			; <UNDEFINED> instruction: 0xf8df681b
    b780:	ldrbtmi	r2, [sl], #-2088	; 0xfffff7d8
    b784:			; <UNDEFINED> instruction: 0xf8c36810
    b788:	ldmdbvc	r2, {r0, r1, r5}
    b78c:	eorcs	pc, r7, r3, lsl #17
    b790:	ldrdeq	pc, [r8], -fp
    b794:			; <UNDEFINED> instruction: 0xf008b108
    b798:			; <UNDEFINED> instruction: 0xf8dffd1f
    b79c:	stmiapl	r3!, {r3, r4, r6, r8, r9, sl, ip, sp}^
    b7a0:	ldmib	r5, {r0, r3, r4, fp, sp, lr}^
    b7a4:	stmib	r1, {r3, r4, r8, r9, sp}^
    b7a8:	movwcs	r2, #4886	; 0x1316
    b7ac:			; <UNDEFINED> instruction: 0xf8df70cb
    b7b0:	stmiapl	r3!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
    b7b4:	blcs	25828 <mbtowc@plt+0x23910>
    b7b8:	msrhi	CPSR_fsxc, #64	; 0x40
    b7bc:			; <UNDEFINED> instruction: 0xf8dba918
    b7c0:			; <UNDEFINED> instruction: 0xf7fb0030
    b7c4:	strmi	pc, [r2], -r1, ror #23
    b7c8:	ubfxcc	pc, pc, #17, #5
    b7cc:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    b7d0:	ubfxcc	pc, pc, #17, #1
    b7d4:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
    b7d8:			; <UNDEFINED> instruction: 0xf8db3901
    b7dc:	blcs	17814 <mbtowc@plt+0x158fc>
    b7e0:	ldrthi	pc, [r1], #0	; <UNPREDICTABLE>
    b7e4:			; <UNDEFINED> instruction: 0x77d0f8df
    b7e8:	andls	r4, r3, #2130706432	; 0x7f000000
    b7ec:	movwls	r9, #5890	; 0x1702
    b7f0:			; <UNDEFINED> instruction: 0x37c8f8df
    b7f4:	movwls	r4, #1147	; 0x47b
    b7f8:	mvnscc	pc, #79	; 0x4f
    b7fc:			; <UNDEFINED> instruction: 0xf7f62201
    b800:			; <UNDEFINED> instruction: 0xf8dfeb86
    b804:	stmiapl	r2!, {r2, r3, r5, r7, r8, r9, sl, ip, sp}^
    b808:			; <UNDEFINED> instruction: 0xf8df6813
    b80c:	stmdapl	r1!, {r3, r5, r7, r8, r9, sl, ip}^
    b810:	strmi	r6, [fp], #-2057	; 0xfffff7f7
    b814:			; <UNDEFINED> instruction: 0xf8032100
    b818:	ldmdavs	r0, {r0, sl, fp, ip}
    b81c:	ldc2	0, cr15, [ip, #-32]	; 0xffffffe0
    b820:			; <UNDEFINED> instruction: 0x379cf8df
    b824:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    b828:			; <UNDEFINED> instruction: 0xf0012b00
    b82c:			; <UNDEFINED> instruction: 0xf89b84d0
    b830:	blcs	17878 <mbtowc@plt+0x15960>
    b834:	strhi	pc, [sp], #64	; 0x40
    b838:	svceq	0x0004f016
    b83c:	strbhi	pc, [r7], #1	; <UNPREDICTABLE>
    b840:	ldrdne	pc, [ip], -fp
    b844:	vst2.8	{d6,d8}, [r3 :128], fp
    b848:			; <UNDEFINED> instruction: 0xf5b34370
    b84c:	svclt	0x00145f00
    b850:	movwcs	r2, #4864	; 0x1300
    b854:	ldmdals	r4, {r9, sp}
    b858:	svclt	0x00084291
    b85c:	andcs	r4, r2, r1, lsl #12
    b860:	ldc2l	7, cr15, [sl, #-984]!	; 0xfffffc28
    b864:			; <UNDEFINED> instruction: 0xf0012800
    b868:			; <UNDEFINED> instruction: 0xf8df84b2
    b86c:	stmiapl	r3!, {r3, r7, r9, sl, ip, sp}^
    b870:	bvs	ff4e58e0 <mbtowc@plt+0xff4e39c8>
    b874:	orreq	pc, r0, #67	; 0x43
    b878:			; <UNDEFINED> instruction: 0xf00162d3
    b87c:	ldrtmi	fp, [r8], -r8, lsr #25
    b880:	b	ac9860 <mbtowc@plt+0xac7948>
    b884:	svclt	0x00a842a8
    b888:	strmi	r4, [r0], r8, lsr #12
    b88c:	ldrtmi	r4, [r9], -r2, lsl #12
    b890:			; <UNDEFINED> instruction: 0xf7f64630
    b894:	strbmi	lr, [r6], #-2672	; 0xfffff590
    b898:	eorsvc	r2, r3, r0, lsl #6
    b89c:	streq	lr, [r8, #-2981]	; 0xfffff45b
    b8a0:	stcllt	0, cr15, [r1], #-4
    b8a4:	stcle	13, cr2, [sl], {2}
    b8a8:	ldrdcc	pc, [ip], -r9
    b8ac:			; <UNDEFINED> instruction: 0x2714f8df
    b8b0:			; <UNDEFINED> instruction: 0x4629447a
    b8b4:			; <UNDEFINED> instruction: 0xf7f64630
    b8b8:			; <UNDEFINED> instruction: 0xf001ea3a
    b8bc:			; <UNDEFINED> instruction: 0xf8dfbc5b
    b8c0:	ldrbtmi	r2, [sl], #-1800	; 0xfffff8f8
    b8c4:	ldrtmi	r4, [r0], -r9, lsr #12
    b8c8:	b	c498a8 <mbtowc@plt+0xc47990>
    b8cc:	stccc	6, cr3, [r2, #-8]
    b8d0:			; <UNDEFINED> instruction: 0xf8d9e7ea
    b8d4:	movwls	r3, #12304	; 0x3010
    b8d8:			; <UNDEFINED> instruction: 0x3018f8d9
    b8dc:			; <UNDEFINED> instruction: 0xf8d99302
    b8e0:	movwls	r3, #4116	; 0x1014
    b8e4:	usatcc	pc, #4, pc, asr #17	; <UNPREDICTABLE>
    b8e8:	movwls	r4, #1147	; 0x47b
    b8ec:	orrvc	pc, r0, #1325400064	; 0x4f000000
    b8f0:	ldrmi	r2, [r9], -r1, lsl #4
    b8f4:			; <UNDEFINED> instruction: 0x4628ad19
    b8f8:	bl	2498d8 <mbtowc@plt+0x2479c0>
    b8fc:			; <UNDEFINED> instruction: 0xf7f64628
    b900:	mcrrne	9, 14, lr, r5, cr12	; <UNPREDICTABLE>
    b904:			; <UNDEFINED> instruction: 0xf7f64628
    b908:			; <UNDEFINED> instruction: 0x4606e99a
    b90c:	blge	677ed4 <mbtowc@plt+0x675fbc>
    b910:	ssatcs	pc, #29, pc, asr #17	; <UNPREDICTABLE>
    b914:			; <UNDEFINED> instruction: 0x4629447a
    b918:	b	2498f8 <mbtowc@plt+0x2479e0>
    b91c:	ldrbcc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    b920:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    b924:	adcsvs	pc, r8, r3, asr #17
    b928:	stclt	0, cr15, [ip], #-4
    b92c:	ssatcc	pc, #5, pc, asr #17	; <UNPREDICTABLE>
    b930:			; <UNDEFINED> instruction: 0xf8df58e3
    b934:	stmiapl	r0!, {r2, r5, r7, r9, sl, sp}
    b938:	ssatcs	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    b93c:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    b940:	andls	r6, r1, #294912	; 0x48000
    b944:	ldmdavs	fp, {r8, sl, ip, pc}
    b948:			; <UNDEFINED> instruction: 0x2694f8df
    b94c:	tstcs	r1, sl, ror r4
    b950:			; <UNDEFINED> instruction: 0xf7f66800
    b954:	andcs	lr, r1, lr, lsr #20
    b958:	blx	ffa8797e <mbtowc@plt+0xffa85a66>
    b95c:	pkhtbcs	pc, r4, pc, asr #17	; <UNPREDICTABLE>
    b960:			; <UNDEFINED> instruction: 0x4629447a
    b964:			; <UNDEFINED> instruction: 0xf7f64630
    b968:			; <UNDEFINED> instruction: 0xf8d9e9e2
    b96c:	ldrmi	r3, [lr], #-20	; 0xffffffec
    b970:	eorsvc	r2, r3, r0, lsl #6
    b974:			; <UNDEFINED> instruction: 0x7014f8d9
    b978:			; <UNDEFINED> instruction: 0xf0011bef
    b97c:	andls	fp, r1, #152, 22	; 0x26000
    b980:			; <UNDEFINED> instruction: 0x3664f8df
    b984:	movwls	r4, #1147	; 0x47b
    b988:	mvnscc	pc, #79	; 0x4f
    b98c:	ldrtmi	r2, [r9], -r1, lsl #4
    b990:			; <UNDEFINED> instruction: 0xf7f64630
    b994:			; <UNDEFINED> instruction: 0xf8d9eabc
    b998:	movwcc	r3, #8216	; 0x2018
    b99c:	movwcs	r4, #1054	; 0x41e
    b9a0:			; <UNDEFINED> instruction: 0xf8d97033
    b9a4:	bne	fffd7a0c <mbtowc@plt+0xfffd5af4>
    b9a8:			; <UNDEFINED> instruction: 0xf0013f02
    b9ac:			; <UNDEFINED> instruction: 0xf8dfbb8a
    b9b0:	ldrbtmi	r3, [fp], #-1596	; 0xfffff9c4
    b9b4:			; <UNDEFINED> instruction: 0xf8dfe055
    b9b8:	ldrbtmi	r3, [fp], #-1592	; 0xfffff9c8
    b9bc:			; <UNDEFINED> instruction: 0xf8dfe051
    b9c0:	ldrbtmi	r3, [fp], #-1588	; 0xfffff9cc
    b9c4:			; <UNDEFINED> instruction: 0xf8dfe04d
    b9c8:	ldrbtmi	r3, [fp], #-1584	; 0xfffff9d0
    b9cc:			; <UNDEFINED> instruction: 0xf8dfe049
    b9d0:	ldrbtmi	r3, [fp], #-1580	; 0xfffff9d4
    b9d4:			; <UNDEFINED> instruction: 0xf8dfe045
    b9d8:	ldrbtmi	r3, [fp], #-1576	; 0xfffff9d8
    b9dc:			; <UNDEFINED> instruction: 0xf8dfe041
    b9e0:	ldrbtmi	r3, [fp], #-1572	; 0xfffff9dc
    b9e4:			; <UNDEFINED> instruction: 0xf8dfe03d
    b9e8:	ldrbtmi	r3, [fp], #-1568	; 0xfffff9e0
    b9ec:			; <UNDEFINED> instruction: 0xf8dfe039
    b9f0:	ldrbtmi	r3, [fp], #-1564	; 0xfffff9e4
    b9f4:			; <UNDEFINED> instruction: 0xf8dfe035
    b9f8:	ldrbtmi	r3, [fp], #-1560	; 0xfffff9e8
    b9fc:			; <UNDEFINED> instruction: 0xf8dfe031
    ba00:	ldrbtmi	r3, [fp], #-1556	; 0xfffff9ec
    ba04:			; <UNDEFINED> instruction: 0xf8dfe02d
    ba08:	ldrbtmi	r3, [fp], #-1552	; 0xfffff9f0
    ba0c:			; <UNDEFINED> instruction: 0xf8dfe029
    ba10:	ldrbtmi	r3, [fp], #-1548	; 0xfffff9f4
    ba14:			; <UNDEFINED> instruction: 0xf8dfe025
    ba18:	ldrbtmi	r3, [fp], #-1544	; 0xfffff9f8
    ba1c:			; <UNDEFINED> instruction: 0xf8dfe021
    ba20:	ldrbtmi	r3, [fp], #-1540	; 0xfffff9fc
    ba24:			; <UNDEFINED> instruction: 0xf8dfe01d
    ba28:	ldrbtmi	r3, [fp], #-1536	; 0xfffffa00
    ba2c:			; <UNDEFINED> instruction: 0xf8dfe019
    ba30:	stmiapl	r2!, {r2, r7, r8, sl, sp}
    ba34:			; <UNDEFINED> instruction: 0xf8df6811
    ba38:	stmiapl	r2!, {r3, r4, r5, r6, r8, sl, sp}
    ba3c:	movwls	r6, #6160	; 0x1810
    ba40:	strbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    ba44:	movwls	r4, #1147	; 0x47b
    ba48:	mvnscc	pc, #79	; 0x4f
    ba4c:			; <UNDEFINED> instruction: 0xf7f62201
    ba50:	ands	lr, r3, lr, asr sl
    ba54:	ldrbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    ba58:	and	r4, r2, fp, ror r4
    ba5c:	ldrbcc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    ba60:			; <UNDEFINED> instruction: 0xf8df447b
    ba64:	stmiapl	r1!, {r4, r6, r8, sl, sp}
    ba68:	strbcs	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    ba6c:			; <UNDEFINED> instruction: 0xf8df58a0
    ba70:	ldrbtmi	r2, [sl], #-1480	; 0xfffffa38
    ba74:	stmdavs	r0, {r0, r3, fp, sp, lr}
    ba78:	ldmdb	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ba7c:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    ba80:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    ba84:			; <UNDEFINED> instruction: 0x0118e9d5
    ba88:	tsteq	r6, r3, asr #19
    ba8c:	sbcsvc	r2, sl, r1, lsl #4
    ba90:	ldrcc	pc, [ip, #-2271]	; 0xfffff721
    ba94:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    ba98:	blcs	29aac <mbtowc@plt+0x27b94>
    ba9c:	orrshi	pc, r7, #1
    baa0:	blx	ff6c7aca <mbtowc@plt+0xff6c5bb2>
    baa4:	bllt	fe507ab0 <mbtowc@plt+0xfe505b98>
    baa8:	ldrcs	pc, [r0, #2271]	; 0x8df
    baac:			; <UNDEFINED> instruction: 0xf001447a
    bab0:			; <UNDEFINED> instruction: 0xf8dfb9b7
    bab4:	ldrbtmi	r3, [fp], #-1420	; 0xfffffa74
    bab8:			; <UNDEFINED> instruction: 0xf8dfe024
    babc:	ldrbtmi	r3, [fp], #-1416	; 0xfffffa78
    bac0:			; <UNDEFINED> instruction: 0xf8dfe020
    bac4:	ldrbtmi	r3, [fp], #-1412	; 0xfffffa7c
    bac8:			; <UNDEFINED> instruction: 0xf640e01c
    bacc:	addsmi	r0, r3, #1342177280	; 0x50000000
    bad0:	orrhi	pc, fp, r0
    bad4:			; <UNDEFINED> instruction: 0xf640dd0b
    bad8:	addsmi	r0, r3, #-268435441	; 0xf000000f
    badc:	orrhi	pc, fp, r0
    bae0:	svcvs	0x0020f5b3
    bae4:			; <UNDEFINED> instruction: 0xf8dfd14b
    bae8:	ldrbtmi	r3, [fp], #-1380	; 0xfffffa9c
    baec:	vhadd.s8	d30, d0, d10
    baf0:	addsmi	r2, r3, #268435456	; 0x10000000
    baf4:	cmnhi	ip, r0	; <UNPREDICTABLE>
    baf8:	svcvs	0x0000f5b3
    bafc:			; <UNDEFINED> instruction: 0xf8dfd137
    bb00:	ldrbtmi	r3, [fp], #-1360	; 0xfffffab0
    bb04:	stmiapl	r6!, {r0, r1, r3, r4, r5, r6, r7, r9, fp, lr}
    bb08:	movwls	r6, #10288	; 0x2830
    bb0c:	movwls	r2, #4871	; 0x1307
    bb10:	strbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    bb14:	movwls	r4, #1147	; 0x47b
    bb18:	andcs	r2, r1, #8, 6	; 0x20000000
    bb1c:	andscc	r4, fp, r9, lsl r6
    bb20:	ldmib	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bb24:	andcs	r6, r2, #3342336	; 0x330000
    bb28:	ldmib	r5, {r1, r3, r4, r6, r7, ip, sp, lr}^
    bb2c:	stmib	sp, {r3, r4, r8, r9, sp}^
    bb30:			; <UNDEFINED> instruction: 0xf8df2302
    bb34:	stmiapl	r3!, {r2, r5, r8, sl, ip, sp}^
    bb38:	movwls	r6, #2075	; 0x81b
    bb3c:	andcs	r2, r1, #64, 6
    bb40:	ldcge	6, cr4, [r9, #-100]	; 0xffffff9c
    bb44:			; <UNDEFINED> instruction: 0xf7f64628
    bb48:	movwcs	lr, #2530	; 0x9e2
    bb4c:	eorscc	pc, pc, r5, lsl #17
    bb50:			; <UNDEFINED> instruction: 0xf0084628
    bb54:			; <UNDEFINED> instruction: 0xf8dffb41
    bb58:	stmiapl	r3!, {r3, r4, r6, sl, ip, sp}^
    bb5c:	stmdavc	r3, {r3, r4, fp, sp, lr}
    bb60:			; <UNDEFINED> instruction: 0xf0012b00
    bb64:			; <UNDEFINED> instruction: 0xf0088334
    bb68:			; <UNDEFINED> instruction: 0xf001fb77
    bb6c:			; <UNDEFINED> instruction: 0xf5b3bb30
    bb70:			; <UNDEFINED> instruction: 0xf0407f00
    bb74:			; <UNDEFINED> instruction: 0xf8df811e
    bb78:	ldrbtmi	r3, [fp], #-1252	; 0xfffffb1c
    bb7c:			; <UNDEFINED> instruction: 0xf640e7c2
    bb80:	addsmi	r0, r3, #1610612736	; 0x60000000
    bb84:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
    bb88:	ldrbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    bb8c:			; <UNDEFINED> instruction: 0xe7b9447b
    bb90:	eorsne	pc, r7, #72, 4	; 0x80000004
    bb94:			; <UNDEFINED> instruction: 0xf0004293
    bb98:	stflep	f0, [r3, #-196]!	; 0xffffff3c
    bb9c:	rsbeq	pc, r4, #72, 12	; 0x4800000
    bba0:	vqsub.u8	d4, d16, d3
    bba4:			; <UNDEFINED> instruction: 0xf64880a5
    bba8:	addsmi	r0, r3, #-805306365	; 0xd0000003
    bbac:	addshi	pc, r4, r0, asr #6
    bbb0:	andmi	pc, r8, #683671552	; 0x28c00000
    bbb4:	bcs	99a4b4 <mbtowc@plt+0x99859c>
    bbb8:	rscshi	pc, fp, r0, lsl #4
    bbbc:			; <UNDEFINED> instruction: 0xf851a102
    bbc0:	ldrmi	r2, [r1], #-34	; 0xffffffde
    bbc4:	svclt	0x00004708
    bbc8:			; <UNDEFINED> instruction: 0xfffffeeb
    bbcc:	andeq	r0, r0, fp, ror #3
    bbd0:	andeq	r0, r0, fp, ror #3
    bbd4:	andeq	r0, r0, fp, ror #3
    bbd8:	andeq	r0, r0, fp, ror #3
    bbdc:	andeq	r0, r0, fp, ror #3
    bbe0:	andeq	r0, r0, fp, ror #3
    bbe4:	andeq	r0, r0, fp, ror #3
    bbe8:	andeq	r0, r0, fp, ror #3
    bbec:	andeq	r0, r0, r9, ror r1
    bbf0:	andeq	r0, r0, r5, lsl #3
    bbf4:	andeq	r0, r0, fp, ror #3
    bbf8:	andeq	r0, r0, fp, ror #3
    bbfc:	andeq	r0, r0, fp, ror #3
    bc00:	andeq	r0, r0, pc, ror r1
    bc04:	andeq	r0, r0, fp, ror #3
    bc08:	andeq	r0, r0, fp, ror #3
    bc0c:	andeq	r0, r0, fp, ror #3
    bc10:	andeq	r0, r0, fp, ror #3
    bc14:	andeq	r0, r0, fp, ror #3
    bc18:	andeq	r0, r0, fp, ror #3
    bc1c:	andeq	r0, r0, fp, ror #3
    bc20:	andeq	r0, r0, fp, ror #3
    bc24:	andeq	r0, r0, fp, ror #3
    bc28:	andeq	r0, r0, fp, ror #3
    bc2c:	andeq	r0, r0, fp, ror #3
    bc30:	andeq	r0, r0, fp, ror #3
    bc34:	andeq	r0, r0, fp, ror #3
    bc38:	andeq	r0, r0, fp, ror #3
    bc3c:	andeq	r0, r0, fp, ror #3
    bc40:	andeq	r0, r0, fp, ror #3
    bc44:	andeq	r0, r0, fp, ror #3
    bc48:	andeq	r0, r0, fp, ror #3
    bc4c:	andeq	r0, r0, fp, ror #3
    bc50:	andeq	r0, r0, fp, ror #3
    bc54:	andeq	r0, r0, fp, ror #3
    bc58:	andeq	r0, r0, fp, ror #3
    bc5c:	andeq	r0, r0, r1, lsl r2
    bc60:	andeq	r0, r0, r3, ror r1
    bc64:	andeq	pc, r7, #1610612740	; 0x60000004
    bc68:	lfmle	f4, 4, [sp], {147}	; 0x93
    bc6c:	svcmi	0x00c0f5b3
    bc70:	addshi	pc, pc, r0, asr #5
    bc74:	sbcmi	pc, r0, #683671552	; 0x28c00000
    bc78:	vpmax.s8	d2, d0, d7
    bc7c:	swpge	r8, sl, [r2]
    bc80:	eorcs	pc, r2, r1, asr r8	; <UNPREDICTABLE>
    bc84:	smladmi	r8, r1, r4, r4
    bc88:			; <UNDEFINED> instruction: 0xfffffe33
    bc8c:	andeq	r0, r0, r7, asr r1
    bc90:	andeq	r0, r0, pc, lsl #1
    bc94:	muleq	r0, r5, r0
    bc98:	muleq	r0, fp, r0
    bc9c:	andeq	r0, r0, r1, lsr #1
    bca0:	andeq	r0, r0, r7, lsr #1
    bca4:	andeq	r0, r0, sp, lsr #1
    bca8:	rscseq	pc, r3, #72, 4	; 0x80000004
    bcac:			; <UNDEFINED> instruction: 0xf0004293
    bcb0:	stcle	0, cr8, [r5, #-672]	; 0xfffffd60
    bcb4:	svcmi	0x0001f5b3
    bcb8:	blmi	ffac02ac <mbtowc@plt+0xffabe394>
    bcbc:			; <UNDEFINED> instruction: 0xe721447b
    bcc0:	eorseq	pc, r5, #72, 4	; 0x80000004
    bcc4:			; <UNDEFINED> instruction: 0xf0004293
    bcc8:	vqadd.s8	d24, d24, d15
    bccc:	addsmi	r0, r3, #-1342177271	; 0xb0000009
    bcd0:	blmi	ff980294 <mbtowc@plt+0xff97e37c>
    bcd4:			; <UNDEFINED> instruction: 0xe715447b
    bcd8:	sbcsvs	pc, sp, #72, 4	; 0x80000004
    bcdc:			; <UNDEFINED> instruction: 0xf0004293
    bce0:			; <UNDEFINED> instruction: 0xf6488096
    bce4:	addsmi	r0, r3, #-1879048192	; 0x90000000
    bce8:	blmi	ff84027c <mbtowc@plt+0xff83e364>
    bcec:	smlsdx	r9, fp, r4, r4
    bcf0:	adceq	pc, r2, #72, 12	; 0x4800000
    bcf4:			; <UNDEFINED> instruction: 0xf0004293
    bcf8:			; <UNDEFINED> instruction: 0xf648808d
    bcfc:	addsmi	r0, r3, #-1610612724	; 0xa000000c
    bd00:	blmi	ff700110 <mbtowc@plt+0xff6fe1f8>
    bd04:	uxtah	r4, sp, fp, ror #8
    bd08:	addeq	pc, r4, #72, 12	; 0x4800000
    bd0c:			; <UNDEFINED> instruction: 0xd1504293
    bd10:	ldrbtmi	r4, [fp], #-3032	; 0xfffff428
    bd14:	blmi	ff6458f4 <mbtowc@plt+0xff6439dc>
    bd18:	uxtah	r4, r3, fp, ror #8
    bd1c:	ldrbtmi	r4, [fp], #-3031	; 0xfffff429
    bd20:	blmi	ff6058e8 <mbtowc@plt+0xff6039d0>
    bd24:	uxtab	r4, sp, fp, ror #8
    bd28:	ldrbtmi	r4, [fp], #-3030	; 0xfffff42a
    bd2c:	blmi	ff5c58dc <mbtowc@plt+0xff5c39c4>
    bd30:	uxtab	r4, r7, fp, ror #8
    bd34:	ldrbtmi	r4, [fp], #-3029	; 0xfffff42b
    bd38:	blmi	ff5858d0 <mbtowc@plt+0xff5839b8>
    bd3c:	uxtab	r4, r1, fp, ror #8
    bd40:	ldrbtmi	r4, [fp], #-3028	; 0xfffff42c
    bd44:	blmi	ff5458c4 <mbtowc@plt+0xff5439ac>
    bd48:			; <UNDEFINED> instruction: 0xe6db447b
    bd4c:	ldrbtmi	r4, [fp], #-3027	; 0xfffff42d
    bd50:	blmi	ff5058b8 <mbtowc@plt+0xff5039a0>
    bd54:			; <UNDEFINED> instruction: 0xe6d5447b
    bd58:	ldrbtmi	r4, [fp], #-3026	; 0xfffff42e
    bd5c:	blmi	ff4c58ac <mbtowc@plt+0xff4c3994>
    bd60:	uxtb16	r4, fp, ror #8
    bd64:	ldrbtmi	r4, [fp], #-3025	; 0xfffff42f
    bd68:	blmi	ff4858a0 <mbtowc@plt+0xff483988>
    bd6c:	uxtab16	r4, r9, fp, ror #8
    bd70:	ldrbtmi	r4, [fp], #-3024	; 0xfffff430
    bd74:	blmi	ff445894 <mbtowc@plt+0xff44397c>
    bd78:	uxtab16	r4, r3, fp, ror #8
    bd7c:	ldrbtmi	r4, [fp], #-3023	; 0xfffff431
    bd80:	blmi	ff405888 <mbtowc@plt+0xff403970>
    bd84:	sxtah	r4, sp, fp, ror #8
    bd88:	ldrbtmi	r4, [fp], #-3022	; 0xfffff432
    bd8c:	blmi	ff3c587c <mbtowc@plt+0xff3c3964>
    bd90:	sxtah	r4, r7, fp, ror #8
    bd94:	ldrbtmi	r4, [fp], #-3021	; 0xfffff433
    bd98:	blmi	ff385870 <mbtowc@plt+0xff383958>
    bd9c:	sxtah	r4, r1, fp, ror #8
    bda0:	ldrbtmi	r4, [fp], #-3020	; 0xfffff434
    bda4:	blmi	ff345864 <mbtowc@plt+0xff34394c>
    bda8:	sxtab	r4, fp, fp, ror #8
    bdac:	ldrbtmi	r4, [fp], #-3019	; 0xfffff435
    bdb0:	movwls	lr, #5800	; 0x16a8
    bdb4:	ldrbtmi	r4, [fp], #-3018	; 0xfffff436
    bdb8:	movtcs	r9, #768	; 0x300
    bdbc:	teqcs	pc, r1, lsl #4
    bdc0:			; <UNDEFINED> instruction: 0x4630ae19
    bdc4:	stmia	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    bdc8:			; <UNDEFINED> instruction: 0xf8862300
    bdcc:			; <UNDEFINED> instruction: 0x4633303f
    bdd0:	blmi	ff145838 <mbtowc@plt+0xff143920>
    bdd4:			; <UNDEFINED> instruction: 0xe695447b
    bdd8:	ldrbtmi	r4, [fp], #-3011	; 0xfffff43d
    bddc:	blmi	ff10582c <mbtowc@plt+0xff103914>
    bde0:	sxtb16	r4, fp, ror #8
    bde4:	ldrbtmi	r4, [fp], #-3010	; 0xfffff43e
    bde8:	blmi	ff0c5820 <mbtowc@plt+0xff0c3908>
    bdec:	sxtab16	r4, r9, fp, ror #8
    bdf0:	ldrbtmi	r4, [fp], #-3009	; 0xfffff43f
    bdf4:	blmi	ff085814 <mbtowc@plt+0xff0838fc>
    bdf8:	sxtab16	r4, r3, fp, ror #8
    bdfc:	ldrbtmi	r4, [fp], #-3008	; 0xfffff440
    be00:	blmi	ff045808 <mbtowc@plt+0xff0438f0>
    be04:			; <UNDEFINED> instruction: 0xe67d447b
    be08:	ldrbtmi	r4, [fp], #-3007	; 0xfffff441
    be0c:	blmi	ff0057fc <mbtowc@plt+0xff0038e4>
    be10:			; <UNDEFINED> instruction: 0xe677447b
    be14:	ldrbtmi	r4, [fp], #-3006	; 0xfffff442
    be18:			; <UNDEFINED> instruction: 0xf8dbe674
    be1c:			; <UNDEFINED> instruction: 0x9715703c
    be20:	eorsle	r2, r1, r0, lsl #30
    be24:	stmiapl	r3!, {r0, r1, r3, r4, r5, r7, r8, r9, fp, lr}^
    be28:	ldrdge	pc, [r0], -r3
    be2c:	stmiapl	r3!, {r0, r4, r5, r8, r9, fp, lr}^
    be30:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
    be34:	bmi	1a4c294 <mbtowc@plt+0x1a4a37c>
    be38:			; <UNDEFINED> instruction: 0xf8d258a2
    be3c:	tstcc	r3, #0
    be40:			; <UNDEFINED> instruction: 0xf04f930e
    be44:	ldrls	r0, [r0, #-2092]	; 0xfffff7d4
    be48:			; <UNDEFINED> instruction: 0x46049412
    be4c:	and	r4, r1, sp, lsl #12
    be50:			; <UNDEFINED> instruction: 0xb1bf693f
    be54:	movwcs	lr, #2519	; 0x9d7
    be58:	svclt	0x000842ab
    be5c:	mvnsle	r4, r2, lsr #5
    be60:	blx	226256 <mbtowc@plt+0x22433e>
    be64:	ldmdbvs	sl, {r0, r1, r8, r9, sp, pc}
    be68:			; <UNDEFINED> instruction: 0x3010f8d9
    be6c:			; <UNDEFINED> instruction: 0xd1ef429a
    be70:	stmdbls	lr, {r3, r4, r5, r7, fp, sp, lr}
    be74:			; <UNDEFINED> instruction: 0xf7f53013
    be78:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    be7c:	ldflsd	f5, [r0, #-928]	; 0xfffffc60
    be80:	eor	r9, r3, r2, lsl ip
    be84:	ldcls	13, cr9, [r2], {16}
    be88:			; <UNDEFINED> instruction: 0xf7f52018
    be8c:			; <UNDEFINED> instruction: 0x4601eed8
    be90:			; <UNDEFINED> instruction: 0xf0002800
    be94:	blmi	5ec3a0 <mbtowc@plt+0x5ea488>
    be98:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    be9c:	tstcs	r6, #208, 18	; 0x340000
    bea0:	movwcs	lr, #2497	; 0x9c1
    bea4:	blmi	13640cc <mbtowc@plt+0x13621b4>
    bea8:	bmi	fe6a223c <mbtowc@plt+0xfe6a0324>
    beac:	ldmdavs	fp, {r1, r5, r7, fp, ip, lr}
    beb0:	bne	fe6e5f00 <mbtowc@plt+0xfe6e3fe8>
    beb4:			; <UNDEFINED> instruction: 0xf648109b
    beb8:			; <UNDEFINED> instruction: 0xf6cb32a3
    bebc:	blx	9477e <mbtowc@plt+0x92866>
    bec0:	sbcvs	pc, fp, r3, lsl #6
    bec4:	tstvs	fp, r5, lsl fp
    bec8:	eorsne	pc, ip, fp, asr #17
    becc:	stmiapl	r3!, {r0, r3, r8, r9, fp, lr}^
    bed0:	bvs	ff4e5f40 <mbtowc@plt+0xff4e4028>
    bed4:	orrcc	pc, r0, #1124073472	; 0x43000000
    bed8:	strbt	r6, [pc], #-723	; bee0 <mbtowc@plt+0x9fc8>
    bedc:	andeq	r4, r2, r0, ror #18
    bee0:	andeq	r4, r2, sl, asr r9
    bee4:	andeq	r0, r0, r4, lsr r2
    bee8:	strdeq	r0, [r0], -r8
    beec:	andeq	r0, r0, r0, lsl #7
    bef0:	andeq	r0, r0, r4, lsr r4
    bef4:	ldrdeq	r0, [r0], -ip
    bef8:	andeq	r5, r2, sl, lsl r1
    befc:	andeq	r5, r2, sl, lsl #2
    bf00:	andeq	r5, r2, lr, ror #1
    bf04:	ldrdeq	r5, [r2], -lr
    bf08:	andeq	r5, r2, r4, asr #1
    bf0c:	strheq	r5, [r2], -r4
    bf10:	muleq	r2, sl, r0
    bf14:	andeq	r5, r2, sl, lsl #1
    bf18:	andeq	r5, r2, r0, ror r0
    bf1c:	andeq	r5, r2, r0, rrx
    bf20:	andeq	r5, r2, r6, asr #32
    bf24:	andeq	r5, r2, r6, lsr r0
    bf28:	andeq	r5, r2, ip, lsl r0
    bf2c:	andeq	r0, r0, ip, lsl #4
    bf30:	strdeq	r4, [r2], -lr
    bf34:	andeq	r4, r2, sl, asr #31
    bf38:			; <UNDEFINED> instruction: 0x00024fb8
    bf3c:	andeq	r4, r2, r4, lsr #31
    bf40:	andeq	r4, r2, sl, lsl #31
    bf44:	andeq	r4, r2, r6, ror pc
    bf48:	andeq	r4, r2, ip, asr pc
    bf4c:	andeq	r4, r2, r2, lsr pc
    bf50:	andeq	r4, r2, r0, lsr #30
    bf54:	andeq	r4, r2, ip, lsl #30
    bf58:	strdeq	r4, [r2], -r2
    bf5c:	ldrdeq	r4, [r2], -lr
    bf60:	andeq	r4, r2, r4, asr #29
    bf64:	muleq	r2, sl, lr
    bf68:	andeq	r4, r2, ip, lsl #29
    bf6c:	andeq	r4, r2, r6, ror #28
    bf70:	andeq	r4, r2, r2, asr lr
    bf74:	andeq	r4, r2, r6, lsr #28
    bf78:	andeq	r0, r1, r8, ror #12
    bf7c:	andeq	r4, r2, sl, asr #27
    bf80:	andeq	r4, r2, r2, lsr #27
    bf84:	andeq	r4, r2, r2, lsl #27
    bf88:	andeq	r4, r2, sl, asr sp
    bf8c:	andeq	r4, r2, sl, lsr sp
    bf90:	andeq	r4, r2, r2, lsl sp
    bf94:	strdeq	r4, [r2], -r2
    bf98:	ldrdeq	r4, [r2], -r0
    bf9c:			; <UNDEFINED> instruction: 0x00024cb0
    bfa0:	andeq	r4, r2, r8, lsl #25
    bfa4:	andeq	r0, r0, r0, ror #6
    bfa8:	strheq	r0, [r1], -sl
    bfac:	andeq	r0, r0, r0, lsl r4
    bfb0:	andeq	r0, r0, r0, asr #4
    bfb4:	andeq	r0, r0, r0, asr r3
    bfb8:	ldrdeq	r3, [r1], -r4
    bfbc:	andeq	r0, r1, ip, lsl #7
    bfc0:	andeq	r0, r0, r4, lsl r3
    bfc4:	andeq	r2, r1, r4, rrx
    bfc8:	andeq	lr, r0, r6, lsr lr
    bfcc:	ldrdeq	r0, [r1], -r4
    bfd0:	andeq	r2, r1, r0
    bfd4:	andeq	r0, r0, r0, ror #4
    bfd8:	andeq	r0, r0, r8, asr #5
    bfdc:	ldrdeq	r0, [r0], -r4
    bfe0:	andeq	r0, r1, ip, lsl #3
    bfe4:			; <UNDEFINED> instruction: 0x00011fb4
    bfe8:	muleq	r1, r0, r1
    bfec:	andeq	pc, r0, r6, ror #29
    bff0:	andeq	pc, r0, sl, ror #29
    bff4:	andeq	pc, r0, lr, ror #29
    bff8:	andeq	pc, r0, lr, ror #29
    bffc:	andeq	pc, r0, lr, ror #29
    c000:	andeq	pc, r0, lr, ror #29
    c004:	andeq	pc, r0, lr, ror #29
    c008:	andeq	pc, r0, lr, ror #29
    c00c:	strdeq	pc, [r0], -r2
    c010:	strdeq	pc, [r0], -r6
    c014:	strdeq	pc, [r0], -sl
    c018:	strdeq	pc, [r0], -sl
    c01c:	strdeq	pc, [r0], -sl
    c020:	andeq	pc, r0, r2, lsl #30
    c024:	andeq	pc, r0, r2, lsl #30
    c028:	andeq	pc, r0, lr, asr #28
    c02c:	andeq	r0, r1, r0, ror #1
    c030:	andeq	pc, r0, ip, lsr #28
    c034:	andeq	pc, r0, ip, lsr #28
    c038:	andeq	r1, r1, r2, lsr #29
    c03c:	andeq	r1, r1, r8, rrx
    c040:			; <UNDEFINED> instruction: 0x0000feba
    c044:	andeq	pc, r0, lr, lsr #29
    c048:	andeq	pc, r0, lr, lsl #29
    c04c:	andeq	pc, r0, r2, ror lr	; <UNPREDICTABLE>
    c050:	andeq	pc, r0, r2, asr #28
    c054:	andeq	r0, r1, r4, lsr r0
    c058:	andeq	r0, r0, r8, lsr r3
    c05c:	andeq	pc, r0, sl, ror #27
    c060:	andeq	pc, r0, r8, lsr lr	; <UNPREDICTABLE>
    c064:	andeq	pc, r0, ip, lsl #26
    c068:	andeq	pc, r0, r8, ror #25
    c06c:	andeq	pc, r0, r4, lsr #26
    c070:	andeq	pc, r0, r4, lsl #26
    c074:	andeq	pc, r0, r6, lsl #27
    c078:	andeq	pc, r0, r8, ror #24
    c07c:	andeq	pc, r0, sl, ror #24
    c080:	andeq	pc, r0, ip, ror #24
    c084:	andeq	pc, r0, sl, ror #24
    c088:	andeq	pc, r0, ip, ror #24
    c08c:	andeq	pc, r0, lr, ror #24
    c090:	andeq	pc, r0, ip, lsr #25
    c094:	andeq	pc, r0, lr, lsr #25
    c098:			; <UNDEFINED> instruction: 0x0000fcb0
    c09c:			; <UNDEFINED> instruction: 0x0000fcb2
    c0a0:	ldrdeq	pc, [r0], -r0
    c0a4:	ldrdeq	pc, [r0], -r2
    c0a8:	ldrdeq	pc, [r0], -r0
    c0ac:	ldrdeq	pc, [r0], -r2
    c0b0:	ldrdeq	pc, [r0], -r4
    c0b4:	ldrdeq	pc, [r0], -r6
    c0b8:	ldrdeq	pc, [r0], -r8
    c0bc:	ldrdeq	pc, [r0], -sl
    c0c0:	ldrdeq	pc, [r0], -ip
    c0c4:	andeq	pc, r0, r6, lsr #25
    c0c8:	ldrdeq	pc, [r0], -r8
    c0cc:	ldrdeq	pc, [r0], -sl
    c0d0:	ldrdeq	pc, [r0], -ip
    c0d4:	ldrdeq	pc, [r0], -lr
    c0d8:	andeq	pc, r0, r0, ror #25
    c0dc:	andeq	pc, r0, r2, ror #25
    c0e0:	ldrdeq	lr, [r0], -r6
    c0e4:	andeq	pc, r0, r4, lsl #24
    c0e8:	andeq	pc, r0, r6, lsl #24
    c0ec:	muleq	r0, r8, fp
    c0f0:	andeq	pc, r0, r6, lsr ip	; <UNPREDICTABLE>
    c0f4:	andeq	pc, r0, ip, asr fp	; <UNPREDICTABLE>
    c0f8:	andeq	pc, r0, sl, asr fp	; <UNPREDICTABLE>
    c0fc:	andeq	pc, r0, r0, ror fp	; <UNPREDICTABLE>
    c100:			; <UNDEFINED> instruction: 0x0000fbba
    c104:	andeq	pc, r0, r4, lsr #23
    c108:	andeq	pc, r0, r6, lsr #23
    c10c:	andeq	pc, r0, r0, asr #23
    c110:	andeq	pc, r0, r2, lsl #24
    c114:	andeq	r0, r0, r0, lsr #5
    c118:	blcc	134a49c <mbtowc@plt+0x1348584>
    c11c:			; <UNDEFINED> instruction: 0xf8df58e3
    c120:	stmiapl	r0!, {r2, r3, r6, r8, r9, fp, sp}
    c124:	blcs	124a4a8 <mbtowc@plt+0x1248590>
    c128:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    c12c:	andls	r6, r0, #294912	; 0x48000
    c130:			; <UNDEFINED> instruction: 0xf8df681b
    c134:	ldrbtmi	r2, [sl], #-2880	; 0xfffff4c0
    c138:	stmdavs	r0, {r0, r8, sp}
    c13c:	mrc	7, 1, APSR_nzcv, cr8, cr5, {7}
    c140:			; <UNDEFINED> instruction: 0xf0062001
    c144:			; <UNDEFINED> instruction: 0xf8dffff4
    c148:	ldrbtmi	r3, [fp], #-2864	; 0xfffff4d0
    c14c:			; <UNDEFINED> instruction: 0xf7ff461f
    c150:			; <UNDEFINED> instruction: 0xf8dfbb4c
    c154:	stmiapl	r2!, {r3, r5, r8, r9, fp, ip, sp}^
    c158:			; <UNDEFINED> instruction: 0xf8936813
    c15c:	ldmib	r3, {r1, ip, pc}^
    c160:	stmib	sp, {r1, r4, r8}^
    c164:	ldmib	r3, {r1, r2, r3, r8}^
    c168:	stmib	sp, {r1, r2, r4, fp, ip, sp, lr}^
    c16c:			; <UNDEFINED> instruction: 0xf8937810
    c170:	ldcvc	0, cr8, [pc], {3}
    c174:			; <UNDEFINED> instruction: 0x0114e9d3
    c178:	tsteq	r2, sp, asr #19
    c17c:	ldrvc	r2, [r9], #-257	; 0xfffffeff
    c180:	ldmdavs	r3, {r0, r3, r4, r6, r7, ip, sp, lr}
    c184:	ldmdavs	r1, {r0, r3, r4, r7, ip, sp, lr}
    c188:	movwcs	lr, #27099	; 0x69db
    c18c:	tstcs	r2, #3162112	; 0x304000
    c190:	movwcs	lr, #35291	; 0x89db
    c194:	tstcs	r6, #3162112	; 0x304000
    c198:	movwcs	lr, #43483	; 0xa9db
    c19c:	tstcs	r4, #3162112	; 0x304000
    c1a0:	ldrmi	r2, [sl], -r0, lsl #6
    c1a4:			; <UNDEFINED> instruction: 0x46184619
    c1a8:			; <UNDEFINED> instruction: 0xf8d6f7f6
    c1ac:			; <UNDEFINED> instruction: 0xf0002800
    c1b0:			; <UNDEFINED> instruction: 0xf8df83cf
    c1b4:	stmiapl	r3!, {r3, r6, r7, r9, fp, ip, sp}^
    c1b8:	bvs	ff466228 <mbtowc@plt+0xff464310>
    c1bc:	orreq	pc, r0, r1, asr #32
    c1c0:			; <UNDEFINED> instruction: 0xf88262d1
    c1c4:	ldmdavs	sl, {r1, ip, pc}
    c1c8:	ldrdeq	lr, [lr, -sp]
    c1cc:	tsteq	r2, r2, asr #19
    c1d0:			; <UNDEFINED> instruction: 0x0110e9dd
    c1d4:	tsteq	r6, r2, asr #19
    c1d8:	andhi	pc, r3, r2, lsl #17
    c1dc:	ldrvc	r6, [pc], #-2075	; c1e4 <mbtowc@plt+0xa2cc>
    c1e0:			; <UNDEFINED> instruction: 0x0112e9dd
    c1e4:	tsteq	r4, r3, asr #19
    c1e8:	svclt	0x00f1f000
    c1ec:	bcc	fe44a570 <mbtowc@plt+0xfe448658>
    c1f0:			; <UNDEFINED> instruction: 0xf8d3447b
    c1f4:	stmdacs	r0, {r2, r4, r5, r7}
    c1f8:	ldmge	lr, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    c1fc:	stmialt	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c200:	mcr2	7, 4, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    c204:	ldmlt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    c208:			; <UNDEFINED> instruction: 0x0118e9d5
    c20c:	adcscs	pc, r7, #74448896	; 0x4700000
    c210:	movwcs	pc, #11168	; 0x2ba0	; <UNPREDICTABLE>
    c214:	sbceq	pc, r6, #134217731	; 0x8000003
    c218:	bcc	1a4a59c <mbtowc@plt+0x1a48684>
    c21c:	bvs	fe6dd410 <mbtowc@plt+0xfe6db4f8>
    c220:	eorvc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    c224:	ldmib	r7, {r0, r1, r2, r3, r6, r8, ip, sp, pc}^
    c228:	addsmi	r2, r9, #0, 6
    c22c:	addsmi	fp, r0, #8, 30
    c230:	ldrthi	pc, [ip], #0	; <UNPREDICTABLE>
    c234:	svccs	0x00006a3f
    c238:			; <UNDEFINED> instruction: 0xf8dfd1f5
    c23c:	ldrbtmi	r3, [fp], #-2636	; 0xfffff5b4
    c240:	ldrsbteq	pc, [r8], r3	; <UNPREDICTABLE>
    c244:	stmdacs	r0, {r0, r5, r6, r7, r9, sl, lr}
    c248:	eorshi	pc, sp, r1
    c24c:	tstcs	r0, r1, lsl #4
    c250:	mcr2	7, 4, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    c254:	ldmlt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c258:	bcs	c4a5dc <mbtowc@plt+0xc486c4>
    c25c:			; <UNDEFINED> instruction: 0xf640447a
    c260:			; <UNDEFINED> instruction: 0x463071fe
    c264:	stcl	7, cr15, [r2, #-980]!	; 0xfffffc2c
    c268:	ldrmi	r6, [lr], #-2427	; 0xfffff685
    c26c:	eorsvc	r2, r3, r0, lsl #6
    c270:			; <UNDEFINED> instruction: 0xf5c5697d
    c274:	strcc	r6, [lr, #-1407]	; 0xfffffa81
    c278:	ldclt	0, cr15, [r9]
    c27c:			; <UNDEFINED> instruction: 0xf8df9201
    c280:	ldrbtmi	r3, [fp], #-2576	; 0xfffff5f0
    c284:			; <UNDEFINED> instruction: 0xf04f9300
    c288:	andcs	r3, r1, #-67108861	; 0xfc000003
    c28c:	ldrtmi	r4, [r0], -r9, lsr #12
    c290:	mrc	7, 1, APSR_nzcv, cr12, cr5, {7}
    c294:			; <UNDEFINED> instruction: 0x1c9a69bb
    c298:	bne	ffb5d2f8 <mbtowc@plt+0xffb5b3e0>
    c29c:			; <UNDEFINED> instruction: 0xf0003d02
    c2a0:	andcs	fp, r0, #44544	; 0xae00
    c2a4:			; <UNDEFINED> instruction: 0xf7fd2102
    c2a8:			; <UNDEFINED> instruction: 0xf7fffe5b
    c2ac:	ldmib	r5, {r0, r2, r3, r4, r6, r7, fp, ip, sp, pc}^
    c2b0:			; <UNDEFINED> instruction: 0xf8df0118
    c2b4:	ldrbtmi	r7, [pc], #-2528	; c2bc <mbtowc@plt+0xa3a4>
    c2b8:	ldccs	6, cr15, [r7], #284	; 0x11c
    c2bc:	blge	34b144 <mbtowc@plt+0x34922c>
    c2c0:	bllt	8aef8 <mbtowc@plt+0x88fe0>
    c2c4:	sbcseq	lr, sl, #323584	; 0x4f000
    c2c8:	subvc	lr, fp, #270336	; 0x42000
    c2cc:	ldrdcc	pc, [r4], r7
    c2d0:	andsmi	r3, r3, r1, lsl #22
    c2d4:	ldrdcs	pc, [r0], r7
    c2d8:	eorvc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    c2dc:	ldmib	r7, {r0, r1, r2, r6, r8, ip, sp, pc}^
    c2e0:	addsmi	r2, r9, #0, 6
    c2e4:	addsmi	fp, r0, #8, 30
    c2e8:	ldcvs	0, cr13, [pc], #-64	; c2b0 <mbtowc@plt+0xa398>
    c2ec:	mvnsle	r2, r0, lsl #30
    c2f0:	stmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c2f4:			; <UNDEFINED> instruction: 0xf8d3447b
    c2f8:	stmdacs	r0, {r2, r6, r7}
    c2fc:	ldrbhi	pc, [r6, r0]	; <UNPREDICTABLE>
    c300:	tstcs	r0, r1, lsl #4
    c304:	mrrc2	7, 15, pc, lr, cr12	; <UNPREDICTABLE>
    c308:	stmialt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c30c:	blcs	67200 <mbtowc@plt+0x652e8>
    c310:	strbhi	pc, [r2], #-0	; <UNPREDICTABLE>
    c314:			; <UNDEFINED> instruction: 0xf0002b02
    c318:	blcs	2d430 <mbtowc@plt+0x2b518>
    c31c:	addshi	pc, sl, r0
    c320:	ldmdbgt	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    c324:			; <UNDEFINED> instruction: 0xf8df44fc
    c328:	stmiapl	r3!, {r3, r4, r5, r6, r8, fp, ip, sp}^
    c32c:	ldmdavs	fp, {r0, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr}
    c330:	bicmi	r4, fp, #419430400	; 0x19000000
    c334:			; <UNDEFINED> instruction: 0xf8df0fdb
    c338:	stmiapl	r2!, {r2, r3, r5, r6, r8, fp, sp}
    c33c:	bcs	2638c <mbtowc@plt+0x24474>
    c340:	sadd16mi	fp, sl, r4
    c344:	bcs	14b4c <mbtowc@plt+0x12c34>
    c348:	addhi	pc, r8, r0, asr #32
    c34c:	ldmdbcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    c350:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    c354:	svclt	0x00082a00
    c358:	blcs	14f60 <mbtowc@plt+0x13048>
    c35c:	addshi	pc, sp, r0, asr #32
    c360:	stmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    c364:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    c368:			; <UNDEFINED> instruction: 0xf8dfb16b
    c36c:	stmiapl	r3!, {r2, r6, r8, fp, ip, sp}^
    c370:	blcs	1263e4 <mbtowc@plt+0x1244cc>
    c374:			; <UNDEFINED> instruction: 0xf8dfd007
    c378:	stmiapl	r3!, {r2, r8, fp, ip, sp}^
    c37c:	bvs	ff4e63ec <mbtowc@plt+0xff4e44d4>
    c380:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    c384:			; <UNDEFINED> instruction: 0xf8df62d3
    c388:			; <UNDEFINED> instruction: 0xf85438f4
    c38c:			; <UNDEFINED> instruction: 0xf8d88003
    c390:			; <UNDEFINED> instruction: 0xf8df6000
    c394:	ldrbtmi	r3, [fp], #-2336	; 0xfffff6e0
    c398:			; <UNDEFINED> instruction: 0xf8c66818
    c39c:	ldmdbvc	fp, {r0, r1, r5}
    c3a0:	eorcc	pc, r7, r6, lsl #17
    c3a4:	andgt	pc, r8, sp, asr #17
    c3a8:	movwls	r2, #4871	; 0x1307
    c3ac:	stmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c3b0:	movwls	r4, #1147	; 0x47b
    c3b4:	andcs	r2, r1, #8, 6	; 0x20000000
    c3b8:			; <UNDEFINED> instruction: 0xf1064619
    c3bc:			; <UNDEFINED> instruction: 0xf7f5001b
    c3c0:			; <UNDEFINED> instruction: 0xf8d8eda6
    c3c4:	andcs	r3, r2, #0
    c3c8:	ldmib	r5, {r1, r3, r4, r6, r7, ip, sp, lr}^
    c3cc:	stmib	sp, {r3, r4, r8, r9, sp}^
    c3d0:			; <UNDEFINED> instruction: 0xf8df2302
    c3d4:	stmiapl	r3!, {r3, r5, r6, r7, fp, ip, sp}^
    c3d8:	movwls	r6, #2075	; 0x81b
    c3dc:	andcs	r2, r1, #64, 6
    c3e0:	ldcge	6, cr4, [r9, #-100]	; 0xffffff9c
    c3e4:			; <UNDEFINED> instruction: 0xf7f54628
    c3e8:	movwcs	lr, #3474	; 0xd92
    c3ec:	eorscc	pc, pc, r5, lsl #17
    c3f0:			; <UNDEFINED> instruction: 0xf0074628
    c3f4:	ldmvs	fp!, {r0, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    c3f8:	ldmvs	sl!, {r0, r1, r6, r8, fp, ip, sp, pc}^
    c3fc:	ldmdbvs	sl!, {r1, r4, r5, r8, fp, ip, sp, pc}
    c400:	ldmdbvs	sl!, {r1, r5, r8, fp, ip, sp, pc}^
    c404:	bvs	feeba854 <mbtowc@plt+0xfeeb893c>
    c408:	rsble	r2, r0, r0, lsl #20
    c40c:	andeq	pc, r8, #-1073741823	; 0xc0000001
    c410:	vstrcs.16	s12, [r0, #-378]	; 0xfffffe86	; <UNPREDICTABLE>
    c414:	strbthi	pc, [pc], r0, asr #32	; <UNPREDICTABLE>
    c418:	stmdbcs	r0, {r0, r3, r4, r5, r6, r7, r8, fp, sp, lr}
    c41c:	ldrhi	pc, [r1, -r0, asr #32]
    c420:	stmdbcs	r0, {r0, r3, r4, r5, r9, fp, sp, lr}
    c424:	strhi	pc, [sp, -r0, asr #32]
    c428:	stmdbcs	r0, {r0, r3, r4, r5, r6, r9, fp, sp, lr}
    c42c:	strhi	pc, [r9, -r0, asr #32]
    c430:	stmdbcs	r0, {r0, r3, r4, r5, r6, r7, r9, fp, sp, lr}
    c434:	strhi	pc, [r5, -r0, asr #32]
    c438:	svclt	0x00181e11
    c43c:	blcs	14848 <mbtowc@plt+0x12930>
    c440:	strmi	fp, [fp], -ip, lsl #30
    c444:	blcs	1504c <mbtowc@plt+0x13134>
    c448:	strbhi	pc, [lr], r0, asr #32	; <UNPREDICTABLE>
    c44c:	andcs	r2, r0, sl, lsl #10
    c450:	cdplt	0, 13, cr15, cr13, cr0, {0}
    c454:	stmdagt	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    c458:			; <UNDEFINED> instruction: 0xe76444fc
    c45c:	stmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    c460:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    c464:			; <UNDEFINED> instruction: 0xf77f428b
    c468:			; <UNDEFINED> instruction: 0xf8dfaf7b
    c46c:	stmiapl	r3!, {r2, r3, r4, r6, fp, ip, sp}^
    c470:	mrrcpl	8, 1, r6, fp, cr11
    c474:			; <UNDEFINED> instruction: 0xf8dfb93b
    c478:	stmiapl	r3!, {r4, r5, fp, ip, sp}^
    c47c:	blcs	264f0 <mbtowc@plt+0x245d8>
    c480:	svcge	0x006ef43f
    c484:			; <UNDEFINED> instruction: 0xf8dfe010
    c488:	stmiapl	r3!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
    c48c:	bvs	ff4e64fc <mbtowc@plt+0xff4e45e4>
    c490:	movwpl	pc, #1091	; 0x443	; <UNPREDICTABLE>
    c494:			; <UNDEFINED> instruction: 0xf00062d3
    c498:			; <UNDEFINED> instruction: 0xf8dfbe9a
    c49c:	stmiapl	r3!, {r3, r5, fp, ip, sp}^
    c4a0:	addmi	r6, fp, #1769472	; 0x1b0000
    c4a4:	svcge	0x005cf77f
    c4a8:	stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    c4ac:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    c4b0:	tstlt	r2, sl, asr ip
    c4b4:	ldrbpl	r2, [sl], #-514	; 0xfffffdfe
    c4b8:			; <UNDEFINED> instruction: 0xf8dfe752
    c4bc:	stmiapl	r3!, {r6, r7, r8, r9, sl, ip, sp}^
    c4c0:	bvs	ff4e6530 <mbtowc@plt+0xff4e4618>
    c4c4:	movwpl	pc, #1091	; 0x443	; <UNPREDICTABLE>
    c4c8:			; <UNDEFINED> instruction: 0xf00062d3
    c4cc:	andcs	fp, r0, #128, 28	; 0x800
    c4d0:	ldmvs	fp!, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    c4d4:	ldmdbvs	fp!, {r0, r1, r3, r4, r8, fp, ip, sp, pc}
    c4d8:	svccc	0x0080f513
    c4dc:	cdpne	0, 0, cr13, cr1, cr13, {0}
    c4e0:	tstcs	r1, r8, lsl pc
    c4e4:	svclt	0x00182d00
    c4e8:	strcs	r2, [sl, #-256]	; 0xffffff00
    c4ec:			; <UNDEFINED> instruction: 0xf0002900
    c4f0:			; <UNDEFINED> instruction: 0xf000868e
    c4f4:			; <UNDEFINED> instruction: 0x2000beb2
    c4f8:	andcc	lr, ip, #62128128	; 0x3b40000
    c4fc:	stmdacs	r0, {r1, r8, sl, sp}
    c500:	strhi	pc, [r5], r0
    c504:	cdplt	0, 11, cr15, cr6, cr0, {0}
    c508:			; <UNDEFINED> instruction: 0xf000250a
    c50c:	andcs	fp, r0, #128, 28	; 0x800
    c510:			; <UNDEFINED> instruction: 0xf7fc2102
    c514:			; <UNDEFINED> instruction: 0xf7fefb57
    c518:	ldmib	r5, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
    c51c:			; <UNDEFINED> instruction: 0xf8df0118
    c520:	ldrbtmi	r7, [pc], #-1968	; c528 <mbtowc@plt+0xa610>
    c524:	ldccs	6, cr15, [r7], #284	; 0x11c
    c528:	blge	34b3b0 <mbtowc@plt+0x349498>
    c52c:	bllt	8b164 <mbtowc@plt+0x8924c>
    c530:	sbcseq	lr, sl, #323584	; 0x4f000
    c534:	subvc	lr, fp, #270336	; 0x42000
    c538:	blcc	67d2c <mbtowc@plt+0x65e14>
    c53c:	ldcvs	0, cr4, [sl, #76]!	; 0x4c
    c540:	eorvc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    c544:	ldmib	r7, {r0, r1, r2, r6, r8, ip, sp, pc}^
    c548:	addsmi	r2, r9, #0, 6
    c54c:	addsmi	fp, r0, #8, 30
    c550:	bvs	ff000608 <mbtowc@plt+0xfeffe6f0>
    c554:	mvnsle	r2, r0, lsl #30
    c558:			; <UNDEFINED> instruction: 0x3778f8df
    c55c:	svcvs	0x001b447b
    c560:			; <UNDEFINED> instruction: 0xf47e2b00
    c564:	ldmib	r5, {r0, r1, r2, r5, r6, r7, r8, r9, sl, fp, sp, pc}^
    c568:			; <UNDEFINED> instruction: 0xf6470118
    c56c:	blx	fe815052 <mbtowc@plt+0xfe81313a>
    c570:	vsubw.u8	q9, q1, d2
    c574:			; <UNDEFINED> instruction: 0xf8df02c6
    c578:	ldrbtmi	r3, [fp], #-1888	; 0xfffff8a0
    c57c:			; <UNDEFINED> instruction: 0xf8536edb
    c580:	cmplt	pc, r2, lsr #32
    c584:	movwcs	lr, #2519	; 0x9d7
    c588:	svclt	0x00084299
    c58c:			; <UNDEFINED> instruction: 0xf0004290
    c590:	bvs	1fecf18 <mbtowc@plt+0x1feb000>
    c594:	mvnsle	r2, r0, lsl #30
    c598:			; <UNDEFINED> instruction: 0x3740f8df
    c59c:			; <UNDEFINED> instruction: 0xf8d3447b
    c5a0:	stmdacs	r0, {r4, r6, r7}
    c5a4:	svcge	0x00e3f47e
    c5a8:	svclt	0x00f1f7fe
    c5ac:	blcs	66ea0 <mbtowc@plt+0x64f88>
    c5b0:	rschi	pc, sl, #0
    c5b4:			; <UNDEFINED> instruction: 0xf0002b02
    c5b8:	blcs	2d16c <mbtowc@plt+0x2b254>
    c5bc:	addshi	pc, r6, r0
    c5c0:			; <UNDEFINED> instruction: 0xc71cf8df
    c5c4:			; <UNDEFINED> instruction: 0xf8df44fc
    c5c8:	stmiapl	r3!, {r3, r4, r6, r7, r9, sl, ip, sp}^
    c5cc:	ldmdavs	fp, {r0, r3, r4, r5, r6, r9, fp, sp, lr}
    c5d0:	bicmi	r4, fp, #419430400	; 0x19000000
    c5d4:			; <UNDEFINED> instruction: 0xf8df0fdb
    c5d8:	stmiapl	r2!, {r2, r3, r6, r7, r9, sl, sp}
    c5dc:	bcs	2662c <mbtowc@plt+0x24714>
    c5e0:	sadd16mi	fp, sl, r4
    c5e4:	bcs	14dec <mbtowc@plt+0x12ed4>
    c5e8:	addhi	pc, r4, r0, asr #32
    c5ec:	ssatcs	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    c5f0:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    c5f4:	svclt	0x00082a00
    c5f8:	blcs	15200 <mbtowc@plt+0x132e8>
    c5fc:	addshi	pc, r9, r0, asr #32
    c600:	ssatcc	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    c604:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    c608:			; <UNDEFINED> instruction: 0xf8dfb16b
    c60c:	stmiapl	r3!, {r2, r5, r7, r9, sl, ip, sp}^
    c610:	blcs	1a6684 <mbtowc@plt+0x1a476c>
    c614:			; <UNDEFINED> instruction: 0xf8dfd007
    c618:	stmiapl	r3!, {r2, r5, r6, r9, sl, ip, sp}^
    c61c:	bvs	ff4e668c <mbtowc@plt+0xff4e4774>
    c620:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    c624:			; <UNDEFINED> instruction: 0xf8df62d3
    c628:			; <UNDEFINED> instruction: 0xf8543654
    c62c:			; <UNDEFINED> instruction: 0xf8d88003
    c630:			; <UNDEFINED> instruction: 0xf8df6000
    c634:	ldrbtmi	r3, [fp], #-1712	; 0xfffff950
    c638:			; <UNDEFINED> instruction: 0xf8c66818
    c63c:	ldmdbvc	fp, {r0, r1, r5}
    c640:	eorcc	pc, r7, r6, lsl #17
    c644:	andgt	pc, r8, sp, asr #17
    c648:	movwls	r2, #4871	; 0x1307
    c64c:			; <UNDEFINED> instruction: 0x3698f8df
    c650:	movwls	r4, #1147	; 0x47b
    c654:	andcs	r2, r1, #8, 6	; 0x20000000
    c658:			; <UNDEFINED> instruction: 0xf1064619
    c65c:			; <UNDEFINED> instruction: 0xf7f5001b
    c660:			; <UNDEFINED> instruction: 0xf8d8ec56
    c664:	andcs	r3, r2, #0
    c668:	ldmib	r5, {r1, r3, r4, r6, r7, ip, sp, lr}^
    c66c:	stmib	sp, {r3, r4, r8, r9, sp}^
    c670:			; <UNDEFINED> instruction: 0xf8df2302
    c674:	stmiapl	r3!, {r3, r6, r9, sl, ip, sp}^
    c678:	movwls	r6, #2075	; 0x81b
    c67c:	andcs	r2, r1, #64, 6
    c680:	ldcge	6, cr4, [r9, #-100]	; 0xffffff9c
    c684:			; <UNDEFINED> instruction: 0xf7f54628
    c688:	movwcs	lr, #3138	; 0xc42
    c68c:	eorscc	pc, pc, r5, lsl #17
    c690:			; <UNDEFINED> instruction: 0xf0074628
    c694:	ldmvs	fp!, {r0, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    c698:	ldmdbvs	sl!, {r0, r1, r4, r8, fp, ip, sp, pc}
    c69c:	rsble	r2, r2, r0, lsl #20
    c6a0:	andsvs	sl, r3, r7, lsl sl
    c6a4:	ldmdblt	r3, {r0, r1, r3, r4, r5, r6, r7, fp, sp, lr}
    c6a8:	andcs	r6, r0, r9, ror r9
    c6ac:	ldmdage	r8, {r0, r3, r8, ip, sp, pc}
    c6b0:	ldmdbvs	fp!, {r0, r1, sp, lr}
    c6b4:	strcs	r6, [r2, #-2425]	; 0xfffff687
    c6b8:			; <UNDEFINED> instruction: 0xf00b9500
    c6bc:			; <UNDEFINED> instruction: 0xf8dff903
    c6c0:	stmiapl	r3!, {r2, r3, r4, r5, r7, r8, sl, ip, sp}^
    c6c4:	bvs	ea6738 <mbtowc@plt+0xea4820>
    c6c8:	adccs	pc, r0, r3, asr #17
    c6cc:			; <UNDEFINED> instruction: 0xf8c36a7a
    c6d0:	ldmibvs	sl!, {r2, r5, r7, sp}^
    c6d4:	adccs	pc, r8, r3, asr #17
    c6d8:			; <UNDEFINED> instruction: 0xf8c369ba
    c6dc:	andcs	r2, r1, #172	; 0xac
    c6e0:	adcscs	pc, r1, r3, lsl #17
    c6e4:	adcscs	pc, r0, r3, lsl #17
    c6e8:	ldcllt	0, cr15, [r1, #-0]
    c6ec:	ldrbgt	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    c6f0:			; <UNDEFINED> instruction: 0xe76844fc
    c6f4:	strbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    c6f8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    c6fc:			; <UNDEFINED> instruction: 0xf77f428b
    c700:			; <UNDEFINED> instruction: 0xf8dfaf7f
    c704:	stmiapl	r3!, {r2, r6, r7, r8, sl, ip, sp}^
    c708:	mrrcpl	8, 1, r6, fp, cr11
    c70c:			; <UNDEFINED> instruction: 0xf8dfb93b
    c710:	stmiapl	r3!, {r3, r4, r7, r8, sl, ip, sp}^
    c714:	blcs	26788 <mbtowc@plt+0x24870>
    c718:	svcge	0x0072f43f
    c71c:			; <UNDEFINED> instruction: 0xf8dfe010
    c720:	stmiapl	r3!, {r2, r3, r4, r6, r8, sl, ip, sp}^
    c724:	bvs	ff4e6794 <mbtowc@plt+0xff4e487c>
    c728:	movwpl	pc, #1091	; 0x443	; <UNPREDICTABLE>
    c72c:			; <UNDEFINED> instruction: 0xf00062d3
    c730:			; <UNDEFINED> instruction: 0xf8dfbd4e
    c734:	stmiapl	r3!, {r4, r7, r8, sl, ip, sp}^
    c738:	addmi	r6, fp, #1769472	; 0x1b0000
    c73c:	svcge	0x0060f77f
    c740:	strcc	pc, [r8, #2271]	; 0x8df
    c744:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    c748:	tstlt	r2, sl, asr ip
    c74c:	ldrbpl	r2, [sl], #-514	; 0xfffffdfe
    c750:			; <UNDEFINED> instruction: 0xf8dfe756
    c754:	stmiapl	r3!, {r3, r5, r8, sl, ip, sp}^
    c758:	bvs	ff4e67c8 <mbtowc@plt+0xff4e48b0>
    c75c:	movwpl	pc, #1091	; 0x443	; <UNPREDICTABLE>
    c760:			; <UNDEFINED> instruction: 0xf00062d3
    c764:	andcs	fp, r0, #52, 26	; 0xd00
    c768:			; <UNDEFINED> instruction: 0xf8dfe79c
    c76c:	stmiapl	r3!, {r2, r7, r8, sl, ip, sp}^
    c770:			; <UNDEFINED> instruction: 0xf8df6818
    c774:	stmiapl	r3!, {r7, r8, sl, ip, sp}^
    c778:	ldmvs	sl!, {r0, r3, r4, fp, sp, lr}^
    c77c:	ldmibvs	fp!, {r1, r3, r5, r6, r7, r8, ip, sp, pc}^
    c780:	ldmdbvs	sp!, {r0, r1, r3, r4, r5, r6, r7, r8, ip, sp, pc}^
    c784:			; <UNDEFINED> instruction: 0xf8dfb3ad
    c788:	ldrbtmi	r6, [lr], #-1392	; 0xfffffa90
    c78c:	strbgt	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    c790:			; <UNDEFINED> instruction: 0xf8df44fc
    c794:	ldrbtmi	r7, [pc], #-1388	; c79c <mbtowc@plt+0xa884>
    c798:	strls	r9, [r5, #-1798]	; 0xfffff8fa
    c79c:	andsgt	pc, r0, sp, asr #17
    c7a0:	strls	r9, [r2], -r3, lsl #6
    c7a4:			; <UNDEFINED> instruction: 0xf8df9201
    c7a8:	ldrbtmi	r3, [fp], #-1372	; 0xfffffaa4
    c7ac:			; <UNDEFINED> instruction: 0xf04f9300
    c7b0:	andcs	r3, r1, #-67108861	; 0xfc000003
    c7b4:	bl	feaca790 <mbtowc@plt+0xfeac8878>
    c7b8:			; <UNDEFINED> instruction: 0xf8dfe1dc
    c7bc:	ldrbtmi	r2, [sl], #-1356	; 0xfffffab4
    c7c0:	ldmdbvs	fp!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    c7c4:	ldmdbvs	sp!, {r0, r1, r3, r5, r6, r8, ip, sp, pc}^
    c7c8:	strbvs	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    c7cc:			; <UNDEFINED> instruction: 0xf8df447e
    c7d0:	ldrbtmi	r3, [fp], #-1344	; 0xfffffac0
    c7d4:	ldrgt	pc, [ip, #-2271]!	; 0xfffff721
    c7d8:			; <UNDEFINED> instruction: 0xf8df44fc
    c7dc:	ldrbtmi	r7, [pc], #-1340	; c7e4 <mbtowc@plt+0xa8cc>
    c7e0:			; <UNDEFINED> instruction: 0xf8dfe7da
    c7e4:	ldrbtmi	r6, [lr], #-1336	; 0xfffffac8
    c7e8:			; <UNDEFINED> instruction: 0x46354633
    c7ec:			; <UNDEFINED> instruction: 0x463746b4
    c7f0:			; <UNDEFINED> instruction: 0xf8dfe7d2
    c7f4:	ldrbtmi	r6, [lr], #-1324	; 0xfffffad4
    c7f8:	strpl	pc, [r8, #-2271]!	; 0xfffff721
    c7fc:	sxtabmi	r4, ip, sp, ror #8
    c800:	strb	r4, [r9, pc, lsr #12]
    c804:	strge	pc, [r0, #-2271]!	; 0xfffff721
    c808:	strd	r4, [sp, #-74]!	; 0xffffffb6
    c80c:			; <UNDEFINED> instruction: 0xb1216939
    c810:	ldrgt	pc, [r8, #-2271]	; 0xfffff721
    c814:			; <UNDEFINED> instruction: 0x466544fc
    c818:			; <UNDEFINED> instruction: 0xf8dfe171
    c81c:	ldrbtmi	ip, [ip], #1300	; 0x514
    c820:	strbtmi	r4, [r1], -r5, ror #12
    c824:			; <UNDEFINED> instruction: 0xf8dfe16b
    c828:	ldrbtmi	ip, [ip], #1292	; 0x50c
    c82c:	cmn	r6, r1, ror #12
    c830:	ldrhlt	r6, [r3, #-155]!	; 0xffffff65
    c834:			; <UNDEFINED> instruction: 0xf8df69bb
    c838:	ldrbtmi	r9, [r9], #1280	; 0x500
    c83c:	ldrbtvs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    c840:			; <UNDEFINED> instruction: 0xf8df447e
    c844:	ldrbtmi	r7, [pc], #-1276	; c84c <mbtowc@plt+0xa934>
    c848:			; <UNDEFINED> instruction: 0xf8df970e
    c84c:	ldrbtmi	r7, [pc], #-1272	; c854 <mbtowc@plt+0xa93c>
    c850:			; <UNDEFINED> instruction: 0xf8dfe173
    c854:	ldrbtmi	r9, [r9], #1268	; 0x4f4
    c858:	cmn	r5, lr, asr #12
    c85c:	strbtls	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    c860:			; <UNDEFINED> instruction: 0x46cb44f9
    c864:			; <UNDEFINED> instruction: 0xf8cd4648
    c868:			; <UNDEFINED> instruction: 0x464e9050
    c86c:			; <UNDEFINED> instruction: 0xf8dfe15c
    c870:	ldrbtmi	r3, [fp], #-1248	; 0xfffffb20
    c874:	ldrmi	r9, [pc], -lr, lsl #6
    c878:			; <UNDEFINED> instruction: 0xf8dfe15f
    c87c:	ldrbtmi	r2, [sl], #-1240	; 0xfffffb28
    c880:	ldrtmi	r4, [r0], -r9, lsr #12
    c884:	b	14ca860 <mbtowc@plt+0x14c8948>
    c888:	ldrmi	r6, [lr], #-2363	; 0xfffff6c5
    c88c:	eorsvc	r2, r3, r0, lsl #6
    c890:	bne	1a66d7c <mbtowc@plt+0x1a64e64>
    c894:	andls	lr, r1, #203	; 0xcb
    c898:	ldrtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    c89c:	movwls	r4, #1147	; 0x47b
    c8a0:	mvnscc	pc, #79	; 0x4f
    c8a4:	ldrtmi	r2, [r0], -r1, lsl #4
    c8a8:	bl	c4a884 <mbtowc@plt+0xc4896c>
    c8ac:	ldrmi	r6, [lr], #-2427	; 0xfffff685
    c8b0:	adcsvc	r2, r3, r0, lsl #6
    c8b4:			; <UNDEFINED> instruction: 0xf8dfe0c3
    c8b8:	stmiapl	r1!, {r2, r3, r4, r5, sl, ip, sp}^
    c8bc:	ldrtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    c8c0:			; <UNDEFINED> instruction: 0xf8df58e3
    c8c4:	ldrbtmi	r2, [sl], #-1176	; 0xfffffb68
    c8c8:	ldmdavs	r8, {r0, r3, fp, sp, lr}
    c8cc:	b	bca8a8 <mbtowc@plt+0xbc8990>
    c8d0:	strcc	pc, [ip], #2271	; 0x8df
    c8d4:			; <UNDEFINED> instruction: 0xf8d3447b
    c8d8:	ldrdlt	r3, [fp, r4]!
    c8dc:	strcs	pc, [r4], #2271	; 0x8df
    c8e0:			; <UNDEFINED> instruction: 0xf8d2447a
    c8e4:			; <UNDEFINED> instruction: 0xf8d230d8
    c8e8:			; <UNDEFINED> instruction: 0xf8df20d4
    c8ec:	ldrbtmi	r1, [r9], #-1148	; 0xfffffb84
    c8f0:			; <UNDEFINED> instruction: 0xf7f54640
    c8f4:	stmdacs	r0, {r2, r4, r5, r6, r8, fp, sp, lr, pc}
    c8f8:	blmi	fff83568 <mbtowc@plt+0xfff81650>
    c8fc:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    c900:	stc2	0, cr15, [sl], #28
    c904:	stcllt	0, cr15, [r3], #-0
    c908:	stmiapl	r3!, {r0, r3, r4, r5, r6, r7, r8, r9, fp, lr}^
    c90c:			; <UNDEFINED> instruction: 0x4628681d
    c910:	stmib	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c914:	ldrbcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    c918:	strmi	r4, [r5], #-1146	; 0xfffffb86
    c91c:	sbcspl	pc, r4, r2, asr #17
    c920:	stmiapl	r3!, {r2, r4, r5, r6, r7, r8, r9, fp, lr}^
    c924:	blcc	66998 <mbtowc@plt+0x64a80>
    c928:			; <UNDEFINED> instruction: 0xf8c21a1b
    c92c:			; <UNDEFINED> instruction: 0xe7d530d8
    c930:	ldrteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    c934:			; <UNDEFINED> instruction: 0xf0074478
    c938:			; <UNDEFINED> instruction: 0xf000fc8f
    c93c:	strcc	fp, [r3, #-3144]	; 0xfffff3b8
    c940:	vhsub.u8	d20, d16, d31
    c944:			; <UNDEFINED> instruction: 0x463983dd
    c948:	strtcs	pc, [r8], #-2271	; 0xfffff721
    c94c:	bic	r4, sl, #2046820352	; 0x7a000000
    c950:	stmiapl	r3!, {r1, r3, r6, r7, r8, r9, fp, lr}^
    c954:			; <UNDEFINED> instruction: 0xf882681a
    c958:	ldmdavs	sl, {r1, ip, pc}
    c95c:	ldrdeq	lr, [lr, -sp]
    c960:	tsteq	r2, r2, asr #19
    c964:			; <UNDEFINED> instruction: 0x0110e9dd
    c968:	tsteq	r6, r2, asr #19
    c96c:	andhi	pc, r3, r2, lsl #17
    c970:	ldrvc	r6, [pc], #-2075	; c978 <mbtowc@plt+0xaa60>
    c974:	andsne	lr, r2, #3620864	; 0x374000
    c978:	andsne	lr, r4, #3194880	; 0x30c000
    c97c:	svclt	0x005cf7fe
    c980:	adcsmi	r3, sp, #786432	; 0xc0000
    c984:	cmphi	r8, r0, asr #6	; <UNPREDICTABLE>
    c988:	bmi	ffede234 <mbtowc@plt+0xffedc31c>
    c98c:	hvc	25674	; 0x644a
    c990:			; <UNDEFINED> instruction: 0xf0002a00
    c994:			; <UNDEFINED> instruction: 0xf8df847f
    c998:	ldrbtmi	fp, [fp], #996	; 0x3e4
    c99c:			; <UNDEFINED> instruction: 0xf8cd4658
    c9a0:	adcs	fp, sl, r0, asr r0
    c9a4:	stmiapl	r3!, {r0, r2, r4, r5, r7, r8, r9, fp, lr}^
    c9a8:	bmi	ffd66a1c <mbtowc@plt+0xffd64b04>
    c9ac:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    c9b0:	eoreq	pc, r3, r3, asr #17
    c9b4:			; <UNDEFINED> instruction: 0xf8837912
    c9b8:			; <UNDEFINED> instruction: 0xf0162027
    c9bc:	andle	r0, r8, r1, lsl #30
    c9c0:	stmiapl	r3!, {r1, r2, r3, r5, r7, r8, r9, fp, lr}^
    c9c4:	ldmib	r5, {r0, r3, r4, fp, sp, lr}^
    c9c8:	stmib	r1, {r8, r9, sp}^
    c9cc:	movwcs	r2, #4882	; 0x1312
    c9d0:	blmi	ffb28c04 <mbtowc@plt+0xffb26cec>
    c9d4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    c9d8:			; <UNDEFINED> instruction: 0xf43f2b00
    c9dc:	stmiami	sl!, {r2, r3, r5, r6, r8, r9, sl, fp, sp, pc}^
    c9e0:			; <UNDEFINED> instruction: 0xf0074478
    c9e4:	mvns	pc, #14592	; 0x3900
    c9e8:	stmiapl	r3!, {r2, r5, r7, r8, r9, fp, lr}^
    c9ec:	blmi	ff9e6a58 <mbtowc@plt+0xff9e4b40>
    c9f0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    c9f4:	eoreq	pc, r3, r1, asr #17
    c9f8:			; <UNDEFINED> instruction: 0xf881791b
    c9fc:	ldmib	r5, {r0, r1, r2, r5, ip, sp}^
    ca00:	stmib	r1, {r3, r4, r8, r9, sp}^
    ca04:	movwcs	r2, #4886	; 0x1316
    ca08:	blmi	fee68d3c <mbtowc@plt+0xfee66e24>
    ca0c:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
    ca10:	stmiapl	r3!, {r3, r4, r5, r7, r8, r9, fp, lr}^
    ca14:	stccc	8, cr6, [r2, #-116]	; 0xffffff8c
    ca18:	movwcs	r4, #1577	; 0x629
    ca1c:	ldmvs	fp!, {r0, r1, r4, r5, ip, sp, lr}
    ca20:	ldmdbvs	sl!, {r0, r1, r3, r5, r8, ip, sp, pc}
    ca24:	svclt	0x00182a00
    ca28:			; <UNDEFINED> instruction: 0xf63f4295
    ca2c:	ldmvs	sl!, {r1, r2, r5, r8, r9, sl, fp, sp, pc}^
    ca30:	ldmdbvs	fp!, {r1, r3, r5, r8, ip, sp, pc}^
    ca34:	movwcc	fp, #8475	; 0x211b
    ca38:			; <UNDEFINED> instruction: 0xf4ff428b
    ca3c:	blmi	feb386f4 <mbtowc@plt+0xfeb367dc>
    ca40:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    ca44:	blcs	2aa58 <mbtowc@plt+0x28b40>
    ca48:	bichi	pc, r1, #0
    ca4c:	stc2	0, cr15, [r4], {7}
    ca50:	blmi	fe2c594c <mbtowc@plt+0xfe2c3a34>
    ca54:	andhi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    ca58:	ldrdvs	pc, [r0], -r8
    ca5c:	ldrbtmi	r4, [fp], #-3020	; 0xfffff434
    ca60:			; <UNDEFINED> instruction: 0xf8c66818
    ca64:	ldmdbvc	fp, {r0, r1, r5}
    ca68:	eorcc	pc, r7, r6, lsl #17
    ca6c:	ldrbtmi	r4, [fp], #-3017	; 0xfffff437
    ca70:	movwcs	r9, #29442	; 0x7302
    ca74:	blmi	ff231680 <mbtowc@plt+0xff22f768>
    ca78:	movwls	r4, #1147	; 0x47b
    ca7c:	andcs	r2, r1, #8, 6	; 0x20000000
    ca80:			; <UNDEFINED> instruction: 0xf1064619
    ca84:			; <UNDEFINED> instruction: 0xf7f5001b
    ca88:			; <UNDEFINED> instruction: 0xf8d8ea42
    ca8c:	andcs	r3, r2, #0
    ca90:	ldmib	r5, {r1, r3, r4, r6, r7, ip, sp, lr}^
    ca94:	stmib	sp, {r3, r4, r8, r9, sp}^
    ca98:	blmi	fe2156a8 <mbtowc@plt+0xfe213790>
    ca9c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    caa0:	movtcs	r9, #768	; 0x300
    caa4:	ldrmi	r2, [r9], -r1, lsl #4
    caa8:			; <UNDEFINED> instruction: 0x4628ad19
    caac:	b	bcaa88 <mbtowc@plt+0xbc8b70>
    cab0:			; <UNDEFINED> instruction: 0xf8852600
    cab4:			; <UNDEFINED> instruction: 0x4628603f
    cab8:	blx	fe3c8ade <mbtowc@plt+0xfe3c6bc6>
    cabc:	stmiapl	r3!, {r2, r3, r7, r8, r9, fp, lr}^
    cac0:	andsvc	r6, lr, fp, lsl r8
    cac4:	blcs	66db8 <mbtowc@plt+0x64ea0>
    cac8:	mcrge	4, 2, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    cacc:	stmiapl	r2!, {r3, r7, r9, fp, lr}
    cad0:	ldrd	pc, [r0], -r2
    cad4:	stmiapl	r2!, {r0, r1, r2, r7, r9, fp, lr}
    cad8:	ldrdhi	pc, [r0], -r2
    cadc:			; <UNDEFINED> instruction: 0xf47f2b00
    cae0:			; <UNDEFINED> instruction: 0xf8dfae91
    cae4:	ldrbtmi	sl, [sl], #696	; 0x2b8
    cae8:	stccs	8, cr6, [r0, #-1012]	; 0xfffffc0c
    caec:	mcrge	4, 4, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
    caf0:	stmdbcs	r0, {r0, r3, r4, r5, r8, fp, sp, lr}
    caf4:	mrcge	4, 4, APSR_nzcv, cr7, cr15, {1}
    caf8:	adcgt	pc, r4, #14614528	; 0xdf0000
    cafc:	ldmibvs	sl!, {r2, r3, r4, r5, r6, r7, sl, lr}^
    cb00:			; <UNDEFINED> instruction: 0xf0002a00
    cb04:	ldmdbvs	r8!, {r1, r3, r4, r5, r7, r8, r9, pc}^
    cb08:			; <UNDEFINED> instruction: 0xf43f2800
    cb0c:			; <UNDEFINED> instruction: 0xf8dfaf41
    cb10:	ldrbtmi	fp, [fp], #660	; 0x294
    cb14:	ldrbtmi	r4, [fp], #-2980	; 0xfffff45c
    cb18:	bvs	fb1770 <mbtowc@plt+0xfaf858>
    cb1c:			; <UNDEFINED> instruction: 0xf43f2e00
    cb20:			; <UNDEFINED> instruction: 0xf8dfae87
    cb24:	ldrbtmi	r9, [r9], #648	; 0x288
    cb28:	blcs	2721c <mbtowc@plt+0x25304>
    cb2c:	mrcge	4, 4, APSR_nzcv, cr15, cr15, {1}
    cb30:	ldrbtmi	r4, [pc], #-3999	; cb38 <mbtowc@plt+0xac20>
    cb34:	svcmi	0x009f970e
    cb38:	smlsdxls	sp, pc, r4, r4	; <UNPREDICTABLE>
    cb3c:	blls	3b1774 <mbtowc@plt+0x3af85c>
    cb40:	strls	r9, [sl], -fp, lsl #6
    cb44:	eorls	pc, r4, sp, asr #17
    cb48:	eorlt	pc, r0, sp, asr #17
    cb4c:	blls	530b70 <mbtowc@plt+0x52ec58>
    cb50:	andls	r9, r5, #402653184	; 0x18000000
    cb54:			; <UNDEFINED> instruction: 0xf8cd9104
    cb58:	strls	ip, [r2, #-12]
    cb5c:	andge	pc, r4, sp, asr #17
    cb60:	ldrbtmi	r4, [fp], #-2965	; 0xfffff46b
    cb64:			; <UNDEFINED> instruction: 0xf04f9300
    cb68:	andcs	r3, r1, #-67108861	; 0xfc000003
    cb6c:	ldrbtmi	r4, [r0], -r1, asr #12
    cb70:	stmib	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cb74:	stmiapl	r3!, {r1, r2, r3, r4, r6, r8, r9, fp, lr}^
    cb78:	stmdavc	r3, {r3, r4, fp, sp, lr}
    cb7c:			; <UNDEFINED> instruction: 0xf0002b00
    cb80:			; <UNDEFINED> instruction: 0xf0078326
    cb84:	msr	CPSR_x, #107520	; 0x1a400
    cb88:	eorsgt	pc, r0, #14614528	; 0xdf0000
    cb8c:	ldr	r4, [sl, #-1276]	; 0xfffffb04
    cb90:	eorgt	pc, ip, #14614528	; 0xdf0000
    cb94:	ldr	r4, [r6, #-1276]	; 0xfffffb04
    cb98:	eorgt	pc, r8, #14614528	; 0xdf0000
    cb9c:			; <UNDEFINED> instruction: 0xf7ff44fc
    cba0:			; <UNDEFINED> instruction: 0xf8dfbbc2
    cba4:	ldrbtmi	ip, [ip], #548	; 0x224
    cba8:	bllt	fef8abac <mbtowc@plt+0xfef88c94>
    cbac:	stmiapl	r3!, {r0, r1, r4, r5, r8, r9, fp, lr}^
    cbb0:	blmi	fe1a6c1c <mbtowc@plt+0xfe1a4d04>
    cbb4:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    cbb8:	eoreq	pc, r3, r1, asr #17
    cbbc:			; <UNDEFINED> instruction: 0xf881791b
    cbc0:	ldmib	r5, {r0, r1, r2, r5, ip, sp}^
    cbc4:	stmib	r1, {r3, r4, r8, r9, sp}^
    cbc8:	movwcs	r2, #4886	; 0x1316
    cbcc:	blmi	1228f00 <mbtowc@plt+0x1226fe8>
    cbd0:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
    cbd4:	blcs	26ec8 <mbtowc@plt+0x24fb0>
    cbd8:	ldmdbvs	sl!, {r3, r4, r5, ip, lr, pc}^
    cbdc:			; <UNDEFINED> instruction: 0xf6403a01
    cbe0:	addmi	r7, sl, #252, 2	; 0x3f
    cbe4:			; <UNDEFINED> instruction: 0xf640bf88
    cbe8:			; <UNDEFINED> instruction: 0xf67f75fe
    cbec:	ldmvs	sl!, {r0, r2, r4, r5, r8, r9, fp, sp, pc}^
    cbf0:	ldmibvs	fp!, {r1, r3, r5, r8, ip, sp, pc}
    cbf4:	movwcc	fp, #8475	; 0x211b
    cbf8:			; <UNDEFINED> instruction: 0xf4ff42ab
    cbfc:	ldmdbvs	fp!, {r0, r1, r2, r3, r4, r5, r8, r9, fp, sp, pc}
    cc00:	ldmibvs	pc!, {r0, r1, r4, r6, r7, r8, ip, sp, pc}^	; <UNPREDICTABLE>
    cc04:	ldmdbmi	sl!, {r0, r1, r2, r6, r7, r8, ip, sp, pc}
    cc08:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
    cc0c:			; <UNDEFINED> instruction: 0xf43f42b1
    cc10:			; <UNDEFINED> instruction: 0x3704aeb7
    cc14:	sfmle	f4, 4, [pc, #-756]	; c928 <mbtowc@plt+0xaa10>
    cc18:	bmi	1b5e4c4 <mbtowc@plt+0x1b5c5ac>
    cc1c:	movwls	r4, #9338	; 0x247a
    cc20:	blmi	1b3142c <mbtowc@plt+0x1b2f514>
    cc24:	movwls	r4, #1147	; 0x47b
    cc28:	mvnscc	pc, #79	; 0x4f
    cc2c:	ldrtmi	r2, [r0], -r1, lsl #4
    cc30:	stmdb	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cc34:	ldrbpl	r2, [r3, #768]!	; 0x300
    cc38:	stmiapl	r3!, {r0, r2, r3, r5, r8, r9, fp, lr}^
    cc3c:	stmdavc	r3, {r3, r4, fp, sp, lr}
    cc40:			; <UNDEFINED> instruction: 0xf0002b00
    cc44:			; <UNDEFINED> instruction: 0xf00782c4
    cc48:	sbc	pc, r0, #7168	; 0x1c00
    cc4c:	ldrbvc	pc, [lr, #1600]!	; 0x640	; <UNPREDICTABLE>
    cc50:	blmi	1346b8c <mbtowc@plt+0x1344c74>
    cc54:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    cc58:			; <UNDEFINED> instruction: 0xf383fab3
    cc5c:			; <UNDEFINED> instruction: 0xf04f095b
    cc60:			; <UNDEFINED> instruction: 0xf7fe0900
    cc64:	svclt	0x0000bbca
    cc68:	andeq	r0, r0, r0, ror #4
    cc6c:	andeq	r0, r0, r8, asr #5
    cc70:	ldrdeq	r0, [r0], -r4
    cc74:	andeq	pc, r0, sl, lsl sl	; <UNPREDICTABLE>
    cc78:	andeq	r0, r1, sl, asr #19
    cc7c:	ldrdeq	r0, [r0], -ip
    cc80:	ldrdeq	r4, [r2], -r8
    cc84:	andeq	r4, r2, ip, lsr #3
    cc88:	andeq	r4, r2, sl, lsl #3
    cc8c:			; <UNDEFINED> instruction: 0x000116b8
    cc90:	muleq	r0, r2, r8
    cc94:	andeq	r4, r2, r2, lsl r1
    cc98:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
    cc9c:	andeq	lr, r0, ip, lsl r4
    cca0:	andeq	r0, r0, ip, lsr #5
    cca4:	andeq	r0, r0, ip, lsr #7
    cca8:	andeq	r0, r0, r0, ror #3
    ccac:	andeq	r0, r0, r8, ror r3
    ccb0:	andeq	r0, r0, r8, lsr #7
    ccb4:	strdeq	pc, [r0], -r6
    ccb8:	muleq	r0, r8, r7
    ccbc:	andeq	r0, r0, r8, lsr r3
    ccc0:	andeq	pc, r0, ip, ror #6
    ccc4:	ldrdeq	r0, [r0], -r4
    ccc8:	andeq	r0, r0, r0, lsr r4
    cccc:	ldrdeq	r0, [r0], -ip
    ccd0:	andeq	r3, r2, r6, lsr #29
    ccd4:	andeq	r3, r2, ip, ror #28
    ccd8:	andeq	r3, r2, lr, asr #28
    ccdc:	andeq	r3, r2, ip, lsr #28
    cce0:	andeq	lr, r0, ip, ror r1
    cce4:	andeq	pc, r0, lr, asr r5	; <UNPREDICTABLE>
    cce8:	strdeq	pc, [r0], -r8
    ccec:	ldrdeq	pc, [r0], -r4
    ccf0:	andeq	r0, r0, r0, asr #4
    ccf4:	andeq	r0, r0, r0, asr r3
    ccf8:	andeq	r2, r1, r2, lsr r1
    ccfc:	andeq	pc, r0, r0, lsl r3	; <UNPREDICTABLE>
    cd00:	andeq	r1, r1, r2, ror sp
    cd04:	strdeq	pc, [r0], -r2
    cd08:	andeq	r0, r1, r6, asr r3
    cd0c:	strdeq	r2, [r1], -r0
    cd10:	andeq	r0, r1, r2, asr #6
    cd14:	andeq	pc, r0, r8, asr #5
    cd18:	andeq	r1, r1, sl, lsr #26
    cd1c:	andeq	r0, r1, lr, lsr #6
    cd20:	andeq	r2, r1, r6, asr #1
    cd24:	andeq	r0, r1, r8, lsl r3
    cd28:	muleq	r0, ip, r2
    cd2c:	andeq	r0, r1, r0, lsl #6
    cd30:	strdeq	r0, [r1], -r6
    cd34:	andeq	r0, r1, sl, ror #5
    cd38:	andeq	lr, r0, r2, ror #22
    cd3c:	ldrdeq	r0, [r1], -r4
    cd40:	andeq	pc, r0, sl, asr r2	; <UNPREDICTABLE>
    cd44:			; <UNDEFINED> instruction: 0x00011cba
    cd48:			; <UNDEFINED> instruction: 0x000102be
    cd4c:			; <UNDEFINED> instruction: 0x000102b4
    cd50:	andeq	r0, r1, r2, lsr #5
    cd54:	muleq	r1, r6, r0
    cd58:	andeq	pc, r0, r8, ror r2	; <UNPREDICTABLE>
    cd5c:	andeq	pc, r0, r2, lsr r3	; <UNPREDICTABLE>
    cd60:	strdeq	r3, [r2], -r4
    cd64:	andeq	r3, r2, r8, ror #21
    cd68:	andeq	pc, r0, r6, lsl r3	; <UNPREDICTABLE>
    cd6c:			; <UNDEFINED> instruction: 0x00023ab0
    cd70:	andeq	pc, r0, r8, ror #5
    cd74:	andeq	r0, r1, r8, asr #3
    cd78:	andeq	r0, r1, r8, lsl #3
    cd7c:	andeq	r0, r1, sl, ror r1
    cd80:	andeq	pc, r0, r8, lsl #5
    cd84:	andeq	r0, r0, ip, lsl #4
    cd88:	strdeq	pc, [r0], -r0
    cd8c:	andeq	pc, r0, ip, asr #4
    cd90:	ldrdeq	pc, [r0], -r6
    cd94:	ldrdeq	pc, [r0], -r6
    cd98:	ldrdeq	pc, [r0], -r0
    cd9c:	andeq	lr, r0, sl, ror #17
    cda0:	andeq	sp, r0, r0, ror #29
    cda4:	strdeq	r1, [r1], -r6
    cda8:	andeq	lr, r0, sl, lsl #31
    cdac:	andeq	lr, r0, r6, ror r8
    cdb0:	andeq	lr, r0, lr, ror #30
    cdb4:	ldrdeq	r1, [r1], -r0
    cdb8:	andeq	pc, r0, lr, asr #32
    cdbc:	andeq	lr, r0, r4, lsr #30
    cdc0:	andeq	lr, r0, r0, lsr #30
    cdc4:	andeq	lr, r0, r4, lsl pc
    cdc8:	andeq	lr, r0, lr, lsl #30
    cdcc:	muleq	r0, r8, r0
    cdd0:	andeq	r1, r1, r0, lsr #25
    cdd4:	strdeq	lr, [r0], -r8
    cdd8:			; <UNDEFINED> instruction: 0xf8df4699
    cddc:	stmiapl	r3!, {r2, r3, r8, sl, ip, sp}^
    cde0:			; <UNDEFINED> instruction: 0xf8df681b
    cde4:	ldrbtmi	r2, [sl], #-1288	; 0xfffffaf8
    cde8:			; <UNDEFINED> instruction: 0xf8c36810
    cdec:	ldmdbvc	r2, {r0, r1, r5}
    cdf0:	eorcs	pc, r7, r3, lsl #17
    cdf4:			; <UNDEFINED> instruction: 0x4631ae18
    cdf8:	ldrdeq	pc, [r8], -r9
    cdfc:			; <UNDEFINED> instruction: 0xf8c4f7fa
    ce00:			; <UNDEFINED> instruction: 0xf8df4603
    ce04:	stmiapl	r2!, {r2, r3, r5, r6, r7, sl, sp}
    ce08:			; <UNDEFINED> instruction: 0xf8df6810
    ce0c:	stmiapl	r2!, {r3, r5, r6, r7, sl, sp}
    ce10:	ldmdavs	r2!, {r0, r4, fp, sp, lr}
    ce14:			; <UNDEFINED> instruction: 0xf47e2a00
    ce18:			; <UNDEFINED> instruction: 0xf8dfae47
    ce1c:	ldrbtmi	r2, [sl], #-1244	; 0xfffffb24
    ce20:	andls	r9, r1, #134217728	; 0x8000000
    ce24:	ldrbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    ce28:	movwls	r4, #1147	; 0x47b
    ce2c:	mvnscc	pc, #79	; 0x4f
    ce30:			; <UNDEFINED> instruction: 0xf7f52201
    ce34:			; <UNDEFINED> instruction: 0xf8d9e86c
    ce38:			; <UNDEFINED> instruction: 0xf640300c
    ce3c:	addsmi	r2, r3, #268435456	; 0x10000000
    ce40:	svcge	0x00c7f43e
    ce44:	mcrge	7, 5, pc, cr4, cr14, {1}	; <UNPREDICTABLE>
    ce48:			; <UNDEFINED> instruction: 0xf73e2b60
    ce4c:	blcs	3874c <mbtowc@plt+0x36834>
    ce50:	svcge	0x00aff77e
    ce54:	bcs	17d47c4 <mbtowc@plt+0x17d28ac>
    ce58:	svcge	0x00abf63e
    ce5c:			; <UNDEFINED> instruction: 0xf851a102
    ce60:	ldrmi	r2, [r1], #-34	; 0xffffffde
    ce64:	svclt	0x00004708
    ce68:			; <UNDEFINED> instruction: 0xffffef7d
    ce6c:			; <UNDEFINED> instruction: 0xffffeeeb
    ce70:			; <UNDEFINED> instruction: 0xffffeef1
    ce74:			; <UNDEFINED> instruction: 0xffffeef7
    ce78:			; <UNDEFINED> instruction: 0xffffeefd
    ce7c:			; <UNDEFINED> instruction: 0xffffef03
    ce80:			; <UNDEFINED> instruction: 0xffffef09
    ce84:			; <UNDEFINED> instruction: 0xffffef0f
    ce88:			; <UNDEFINED> instruction: 0xffffef15
    ce8c:			; <UNDEFINED> instruction: 0xffffef4b
    ce90:			; <UNDEFINED> instruction: 0xffffef4b
    ce94:			; <UNDEFINED> instruction: 0xffffef4b
    ce98:			; <UNDEFINED> instruction: 0xffffef4b
    ce9c:			; <UNDEFINED> instruction: 0xffffef4b
    cea0:			; <UNDEFINED> instruction: 0xffffef4b
    cea4:			; <UNDEFINED> instruction: 0xffffef1b
    cea8:			; <UNDEFINED> instruction: 0xffffef21
    ceac:			; <UNDEFINED> instruction: 0xffffef4b
    ceb0:			; <UNDEFINED> instruction: 0xffffef4b
    ceb4:			; <UNDEFINED> instruction: 0xffffef4b
    ceb8:			; <UNDEFINED> instruction: 0xffffef27
    cebc:			; <UNDEFINED> instruction: 0xffffef2d
    cec0:			; <UNDEFINED> instruction: 0xffffef33
    cec4:			; <UNDEFINED> instruction: 0xffffef39
    cec8:			; <UNDEFINED> instruction: 0xffffef3f
    cecc:			; <UNDEFINED> instruction: 0xffffef45
    ced0:			; <UNDEFINED> instruction: 0xffffef4b
    ced4:			; <UNDEFINED> instruction: 0xffffef4b
    ced8:			; <UNDEFINED> instruction: 0xffffef4b
    cedc:			; <UNDEFINED> instruction: 0xffffef4b
    cee0:			; <UNDEFINED> instruction: 0xffffef4b
    cee4:			; <UNDEFINED> instruction: 0xffffef4b
    cee8:			; <UNDEFINED> instruction: 0xffffef4b
    ceec:			; <UNDEFINED> instruction: 0xffffef4b
    cef0:			; <UNDEFINED> instruction: 0xffffef4b
    cef4:			; <UNDEFINED> instruction: 0xffffef4b
    cef8:			; <UNDEFINED> instruction: 0xffffef4b
    cefc:			; <UNDEFINED> instruction: 0xffffef4b
    cf00:			; <UNDEFINED> instruction: 0xffffef4b
    cf04:			; <UNDEFINED> instruction: 0xffffef4b
    cf08:			; <UNDEFINED> instruction: 0xffffef4b
    cf0c:			; <UNDEFINED> instruction: 0xffffef4b
    cf10:			; <UNDEFINED> instruction: 0xffffef4b
    cf14:			; <UNDEFINED> instruction: 0xffffef4b
    cf18:			; <UNDEFINED> instruction: 0xffffef4b
    cf1c:			; <UNDEFINED> instruction: 0xffffef4b
    cf20:			; <UNDEFINED> instruction: 0xffffef4b
    cf24:			; <UNDEFINED> instruction: 0xffffef4b
    cf28:			; <UNDEFINED> instruction: 0xffffef4b
    cf2c:			; <UNDEFINED> instruction: 0xffffef4b
    cf30:			; <UNDEFINED> instruction: 0xffffef4b
    cf34:			; <UNDEFINED> instruction: 0xffffef4b
    cf38:			; <UNDEFINED> instruction: 0xffffef4b
    cf3c:			; <UNDEFINED> instruction: 0xffffef4b
    cf40:			; <UNDEFINED> instruction: 0xffffef4b
    cf44:			; <UNDEFINED> instruction: 0xffffef4b
    cf48:			; <UNDEFINED> instruction: 0xffffef4b
    cf4c:			; <UNDEFINED> instruction: 0xffffef4b
    cf50:			; <UNDEFINED> instruction: 0xffffef4b
    cf54:			; <UNDEFINED> instruction: 0xffffef4b
    cf58:			; <UNDEFINED> instruction: 0xffffef4b
    cf5c:			; <UNDEFINED> instruction: 0xffffef4b
    cf60:			; <UNDEFINED> instruction: 0xffffef4b
    cf64:			; <UNDEFINED> instruction: 0xffffef4b
    cf68:			; <UNDEFINED> instruction: 0xffffef4b
    cf6c:			; <UNDEFINED> instruction: 0xffffef4b
    cf70:			; <UNDEFINED> instruction: 0xffffef4b
    cf74:			; <UNDEFINED> instruction: 0xffffef4b
    cf78:			; <UNDEFINED> instruction: 0xffffef4b
    cf7c:			; <UNDEFINED> instruction: 0xffffef4b
    cf80:			; <UNDEFINED> instruction: 0xffffef4b
    cf84:			; <UNDEFINED> instruction: 0xffffef4b
    cf88:			; <UNDEFINED> instruction: 0xffffef4b
    cf8c:			; <UNDEFINED> instruction: 0xffffef4b
    cf90:			; <UNDEFINED> instruction: 0xffffef4b
    cf94:			; <UNDEFINED> instruction: 0xffffef4b
    cf98:			; <UNDEFINED> instruction: 0xffffef4b
    cf9c:			; <UNDEFINED> instruction: 0xffffef4b
    cfa0:			; <UNDEFINED> instruction: 0xffffef4b
    cfa4:			; <UNDEFINED> instruction: 0xffffef4b
    cfa8:			; <UNDEFINED> instruction: 0xffffef4b
    cfac:			; <UNDEFINED> instruction: 0xffffef4b
    cfb0:			; <UNDEFINED> instruction: 0xffffef4b
    cfb4:			; <UNDEFINED> instruction: 0xffffef4b
    cfb8:			; <UNDEFINED> instruction: 0xffffef4b
    cfbc:			; <UNDEFINED> instruction: 0xffffef4b
    cfc0:			; <UNDEFINED> instruction: 0xffffef4b
    cfc4:			; <UNDEFINED> instruction: 0xffffef4b
    cfc8:			; <UNDEFINED> instruction: 0xffffef4b
    cfcc:			; <UNDEFINED> instruction: 0xffffef4b
    cfd0:			; <UNDEFINED> instruction: 0xffffef4b
    cfd4:			; <UNDEFINED> instruction: 0xffffef4b
    cfd8:			; <UNDEFINED> instruction: 0xffffef4b
    cfdc:			; <UNDEFINED> instruction: 0xffffef4b
    cfe0:			; <UNDEFINED> instruction: 0xffffef4b
    cfe4:			; <UNDEFINED> instruction: 0xffffec5b
    cfe8:	stmiapl	r3!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, fp, lr}^
    cfec:	blmi	ff12706c <mbtowc@plt+0xff125154>
    cff0:	blgt	de1e4 <mbtowc@plt+0xdc2cc>
    cff4:	eoreq	pc, r3, r6, asr #17
    cff8:	eorne	pc, r7, r6, asr #17
    cffc:	blcs	4e7250 <mbtowc@plt+0x4e5338>
    d000:	ldcge	6, cr15, [r5, #-248]	; 0xffffff08
    d004:			; <UNDEFINED> instruction: 0xf852a202
    d008:	strmi	r1, [sl], #-35	; 0xffffffdd
    d00c:	svclt	0x00004710
    d010:			; <UNDEFINED> instruction: 0xffffea45
    d014:	andeq	r0, r0, r1, asr r0
    d018:			; <UNDEFINED> instruction: 0xffffea4d
    d01c:			; <UNDEFINED> instruction: 0xffffe99f
    d020:			; <UNDEFINED> instruction: 0xffffe9a7
    d024:			; <UNDEFINED> instruction: 0xffffe9af
    d028:			; <UNDEFINED> instruction: 0xffffe9b7
    d02c:			; <UNDEFINED> instruction: 0xffffe9bf
    d030:			; <UNDEFINED> instruction: 0xffffe9c7
    d034:			; <UNDEFINED> instruction: 0xffffe9cf
    d038:			; <UNDEFINED> instruction: 0xffffe9d7
    d03c:			; <UNDEFINED> instruction: 0xffffe9df
    d040:			; <UNDEFINED> instruction: 0xffffe9e7
    d044:			; <UNDEFINED> instruction: 0xffffe9ef
    d048:			; <UNDEFINED> instruction: 0xffffe9f7
    d04c:			; <UNDEFINED> instruction: 0xffffe9ff
    d050:			; <UNDEFINED> instruction: 0xffffea07
    d054:			; <UNDEFINED> instruction: 0xffffea1f
    d058:			; <UNDEFINED> instruction: 0xffffea0f
    d05c:			; <UNDEFINED> instruction: 0xffffea17
    d060:	ldrbtmi	r4, [fp], #-2984	; 0xfffff458
    d064:	ldcllt	7, cr15, [sp], #1016	; 0x3f8
    d068:	blmi	fe7dead4 <mbtowc@plt+0xfe7dcbbc>
    d06c:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
    d070:	ldrbtmi	r4, [fp], #-2981	; 0xfffff45b
    d074:			; <UNDEFINED> instruction: 0xf8c16818
    d078:	ldmib	r5, {r0, r1, r5}^
    d07c:	stmib	r1, {r3, r4, r8, r9, sp}^
    d080:	movwcs	r2, #4886	; 0x1316
    d084:	blmi	fe6a93b8 <mbtowc@plt+0xfe6a74a0>
    d088:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
    d08c:	stmiapl	r3!, {r0, r3, r4, r7, r8, r9, fp, lr}^
    d090:	stccc	8, cr6, [r2, #-116]	; 0xffffff8c
    d094:	movwcs	r4, #1583	; 0x62f
    d098:			; <UNDEFINED> instruction: 0xf8d97033
    d09c:	teqlt	r3, r8
    d0a0:			; <UNDEFINED> instruction: 0x2014f8d9
    d0a4:	svclt	0x00182a00
    d0a8:			; <UNDEFINED> instruction: 0xf63e4295
    d0ac:			; <UNDEFINED> instruction: 0xf8d9ac57
    d0b0:	teqlt	r2, ip
    d0b4:			; <UNDEFINED> instruction: 0x3018f8d9
    d0b8:	movwcc	fp, #8475	; 0x211b
    d0bc:			; <UNDEFINED> instruction: 0xf4fe42bb
    d0c0:			; <UNDEFINED> instruction: 0xf8d9ac5e
    d0c4:	bicslt	r3, fp, r0, lsl r0
    d0c8:			; <UNDEFINED> instruction: 0x501cf8d9
    d0cc:	stmibmi	r8, {r0, r2, r6, r7, r8, ip, sp, pc}
    d0d0:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
    d0d4:			; <UNDEFINED> instruction: 0xf43f42b1
    d0d8:	strcc	sl, [r4, #-3122]	; 0xfffff3ce
    d0dc:	sfmle	f4, 4, [pc, #-700]	; ce28 <mbtowc@plt+0xaf10>
    d0e0:	bmi	fe29e9cc <mbtowc@plt+0xfe29cab4>
    d0e4:	movwls	r4, #9338	; 0x247a
    d0e8:	blmi	fe2718f4 <mbtowc@plt+0xfe26f9dc>
    d0ec:	movwls	r4, #1147	; 0x47b
    d0f0:	mvnscc	pc, #79	; 0x4f
    d0f4:	ldrtmi	r2, [r0], -r1, lsl #4
    d0f8:	svc	0x0008f7f4
    d0fc:	ldrbpl	r2, [r3, #-768]!	; 0xfffffd00
    d100:	stmiapl	r3!, {r0, r1, r3, r4, r5, r6, r8, r9, fp, lr}^
    d104:	stmdavc	r3, {r3, r4, fp, sp, lr}
    d108:	rsble	r2, r0, r0, lsl #22
    d10c:			; <UNDEFINED> instruction: 0xf8a4f007
    d110:			; <UNDEFINED> instruction: 0x4699e05d
    d114:	stmiapl	r3!, {r2, r4, r5, r6, r8, r9, fp, lr}^
    d118:	blmi	1fa7184 <mbtowc@plt+0x1fa526c>
    d11c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    d120:	eoreq	pc, r3, r1, asr #17
    d124:	tstcs	r8, #3489792	; 0x354000
    d128:	tstcs	r6, #3162112	; 0x304000
    d12c:	sbcvc	r2, fp, r1, lsl #6
    d130:	svceq	0x0001f016
    d134:	blmi	1b4115c <mbtowc@plt+0x1b3f244>
    d138:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
    d13c:	movwcs	lr, #2517	; 0x9d5
    d140:	tstcs	r2, #3162112	; 0x304000
    d144:	addvc	r2, fp, r1, lsl #6
    d148:	stmiapl	r3!, {r0, r3, r5, r6, r8, r9, fp, lr}^
    d14c:	blmi	1a671cc <mbtowc@plt+0x1a652b4>
    d150:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
    d154:	eorsvc	r2, r3, r0, lsl #6
    d158:	ldrdvc	pc, [r8], -r9
    d15c:	svclt	0x0018429f
    d160:			; <UNDEFINED> instruction: 0xf47e429d
    d164:			; <UNDEFINED> instruction: 0xf8d9ab8c
    d168:	blcs	191a0 <mbtowc@plt+0x17288>
    d16c:	stccs	15, cr11, [r0, #-96]	; 0xffffffa0
    d170:	blge	fe64a370 <mbtowc@plt+0xfe648458>
    d174:	stmiapl	r3!, {r2, r3, r4, r6, r8, r9, fp, lr}^
    d178:			; <UNDEFINED> instruction: 0xf8d3681b
    d17c:	blcs	19464 <mbtowc@plt+0x1754c>
    d180:	blge	fea0a280 <mbtowc@plt+0xfea08368>
    d184:	stmiapl	r3!, {r1, r3, r4, r6, r8, r9, fp, lr}^
    d188:	stmdavc	r3, {r3, r4, fp, sp, lr}
    d18c:			; <UNDEFINED> instruction: 0xf007b1fb
    d190:	ands	pc, ip, r3, ror #16
    d194:	blmi	151ec00 <mbtowc@plt+0x151cce8>
    d198:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    d19c:	ldrbtmi	r4, [sl], #-2654	; 0xfffff5a2
    d1a0:			; <UNDEFINED> instruction: 0xf8c36810
    d1a4:	ldmdbvc	r2, {r0, r1, r5}
    d1a8:	eorcs	pc, r7, r3, lsl #17
    d1ac:	ldrdeq	pc, [r4], -r9
    d1b0:			; <UNDEFINED> instruction: 0xf007b108
    d1b4:	blmi	134b200 <mbtowc@plt+0x13492e8>
    d1b8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    d1bc:	ldrdeq	lr, [r4, -r9]
    d1c0:	tsteq	r6, r3, asr #19
    d1c4:	sbcsvc	r2, sl, r1, lsl #4
    d1c8:			; <UNDEFINED> instruction: 0xf7f94648
    d1cc:	bmi	150ce20 <mbtowc@plt+0x150af08>
    d1d0:	blmi	14de3c0 <mbtowc@plt+0x14dc4a8>
    d1d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d1d8:	subsmi	r9, sl, r9, asr fp
    d1dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d1e0:	subslt	sp, fp, pc, ror r1
    d1e4:	svchi	0x00f0e8bd
    d1e8:	blcs	275dc <mbtowc@plt+0x256c4>
    d1ec:	stmibge	r3, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    d1f0:	andcs	r2, r0, sl, lsl #10
    d1f4:			; <UNDEFINED> instruction: 0xf107e00b
    d1f8:	blx	feccd260 <mbtowc@plt+0xfeccb348>
    d1fc:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    d200:	svclt	0x00082a00
    d204:	blcs	15e0c <mbtowc@plt+0x13ef4>
    d208:	stmdbge	r3!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
    d20c:	bvs	feed663c <mbtowc@plt+0xfeed4724>
    d210:	strls	r6, [r0, #-2809]	; 0xfffff507
    d214:	blx	15c9246 <mbtowc@plt+0x15c732e>
    d218:	stmiapl	r3!, {r0, r1, r4, r5, r8, r9, fp, lr}^
    d21c:	blvs	feea7290 <mbtowc@plt+0xfeea5378>
    d220:	adccs	pc, r0, r3, asr #17
    d224:			; <UNDEFINED> instruction: 0xf8c36bfa
    d228:	blvs	1e954c0 <mbtowc@plt+0x1e935a8>
    d22c:	adccs	pc, r8, r3, asr #17
    d230:			; <UNDEFINED> instruction: 0xf8c36b3a
    d234:	andcs	r2, r1, #172	; 0xac
    d238:	adcscs	pc, r1, r3, lsl #17
    d23c:	adcscs	pc, r0, r3, lsl #17
    d240:			; <UNDEFINED> instruction: 0xf107e7c5
    d244:	mrcne	0, 0, r0, cr1, cr8, {0}
    d248:	tstcs	r1, r8, lsl pc
    d24c:	svclt	0x000c2b00
    d250:	movwcs	r4, #1547	; 0x60b
    d254:			; <UNDEFINED> instruction: 0xf47f2b00
    d258:	ldmibvs	fp!, {r2, r3, r4, r5, r8, fp, sp, pc}^
    d25c:			; <UNDEFINED> instruction: 0xf47f2b00
    d260:	bvs	ef77b4 <mbtowc@plt+0xef589c>
    d264:	svccc	0x0080f513
    d268:	strcs	fp, [sl, #-3864]	; 0xfffff0e8
    d26c:	andcc	sp, ip, #-1073741773	; 0xc0000033
    d270:	andcs	fp, r0, #16384	; 0x4000
    d274:	strcs	r3, [r2, #-12]
    d278:	ldmdbvs	r8!, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    d27c:	bmi	a79784 <mbtowc@plt+0xa7786c>
    d280:			; <UNDEFINED> instruction: 0xf8df447a
    d284:	ldrbtmi	fp, [fp], #164	; 0xa4
    d288:	ldrbtmi	r4, [fp], #-2856	; 0xfffff4d8
    d28c:	strb	r9, [r4], #-788	; 0xfffffcec
    d290:	ldrbtmi	r4, [sl], #-2599	; 0xfffff5d9
    d294:			; <UNDEFINED> instruction: 0x2e006a3e
    d298:	bge	ff84a39c <mbtowc@plt+0xff848484>
    d29c:			; <UNDEFINED> instruction: 0x9094f8df
    d2a0:			; <UNDEFINED> instruction: 0x46cb44f9
    d2a4:			; <UNDEFINED> instruction: 0xf8cd4648
    d2a8:	ldrt	r9, [sp], #-80	; 0xffffffb0
    d2ac:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    d2b0:	ldrdeq	pc, [r8], #131	; 0x83
    d2b4:			; <UNDEFINED> instruction: 0xf43e2800
    d2b8:	andcs	sl, r0, #360448	; 0x58000
    d2bc:			; <UNDEFINED> instruction: 0xf7fb2101
    d2c0:			; <UNDEFINED> instruction: 0xf7fefc81
    d2c4:	blmi	77b6e4 <mbtowc@plt+0x7797cc>
    d2c8:			; <UNDEFINED> instruction: 0xf8d3447b
    d2cc:	stmdacs	r0, {r2, r3, r4, r5, r7}
    d2d0:	popge	{r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    d2d4:	andcs	r4, r0, #235929600	; 0xe100000
    d2d8:			; <UNDEFINED> instruction: 0xf7fc2101
    d2dc:			; <UNDEFINED> instruction: 0xf7fefe41
    d2e0:			; <UNDEFINED> instruction: 0xf7f4b8ac
    d2e4:	svclt	0x0000ec2e
    d2e8:	ldrdeq	r0, [r0], -ip
    d2ec:	andeq	lr, r0, lr, ror #28
    d2f0:	andeq	r0, r0, r0, asr #4
    d2f4:	andeq	r0, r0, r0, asr r3
    d2f8:	andeq	lr, r0, lr, lsl fp
    d2fc:	andeq	lr, r0, r4, lsl sp
    d300:	andeq	lr, r0, ip, ror #24
    d304:	ldrdeq	lr, [r0], -r2
    d308:	strdeq	lr, [r0], -r2
    d30c:	ldrdeq	r1, [r1], -r8
    d310:	andeq	lr, r0, r0, lsr sl
    d314:	andeq	lr, r0, ip, asr #22
    d318:	andeq	lr, r0, lr, asr #21
    d31c:	andeq	r2, r2, r8, ror #19
    d320:	andeq	r0, r0, r4, lsr r2
    d324:	muleq	r0, r4, r8
    d328:	andeq	r1, r1, r2, lsl #5
    d32c:	andeq	lr, r0, r6, lsl r8
    d330:	andeq	pc, r0, r2, lsl #17
    d334:	andeq	pc, r0, r4, ror r8	; <UNPREDICTABLE>
    d338:	andeq	r3, r2, sl, lsl r1
    d33c:	andeq	r3, r2, r0, lsl #2
    d340:	mvnsmi	lr, sp, lsr #18
    d344:	strmi	fp, [r6], -r4, lsl #1
    d348:	bmi	1e5eb8c <mbtowc@plt+0x1e5cc74>
    d34c:	blmi	1e5e53c <mbtowc@plt+0x1e5c624>
    d350:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    d354:			; <UNDEFINED> instruction: 0xf04f9303
    d358:			; <UNDEFINED> instruction: 0xf04f0300
    d35c:			; <UNDEFINED> instruction: 0xf8cd0800
    d360:	ldclmi	0, cr8, [r5], #-32	; 0xffffffe0
    d364:	blmi	1d5e55c <mbtowc@plt+0x1d5c644>
    d368:	movwls	r4, #1147	; 0x47b
    d36c:	strtmi	sl, [fp], -r2, lsl #26
    d370:	addseq	pc, ip, #4, 2
    d374:	stc2	7, cr15, [ip, #988]	; 0x3dc
    d378:	andhi	pc, r8, sp, asr #17
    d37c:	ldrbtmi	r4, [fp], #-2928	; 0xfffff490
    d380:	strtmi	r9, [fp], -r0, lsl #6
    d384:	sbcseq	pc, r0, #4, 2
    d388:			; <UNDEFINED> instruction: 0x46304639
    d38c:	stc2	7, cr15, [r0, #988]	; 0x3dc
    d390:	andhi	pc, r8, sp, asr #17
    d394:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
    d398:	strtmi	r9, [fp], -r0, lsl #6
    d39c:	adceq	pc, r0, #4, 2
    d3a0:			; <UNDEFINED> instruction: 0x46304639
    d3a4:	ldc2l	7, cr15, [r4, #-988]!	; 0xfffffc24
    d3a8:	andhi	pc, r8, sp, asr #17
    d3ac:	ldrbtmi	r4, [fp], #-2918	; 0xfffff49a
    d3b0:	strtmi	r9, [fp], -r0, lsl #6
    d3b4:	adceq	pc, r8, #4, 2
    d3b8:			; <UNDEFINED> instruction: 0x46304639
    d3bc:	stc2l	7, cr15, [r8, #-988]!	; 0xfffffc24
    d3c0:	andhi	pc, r8, sp, asr #17
    d3c4:	ldrbtmi	r4, [fp], #-2913	; 0xfffff49f
    d3c8:	strtmi	r9, [fp], -r0, lsl #6
    d3cc:	adceq	pc, ip, #4, 2
    d3d0:			; <UNDEFINED> instruction: 0x46304639
    d3d4:	ldc2l	7, cr15, [ip, #-988]	; 0xfffffc24
    d3d8:	andhi	pc, r8, sp, asr #17
    d3dc:	ldrbtmi	r4, [fp], #-2908	; 0xfffff4a4
    d3e0:	strtmi	r9, [fp], -r0, lsl #6
    d3e4:	adceq	pc, r4, #4, 2
    d3e8:			; <UNDEFINED> instruction: 0x46304639
    d3ec:	ldc2l	7, cr15, [r0, #-988]	; 0xfffffc24
    d3f0:	andhi	pc, r8, sp, asr #17
    d3f4:	ldrbtmi	r4, [fp], #-2903	; 0xfffff4a9
    d3f8:	strtmi	r9, [fp], -r0, lsl #6
    d3fc:	rsbseq	pc, r0, #4, 2
    d400:			; <UNDEFINED> instruction: 0x46304639
    d404:	stc2l	7, cr15, [r4, #-988]	; 0xfffffc24
    d408:	andhi	pc, r8, sp, asr #17
    d40c:	ldrbtmi	r4, [fp], #-2898	; 0xfffff4ae
    d410:	strtmi	r9, [fp], -r0, lsl #6
    d414:	rsbseq	pc, r4, #4, 2
    d418:			; <UNDEFINED> instruction: 0x46304639
    d41c:	ldc2	7, cr15, [r8, #-988]!	; 0xfffffc24
    d420:	andhi	pc, r8, sp, asr #17
    d424:	ldrbtmi	r4, [fp], #-2893	; 0xfffff4b3
    d428:	strtmi	r9, [fp], -r0, lsl #6
    d42c:	rsbeq	pc, r0, #4, 2
    d430:			; <UNDEFINED> instruction: 0x46304639
    d434:	stc2	7, cr15, [ip, #-988]!	; 0xfffffc24
    d438:	andhi	pc, r8, sp, asr #17
    d43c:	ldrbtmi	r4, [fp], #-2888	; 0xfffff4b8
    d440:	strtmi	r9, [fp], -r0, lsl #6
    d444:	sbceq	pc, r4, #4, 2
    d448:			; <UNDEFINED> instruction: 0x46304639
    d44c:	stc2	7, cr15, [r0, #-988]!	; 0xfffffc24
    d450:	andhi	pc, r8, sp, asr #17
    d454:	ldrbtmi	r4, [fp], #-2883	; 0xfffff4bd
    d458:	strtmi	r9, [fp], -r0, lsl #6
    d45c:	sbceq	pc, r8, #4, 2
    d460:			; <UNDEFINED> instruction: 0x46304639
    d464:	ldc2	7, cr15, [r4, #-988]	; 0xfffffc24
    d468:	andhi	pc, r8, sp, asr #17
    d46c:	ldrbtmi	r4, [fp], #-2878	; 0xfffff4c2
    d470:	strtmi	r9, [fp], -r0, lsl #6
    d474:	sbceq	pc, ip, #4, 2
    d478:			; <UNDEFINED> instruction: 0x46304639
    d47c:	stc2	7, cr15, [r8, #-988]	; 0xfffffc24
    d480:	andhi	pc, r8, sp, asr #17
    d484:	ldrbtmi	r4, [fp], #-2873	; 0xfffff4c7
    d488:	strtmi	r9, [fp], -r0, lsl #6
    d48c:	adcseq	pc, r4, #4, 2
    d490:			; <UNDEFINED> instruction: 0x46304639
    d494:	ldc2l	7, cr15, [ip], #988	; 0x3dc
    d498:	andhi	pc, r8, sp, asr #17
    d49c:	ldrbtmi	r4, [fp], #-2868	; 0xfffff4cc
    d4a0:	strtmi	r9, [fp], -r0, lsl #6
    d4a4:	addeq	pc, r8, #4, 2
    d4a8:			; <UNDEFINED> instruction: 0x46304639
    d4ac:	ldc2l	7, cr15, [r0], #988	; 0x3dc
    d4b0:	andhi	pc, r8, sp, asr #17
    d4b4:	ldrbtmi	r4, [fp], #-2863	; 0xfffff4d1
    d4b8:	strtmi	r9, [fp], -r0, lsl #6
    d4bc:	adcseq	pc, r8, #4, 2
    d4c0:			; <UNDEFINED> instruction: 0x46304639
    d4c4:	stc2l	7, cr15, [r4], #988	; 0x3dc
    d4c8:	andhi	pc, r8, sp, asr #17
    d4cc:	ldrbtmi	r4, [fp], #-2858	; 0xfffff4d6
    d4d0:	strtmi	r9, [fp], -r0, lsl #6
    d4d4:	adcseq	pc, ip, #4, 2
    d4d8:			; <UNDEFINED> instruction: 0x46304639
    d4dc:	ldc2l	7, cr15, [r8], {247}	; 0xf7
    d4e0:	andhi	pc, r8, sp, asr #17
    d4e4:	ldrbtmi	r4, [fp], #-2853	; 0xfffff4db
    d4e8:	strtmi	r9, [fp], -r0, lsl #6
    d4ec:	sbceq	pc, r0, #4, 2
    d4f0:			; <UNDEFINED> instruction: 0x46304639
    d4f4:	stc2l	7, cr15, [ip], {247}	; 0xf7
    d4f8:	andhi	pc, r8, sp, asr #17
    d4fc:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
    d500:	strtmi	r9, [fp], -r0, lsl #6
    d504:	adcseq	pc, r0, #4, 2
    d508:			; <UNDEFINED> instruction: 0x46304639
    d50c:	stc2l	7, cr15, [r0], {247}	; 0xf7
    d510:	ldrbtmi	r4, [sl], #-2588	; 0xfffff5e4
    d514:	ldmpl	r3, {r0, r1, r2, r8, r9, fp, lr}^
    d518:	blls	e7588 <mbtowc@plt+0xe5670>
    d51c:			; <UNDEFINED> instruction: 0xf04f405a
    d520:	mrsle	r0, LR_svc
    d524:	pop	{r2, ip, sp, pc}
    d528:			; <UNDEFINED> instruction: 0xf7f481f0
    d52c:	svclt	0x0000eb0a
    d530:	andeq	r2, r2, ip, ror #16
    d534:	andeq	r0, r0, r4, lsr r2
    d538:	andeq	r3, r2, r4, rrx
    d53c:	andeq	lr, r0, r4, lsl #18
    d540:			; <UNDEFINED> instruction: 0x0000e8be
    d544:	ldrdeq	lr, [r0], -r2
    d548:	andeq	lr, r0, lr, lsr #17
    d54c:	andeq	lr, r0, lr, lsr #17
    d550:	andeq	lr, r0, r6, lsl #17
    d554:	andeq	lr, r0, r6, lsl #17
    d558:	andeq	lr, r0, sl, ror r8
    d55c:	andeq	lr, r0, lr, ror #16
    d560:	andeq	lr, r0, r2, ror #16
    d564:	andeq	lr, r0, lr, asr #16
    d568:	andeq	lr, r0, sl, lsr r8
    d56c:	andeq	lr, r0, r6, asr #15
    d570:	andeq	lr, r0, r2, lsl r8
    d574:	andeq	lr, r0, r6, lsl #16
    d578:	strdeq	lr, [r0], -r6
    d57c:	andeq	lr, r0, r6, ror #15
    d580:	andeq	lr, r0, lr, lsr r3
    d584:	andeq	r2, r2, r6, lsr #13
    d588:	svcmi	0x00f0e92d
    d58c:	strmi	fp, [r6], -r7, asr #1
    d590:	ldrmi	r4, [r2], sp, lsl #12
    d594:	svcmi	0x008d4698
    d598:	bmi	fe35e79c <mbtowc@plt+0xfe35c884>
    d59c:	blmi	fe35e78c <mbtowc@plt+0xfe35c874>
    d5a0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    d5a4:			; <UNDEFINED> instruction: 0xf04f9345
    d5a8:	blmi	fe2ce1b0 <mbtowc@plt+0xfe2cc298>
    d5ac:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    d5b0:	svceq	0x00d243da
    d5b4:	svclt	0x00084543
    d5b8:	bllt	fe095dc0 <mbtowc@plt+0xfe093ea8>
    d5bc:			; <UNDEFINED> instruction: 0xf7f42010
    d5c0:			; <UNDEFINED> instruction: 0x4681eb3e
    d5c4:			; <UNDEFINED> instruction: 0xf0002800
    d5c8:	mcrcs	0, 0, r8, cr0, cr11, {4}
    d5cc:	sbchi	pc, r4, r0
    d5d0:	stccs	8, cr7, [r0], {52}	; 0x34
    d5d4:	rscshi	pc, r6, r0
    d5d8:	bl	19cb5b0 <mbtowc@plt+0x19c9698>
    d5dc:	ldrtmi	r6, [r1], -r3, lsl #16
    d5e0:	andcs	r2, sl, r0, lsl #10
    d5e4:	andscs	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    d5e8:	svcvs	0x0000f412
    d5ec:	addshi	pc, r6, r0
    d5f0:	blx	1c6ba <mbtowc@plt+0x1a7a2>
    d5f4:			; <UNDEFINED> instruction: 0xf8114505
    d5f8:	stccs	15, cr4, [r0], {1}
    d5fc:	movwcs	sp, #498	; 0x1f2
    d600:	andcc	pc, r0, r9, asr #17
    d604:	blmi	1d5f0b4 <mbtowc@plt+0x1d5d19c>
    d608:			; <UNDEFINED> instruction: 0xf8d358fb
    d60c:			; <UNDEFINED> instruction: 0xf1bbb000
    d610:			; <UNDEFINED> instruction: 0xf0000f00
    d614:			; <UNDEFINED> instruction: 0xf8d980c7
    d618:	ldrbmi	r6, [ip], -r0
    d61c:	blmi	1c458c0 <mbtowc@plt+0x1c439a8>
    d620:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    d624:	blcs	15630 <mbtowc@plt+0x13718>
    d628:	adchi	pc, pc, r0, asr #32
    d62c:	eorsle	r2, r3, r0, lsl #28
    d630:	svceq	0x0000f1b8
    d634:	blmi	1b01af0 <mbtowc@plt+0x1affbd8>
    d638:			; <UNDEFINED> instruction: 0x9602447b
    d63c:	blmi	1ab2248 <mbtowc@plt+0x1ab0330>
    d640:	movwls	r4, #1147	; 0x47b
    d644:	orrvc	pc, r0, #1325400064	; 0x4f000000
    d648:	mvnscs	r2, r1, lsl #4
    d64c:			; <UNDEFINED> instruction: 0xf7f4a805
    d650:	andcs	lr, r0, #24064	; 0x5e00
    d654:	tstcs	r3, sp, lsl #17	; <UNPREDICTABLE>
    d658:	ldmpl	fp!, {r2, r5, r6, r8, r9, fp, lr}^
    d65c:	blmi	19276c4 <mbtowc@plt+0x19257ac>
    d660:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    d664:	svceq	0x0000f1b8
    d668:	stmdbmi	r2!, {r2, r6, r8, ip, lr, pc}^
    d66c:	bmi	169e858 <mbtowc@plt+0x169c940>
    d670:	ldmdavs	r2, {r1, r3, r4, r5, r7, fp, ip, lr}
    d674:	cmple	r0, r0, lsl #20
    d678:	ldrbtmi	r4, [ip], #-3167	; 0xfffff3a1
    d67c:	andls	sl, r2, #20480	; 0x5000
    d680:	tstls	r0, r1, lsl #8
    d684:	ldrbtmi	r4, [sl], #-2653	; 0xfffff5a3
    d688:			; <UNDEFINED> instruction: 0xf7f42101
    d68c:	mulcs	r1, r2, fp
    d690:	blmi	1705884 <mbtowc@plt+0x170396c>
    d694:			; <UNDEFINED> instruction: 0xe7d0447b
    d698:	andsle	r4, r6, r1, asr r5
    d69c:	svceq	0x0000f1b8
    d6a0:	blmi	1641ae8 <mbtowc@plt+0x163fbd0>
    d6a4:			; <UNDEFINED> instruction: 0xf8cd447b
    d6a8:	strls	sl, [r2, #-12]
    d6ac:	blmi	15b22b8 <mbtowc@plt+0x15b03a0>
    d6b0:	movwls	r4, #1147	; 0x47b
    d6b4:	orrvc	pc, r0, #1325400064	; 0x4f000000
    d6b8:	mvnscs	r2, r1, lsl #4
    d6bc:			; <UNDEFINED> instruction: 0xf7f4a805
    d6c0:	strb	lr, [r6, r6, lsr #24]
    d6c4:	ldrbtmi	r4, [fp], #-2897	; 0xfffff4af
    d6c8:			; <UNDEFINED> instruction: 0xf1b8e7ed
    d6cc:	tstle	lr, r0, lsl #30
    d6d0:	ldrbtmi	r4, [fp], #-2895	; 0xfffff4b1
    d6d4:	movwls	r9, #5378	; 0x1502
    d6d8:	ldrbtmi	r4, [fp], #-2894	; 0xfffff4b2
    d6dc:	vst2.8	{d25-d28}, [pc], r0
    d6e0:	andcs	r7, r1, #128, 6
    d6e4:	stmdage	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sp}
    d6e8:	ldc	7, cr15, [r0], {244}	; 0xf4
    d6ec:	blmi	12c75b8 <mbtowc@plt+0x12c56a0>
    d6f0:			; <UNDEFINED> instruction: 0xe7ef447b
    d6f4:	ldrbtmi	r4, [r9], #-2377	; 0xfffff6b7
    d6f8:	mcrrmi	7, 11, lr, r9, cr9
    d6fc:			; <UNDEFINED> instruction: 0xe7bd447c
    d700:	ldmpl	fp!, {r0, r1, r3, r4, r5, r8, r9, fp, lr}^
    d704:	ldmpl	r8!, {r0, r3, r4, r5, r9, fp, lr}
    d708:	bmi	11a777c <mbtowc@plt+0x11a5864>
    d70c:	tstcs	r1, sl, ror r4
    d710:			; <UNDEFINED> instruction: 0xf7f46800
    d714:	andcs	lr, r1, lr, asr #22
    d718:	stc2	0, cr15, [r9, #-20]	; 0xffffffec
    d71c:			; <UNDEFINED> instruction: 0xf43f2c00
    d720:	tstcs	r0, lr, ror #30
    d724:			; <UNDEFINED> instruction: 0xf0064630
    d728:			; <UNDEFINED> instruction: 0xf8c9f81f
    d72c:			; <UNDEFINED> instruction: 0xf04f0000
    d730:	strcs	r0, [r1, #-2560]	; 0xfffff600
    d734:			; <UNDEFINED> instruction: 0xf47f2800
    d738:	blmi	b794d8 <mbtowc@plt+0xb775c0>
    d73c:	bmi	ae3b30 <mbtowc@plt+0xae1c18>
    d740:			; <UNDEFINED> instruction: 0x960058b8
    d744:	bmi	e277b8 <mbtowc@plt+0xe258a0>
    d748:	tstcs	r1, sl, ror r4
    d74c:			; <UNDEFINED> instruction: 0xf7f46800
    d750:	andcs	lr, r1, r0, lsr fp
    d754:	stc2l	0, cr15, [fp], #20
    d758:	andvs	r2, r3, r0, lsl #6
    d75c:	stmdavs	r3!, {r0, r1, r4, r6, r8, r9, sl, sp, lr, pc}^
    d760:	smlatble	r2, fp, r2, r4
    d764:	ldrbmi	r6, [r3, #-2211]	; 0xfffff75d
    d768:	stmiavs	r4!, {r0, r1, r3, ip, lr, pc}^
    d76c:	mcrcs	1, 0, fp, cr0, cr4, {6}
    d770:	stmdavs	r1!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}
    d774:	rscsle	r2, r8, r0, lsl #18
    d778:			; <UNDEFINED> instruction: 0xf7f44630
    d77c:	stmdacs	r0, {r2, r3, r6, r8, fp, sp, lr, pc}
    d780:			; <UNDEFINED> instruction: 0x4648d1f3
    d784:	stmib	r8, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d788:	bmi	a15790 <mbtowc@plt+0xa13878>
    d78c:	blmi	45e97c <mbtowc@plt+0x45ca64>
    d790:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d794:	subsmi	r9, sl, r5, asr #22
    d798:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d79c:	sublt	sp, r7, r4, lsl r1
    d7a0:	svchi	0x00f0e8bd
    d7a4:	andge	pc, r8, r9, asr #17
    d7a8:	andpl	pc, r4, r9, asr #17
    d7ac:	andlt	pc, ip, r9, asr #17
    d7b0:	ldmpl	fp!, {r1, r3, r8, r9, fp, lr}^
    d7b4:	andls	pc, r0, r3, asr #17
    d7b8:	ldmpl	fp!, {r0, r1, r2, r8, r9, fp, lr}^
    d7bc:	andhi	pc, r0, r3, asr #17
    d7c0:	strb	r2, [r2, r0]!
    d7c4:	ldr	r2, [sl, -r0, lsl #10]
    d7c8:	ldmib	sl!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d7cc:	andeq	r2, r2, r0, lsr #12
    d7d0:	andeq	r2, r2, ip, lsl r6
    d7d4:	andeq	r0, r0, r4, lsr r2
    d7d8:	strdeq	r0, [r0], -r8
    d7dc:	andeq	r0, r0, r8, lsl #4
    d7e0:	muleq	r0, r8, r2
    d7e4:	ldrdeq	pc, [r0], -ip
    d7e8:	ldrdeq	r1, [r1], -r8
    d7ec:	andeq	r0, r0, r8, asr #5
    d7f0:	andeq	r0, r0, r0, ror #4
    d7f4:	andeq	lr, r0, r4, lsl #14
    d7f8:	strdeq	lr, [r0], -r6
    d7fc:	andeq	lr, r0, r2, lsl #14
    d800:	ldrdeq	lr, [r0], -r0
    d804:	andeq	pc, r0, r0, ror r4	; <UNPREDICTABLE>
    d808:	andeq	lr, r0, r8, asr #13
    d80c:	muleq	r0, lr, r6
    d810:	andeq	pc, r0, r2, asr #8
    d814:	andeq	lr, r0, r6, lsr #13
    d818:	andeq	lr, r0, r4, ror r6
    d81c:	andeq	lr, r0, r2, ror r6
    d820:	andeq	lr, r0, ip, ror #12
    d824:	muleq	r0, ip, r6
    d828:	andeq	lr, r0, r0, lsl #13
    d82c:	andeq	r2, r2, ip, lsr #8
    d830:			; <UNDEFINED> instruction: 0x460cb538
    d834:			; <UNDEFINED> instruction: 0xf7f46889
    d838:			; <UNDEFINED> instruction: 0x4605e954
    d83c:	stmiavs	r3!, {r4, r6, r7, r8, ip, sp, pc}
    d840:	addsmi	r6, r3, #8519680	; 0x820000
    d844:	strcs	fp, [r0, #-3864]	; 0xfffff0e8
    d848:	blcs	2c1ca0 <mbtowc@plt+0x2bfd88>
    d84c:	stmiavs	fp!, {r2, r4, ip, lr, pc}^
    d850:	svclt	0x00182b04
    d854:	tstle	sp, r0, lsl #10
    d858:	ldmdavs	fp, {r0, r1, r3, r5, r8, fp, sp, lr}
    d85c:			; <UNDEFINED> instruction: 0x7322781a
    d860:	cmnvc	r2, #5898240	; 0x5a0000
    d864:			; <UNDEFINED> instruction: 0x73a2789a
    d868:	mvnvc	r7, #14352384	; 0xdb0000
    d86c:			; <UNDEFINED> instruction: 0x61232300
    d870:			; <UNDEFINED> instruction: 0x61a36163
    d874:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    d878:	bcs	427c28 <mbtowc@plt+0x425d10>
    d87c:	strcs	fp, [r0, #-3976]	; 0xfffff078
    d880:	stmdbvs	fp!, {r3, r4, r5, r6, r7, fp, ip, lr, pc}
    d884:			; <UNDEFINED> instruction: 0xf1046819
    d888:			; <UNDEFINED> instruction: 0xf7f4000c
    d88c:	stmiavs	r8!, {r2, r5, r8, fp, sp, lr, pc}^
    d890:	andseq	pc, r0, #192, 2	; 0x30
    d894:			; <UNDEFINED> instruction: 0xdded2a00
    d898:	tstcs	r0, ip
    d89c:			; <UNDEFINED> instruction: 0xf7f44420
    d8a0:	ubfx	lr, lr, #20, #8
    d8a4:	svcmi	0x00f0e92d
    d8a8:	andls	fp, r9, pc, lsr #1
    d8ac:	andsls	r9, r1, #-1073741822	; 0xc0000002
    d8b0:	ldcls	3, cr9, [r9], #-20	; 0xffffffec
    d8b4:			; <UNDEFINED> instruction: 0xf8df9406
    d8b8:	ldrbtmi	fp, [fp], #1232	; 0x4d0
    d8bc:	strbmi	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    d8c0:			; <UNDEFINED> instruction: 0xf8df447c
    d8c4:	stmiapl	r3!, {r2, r3, r6, r7, sl, ip, sp}^
    d8c8:			; <UNDEFINED> instruction: 0x932d681b
    d8cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d8d0:	vsubl.s8	q2, d16, d8
    d8d4:	bl	ae1f0 <mbtowc@plt+0xac2d8>
    d8d8:	movwls	r0, #33664	; 0x8380
    d8dc:	movwls	r2, #54016	; 0xd300
    d8e0:	ldrtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    d8e4:	movwls	r4, #29819	; 0x747b
    d8e8:	strtcc	pc, [ip], #2271	; 0x8df
    d8ec:	movwls	r4, #58491	; 0xe47b
    d8f0:	strtcc	pc, [r8], #2271	; 0x8df
    d8f4:	movwls	r4, #62587	; 0xf47b
    d8f8:	strtcc	pc, [r4], #2271	; 0x8df
    d8fc:	tstls	r0, #2063597568	; 0x7b000000
    d900:	ldrd	r4, [r3, #106]!	; 0x6a
    d904:			; <UNDEFINED> instruction: 0xf8d39b11
    d908:	mvns	fp, r0
    d90c:	ldrcc	pc, [r4], #2271	; 0x8df
    d910:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    d914:	andsvs	r2, sl, r1, lsl #4
    d918:	adcmi	lr, r0, #-1073741773	; 0xc0000033
    d91c:	mvnshi	pc, r0, lsl #6
    d920:	sfmne	f6, 3, [r0], #-20	; 0xffffffec
    d924:	stmib	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d928:	teqlt	r8, r5, lsl #12
    d92c:	ldrbmi	r4, [r9], -r2, lsr #12
    d930:	b	84b908 <mbtowc@plt+0x8499f0>
    d934:	strpl	r2, [fp, #-768]!	; 0xfffffd00
    d938:	mvns	r4, fp, lsr #13
    d93c:			; <UNDEFINED> instruction: 0x46da4653
    d940:			; <UNDEFINED> instruction: 0xf8df469b
    d944:			; <UNDEFINED> instruction: 0xf85b3464
    d948:	ldmdavs	fp, {r0, r1, ip, sp}
    d94c:	ldrbcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    d950:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    d954:			; <UNDEFINED> instruction: 0xf8cd6810
    d958:			; <UNDEFINED> instruction: 0xf8dfa000
    d95c:	ldrbtmi	r2, [sl], #-1108	; 0xfffffbac
    d960:			; <UNDEFINED> instruction: 0xf7f42101
    d964:	andcs	lr, r1, r6, lsr #20
    d968:	blx	ff889986 <mbtowc@plt+0xff887a6e>
    d96c:	strbmi	r3, [sp, #-1281]	; 0xfffffaff
    d970:			; <UNDEFINED> instruction: 0xf856d022
    d974:	stmdavs	r1!, {r2, r8, r9, sl, fp, lr}
    d978:			; <UNDEFINED> instruction: 0xf7f44640
    d97c:	strmi	lr, [r2], ip, asr #16
    d980:	mvnsle	r2, r0, lsl #16
    d984:	ldrdeq	lr, [r4, -r7]
    d988:	movwcs	lr, #18900	; 0x49d4
    d98c:	svclt	0x00084299
    d990:			; <UNDEFINED> instruction: 0xd1eb4290
    d994:	ldrdeq	lr, [r6, -r7]
    d998:	movwcs	lr, #27092	; 0x69d4
    d99c:	svclt	0x00084299
    d9a0:			; <UNDEFINED> instruction: 0xd1e34290
    d9a4:	movwcs	lr, #35287	; 0x89d7
    d9a8:	ldrdeq	lr, [r8, -r4]
    d9ac:	svclt	0x0008428b
    d9b0:	bicsle	r4, fp, r2, lsl #5
    d9b4:	blle	71eef0 <mbtowc@plt+0x71cfd8>
    d9b8:	ldmdavs	fp, {r1, r8, r9, fp, ip, pc}^
    d9bc:	cfldr32le	mvfx4, [r0], {75}	; 0x4b
    d9c0:	bls	29a5dc <mbtowc@plt+0x2986c4>
    d9c4:	addseq	r6, r9, r3, asr r0
    d9c8:	stmdacs	r0, {r4, fp, sp, lr}
    d9cc:			; <UNDEFINED> instruction: 0xf7f4d035
    d9d0:	blmi	ffe47ce8 <mbtowc@plt+0xffe45dd0>
    d9d4:	andsvs	r4, r8, fp, ror r4
    d9d8:	ldrbtmi	r4, [fp], #-3063	; 0xfffff409
    d9dc:	blcs	27a50 <mbtowc@plt+0x25b38>
    d9e0:	blls	101ab0 <mbtowc@plt+0xffb98>
    d9e4:			; <UNDEFINED> instruction: 0xf843681b
    d9e8:			; <UNDEFINED> instruction: 0xf1097029
    d9ec:			; <UNDEFINED> instruction: 0xf04f0901
    d9f0:	blvs	fefd01f8 <mbtowc@plt+0xfefce2e0>
    d9f4:	eorsle	r2, r9, r0, lsl #30
    d9f8:	ldrdhi	pc, [r0], -r7
    d9fc:			; <UNDEFINED> instruction: 0x46404659
    da00:	stmda	r8, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    da04:	blls	17a00c <mbtowc@plt+0x1780f4>
    da08:	andle	r2, r5, r2, lsl #22
    da0c:			; <UNDEFINED> instruction: 0xf4036b3b
    da10:			; <UNDEFINED> instruction: 0xf5b34370
    da14:	mvnle	r4, r0, asr #31
    da18:	stmdacs	r0, {r3, r4, r5, r7, fp, sp, lr}
    da1c:	ldrbmi	sp, [r9], -r9, ror #1
    da20:	svc	0x00f8f7f3
    da24:	mvnle	r2, r0, lsl #16
    da28:	svceq	0x0000f1b9
    da2c:	blmi	ff905144 <mbtowc@plt+0xff90322c>
    da30:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
    da34:	strcs	r3, [r0, #-3588]	; 0xfffff1fc
    da38:			; <UNDEFINED> instruction: 0x4608e79b
    da3c:	ldm	lr!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    da40:	ldrbtmi	r4, [fp], #-3039	; 0xfffff421
    da44:	bfi	r6, r8, #0, #8
    da48:	ldrsbtlt	pc, [r0], -sp	; <UNPREDICTABLE>
    da4c:			; <UNDEFINED> instruction: 0xf85b4bd6
    da50:	bmi	ff599a64 <mbtowc@plt+0xff597b4c>
    da54:	andeq	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    da58:	bmi	ff6a7acc <mbtowc@plt+0xff6a5bb4>
    da5c:	tstcs	r1, sl, ror r4
    da60:			; <UNDEFINED> instruction: 0xf7f46800
    da64:	andcs	lr, r1, r6, lsr #19
    da68:	blx	1889a86 <mbtowc@plt+0x1887b6e>
    da6c:			; <UNDEFINED> instruction: 0xf8dd4652
    da70:	blls	175b38 <mbtowc@plt+0x173c20>
    da74:	svclt	0x00082b02
    da78:	svceq	0x0000f1b9
    da7c:	blls	241aac <mbtowc@plt+0x23fb94>
    da80:	strcs	r9, [r0, -r3, lsl #6]
    da84:	mcrls	6, 0, r4, cr13, cr0, {4}
    da88:			; <UNDEFINED> instruction: 0xf04fe059
    da8c:	movwcs	r0, #6400	; 0x1900
    da90:			; <UNDEFINED> instruction: 0xe7ee461a
    da94:			; <UNDEFINED> instruction: 0xf85a4bc4
    da98:	bmi	ff119aac <mbtowc@plt+0xff117b94>
    da9c:	andmi	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    daa0:	bls	427b14 <mbtowc@plt+0x425bfc>
    daa4:	stmdavs	r0!, {r0, r8, sp}
    daa8:	stmib	r2, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    daac:	stmdavs	r1!, {r0, r9, sp}
    dab0:	ldmdavs	r8, {r3, r8, r9, fp, ip, pc}
    dab4:	blx	ff549ad4 <mbtowc@plt+0xff547bbc>
    dab8:			; <UNDEFINED> instruction: 0xf85a4bba
    dabc:	andcs	r3, r1, #3
    dac0:	rscs	r6, sl, sl, lsl r0
    dac4:			; <UNDEFINED> instruction: 0xf85a4bb8
    dac8:	bmi	fee19adc <mbtowc@plt+0xfee17bc4>
    dacc:	andeq	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    dad0:	bmi	fef67b44 <mbtowc@plt+0xfef65c2c>
    dad4:	tstcs	r1, sl, ror r4
    dad8:			; <UNDEFINED> instruction: 0xf7f46800
    dadc:	andcs	lr, r1, sl, ror #18
    dae0:	blx	989afe <mbtowc@plt+0x987be6>
    dae4:			; <UNDEFINED> instruction: 0x4658a912
    dae8:	cdp2	0, 10, cr15, cr4, cr6, {0}
    daec:	cmple	r5, r0, lsl #16
    daf0:			; <UNDEFINED> instruction: 0x232ae9dd
    daf4:	movwcs	lr, #43460	; 0xa9c4
    daf8:			; <UNDEFINED> instruction: 0xf4039b16
    dafc:	eorvs	r4, r3, #112, 6	; 0xc0000001
    db00:	tstcs	r2, #3620864	; 0x374000
    db04:	movwcs	lr, #18884	; 0x49c4
    db08:	tstcs	sl, #3620864	; 0x374000
    db0c:	movwcs	lr, #27076	; 0x69c4
    db10:	strcs	r4, [r0, #-1630]	; 0xfffff9a2
    db14:	strmi	r6, [fp, #102]!	; 0x66
    db18:	stccs	15, cr11, [r0, #-96]	; 0xffffffa0
    db1c:	adcvs	fp, r5, r8, lsl #30
    db20:	addshi	pc, r5, r0, asr #32
    db24:	blls	d5f2c <mbtowc@plt+0xd4014>
    db28:			; <UNDEFINED> instruction: 0xf0056818
    db2c:	eorvs	pc, r0, sp, lsl lr	; <UNPREDICTABLE>
    db30:			; <UNDEFINED> instruction: 0xf0002800
    db34:	strcs	r8, [r1], -r9, lsr #1
    db38:	vmls.f<illegal width 8>	d4, d0, d3[3]
    db3c:	strhcs	r8, [r0], #-13
    db40:	ldmda	ip!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    db44:	stmdacs	r0, {r2, r9, sl, lr}
    db48:	blmi	fe841e40 <mbtowc@plt+0xfe83ff28>
    db4c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    db50:	orrvs	r6, r2, #1703936	; 0x1a0000
    db54:	movwcs	r6, #24
    db58:			; <UNDEFINED> instruction: 0xf8c06303
    db5c:			; <UNDEFINED> instruction: 0xf1b88024
    db60:	eorsle	r0, r8, r0, lsl #30
    db64:	stmdbls	r6, {r2, r8, r9, fp, ip, pc}
    db68:	svclt	0x00082900
    db6c:	blcs	16774 <mbtowc@plt+0x1485c>
    db70:	rsbcs	sp, r8, #184	; 0xb8
    db74:			; <UNDEFINED> instruction: 0xf7f3a812
    db78:	ldr	lr, [r9, lr, lsr #31]!
    db7c:	ldm	lr!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    db80:	movwls	r6, #10243	; 0x2803
    db84:			; <UNDEFINED> instruction: 0xf85a4b88
    db88:	bmi	fe219b9c <mbtowc@plt+0xfe217c84>
    db8c:	andpl	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    db90:	bls	3a7c04 <mbtowc@plt+0x3a5cec>
    db94:	stmdavs	r8!, {r0, r8, sp}
    db98:	stmdb	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    db9c:	stmdavs	r9!, {r9, sp}
    dba0:			; <UNDEFINED> instruction: 0xf0064658
    dba4:	stmdavs	sp!, {r0, r2, r3, r4, r6, r9, fp, ip, sp, lr, pc}
    dba8:			; <UNDEFINED> instruction: 0xf7f49802
    dbac:			; <UNDEFINED> instruction: 0x4603e854
    dbb0:	tstcs	r1, pc, lsl #20
    dbb4:			; <UNDEFINED> instruction: 0xf7f44628
    dbb8:	blmi	fe147fb0 <mbtowc@plt+0xfe146098>
    dbbc:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    dbc0:	andsvs	r6, sl, r2, lsr #23
    dbc4:			; <UNDEFINED> instruction: 0xf7f34620
    dbc8:	blmi	1dc9970 <mbtowc@plt+0x1dc7a58>
    dbcc:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    dbd0:	andsvs	r2, sl, r1, lsl #4
    dbd4:	ldclne	7, cr14, [fp], #-704	; 0xfffffd40
    dbd8:	blls	1f27e8 <mbtowc@plt+0x1f08d0>
    dbdc:			; <UNDEFINED> instruction: 0xf853681b
    dbe0:	movtvs	r1, #4135	; 0x1027
    dbe4:	stmdavs	sp, {r1, r2, r3, fp, sp, lr}^
    dbe8:	movwcs	lr, #18897	; 0x49d1
    dbec:	movwcs	lr, #18880	; 0x49c0
    dbf0:	movwcs	lr, #27089	; 0x69d1
    dbf4:	movwcs	lr, #27072	; 0x69c0
    dbf8:	movwcs	lr, #35281	; 0x89d1
    dbfc:	movwcs	lr, #43456	; 0xa9c0
    dc00:	vst1.32	{d6-d7}, [r3], fp
    dc04:	andvs	r4, r3, #112, 6	; 0xc0000001
    dc08:	svclt	0x001845b3
    dc0c:	andle	r2, r7, r0, lsl #28
    dc10:	ldrtmi	r2, [r0], -r0, lsl #2
    dc14:	stc2	0, cr15, [r8, #20]!
    dc18:	tstlt	r8, r0, rrx
    dc1c:	ldrb	r9, [sl, -r2, lsl #30]!
    dc20:	ldrb	r9, [r7, -r2, lsl #30]!
    dc24:			; <UNDEFINED> instruction: 0xf85a4b60
    dc28:	bmi	1819c3c <mbtowc@plt+0x1817d24>
    dc2c:	andmi	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    dc30:	bmi	19e7ca4 <mbtowc@plt+0x19e5d8c>
    dc34:	tstcs	r1, sl, ror r4
    dc38:			; <UNDEFINED> instruction: 0xf7f46820
    dc3c:	andcs	lr, r1, #12189696	; 0xba0000
    dc40:	ldrtmi	r6, [r0], -r1, lsr #16
    dc44:	blx	349c64 <mbtowc@plt+0x347d4c>
    dc48:			; <UNDEFINED> instruction: 0xf0052001
    dc4c:	tstcs	r0, r0, ror sl	; <UNPREDICTABLE>
    dc50:			; <UNDEFINED> instruction: 0xf0054628
    dc54:	adcvs	pc, r0, r9, lsl #27
    dc58:			; <UNDEFINED> instruction: 0xf47f2800
    dc5c:	blmi	14b99f0 <mbtowc@plt+0x14b7ad8>
    dc60:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    dc64:			; <UNDEFINED> instruction: 0xf85a4a51
    dc68:	ldmdavs	fp, {r1, lr}
    dc6c:	ldrbtmi	r4, [sl], #-2649	; 0xfffff5a7
    dc70:	stmdavs	r0!, {r0, r8, sp}
    dc74:	ldm	ip, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dc78:	stmdavs	r1!, {r0, r9, sp}
    dc7c:			; <UNDEFINED> instruction: 0xf0064628
    dc80:	andcs	pc, r1, pc, ror #19
    dc84:	blx	1509ca0 <mbtowc@plt+0x1507d88>
    dc88:	ldrdls	pc, [ip], -sp
    dc8c:			; <UNDEFINED> instruction: 0xf85a4b46
    dc90:	bmi	1199ca4 <mbtowc@plt+0x1197d8c>
    dc94:	andmi	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    dc98:	bmi	13e7d0c <mbtowc@plt+0x13e5df4>
    dc9c:	tstcs	r1, sl, ror r4
    dca0:			; <UNDEFINED> instruction: 0xf7f46820
    dca4:	andcs	lr, r1, #8781824	; 0x860000
    dca8:			; <UNDEFINED> instruction: 0xf8d96821
    dcac:			; <UNDEFINED> instruction: 0xf0060000
    dcb0:	ldrdcs	pc, [r1], -r7
    dcb4:	blx	f09cd0 <mbtowc@plt+0xf07db8>
    dcb8:	blls	2734f4 <mbtowc@plt+0x2715dc>
    dcbc:	movwls	r3, #37633	; 0x9301
    dcc0:	andcc	r9, r4, #8, 20	; 0x8000
    dcc4:	bls	2f24ec <mbtowc@plt+0x2f05d4>
    dcc8:	umaalle	r4, fp, sl, r2
    dccc:	blcs	74900 <mbtowc@plt+0x729e8>
    dcd0:	movwcs	fp, #3860	; 0xf14
    dcd4:	movwls	r2, #17153	; 0x4301
    dcd8:	bcs	345c0 <mbtowc@plt+0x326a8>
    dcdc:	movwcs	fp, #3848	; 0xf08
    dce0:	bcs	3450c <mbtowc@plt+0x325f4>
    dce4:	movwcs	fp, #3864	; 0xf18
    dce8:			; <UNDEFINED> instruction: 0xf47f2b00
    dcec:	blls	239520 <mbtowc@plt+0x237608>
    dcf0:			; <UNDEFINED> instruction: 0xf0066818
    dcf4:			; <UNDEFINED> instruction: 0x4683faf3
    dcf8:			; <UNDEFINED> instruction: 0xf43f2800
    dcfc:	ldrbmi	sl, [r8], -r7, lsl #28
    dd00:	svc	0x00eaf7f3
    dd04:	ldcle	8, cr2, [r2, #-4]
    dd08:	movweq	lr, #2827	; 0xb0b
    dd0c:			; <UNDEFINED> instruction: 0xf8134604
    dd10:	bcs	bd911c <mbtowc@plt+0xbd7204>
    dd14:	mcrge	4, 0, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    dd18:	stccs	12, cr3, [r1], {1}
    dd1c:	blls	242500 <mbtowc@plt+0x2405e8>
    dd20:	ldrbmi	r6, [fp, #-2075]	; 0xfffff7e5
    dd24:	cfldrdge	mvd15, [sp, #252]!	; 0xfc
    dd28:			; <UNDEFINED> instruction: 0xf80b2300
    dd2c:			; <UNDEFINED> instruction: 0xf7f43004
    dd30:	blls	18d59c <mbtowc@plt+0x18b684>
    dd34:	svclt	0x00182b01
    dd38:			; <UNDEFINED> instruction: 0xf43f2800
    dd3c:			; <UNDEFINED> instruction: 0xf04faea6
    dd40:	movwcs	r0, #6400	; 0x1900
    dd44:	ldrbtmi	r4, [sl], #-2597	; 0xfffff5db
    dd48:	bmi	972558 <mbtowc@plt+0x970640>
    dd4c:	andls	r4, r3, #2046820352	; 0x7a000000
    dd50:	ldrbtmi	r4, [sl], #-2596	; 0xfffff5dc
    dd54:	strmi	r9, [r7], -sl, lsl #4
    dd58:	eorsge	pc, r0, sp, asr #17
    dd5c:			; <UNDEFINED> instruction: 0xe64b469a
    dd60:	movwls	r2, #54016	; 0xd300
    dd64:			; <UNDEFINED> instruction: 0xf0839b0d
    dd68:	bmi	7cdd74 <mbtowc@plt+0x7cbe5c>
    dd6c:	blmi	21ef5c <mbtowc@plt+0x21d044>
    dd70:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dd74:	subsmi	r9, sl, sp, lsr #22
    dd78:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    dd7c:	eorlt	sp, pc, r2, lsl #2
    dd80:	svchi	0x00f0e8bd
    dd84:	mrc	7, 6, APSR_nzcv, cr12, cr3, {7}
    dd88:	strdeq	r2, [r2], -lr
    dd8c:	strdeq	r2, [r2], -r8
    dd90:	andeq	r0, r0, r4, lsr r2
    dd94:	ldrdeq	r2, [r2], -r0
    dd98:	andeq	lr, r0, r0, ror r5
    dd9c:	andeq	sp, r0, r0, ror #27
    dda0:	andeq	lr, r0, r0, lsr r5
    dda4:	andeq	r0, r0, ip, asr #7
    dda8:	andeq	r0, r0, r0, ror #4
    ddac:	andeq	r0, r0, r8, asr #5
    ddb0:	andeq	lr, r0, sl, lsl #9
    ddb4:	andeq	r2, r2, r0, ror #21
    ddb8:	ldrdeq	r2, [r2], -sl
    ddbc:	andeq	r2, r2, r4, lsl #21
    ddc0:	andeq	r2, r2, r2, ror sl
    ddc4:	andeq	lr, r0, ip, lsr #7
    ddc8:	andeq	lr, r0, r0, ror r3
    ddcc:	andeq	r0, r0, r4, lsl r3
    ddd0:	andeq	lr, r0, r0, asr #4
    ddd4:	andeq	lr, r0, r6, lsr #4
    ddd8:	andeq	lr, r0, ip, lsl r2
    dddc:	andeq	r2, r2, lr, ror #14
    dde0:	andeq	r2, r2, r8, ror #14
    dde4:	andeq	r2, r2, r2, ror #14
    dde8:	andeq	r1, r2, ip, asr #28
    ddec:	svcmi	0x00f0e92d
    ddf0:	strmi	fp, [r7], -fp, asr #1
    ddf4:	ldrbtmi	r4, [lr], #-3827	; 0xfffff10d
    ddf8:	ldrbtmi	r4, [sl], #-2803	; 0xfffff50d
    ddfc:	ldmpl	r3, {r0, r1, r4, r5, r6, r7, r8, r9, fp, lr}^
    de00:	movtls	r6, #38939	; 0x981b
    de04:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    de08:	blcs	bebe1c <mbtowc@plt+0xbe9f04>
    de0c:	stfnep	f5, [r4], {38}	; 0x26
    de10:	stmdavc	r3, {r2, sl, ip, pc}^
    de14:	svclt	0x00182b00
    de18:	suble	r2, r0, pc, lsr #22
    de1c:	svccc	0x0001f814
    de20:	svclt	0x00182b2f
    de24:	mvnsle	r2, r0, lsl #22
    de28:	teqle	sl, pc, lsr #22
    de2c:	stmdavc	r2!, {r0, r2, r5, r6, sl, fp, ip}^
    de30:			; <UNDEFINED> instruction: 0xf0002a00
    de34:	movwcs	r8, #37223	; 0x9167
    de38:			; <UNDEFINED> instruction: 0xf04f9302
    de3c:	strbmi	r0, [r3], r0, lsl #16
    de40:			; <UNDEFINED> instruction: 0xf8cd46c1
    de44:	strbmi	r8, [r2], ip
    de48:	ldrbtmi	r4, [fp], #-3041	; 0xfffff41f
    de4c:	blmi	ff872a68 <mbtowc@plt+0xff870b50>
    de50:	movwls	r4, #29819	; 0x747b
    de54:	ldrbtmi	r4, [fp], #-3040	; 0xfffff420
    de58:	sub	r9, r5, r6, lsl #6
    de5c:	ldmpl	r3!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, lr}^
    de60:	ldmpl	r4!, {r0, r1, r2, r3, r4, r6, r7, r9, fp, lr}
    de64:	bmi	ff7e7ed8 <mbtowc@plt+0xff7e5fc0>
    de68:	tstcs	r1, sl, ror r4
    de6c:			; <UNDEFINED> instruction: 0xf7f36820
    de70:	andcs	lr, r1, #160, 30	; 0x280
    de74:	ldrtmi	r6, [r8], -r1, lsr #16
    de78:			; <UNDEFINED> instruction: 0xf8f2f006
    de7c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    de80:	ldrbtmi	r4, [sl], #-2777	; 0xfffff527
    de84:	ldmpl	r3, {r0, r4, r6, r7, r8, r9, fp, lr}^
    de88:	blls	1267ef8 <mbtowc@plt+0x1265fe0>
    de8c:			; <UNDEFINED> instruction: 0xf04f405a
    de90:			; <UNDEFINED> instruction: 0xf0400300
    de94:			; <UNDEFINED> instruction: 0x46488194
    de98:	pop	{r0, r1, r3, r6, ip, sp, pc}
    de9c:	stcls	15, cr8, [r4], {240}	; 0xf0
    dea0:	blmi	ff3c7db0 <mbtowc@plt+0xff3c5e98>
    dea4:	bmi	ff3a4278 <mbtowc@plt+0xff3a2360>
    dea8:	ldmdavs	fp, {r2, r4, r5, r7, fp, ip, lr}
    deac:	ldrbtmi	r4, [sl], #-2767	; 0xfffff531
    deb0:	stmdavs	r0!, {r0, r8, sp}
    deb4:	svc	0x007cf7f3
    deb8:	stmdavs	r1!, {r0, r9, sp}
    debc:			; <UNDEFINED> instruction: 0xf0064638
    dec0:			; <UNDEFINED> instruction: 0xf04ff8cf
    dec4:	ldrb	r0, [fp, r1, lsl #18]
    dec8:	beq	8a2f8 <mbtowc@plt+0x883e0>
    decc:	svceq	0x0001f1ba
    ded0:			; <UNDEFINED> instruction: 0xf1badd35
    ded4:	svclt	0x00180f02
    ded8:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    dedc:			; <UNDEFINED> instruction: 0xf815d019
    dee0:	bcs	19aec <mbtowc@plt+0x17bd4>
    dee4:	adcshi	pc, sp, r0
    dee8:	suble	r2, lr, r9, ror #20
    deec:	rsbsle	r2, r1, r8, ror sl
    def0:	rscle	r2, r9, r2, ror #20
    def4:	ldmpl	r3!, {r0, r3, r4, r5, r7, r8, r9, fp, lr}^
    def8:	ldmibmi	r9!, {r0, r1, r3, r4, fp, sp, lr}
    defc:	stmdavs	r8, {r0, r4, r5, r6, fp, ip, lr}
    df00:	bmi	feef2708 <mbtowc@plt+0xfeef07f0>
    df04:	tstcs	r1, sl, ror r4
    df08:	svc	0x0052f7f3
    df0c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    df10:	blmi	fecc7eac <mbtowc@plt+0xfecc5f94>
    df14:	bmi	feca42e8 <mbtowc@plt+0xfeca23d0>
    df18:	andls	pc, r2, r6, asr r8	; <UNPREDICTABLE>
    df1c:	bmi	fed67f90 <mbtowc@plt+0xfed66078>
    df20:	tstcs	r1, sl, ror r4
    df24:	ldrdeq	pc, [r0], -r9
    df28:	svc	0x0042f7f3
    df2c:			; <UNDEFINED> instruction: 0xf8d92201
    df30:	ldrtmi	r1, [r8], -r0
    df34:			; <UNDEFINED> instruction: 0xf894f006
    df38:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    df3c:			; <UNDEFINED> instruction: 0xf1b8e7cf
    df40:	andsle	r0, sp, r0, lsl #30
    df44:	movwcc	r9, #6915	; 0x1b03
    df48:	blcs	72b5c <mbtowc@plt+0x70c44>
    df4c:			; <UNDEFINED> instruction: 0xf04fbf18
    df50:	bicle	r0, r4, r1, lsl #18
    df54:	ldmpl	r3!, {r0, r5, r7, r8, r9, fp, lr}^
    df58:			; <UNDEFINED> instruction: 0xf8564aa1
    df5c:	ldmdavs	fp, {r1, ip, pc}
    df60:	ldrbtmi	r4, [sl], #-2725	; 0xfffff55b
    df64:			; <UNDEFINED> instruction: 0xf8d92101
    df68:			; <UNDEFINED> instruction: 0xf7f30000
    df6c:	andcs	lr, r1, #34, 30	; 0x88
    df70:	ldrdne	pc, [r0], -r9
    df74:			; <UNDEFINED> instruction: 0xf0064638
    df78:			; <UNDEFINED> instruction: 0xf8ddf873
    df7c:	str	r9, [lr, ip]!
    df80:			; <UNDEFINED> instruction: 0xf0239b02
    df84:	movwls	r0, #8961	; 0x2301
    df88:			; <UNDEFINED> instruction: 0xf10be7a9
    df8c:			; <UNDEFINED> instruction: 0xf1bb0b01
    df90:	ldcle	15, cr0, [sl, #-4]
    df94:	svceq	0x0002f1bb
    df98:			; <UNDEFINED> instruction: 0xf04fbf18
    df9c:	orrsle	r0, lr, r1, lsl #18
    dfa0:	ldmpl	r3!, {r1, r2, r3, r7, r8, r9, fp, lr}^
    dfa4:			; <UNDEFINED> instruction: 0xf8564a8e
    dfa8:	ldmdavs	fp, {r1, ip, pc}
    dfac:	tstcs	r1, r5, lsl #20
    dfb0:	ldrdeq	pc, [r0], -r9
    dfb4:	mrc	7, 7, APSR_nzcv, cr12, cr3, {7}
    dfb8:			; <UNDEFINED> instruction: 0xf8d92201
    dfbc:	ldrtmi	r1, [r8], -r0
    dfc0:			; <UNDEFINED> instruction: 0xf84ef006
    dfc4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    dfc8:	blls	c7df4 <mbtowc@plt+0xc5edc>
    dfcc:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    dfd0:	str	r9, [r4, r2, lsl #6]
    dfd4:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    dfd8:	svceq	0x0001f1b8
    dfdc:			; <UNDEFINED> instruction: 0xf1b8dd1b
    dfe0:	svclt	0x00180f02
    dfe4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    dfe8:	svcge	0x0079f47f
    dfec:	ldmpl	r3!, {r0, r1, r3, r4, r5, r6, r8, r9, fp, lr}^
    dff0:			; <UNDEFINED> instruction: 0xf8564a7b
    dff4:	ldmdavs	fp, {r1, ip, pc}
    dff8:	tstcs	r1, r6, lsl #20
    dffc:	ldrdeq	pc, [r0], -r9
    e000:	mrc	7, 6, APSR_nzcv, cr6, cr3, {7}
    e004:			; <UNDEFINED> instruction: 0xf8d92201
    e008:	ldrtmi	r1, [r8], -r0
    e00c:			; <UNDEFINED> instruction: 0xf828f006
    e010:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e014:			; <UNDEFINED> instruction: 0xf1bae763
    e018:	andsle	r0, sp, r0, lsl #30
    e01c:	movwcc	r9, #6915	; 0x1b03
    e020:	blcs	72c34 <mbtowc@plt+0x70d1c>
    e024:			; <UNDEFINED> instruction: 0xf04fbf18
    e028:			; <UNDEFINED> instruction: 0xf47f0901
    e02c:	blmi	1af9d94 <mbtowc@plt+0x1af7e7c>
    e030:	bmi	1ae4404 <mbtowc@plt+0x1ae24ec>
    e034:	andls	pc, r2, r6, asr r8	; <UNPREDICTABLE>
    e038:	bls	1e80ac <mbtowc@plt+0x1e6194>
    e03c:			; <UNDEFINED> instruction: 0xf8d92101
    e040:			; <UNDEFINED> instruction: 0xf7f30000
    e044:	andcs	lr, r1, #2912	; 0xb60
    e048:	ldrdne	pc, [r0], -r9
    e04c:			; <UNDEFINED> instruction: 0xf0064638
    e050:			; <UNDEFINED> instruction: 0xf8ddf807
    e054:	strb	r9, [r2, -ip]
    e058:			; <UNDEFINED> instruction: 0xf0439b02
    e05c:	movwls	r0, #8961	; 0x2301
    e060:			; <UNDEFINED> instruction: 0xf1b9e73d
    e064:			; <UNDEFINED> instruction: 0xf47f0f00
    e068:	blls	139c9c <mbtowc@plt+0x137d84>
    e06c:			; <UNDEFINED> instruction: 0x1c601ae4
    e070:	stcl	7, cr15, [r4, #972]!	; 0x3cc
    e074:	stmdacs	r0, {r0, r2, r9, sl, lr}
    e078:	strtmi	sp, [r2], -r7, asr #32
    e07c:			; <UNDEFINED> instruction: 0xf7f39904
    e080:	movwcs	lr, #3706	; 0xe7a
    e084:	blmi	1763538 <mbtowc@plt+0x1761620>
    e088:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    e08c:	ldmpl	r2!, {r2, r3, r4, r6, r9, fp, lr}
    e090:	addsmi	r6, r3, #1179648	; 0x120000
    e094:			; <UNDEFINED> instruction: 0x3320db15
    e098:	ldrbtmi	r4, [sl], #-2650	; 0xfffff5a6
    e09c:			; <UNDEFINED> instruction: 0x21286093
    e0a0:			; <UNDEFINED> instruction: 0xf103fb01
    e0a4:	ldmpl	r3!, {r3, r4, r6, r8, r9, fp, lr}^
    e0a8:	stmdacs	r0, {r3, r4, fp, sp, lr}
    e0ac:			; <UNDEFINED> instruction: 0xf7f3d040
    e0b0:	blmi	1589608 <mbtowc@plt+0x15876f0>
    e0b4:			; <UNDEFINED> instruction: 0x601858f3
    e0b8:	ldmpl	r3!, {r0, r1, r4, r6, r8, r9, fp, lr}^
    e0bc:	blcs	28130 <mbtowc@plt+0x26218>
    e0c0:	blmi	14021bc <mbtowc@plt+0x14002a4>
    e0c4:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    e0c8:	blx	117172 <mbtowc@plt+0x11525a>
    e0cc:	blmi	13cb0e0 <mbtowc@plt+0x13c91c8>
    e0d0:	ldmdavs	sl, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    e0d4:	ldmdavs	r8, {r0, r2, r4, r8, ip, lr}
    e0d8:	bls	9f160 <mbtowc@plt+0x9d248>
    e0dc:	andcc	r4, r4, r9, lsr #12
    e0e0:	mcr	7, 5, pc, cr14, cr3, {7}	; <UNPREDICTABLE>
    e0e4:	stmdacs	r0, {r0, r7, r9, sl, lr}
    e0e8:	blmi	12025e0 <mbtowc@plt+0x12006c8>
    e0ec:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    e0f0:	tstcs	r0, sl, lsl r9
    e0f4:	tstpl	sp, r1, asr r2
    e0f8:	ldmpl	r2!, {r0, r6, r8, r9, fp, lr}^
    e0fc:	movwcc	r6, #6163	; 0x1813
    e100:	ssat	r6, #30, r3
    e104:	movwls	r2, #8969	; 0x2309
    e108:	blmi	d47fcc <mbtowc@plt+0xd460b4>
    e10c:	bmi	d244e0 <mbtowc@plt+0xd225c8>
    e110:	ldmdavs	fp, {r2, r4, r5, r7, fp, ip, lr}
    e114:	ldrbtmi	r4, [sl], #-2621	; 0xfffff5c3
    e118:	stmdavs	r0!, {r0, r8, sp}
    e11c:	mcr	7, 2, pc, cr8, cr3, {7}	; <UNPREDICTABLE>
    e120:	stmdavs	r1!, {r0, r9, sp}
    e124:			; <UNDEFINED> instruction: 0xf0054638
    e128:	mulcs	r1, fp, pc	; <UNPREDICTABLE>
    e12c:			; <UNDEFINED> instruction: 0xfffff004
    e130:			; <UNDEFINED> instruction: 0xf7f34608
    e134:	blmi	d4974c <mbtowc@plt+0xd47834>
    e138:			; <UNDEFINED> instruction: 0x601858f3
    e13c:	blmi	a08034 <mbtowc@plt+0xa0611c>
    e140:	bmi	9e4514 <mbtowc@plt+0x9e25fc>
    e144:	ldmdavs	fp, {r2, r4, r5, r7, fp, ip, lr}
    e148:	ldrbtmi	r4, [sl], #-2609	; 0xfffff5cf
    e14c:	stmdavs	r0!, {r0, r8, sp}
    e150:	mcr	7, 1, pc, cr14, cr3, {7}	; <UNPREDICTABLE>
    e154:	stmdavs	r1!, {r0, r9, sp}
    e158:			; <UNDEFINED> instruction: 0xf0054638
    e15c:	andcs	pc, r1, r1, lsl #31
    e160:			; <UNDEFINED> instruction: 0xffe5f004
    e164:	ldmpl	r3!, {r0, r2, r3, r4, r8, r9, fp, lr}^
    e168:			; <UNDEFINED> instruction: 0xf8564a1d
    e16c:	ldmdavs	fp, {r1, pc}
    e170:	ldrbtmi	r4, [sl], #-2600	; 0xfffff5d8
    e174:			; <UNDEFINED> instruction: 0xf8d82101
    e178:			; <UNDEFINED> instruction: 0xf7f30000
    e17c:	andcs	lr, r0, #416	; 0x1a0
    e180:	ldrdne	pc, [r0], -r8
    e184:			; <UNDEFINED> instruction: 0xf0054638
    e188:	blmi	80df3c <mbtowc@plt+0x80c024>
    e18c:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    e190:	vst3.8	{d20-d22}, [pc :128], r1
    e194:	stcge	3, cr7, [r9], {128}	; 0x80
    e198:	tstcc	r4, r2, lsr #12
    e19c:			; <UNDEFINED> instruction: 0xf7f34648
    e1a0:			; <UNDEFINED> instruction: 0x4623ec58
    e1a4:	ldrbtmi	r4, [sl], #-2588	; 0xfffff5e4
    e1a8:			; <UNDEFINED> instruction: 0xf8d82101
    e1ac:			; <UNDEFINED> instruction: 0xf7f30000
    e1b0:	strtmi	lr, [r8], -r0, lsl #28
    e1b4:	ldcl	7, cr15, [r0], #-972	; 0xfffffc34
    e1b8:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e1bc:			; <UNDEFINED> instruction: 0xf7f3e660
    e1c0:	svclt	0x0000ecc0
    e1c4:	andeq	r1, r2, r2, asr #27
    e1c8:			; <UNDEFINED> instruction: 0x00021dbe
    e1cc:	andeq	r0, r0, r4, lsr r2
    e1d0:	andeq	lr, r0, lr, lsr #2
    e1d4:	andeq	lr, r0, r0, lsl #2
    e1d8:	andeq	lr, r0, sl, asr #2
    e1dc:	andeq	r0, r0, r0, ror #4
    e1e0:	andeq	r0, r0, r8, asr #5
    e1e4:	andeq	lr, r0, r8, ror r0
    e1e8:	andeq	r1, r2, r6, lsr sp
    e1ec:	andeq	lr, r0, r6, asr r0
    e1f0:	andeq	lr, r0, r4, asr #1
    e1f4:	andeq	lr, r0, r8
    e1f8:	andeq	sp, r0, lr, ror #31
    e1fc:	andeq	r2, r2, ip, lsr #8
    e200:	andeq	r0, r0, r8, lsl r3
    e204:	andeq	r2, r2, sl, lsl r4
    e208:	andeq	r0, r0, ip, lsl #8
    e20c:	ldrdeq	sp, [r0], -r6
    e210:			; <UNDEFINED> instruction: 0x0000debe
    e214:			; <UNDEFINED> instruction: 0x0000deb2
    e218:	andeq	sp, r0, lr, lsr #10
    e21c:	svcmi	0x00f0e92d
    e220:	stclmi	0, cr11, [r7, #-524]	; 0xfffffdf4
    e224:	sxtab16mi	r4, r0, sp, ror #8
    e228:			; <UNDEFINED> instruction: 0x460fb118
    e22c:	blcs	bec240 <mbtowc@plt+0xbea328>
    e230:	blmi	114229c <mbtowc@plt+0x1140384>
    e234:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    e238:	beq	8a37c <mbtowc@plt+0x88464>
    e23c:			; <UNDEFINED> instruction: 0x4650b11b
    e240:	pop	{r0, r1, ip, sp, pc}
    e244:	blmi	103220c <mbtowc@plt+0x10302f4>
    e248:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    e24c:	stmiapl	sl!, {r0, r1, r2, r3, r4, r5, r9, fp, lr}
    e250:			; <UNDEFINED> instruction: 0xf8cd6810
    e254:	bmi	fae25c <mbtowc@plt+0xfac344>
    e258:	tstcs	r1, sl, ror r4
    e25c:	stc	7, cr15, [r8, #972]!	; 0x3cc
    e260:	beq	8a3a4 <mbtowc@plt+0x8848c>
    e264:	smlattcs	r0, fp, r7, lr
    e268:	blx	1fca284 <mbtowc@plt+0x1fc836c>
    e26c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    e270:	svccs	0x0000d036
    e274:	ldrtmi	sp, [r0], -r7, asr #32
    e278:	stc	7, cr15, [lr, #-972]!	; 0xfffffc34
    e27c:	stmdacs	r1, {r0, r7, r9, sl, lr}
    e280:	ldrtmi	sp, [r0], #-3339	; 0xfffff2f5
    e284:			; <UNDEFINED> instruction: 0xf8102200
    e288:	blcs	bdd694 <mbtowc@plt+0xbdb77c>
    e28c:	andvc	sp, r2, r5, lsl #2
    e290:	ldmibcc	pc!, {r0, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    e294:	svceq	0x0001f1b9
    e298:	blmi	bc2a74 <mbtowc@plt+0xbc0b5c>
    e29c:			; <UNDEFINED> instruction: 0xf8d358eb
    e2a0:			; <UNDEFINED> instruction: 0xf1bbb000
    e2a4:	andle	r0, sl, r0, lsl #30
    e2a8:			; <UNDEFINED> instruction: 0x4631465c
    e2ac:			; <UNDEFINED> instruction: 0xf7f36820
    e2b0:			; <UNDEFINED> instruction: 0x4682ebb2
    e2b4:	eorle	r2, lr, r0, lsl #16
    e2b8:			; <UNDEFINED> instruction: 0x2c006924
    e2bc:			; <UNDEFINED> instruction: 0x2014d1f5
    e2c0:	ldc	7, cr15, [ip], #972	; 0x3cc
    e2c4:	andvs	fp, r6, r8, asr r3
    e2c8:	andls	pc, r4, r0, asr #17
    e2cc:	andcs	r6, r0, #135	; 0x87
    e2d0:			; <UNDEFINED> instruction: 0xf8c060c2
    e2d4:	ldmdbmi	pc, {r4, ip, sp, pc}	; <UNPREDICTABLE>
    e2d8:	andvs	r5, r8, r9, ror #16
    e2dc:			; <UNDEFINED> instruction: 0xe7ae4692
    e2e0:	stmiapl	fp!, {r0, r3, r4, r8, r9, fp, lr}^
    e2e4:	stmiapl	ip!, {r0, r3, r4, r9, fp, lr}
    e2e8:	bmi	6e835c <mbtowc@plt+0x6e6444>
    e2ec:	tstcs	r1, sl, ror r4
    e2f0:			; <UNDEFINED> instruction: 0xf7f36820
    e2f4:	andcs	lr, r1, #6016	; 0x1780
    e2f8:	strbmi	r6, [r0], -r1, lsr #16
    e2fc:	cdp2	0, 11, cr15, cr0, cr5, {0}
    e300:			; <UNDEFINED> instruction: 0xf0042001
    e304:			; <UNDEFINED> instruction: 0xf005ff14
    e308:	strmi	pc, [r6], -r9, ror #31
    e30c:			; <UNDEFINED> instruction: 0xd1b22800
    e310:	beq	8a454 <mbtowc@plt+0x8853c>
    e314:			; <UNDEFINED> instruction: 0x4630e793
    e318:	bl	fefcc2ec <mbtowc@plt+0xfefca3d4>
    e31c:	blmi	2c8160 <mbtowc@plt+0x2c6248>
    e320:	bmi	2a46d4 <mbtowc@plt+0x2a27bc>
    e324:			; <UNDEFINED> instruction: 0xf8cd58a8
    e328:	ldmdavs	fp, {pc}
    e32c:	ldrbtmi	r4, [sl], #-2571	; 0xfffff5f5
    e330:	stmdavs	r0, {r0, r8, sp}
    e334:	ldc	7, cr15, [ip, #-972]!	; 0xfffffc34
    e338:			; <UNDEFINED> instruction: 0xf0042001
    e33c:	svclt	0x0000fef8
    e340:	muleq	r2, r4, r9
    e344:	muleq	r0, r8, r2
    e348:	andeq	r0, r0, r0, ror #4
    e34c:	andeq	r0, r0, r8, asr #5
    e350:	andeq	sp, r0, r0, ror #27
    e354:	muleq	r0, r4, r2
    e358:	andeq	sp, r0, r0, lsl #27
    e35c:	andeq	sp, r0, lr, asr sp
    e360:	svcmi	0x00f0e92d
    e364:			; <UNDEFINED> instruction: 0xf8dfb087
    e368:	ldrbtmi	fp, [fp], #556	; 0x22c
    e36c:			; <UNDEFINED> instruction: 0x4604b1f8
    e370:	ldc	7, cr15, [r2], #972	; 0x3cc
    e374:	stmdacs	r1, {r0, ip, sp}
    e378:	tstcs	r0, r9, lsl r9
    e37c:			; <UNDEFINED> instruction: 0xf0054620
    e380:	strdls	pc, [r2], -r3
    e384:	stmdavc	r3, {r3, r4, r8, r9, ip, sp, pc}
    e388:	beq	4a4cc <mbtowc@plt+0x485b4>
    e38c:			; <UNDEFINED> instruction: 0xf0002b00
    e390:			; <UNDEFINED> instruction: 0xf8dd8089
    e394:			; <UNDEFINED> instruction: 0xf04f8008
    e398:	bmi	1fd0ba0 <mbtowc@plt+0x1fcec88>
    e39c:	andls	r4, r4, #2046820352	; 0x7a000000
    e3a0:	ldrbtmi	r4, [sl], #-2686	; 0xfffff582
    e3a4:	bmi	1fb2bc0 <mbtowc@plt+0x1fb0ca8>
    e3a8:	andls	r4, r3, #2046820352	; 0x7a000000
    e3ac:	blmi	1f864ec <mbtowc@plt+0x1f845d4>
    e3b0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    e3b4:			; <UNDEFINED> instruction: 0xf85b4a7c
    e3b8:	ldmdavs	fp, {r1}
    e3bc:	ldrbtmi	r4, [sl], #-2683	; 0xfffff585
    e3c0:	stmdavs	r0, {r0, r8, sp}
    e3c4:	ldcl	7, cr15, [r4], #972	; 0x3cc
    e3c8:	beq	8a50c <mbtowc@plt+0x885f4>
    e3cc:	blmi	1d86588 <mbtowc@plt+0x1d84670>
    e3d0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    e3d4:			; <UNDEFINED> instruction: 0xf85b4a74
    e3d8:	ldmdavs	fp, {r1, ip, lr}
    e3dc:	ldrbtmi	r4, [sl], #-2676	; 0xfffff58c
    e3e0:	stmdavs	r8!, {r0, r8, sp}
    e3e4:	stcl	7, cr15, [r4], #972	; 0x3cc
    e3e8:	stmdavs	r9!, {r0, r9, sp}
    e3ec:			; <UNDEFINED> instruction: 0xf0054620
    e3f0:	andcs	pc, r1, r7, lsr lr	; <UNPREDICTABLE>
    e3f4:	cdp2	0, 9, cr15, cr11, cr4, {0}
    e3f8:			; <UNDEFINED> instruction: 0xf85b4b6a
    e3fc:	bmi	1a9a410 <mbtowc@plt+0x1a984f8>
    e400:	andvs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    e404:	bls	128478 <mbtowc@plt+0x126560>
    e408:	ldmdavs	r0!, {r0, r8, sp}
    e40c:	ldcl	7, cr15, [r0], {243}	; 0xf3
    e410:	ldmdavs	r1!, {r0, r9, sp}
    e414:			; <UNDEFINED> instruction: 0xf0054640
    e418:	ands	pc, r0, r3, lsr #28
    e41c:			; <UNDEFINED> instruction: 0xf85b4b61
    e420:	bmi	185a434 <mbtowc@plt+0x185851c>
    e424:	andvs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    e428:	bls	e849c <mbtowc@plt+0xe6584>
    e42c:	ldmdavs	r0!, {r0, r8, sp}
    e430:	ldc	7, cr15, [lr], #972	; 0x3cc
    e434:	ldmdavs	r1!, {r0, r9, sp}
    e438:			; <UNDEFINED> instruction: 0xf0054640
    e43c:			; <UNDEFINED> instruction: 0xf04ffe11
    e440:	cmnlt	ip, #4096	; 0x1000
    e444:	stmdaeq	r1, {r0, r2, r8, ip, sp, lr, pc}
    e448:	cmplt	fp, #7012352	; 0x6b0000
    e44c:	svclt	0x00062b5e
    e450:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    e454:	movwcs	r2, #769	; 0x301
    e458:			; <UNDEFINED> instruction: 0xf8989301
    e45c:	stccs	0, cr4, [r0], {-0}
    e460:	stccs	15, cr11, [ip], #-96	; 0xffffffa0
    e464:	addhi	pc, ip, r0
    e468:	strcs	r4, [r0], -r5, asr #12
    e46c:	svclt	0x00082c2d
    e470:			; <UNDEFINED> instruction: 0xf815462e
    e474:	stccs	15, cr4, [r0], {1}
    e478:	stccs	15, cr11, [ip], #-96	; 0xffffffa0
    e47c:	strdlt	sp, [r4, #22]
    e480:	eorvc	r2, fp, r0, lsl #6
    e484:	sbcsle	r4, sp, #168, 10	; 0x2a000000
    e488:	andcs	lr, r0, #21
    e48c:	blls	865d8 <mbtowc@plt+0x846c0>
    e490:	ldrmi	r2, [r1], -r0, lsl #4
    e494:			; <UNDEFINED> instruction: 0xf7ff4640
    e498:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, fp, ip, sp, lr, pc}
    e49c:			; <UNDEFINED> instruction: 0xf04fbf18
    e4a0:	strb	r0, [lr, r1, lsl #20]
    e4a4:			; <UNDEFINED> instruction: 0xf7f39802
    e4a8:			; <UNDEFINED> instruction: 0x4650eaf8
    e4ac:	pop	{r0, r1, r2, ip, sp, pc}
    e4b0:	strmi	r8, [r8, #4080]!	; 0xff0
    e4b4:	mcrcs	2, 0, sp, cr0, cr6, {7}
    e4b8:	adcsmi	sp, r5, #233	; 0xe9
    e4bc:	movwcs	fp, #3980	; 0xf8c
    e4c0:	ldrmi	r2, [r0, #769]!	; 0x301
    e4c4:			; <UNDEFINED> instruction: 0xf043bf28
    e4c8:	blcs	f0d4 <mbtowc@plt+0xd1bc>
    e4cc:			; <UNDEFINED> instruction: 0xf898d194
    e4d0:	bicslt	r7, r7, #0
    e4d4:	bl	ffa4c4a8 <mbtowc@plt+0xffa4a590>
    e4d8:	strbmi	r6, [r3], -r1, lsl #16
    e4dc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e4e0:			; <UNDEFINED> instruction: 0xf831200a
    e4e4:			; <UNDEFINED> instruction: 0xf4122017
    e4e8:	addsle	r6, r7, r0, lsl #30
    e4ec:	blx	1e1b6 <mbtowc@plt+0x1c29e>
    e4f0:			; <UNDEFINED> instruction: 0xf8137909
    e4f4:	svccs	0x00007f01
    e4f8:	adcsmi	fp, r3, #24, 30	; 0x60
    e4fc:	ldclne	3, cr13, [r7], #-964	; 0xfffffc3c
    e500:	mcrcs	8, 0, r7, cr0, cr6, {3}
    e504:	adcmi	fp, pc, #24, 30	; 0x60
    e508:			; <UNDEFINED> instruction: 0xf7f3d2bf
    e50c:	stmdavs	r1, {r1, r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    e510:	andcs	r2, sl, r0, lsl #4
    e514:	andscc	pc, r6, r1, lsr r8	; <UNPREDICTABLE>
    e518:	svcvs	0x0000f413
    e51c:	svcge	0x007ef43f
    e520:	blx	1ddea <mbtowc@plt+0x1bed2>
    e524:			; <UNDEFINED> instruction: 0xf8176202
    e528:	cdpcs	15, 0, cr6, cr0, cr1, {0}
    e52c:	adcmi	fp, pc, #24, 30	; 0x60
    e530:	ldrmi	sp, [r1, #1008]	; 0x3f0
    e534:	blls	84d84 <mbtowc@plt+0x82e6c>
    e538:	andcs	r4, r0, r9, asr #12
    e53c:			; <UNDEFINED> instruction: 0xf824f7ff
    e540:	svclt	0x00182800
    e544:	beq	8a688 <mbtowc@plt+0x88770>
    e548:	ldclne	7, cr14, [r7], #-492	; 0xfffffe14
    e54c:	mcrcs	8, 0, r7, cr0, cr6, {3}
    e550:	adcmi	fp, pc, #24, 30	; 0x60
    e554:			; <UNDEFINED> instruction: 0xf04fbf38
    e558:	bicsle	r0, r6, #0, 18
    e55c:			; <UNDEFINED> instruction: 0xf85b4b11
    e560:	bmi	45a574 <mbtowc@plt+0x45865c>
    e564:	andvs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    e568:	bls	1685dc <mbtowc@plt+0x1666c4>
    e56c:	ldmdavs	r0!, {r0, r8, sp}
    e570:	ldc	7, cr15, [lr], {243}	; 0xf3
    e574:	ldmdavs	r1!, {r0, r9, sp}
    e578:			; <UNDEFINED> instruction: 0xf0054640
    e57c:			; <UNDEFINED> instruction: 0xe75efd71
    e580:	strcs	r4, [r0], -r5, asr #12
    e584:	addsle	r2, r4, r0, lsl #24
    e588:			; <UNDEFINED> instruction: 0xf8882300
    e58c:	strbmi	r3, [r5], -r0
    e590:	svclt	0x0000e758
    e594:	andeq	r1, r2, lr, asr #16
    e598:	andeq	sp, r0, r4, asr sp
    e59c:	andeq	sp, r0, lr, lsl #27
    e5a0:	andeq	sp, r0, r8, ror #26
    e5a4:	andeq	r0, r0, r0, ror #4
    e5a8:	andeq	r0, r0, r8, asr #5
    e5ac:	andeq	sp, r0, lr, ror #25
    e5b0:	strdeq	sp, [r0], -r2
    e5b4:	svcmi	0x00f0e92d
    e5b8:	smlatbls	r5, pc, r0, fp	; <UNPREDICTABLE>
    e5bc:	ldrbge	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    e5c0:			; <UNDEFINED> instruction: 0xf8df44fa
    e5c4:	ldrbtmi	r2, [sl], #-1500	; 0xfffffa24
    e5c8:	ldrbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    e5cc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    e5d0:			; <UNDEFINED> instruction: 0xf04f932d
    e5d4:	andls	r0, sl, r0, lsl #6
    e5d8:	stmdavc	r2, {r3, r4, r6, r8, ip, sp, pc}
    e5dc:	msreq	CPSR_fxc, #-2147483608	; 0x80000028
    e5e0:	svceq	0x00fdf013
    e5e4:	movwcs	fp, #7948	; 0x1f0c
    e5e8:	bcs	171f0 <mbtowc@plt+0x152d8>
    e5ec:	movwcs	fp, #7944	; 0x1f08
    e5f0:			; <UNDEFINED> instruction: 0xf8dfb35b
    e5f4:			; <UNDEFINED> instruction: 0xf85a35b4
    e5f8:	ldmdavs	fp, {r0, r1, ip, sp}
    e5fc:	movwcs	fp, #4499	; 0x1193
    e600:			; <UNDEFINED> instruction: 0xf8df9306
    e604:	ldrbtmi	r2, [sl], #-1448	; 0xfffffa58
    e608:	ldrcc	pc, [r8, #2271]	; 0x8df
    e60c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e610:	subsmi	r9, sl, sp, lsr #22
    e614:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e618:	adcshi	pc, sp, #64	; 0x40
    e61c:	eorlt	r9, pc, r6, lsl #16
    e620:	svchi	0x00f0e8bd
    e624:	strcc	pc, [r8, #2271]	; 0x8df
    e628:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    e62c:	strcs	pc, [r4, #2271]	; 0x8df
    e630:	andeq	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    e634:			; <UNDEFINED> instruction: 0xf8df681b
    e638:	ldrbtmi	r2, [sl], #-1408	; 0xfffffa80
    e63c:	stmdavs	r0, {r0, r8, sp}
    e640:	bl	fedcc614 <mbtowc@plt+0xfedca6fc>
    e644:	movwls	r2, #25345	; 0x6301
    e648:	stmdals	sl, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    e64c:	cdp2	0, 4, cr15, cr6, cr5, {0}
    e650:	stmdacs	r0, {r2, r9, sl, lr}
    e654:	addshi	pc, r2, #0
    e658:			; <UNDEFINED> instruction: 0xf006a910
    e65c:	andls	pc, r6, fp, ror #17
    e660:	blls	53cd68 <mbtowc@plt+0x53ae50>
    e664:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    e668:	svcmi	0x0080f5b3
    e66c:			; <UNDEFINED> instruction: 0xf8dfd05f
    e670:			; <UNDEFINED> instruction: 0xf85a3538
    e674:	ldmdavs	fp, {r0, r1, ip, sp}
    e678:	suble	r2, r2, r0, lsl #22
    e67c:	adcmi	r9, r3, #10240	; 0x2800
    e680:	movwcs	fp, #7940	; 0x1f04
    e684:	adcsle	r9, ip, r6, lsl #6
    e688:			; <UNDEFINED> instruction: 0xf7f34620
    e68c:	movwcs	lr, #6662	; 0x1a06
    e690:	ldr	r9, [r6, r6, lsl #6]!
    e694:	ldrcc	pc, [r0, #-2271]	; 0xfffff721
    e698:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    e69c:	cmplt	fp, fp, lsl r8
    e6a0:	adcmi	r9, r3, #10240	; 0x2800
    e6a4:	movwcs	fp, #7940	; 0x1f04
    e6a8:	adcle	r9, sl, r6, lsl #6
    e6ac:			; <UNDEFINED> instruction: 0xf7f34620
    e6b0:	movwcs	lr, #6644	; 0x19f4
    e6b4:	str	r9, [r4, r6, lsl #6]!
    e6b8:	bl	84c68c <mbtowc@plt+0x84a774>
    e6bc:			; <UNDEFINED> instruction: 0xf8df6806
    e6c0:			; <UNDEFINED> instruction: 0xf85a34f0
    e6c4:			; <UNDEFINED> instruction: 0xf8df3003
    e6c8:			; <UNDEFINED> instruction: 0xf85a24ec
    e6cc:	ldmdavs	fp, {r1, ip, lr}
    e6d0:	strbtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    e6d4:	tstcs	r1, sl, ror r4
    e6d8:			; <UNDEFINED> instruction: 0xf7f36828
    e6dc:	andcs	lr, r0, #108544	; 0x1a800
    e6e0:	strtmi	r6, [r0], -r9, lsr #16
    e6e4:	ldc2	0, cr15, [ip], #20
    e6e8:	ldrtmi	r6, [r0], -sp, lsr #16
    e6ec:	b	feccc6c0 <mbtowc@plt+0xfecca7a8>
    e6f0:			; <UNDEFINED> instruction: 0xf8df4603
    e6f4:	ldrbtmi	r2, [sl], #-1228	; 0xfffffb34
    e6f8:	strtmi	r2, [r8], -r1, lsl #2
    e6fc:	bl	164c6d0 <mbtowc@plt+0x164a7b8>
    e700:			; <UNDEFINED> instruction: 0xf8dfe7ce
    e704:			; <UNDEFINED> instruction: 0xf85a34ac
    e708:			; <UNDEFINED> instruction: 0xf8df3003
    e70c:			; <UNDEFINED> instruction: 0xf85a24a8
    e710:	ldmdavs	fp, {r1, ip, lr}
    e714:	strtcs	pc, [ip], #2271	; 0x8df
    e718:	tstcs	r1, sl, ror r4
    e71c:			; <UNDEFINED> instruction: 0xf7f36828
    e720:	andcs	lr, r1, #72, 22	; 0x12000
    e724:	strtmi	r6, [r0], -r9, lsr #16
    e728:	ldc2	0, cr15, [sl], {5}
    e72c:	ldmib	sp, {r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}^
    e730:	stmib	sp, {r4, r8, r9, sp}^
    e734:			; <UNDEFINED> instruction: 0xf8df2308
    e738:			; <UNDEFINED> instruction: 0xf85a3490
    e73c:	movwcs	r2, #3
    e740:			; <UNDEFINED> instruction: 0xf8df6013
    e744:			; <UNDEFINED> instruction: 0xf85a2488
    e748:	andsvs	r2, r3, r2
    e74c:	strcs	pc, [r0], #2271	; 0x8df
    e750:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    e754:			; <UNDEFINED> instruction: 0x46206013
    e758:			; <UNDEFINED> instruction: 0xf8a4f006
    e75c:	adcmi	r9, r3, #10240	; 0x2800
    e760:	strtls	sp, [fp], #-43	; 0xffffffd5
    e764:	eorls	r2, ip, r0
    e768:	movwls	sl, #6928	; 0x1b10
    e76c:	tstls	r0, r1, lsl #2
    e770:	bge	adffa4 <mbtowc@plt+0xade08c>
    e774:			; <UNDEFINED> instruction: 0xf896f7ff
    e778:			; <UNDEFINED> instruction: 0xf0402800
    e77c:	movwcs	r8, #449	; 0x1c1
    e780:	movwcs	r9, #4907	; 0x132b
    e784:			; <UNDEFINED> instruction: 0xf04f9307
    e788:	ldrbmi	r0, [lr], -r0, lsl #22
    e78c:	strbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    e790:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    e794:			; <UNDEFINED> instruction: 0xf8df930b
    e798:			; <UNDEFINED> instruction: 0xf85a3430
    e79c:	movwls	r3, #49155	; 0xc003
    e7a0:	ldrtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    e7a4:	movwls	r4, #58491	; 0xe47b
    e7a8:	strtcc	pc, [ip], #-2271	; 0xfffff721
    e7ac:	movwls	r4, #54395	; 0xd47b
    e7b0:	strtcc	pc, [r8], #-2271	; 0xfffff721
    e7b4:	movwls	r4, #62587	; 0xf47b
    e7b8:	tstcs	r0, sp, asr #2
    e7bc:			; <UNDEFINED> instruction: 0xf0044620
    e7c0:			; <UNDEFINED> instruction: 0x4604ffd3
    e7c4:	blmi	ffe48700 <mbtowc@plt+0xffe467e8>
    e7c8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    e7cc:	stmdblt	r3!, {r0, r1, r3, r4, fp, sp, lr}
    e7d0:	b	fe54c7a4 <mbtowc@plt+0xfe54a88c>
    e7d4:	stccs	8, cr6, [r2], {4}
    e7d8:	strtmi	sp, [r8], -r3, lsl #2
    e7dc:	ldmdb	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e7e0:	blmi	ffd06ccc <mbtowc@plt+0xffd04db4>
    e7e4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    e7e8:			; <UNDEFINED> instruction: 0xf85a4af2
    e7ec:	ldmdavs	fp, {r1, ip, sp, lr}
    e7f0:	ldrbtmi	r4, [sl], #-2811	; 0xfffff505
    e7f4:	ldmdavs	r8!, {r0, r8, sp}
    e7f8:	b	ff6cc7cc <mbtowc@plt+0xff6ca8b4>
    e7fc:	ldmdavs	r9!, {r9, sp}
    e800:			; <UNDEFINED> instruction: 0xf0054628
    e804:	ldmdavs	pc!, {r0, r2, r3, r5, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    e808:			; <UNDEFINED> instruction: 0xf7f34620
    e80c:	strmi	lr, [r3], -r4, lsr #20
    e810:	ldrbtmi	r4, [sl], #-2804	; 0xfffff50c
    e814:	ldrtmi	r2, [r8], -r1, lsl #2
    e818:	b	ff2cc7ec <mbtowc@plt+0xff2ca8d4>
    e81c:			; <UNDEFINED> instruction: 0xf04fe7dd
    e820:	strcs	r0, [r1, -r2, lsl #23]
    e824:			; <UNDEFINED> instruction: 0x970446b9
    e828:	ldrbmi	lr, [r8], -r1, asr #2
    e82c:	b	1cc800 <mbtowc@plt+0x1ca8e8>
    e830:	cmp	r4, r6, lsl #12
    e834:			; <UNDEFINED> instruction: 0xf85a4bde
    e838:	bmi	ff79a84c <mbtowc@plt+0xff798934>
    e83c:	andeq	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    e840:	ldmdavs	fp, {r8, sl, ip, pc}
    e844:	ldrbtmi	r4, [sl], #-2792	; 0xfffff518
    e848:	stmdavs	r0, {r0, r8, sp}
    e84c:	b	fec4c820 <mbtowc@plt+0xfec4a908>
    e850:			; <UNDEFINED> instruction: 0xf0042001
    e854:	blmi	ff98da0c <mbtowc@plt+0xff98baf4>
    e858:	teq	r8, fp, ror r4
    e85c:	rsbsle	r2, fp, r1, lsl #16
    e860:	blcs	badd14 <mbtowc@plt+0xbabdfc>
    e864:	addshi	pc, r0, r0, asr #32
    e868:	blmi	ff486a48 <mbtowc@plt+0xff484b30>
    e86c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    e870:			; <UNDEFINED> instruction: 0xf85a4ad0
    e874:	ldmdavs	fp, {r1, ip, lr}
    e878:	ldrbtmi	r4, [sl], #-2781	; 0xfffff523
    e87c:	stmdavs	r8!, {r0, r8, sp}
    e880:	b	fe5cc854 <mbtowc@plt+0xfe5ca93c>
    e884:	stmdavs	r9!, {r9, sp}
    e888:			; <UNDEFINED> instruction: 0xf0054610
    e88c:	stmdavs	r9!, {r0, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    e890:			; <UNDEFINED> instruction: 0xf7f3202f
    e894:	movwcs	lr, #6876	; 0x1adc
    e898:	strtmi	r6, [r1], -sl, lsr #16
    e89c:			; <UNDEFINED> instruction: 0xf0054638
    e8a0:	andcs	pc, r1, sp, lsr pc	; <UNPREDICTABLE>
    e8a4:	mcrr2	0, 0, pc, r3, cr4	; <UNPREDICTABLE>
    e8a8:	b	a4c87c <mbtowc@plt+0xa4a964>
    e8ac:	stccs	8, cr6, [r2], {4}
    e8b0:	blmi	fef82a00 <mbtowc@plt+0xfef80ae8>
    e8b4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    e8b8:	blcs	2892c <mbtowc@plt+0x26a14>
    e8bc:	blmi	fef42df4 <mbtowc@plt+0xfef40edc>
    e8c0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    e8c4:			; <UNDEFINED> instruction: 0xf85a4abb
    e8c8:	ldmdavs	fp, {r1, ip, lr}
    e8cc:	ldrbtmi	r4, [sl], #-2761	; 0xfffff537
    e8d0:	stmdavs	r8!, {r0, r8, sp}
    e8d4:	b	1b4c8a8 <mbtowc@plt+0x1b4a990>
    e8d8:	stmdavs	r9!, {r9, sp}
    e8dc:			; <UNDEFINED> instruction: 0xf0054630
    e8e0:	stmdavs	sp!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    e8e4:			; <UNDEFINED> instruction: 0xf7f34620
    e8e8:			; <UNDEFINED> instruction: 0x4603e9b6
    e8ec:	ldrbtmi	r4, [sl], #-2754	; 0xfffff53e
    e8f0:	strtmi	r2, [r8], -r1, lsl #2
    e8f4:	b	174c8c8 <mbtowc@plt+0x174a9b0>
    e8f8:	blls	5469b8 <mbtowc@plt+0x544aa0>
    e8fc:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    e900:	svcmi	0x0020f5b3
    e904:	stmdals	fp!, {r4, r5, r6, ip, lr, pc}
    e908:			; <UNDEFINED> instruction: 0xf7f3b118
    e90c:	movwcs	lr, #2246	; 0x8c6
    e910:	tstcs	r0, fp, lsr #6
    e914:			; <UNDEFINED> instruction: 0xf0044630
    e918:	eorls	pc, fp, r7, lsr #30
    e91c:			; <UNDEFINED> instruction: 0xf4039b14
    e920:	bls	15f6e8 <mbtowc@plt+0x15d7d0>
    e924:	svcmi	0x0080f5b3
    e928:	movwcs	fp, #3860	; 0xf14
    e92c:	bcs	17538 <mbtowc@plt+0x15620>
    e930:	movwcs	fp, #3848	; 0xf08
    e934:			; <UNDEFINED> instruction: 0xf0402b00
    e938:	blge	42eb60 <mbtowc@plt+0x42cc48>
    e93c:	tstcs	r1, r1, lsl #6
    e940:	strmi	r9, [fp], -r0, lsl #2
    e944:	andcs	sl, r0, fp, lsr #20
    e948:			; <UNDEFINED> instruction: 0xffacf7fe
    e94c:	movwcs	fp, #2336	; 0x920
    e950:	blls	1f3604 <mbtowc@plt+0x1f16ec>
    e954:	movwls	r3, #29441	; 0x7301
    e958:			; <UNDEFINED> instruction: 0xf7f34640
    e95c:	strmi	lr, [r5], -ip, ror #20
    e960:	rsbsle	r2, r5, r0, lsl #16
    e964:	movwcs	lr, #2517	; 0x9d5
    e968:	rscsle	r4, r5, r3, lsl r3
    e96c:	ldreq	pc, [r3, -r5, lsl #2]
    e970:			; <UNDEFINED> instruction: 0xf7f34638
    e974:			; <UNDEFINED> instruction: 0x4604e9b2
    e978:	rscle	r2, sp, r0, lsl #16
    e97c:	stmdale	r3, {r1, fp, sp}
    e980:	blcs	badd34 <mbtowc@plt+0xbabe1c>
    e984:	svcge	0x006af43f
    e988:	bl	fe8f55a0 <mbtowc@plt+0xfe8f3688>
    e98c:	strtmi	r0, [r3], #-779	; 0xfffffcf5
    e990:	vstrle	d2, [r8, #-0]
    e994:			; <UNDEFINED> instruction: 0x4659449b
    e998:			; <UNDEFINED> instruction: 0xf7f34630
    e99c:			; <UNDEFINED> instruction: 0x4606e8de
    e9a0:			; <UNDEFINED> instruction: 0xf43f2800
    e9a4:	strtmi	sl, [r2], -r2, ror #30
    e9a8:	bl	1a0294 <mbtowc@plt+0x19e37c>
    e9ac:			; <UNDEFINED> instruction: 0xf7f30009
    e9b0:	ldrtmi	lr, [r4], #-2530	; 0xfffff61e
    e9b4:			; <UNDEFINED> instruction: 0xf8042300
    e9b8:	ldmdbge	r0, {r0, r3, ip, sp}
    e9bc:			; <UNDEFINED> instruction: 0xf0054630
    e9c0:	stmdacs	r0, {r0, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    e9c4:	svcge	0x0070f47f
    e9c8:			; <UNDEFINED> instruction: 0xf85a4b8c
    e9cc:	ldmdavs	r9, {r0, r1, ip, sp}
    e9d0:	svceq	0x0001f011
    e9d4:	ldmib	sp, {r0, r4, r7, r8, ip, lr, pc}^
    e9d8:	ldmib	sp, {r4, r8, r9, sp}^
    e9dc:	adcmi	r4, fp, #8, 10	; 0x2000000
    e9e0:	adcmi	fp, r2, #8, 30
    e9e4:	ldr	sp, [r7, r9, lsl #1]!
    e9e8:	svceq	0x0002f011
    e9ec:	ldmdbge	r0, {r2, r4, r5, r7, ip, lr, pc}
    e9f0:			; <UNDEFINED> instruction: 0xf0054630
    e9f4:	stmdacs	r0, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    e9f8:			; <UNDEFINED> instruction: 0xf7f3d085
    e9fc:	stmdavs	r4, {r7, r8, fp, sp, lr, pc}
    ea00:	adcle	r2, r9, r2, lsl #24
    ea04:			; <UNDEFINED> instruction: 0xf85a4b68
    ea08:	ldmdavs	fp, {r0, r1, ip, sp}
    ea0c:			; <UNDEFINED> instruction: 0xd1a32b00
    ea10:			; <UNDEFINED> instruction: 0xf85a4b67
    ea14:	bmi	19daa28 <mbtowc@plt+0x19d8b10>
    ea18:	andpl	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    ea1c:	bls	3e8a90 <mbtowc@plt+0x3e6b78>
    ea20:	stmdavs	r8!, {r0, r8, sp}
    ea24:	stmib	r4, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ea28:	stmdavs	r9!, {r9, sp}
    ea2c:			; <UNDEFINED> instruction: 0xf0054630
    ea30:	stmdavs	sp!, {r0, r1, r2, r4, r8, r9, fp, ip, sp, lr, pc}
    ea34:			; <UNDEFINED> instruction: 0xf7f34620
    ea38:	strmi	lr, [r3], -lr, lsl #18
    ea3c:	ldrbtmi	r4, [sl], #-2672	; 0xfffff590
    ea40:	strtmi	r2, [r8], -r1, lsl #2
    ea44:	ldmib	r4!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ea48:			; <UNDEFINED> instruction: 0xf005e786
    ea4c:	ldrb	pc, [r4, -fp, lsr #30]!	; <UNPREDICTABLE>
    ea50:			; <UNDEFINED> instruction: 0xf7f34640
    ea54:	blls	3093b4 <mbtowc@plt+0x30749c>
    ea58:	stmdals	ip, {r1, r3, r4, fp, sp, lr}
    ea5c:	blcc	68a70 <mbtowc@plt+0x66b58>
    ea60:	blcs	26a74 <mbtowc@plt+0x24b5c>
    ea64:	bl	c57a8 <mbtowc@plt+0xc3890>
    ea68:			; <UNDEFINED> instruction: 0xf8520183
    ea6c:	stccs	0, cr5, [r0, #-140]	; 0xffffff74
    ea70:	movwcs	sp, #244	; 0xf4
    ea74:	strtmi	r6, [r8], -fp
    ea78:	stmia	r8, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ea7c:	stmdacs	r0, {r7, r9, sl, lr}
    ea80:	mcrge	4, 5, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
    ea84:			; <UNDEFINED> instruction: 0xf7f34628
    ea88:	strmi	lr, [r4], -r8, lsr #18
    ea8c:	rsbsle	r2, r8, r0, lsl #16
    ea90:			; <UNDEFINED> instruction: 0xf813182b
    ea94:	svccc	0x002f7c01
    ea98:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    ea9c:	bl	1f46b4 <mbtowc@plt+0x1f279c>
    eaa0:			; <UNDEFINED> instruction: 0xf1090900
    eaa4:	ldrbmi	r0, [fp, #-897]	; 0xfffffc7f
    eaa8:	ldrmi	fp, [fp], r8, asr #31
    eaac:	cdpcs	13, 0, cr13, cr0, cr10, {0}
    eab0:	mrcge	4, 5, APSR_nzcv, cr11, cr15, {1}
    eab4:			; <UNDEFINED> instruction: 0x46304659
    eab8:	stmda	lr, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    eabc:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
    eac0:	mrcge	4, 5, APSR_nzcv, cr8, cr15, {1}
    eac4:			; <UNDEFINED> instruction: 0xf47f2f00
    eac8:	blmi	13ba5e8 <mbtowc@plt+0x13b86d0>
    eacc:	movwls	r4, #9339	; 0x247b
    ead0:	blls	373edc <mbtowc@plt+0x371fc4>
    ead4:			; <UNDEFINED> instruction: 0xf04f9300
    ead8:	andcs	r3, r1, #-67108861	; 0xfc000003
    eadc:			; <UNDEFINED> instruction: 0x46304659
    eae0:	b	54cab4 <mbtowc@plt+0x54ab9c>
    eae4:			; <UNDEFINED> instruction: 0xf7f24628
    eae8:			; <UNDEFINED> instruction: 0x4640efd8
    eaec:	stmib	r2!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    eaf0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    eaf4:	strcc	sp, [r1], #-172	; 0xffffff54
    eaf8:	strtmi	r9, [r3], #-2820	; 0xfffff4fc
    eafc:	ldr	r9, [r1, -r4, lsl #6]!
    eb00:	movwls	r9, #31494	; 0x7b06
    eb04:	stmdals	fp!, {r0, r1, r2, r3, r4, r5, r9, sl, sp, lr, pc}
    eb08:	svclt	0x00184286
    eb0c:	tstle	fp, r0, lsl #16
    eb10:			; <UNDEFINED> instruction: 0x4630b116
    eb14:	svc	0x00c0f7f2
    eb18:			; <UNDEFINED> instruction: 0xf85a4b2d
    eb1c:	ldmdavs	r8, {r0, r1, ip, sp}
    eb20:			; <UNDEFINED> instruction: 0xf7f2b130
    eb24:	blmi	acaa14 <mbtowc@plt+0xac8afc>
    eb28:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    eb2c:	andsvs	r2, sl, r0, lsl #4
    eb30:	blcs	35754 <mbtowc@plt+0x3383c>
    eb34:	cfstrdge	mvd15, [r5, #-508]!	; 0xfffffe04
    eb38:			; <UNDEFINED> instruction: 0xf85a4b1b
    eb3c:	ldmdavs	fp, {r0, r1, ip, sp}
    eb40:	movwcs	fp, #4411	; 0x113b
    eb44:	ldrb	r9, [ip, #-774]	; 0xfffffcfa
    eb48:	svc	0x00a6f7f2
    eb4c:			; <UNDEFINED> instruction: 0x932b2300
    eb50:	blmi	608ad0 <mbtowc@plt+0x606bb8>
    eb54:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    eb58:			; <UNDEFINED> instruction: 0xf85a4a16
    eb5c:	ldmdavs	fp, {r1, lr}
    eb60:	ldrbtmi	r4, [sl], #-2601	; 0xfffff5d7
    eb64:	stmdavs	r0!, {r0, r8, sp}
    eb68:	stmdb	r2!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    eb6c:	stmdavs	r1!, {r0, r9, sp}
    eb70:			; <UNDEFINED> instruction: 0xf005980a
    eb74:	movwcs	pc, #6773	; 0x1a75	; <UNPREDICTABLE>
    eb78:	strb	r9, [r2, #-774]	; 0xfffffcfa
    eb7c:	movwls	r2, #25345	; 0x6301
    eb80:			; <UNDEFINED> instruction: 0xf1bbe53f
    eb84:			; <UNDEFINED> instruction: 0xf77f0f81
    eb88:			; <UNDEFINED> instruction: 0xf04fae4a
    eb8c:			; <UNDEFINED> instruction: 0xf8cd0901
    eb90:	blls	3b2bd8 <mbtowc@plt+0x3b0cc0>
    eb94:			; <UNDEFINED> instruction: 0xf7f2e79b
    eb98:	svclt	0x0000efd4
    eb9c:	strdeq	r1, [r2], -r8
    eba0:	strdeq	r1, [r2], -r2
    eba4:	andeq	r0, r0, r4, lsr r2
    eba8:	muleq	r0, r8, r2
    ebac:			; <UNDEFINED> instruction: 0x000215b2
    ebb0:	andeq	r0, r0, r0, ror #4
    ebb4:	andeq	r0, r0, r8, asr #5
    ebb8:	andeq	sp, r0, sl, lsl fp
    ebbc:	andeq	sp, r0, ip, lsr #21
    ebc0:	andeq	ip, r0, lr, asr r2
    ebc4:	andeq	sp, r0, r4, lsl #21
    ebc8:	andeq	r0, r0, r8, ror r2
    ebcc:	andeq	r0, r0, r8, lsl #5
    ebd0:	andeq	r0, r0, ip, lsl r4
    ebd4:	andeq	fp, r0, r4, lsl #25
    ebd8:	andeq	pc, r0, ip, ror #30
    ebdc:	andeq	sp, r0, ip, asr #19
    ebe0:	andeq	sp, r0, sl, asr #19
    ebe4:	andeq	ip, r0, r2, asr #2
    ebe8:	muleq	r0, r2, r9
    ebec:	ldrdeq	fp, [r0], -r0
    ebf0:	muleq	r0, r2, r9
    ebf4:	andeq	sp, r0, r2, asr r9
    ebf8:	andeq	ip, r0, r6, rrx
    ebfc:	andeq	r0, r0, r4, lsr #7
    ec00:	strdeq	sp, [r0], -lr
    ec04:	andeq	lr, r0, r8, asr #32
    ec08:	andeq	sp, r0, lr, ror #13
    ec0c:	svcmi	0x00f0e92d
    ec10:	strmi	fp, [r3], sp, lsl #1
    ec14:	msrls	CPSR_fs, #14614528	; 0xdf0000
    ec18:	strdls	r4, [r3, -r9]
    ec1c:	stmdacs	r0, {r0, r5, r8, r9, ip, sp, pc}
    ec20:	stmdacs	r1, {r0, r1, r3, r4, r5, ip, lr, pc}
    ec24:	addhi	pc, r3, r0, asr #32
    ec28:			; <UNDEFINED> instruction: 0xf8594bc7
    ec2c:	ldmdavs	fp, {r0, r1, ip, sp}
    ec30:	blmi	ff1b385c <mbtowc@plt+0xff1b1944>
    ec34:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    ec38:	ldrdge	pc, [r0], -r3
    ec3c:			; <UNDEFINED> instruction: 0xf8594bc4
    ec40:	ldmdavs	fp, {r0, r1, ip, sp}
    ec44:	blmi	ff0f3874 <mbtowc@plt+0xff0f195c>
    ec48:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    ec4c:	movwls	r6, #47131	; 0xb81b
    ec50:			; <UNDEFINED> instruction: 0xf8594bc1
    ec54:	ldmdavs	fp, {r0, r1, ip, sp}
    ec58:	blls	f3874 <mbtowc@plt+0xf195c>
    ec5c:	blcs	2ccd0 <mbtowc@plt+0x2adb8>
    ec60:	movwcs	sp, #311	; 0x137
    ec64:	cmp	sp, r2, lsl #6
    ec68:			; <UNDEFINED> instruction: 0xf8594bbc
    ec6c:	ldmdavs	r8, {r0, r1, ip, sp}
    ec70:			; <UNDEFINED> instruction: 0xf8594bbb
    ec74:	ldmdavs	fp, {r0, r1, ip, sp}
    ec78:	svceq	0x0000f1bb
    ec7c:	bmi	fee82cac <mbtowc@plt+0xfee80d94>
    ec80:	andls	r4, r0, #2046820352	; 0x7a000000
    ec84:	ldrbtmi	r4, [sl], #-2744	; 0xfffff548
    ec88:			; <UNDEFINED> instruction: 0xf7f32101
    ec8c:	movwcs	lr, #6290	; 0x1892
    ec90:	adds	r9, pc, r2, lsl #6
    ec94:	ldrbtmi	r4, [sl], #-2741	; 0xfffff54b
    ec98:	blmi	fed88c6c <mbtowc@plt+0xfed86d54>
    ec9c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    eca0:	movwls	r6, #38939	; 0x981b
    eca4:			; <UNDEFINED> instruction: 0xf8594bb3
    eca8:			; <UNDEFINED> instruction: 0xf8d33003
    ecac:	blmi	fecb6cb4 <mbtowc@plt+0xfecb4d9c>
    ecb0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    ecb4:	movwls	r6, #43035	; 0xa81b
    ecb8:			; <UNDEFINED> instruction: 0xf8594bb0
    ecbc:	ldmdavs	fp, {r0, r1, ip, sp}
    ecc0:	blmi	febf38f4 <mbtowc@plt+0xfebf19dc>
    ecc4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    ecc8:	movwls	r6, #22555	; 0x581b
    eccc:	ldmdavc	fp, {r0, r1, r8, r9, fp, ip, pc}
    ecd0:	blmi	feb3b324 <mbtowc@plt+0xfeb3940c>
    ecd4:	bmi	feb1fec8 <mbtowc@plt+0xfeb1dfb0>
    ecd8:			; <UNDEFINED> instruction: 0xf1bb447a
    ecdc:	svclt	0x00180f00
    ece0:	movwls	r4, #30227	; 0x7613
    ece4:	movwcs	r9, #3587	; 0xe03
    ece8:	movwls	r9, #17154	; 0x4302
    ecec:	ldrbtmi	r4, [fp], #-2983	; 0xfffff459
    ecf0:			; <UNDEFINED> instruction: 0xf8cd9308
    ecf4:	adds	fp, pc, r8, lsl r0	; <UNPREDICTABLE>
    ecf8:	blmi	fe773908 <mbtowc@plt+0xfe7719f0>
    ecfc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    ed00:	andsvs	r9, sl, r9, lsl #20
    ed04:			; <UNDEFINED> instruction: 0xf8594b9b
    ed08:			; <UNDEFINED> instruction: 0xf8c33003
    ed0c:	blmi	fe6b6d14 <mbtowc@plt+0xfe6b4dfc>
    ed10:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    ed14:	andsvs	r9, sl, sl, lsl #20
    ed18:			; <UNDEFINED> instruction: 0xf8594b98
    ed1c:	bls	2dad30 <mbtowc@plt+0x2d8e18>
    ed20:	blmi	fe5e6d90 <mbtowc@plt+0xfe5e4e78>
    ed24:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    ed28:	andsvs	r9, sl, r5, lsl #20
    ed2c:	blmi	fe346e7c <mbtowc@plt+0xfe344f64>
    ed30:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    ed34:			; <UNDEFINED> instruction: 0xf8594a89
    ed38:	ldmdavs	fp, {r1, lr}
    ed3c:	ldrbtmi	r4, [sl], #-2708	; 0xfffff56c
    ed40:	stmdavs	r0!, {r0, r8, sp}
    ed44:	ldmda	r4!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ed48:	stmdavs	r1!, {r9, sp}
    ed4c:			; <UNDEFINED> instruction: 0xf0059803
    ed50:	ldrbmi	pc, [fp], -r7, lsl #19	; <UNPREDICTABLE>
    ed54:	ldrbtmi	r4, [sl], #-2703	; 0xfffff571
    ed58:	stmdavs	r0!, {r0, r8, sp}
    ed5c:	stmda	r8!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ed60:			; <UNDEFINED> instruction: 0xf0042001
    ed64:			; <UNDEFINED> instruction: 0xf7f2f9e4
    ed68:	stmdavs	r3, {r5, r7, r8, r9, sl, fp, sp, lr, pc}
    ed6c:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    ed70:	svcvs	0x0000f413
    ed74:	blx	242dba <mbtowc@plt+0x240ea2>
    ed78:	cfldr32cc	mvfx4, [r0, #-20]!	; 0xffffffec
    ed7c:	svcmi	0x0001f816
    ed80:	stccs	6, cr4, [r0], {59}	; 0x3b
    ed84:	stccs	15, cr11, [ip], #-96	; 0xffffffa0
    ed88:	blcs	42e3c <mbtowc@plt+0x40f24>
    ed8c:	ldfcsp	f5, [lr], {235}	; 0xeb
    ed90:	ldrtmi	sp, [fp], r9, ror #3
    ed94:			; <UNDEFINED> instruction: 0xf8dde7f2
    ed98:	blmi	1c3ae00 <mbtowc@plt+0x1c38ee8>
    ed9c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    eda0:	blmi	1be8e08 <mbtowc@plt+0x1be6ef0>
    eda4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    eda8:			; <UNDEFINED> instruction: 0xf1bb681b
    edac:	andsle	r0, r5, r0, lsl #30
    edb0:	ldrbtmi	r4, [sl], #-2681	; 0xfffff587
    edb4:	bmi	1e735bc <mbtowc@plt+0x1e716a4>
    edb8:	tstcs	r1, sl, ror r4
    edbc:	svc	0x00f8f7f2
    edc0:			; <UNDEFINED> instruction: 0xf8594b66
    edc4:	andcs	r3, r1, #3
    edc8:	stmdals	r3, {r0, r3, r4, fp, sp, lr}
    edcc:			; <UNDEFINED> instruction: 0xf948f005
    edd0:	movwls	r2, #8961	; 0x2301
    edd4:	andlt	r9, sp, r2, lsl #16
    edd8:	svchi	0x00f0e8bd
    eddc:	ldrbtmi	r4, [sl], #-2672	; 0xfffff590
    ede0:	smlattlt	r4, r8, r7, lr
    ede4:			; <UNDEFINED> instruction: 0xf1ba3601
    ede8:	ldcle	15, cr0, [r8, #-0]
    edec:	movwcc	r9, #35589	; 0x8b05
    edf0:	strmi	r2, [r2], -r0
    edf4:	and	r2, r4, r1, lsl #8
    edf8:	andcc	r4, r1, #32, 12	; 0x2000000
    edfc:	ldrbmi	r3, [r2, #-780]	; 0xfffffcf4
    ee00:			; <UNDEFINED> instruction: 0xf853d02b
    ee04:	adcmi	r1, r9, #8, 24	; 0x800
    ee08:	ldmdavs	r9, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    ee0c:	rscsle	r4, r3, r9, asr r5
    ee10:			; <UNDEFINED> instruction: 0xf8594b53
    ee14:	ldmdavs	fp, {r0, r1, ip, sp}
    ee18:			; <UNDEFINED> instruction: 0xf8594a50
    ee1c:	ldmdavs	r0, {r1, sp}
    ee20:	bls	1f422c <mbtowc@plt+0x1f2314>
    ee24:	bls	23362c <mbtowc@plt+0x231714>
    ee28:			; <UNDEFINED> instruction: 0xf7f22101
    ee2c:	movwcs	lr, #8130	; 0x1fc2
    ee30:	ldmdavc	r3!, {r1, r8, r9, ip, pc}
    ee34:	subsle	r2, pc, r0, lsl #22
    ee38:	stccs	8, cr7, [r0], {52}	; 0x34
    ee3c:	stccs	15, cr11, [ip], #-96	; 0xffffffa0
    ee40:			; <UNDEFINED> instruction: 0xf04fbf04
    ee44:	vstrls	d0, [r4, #-0]
    ee48:			; <UNDEFINED> instruction: 0xf04fd0cb
    ee4c:	blls	111a54 <mbtowc@plt+0x10fb3c>
    ee50:			; <UNDEFINED> instruction: 0xf04f461d
    ee54:	strcs	r0, [r1, -sl, lsl #16]
    ee58:	stmdacs	r0, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    ee5c:	blls	283608 <mbtowc@plt+0x2816f0>
    ee60:	cfstr32le	mvfx4, [sp], {83}	; 0x53
    ee64:	movwls	r3, #37642	; 0x930a
    ee68:	mvnlt	r9, r5, lsl #22
    ee6c:	blls	2572a4 <mbtowc@plt+0x25538c>
    ee70:			; <UNDEFINED> instruction: 0xf103fb01
    ee74:			; <UNDEFINED> instruction: 0xf7f29805
    ee78:	andls	lr, r5, r0, ror lr
    ee7c:	bicslt	r9, r3, r5, lsl #22
    ee80:	blx	d7aba <mbtowc@plt+0xd5ba2>
    ee84:	stmdbls	r5, {r1, r3, r8, r9, ip, sp, lr, pc}
    ee88:	andcs	r1, r0, sl, asr #17
    ee8c:	sbcpl	r6, sp, r0, asr r0
    ee90:	beq	8b2c0 <mbtowc@plt+0x893a8>
    ee94:	andlt	pc, r8, r2, asr #17
    ee98:	svceq	0x0000f1bb
    ee9c:	blls	302f44 <mbtowc@plt+0x30102c>
    eea0:	movwls	r3, #45825	; 0xb301
    eea4:	andcs	lr, ip, r5, asr #15
    eea8:	blx	35ad6 <mbtowc@plt+0x33bbe>
    eeac:			; <UNDEFINED> instruction: 0xf7f2f003
    eeb0:	andls	lr, r5, r6, asr #29
    eeb4:			; <UNDEFINED> instruction: 0xf8dde7e2
    eeb8:	blmi	a3af20 <mbtowc@plt+0xa39008>
    eebc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    eec0:	blmi	9e8f28 <mbtowc@plt+0x9e7010>
    eec4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    eec8:			; <UNDEFINED> instruction: 0xf1bb681b
    eecc:	andle	r0, ip, r0, lsl #30
    eed0:	ldrbtmi	r4, [sl], #-2612	; 0xfffff5cc
    eed4:	bls	2736e0 <mbtowc@plt+0x2717c8>
    eed8:	bmi	cf36e0 <mbtowc@plt+0xcf17c8>
    eedc:	tstcs	r1, sl, ror r4
    eee0:	svc	0x0066f7f2
    eee4:			; <UNDEFINED> instruction: 0xf0042001
    eee8:	bmi	c4d378 <mbtowc@plt+0xc4b460>
    eeec:			; <UNDEFINED> instruction: 0xe7f1447a
    eef0:	movwcc	r9, #6922	; 0x1b0a
    eef4:	ldr	r9, [ip, sl, lsl #6]
    eef8:			; <UNDEFINED> instruction: 0xb018f8dd
    eefc:	svceq	0x0000f1bb
    ef00:	mrcge	4, 7, APSR_nzcv, cr11, cr15, {1}
    ef04:			; <UNDEFINED> instruction: 0xf8594b10
    ef08:	bls	25af1c <mbtowc@plt+0x259004>
    ef0c:	blmi	a26f7c <mbtowc@plt+0xa25064>
    ef10:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    ef14:	andge	pc, r0, r3, asr #17
    ef18:			; <UNDEFINED> instruction: 0xf8594b0c
    ef1c:			; <UNDEFINED> instruction: 0xf8c33003
    ef20:	blmi	2f6f28 <mbtowc@plt+0x2f5010>
    ef24:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    ef28:	andsvs	r9, sl, sl, lsl #20
    ef2c:			; <UNDEFINED> instruction: 0xf8594b09
    ef30:	bls	2daf44 <mbtowc@plt+0x2d902c>
    ef34:	blmi	226fa4 <mbtowc@plt+0x22508c>
    ef38:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    ef3c:	andsvs	r9, sl, r5, lsl #20
    ef40:	svclt	0x0000e748
    ef44:	andeq	r0, r2, r0, lsr #31
    ef48:	andeq	r0, r0, r8, ror #3
    ef4c:	andeq	r0, r0, r0, lsl #6
    ef50:	andeq	r0, r0, r4, lsr #4
    ef54:	andeq	r0, r0, r8, asr r3
    ef58:	andeq	r0, r0, r0, lsr #7
    ef5c:	andeq	r0, r0, r8, asr #5
    ef60:	andeq	r0, r0, r0, ror #4
    ef64:	muleq	r0, r4, lr
    ef68:	strdeq	sp, [r0], -lr
    ef6c:	andeq	sp, r0, r6, ror #11
    ef70:	andeq	r0, r0, r4, asr r3
    ef74:	strdeq	r0, [r0], -ip
    ef78:	andeq	r0, r0, ip, ror #3
    ef7c:	andeq	r0, r0, r4, lsr #6
    ef80:	andeq	r0, r0, r0, lsl r2
    ef84:	ldrdeq	ip, [r0], -r8
    ef88:	andeq	sp, r0, ip, lsr lr
    ef8c:	strdeq	sp, [r0], -sl
    ef90:	andeq	sp, r0, r6, ror #10
    ef94:	andeq	sp, r0, lr, asr r5
    ef98:	andeq	sp, r0, r2, ror #26
    ef9c:	andeq	sp, r0, r4, lsl r5
    efa0:	muleq	r0, lr, r4
    efa4:	andeq	sp, r0, r2, asr #24
    efa8:	andeq	sp, r0, ip, lsr r4
    efac:	muleq	r0, r0, r3
    efb0:	andeq	r0, r0, r4, asr r2
    efb4:	svcmi	0x00f0e92d
    efb8:			; <UNDEFINED> instruction: 0xf8dfb0a7
    efbc:	ldrbtmi	r7, [pc], #-2688	; efc4 <mbtowc@plt+0xd0ac>
    efc0:	bcs	1f4d344 <mbtowc@plt+0x1f4b42c>
    efc4:			; <UNDEFINED> instruction: 0xf8df447a
    efc8:	ldmpl	r3, {r2, r3, r4, r5, r6, r9, fp, ip, sp}^
    efcc:			; <UNDEFINED> instruction: 0x9325681b
    efd0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    efd4:	movlt	r9, r4
    efd8:	tstcs	r0, ip, lsr #4
    efdc:			; <UNDEFINED> instruction: 0xf7f2a80f
    efe0:	blls	14aae0 <mbtowc@plt+0x148bc8>
    efe4:			; <UNDEFINED> instruction: 0xf003781b
    efe8:	bcs	d0fbe4 <mbtowc@plt+0xd0dccc>
    efec:	blcs	d434ec <mbtowc@plt+0xd415d4>
    eff0:	strhi	pc, [r3, #-0]
    eff4:	ldmdavc	r3, {r2, r9, fp, ip, pc}^
    eff8:	blcs	16158 <mbtowc@plt+0x14240>
    effc:	andcs	sp, r6, #-2147483620	; 0x8000001c
    f000:			; <UNDEFINED> instruction: 0xf8dfe010
    f004:	ldmpl	fp!, {r2, r6, r9, fp, ip, sp}^
    f008:	bcs	104d38c <mbtowc@plt+0x104b474>
    f00c:	ldmdavs	fp, {r3, r4, r5, r7, fp, ip, lr}
    f010:	bcs	f4d394 <mbtowc@plt+0xf4b47c>
    f014:	tstcs	r1, sl, ror r4
    f018:			; <UNDEFINED> instruction: 0xf7f26800
    f01c:	andcs	lr, r1, sl, asr #29
    f020:	andcs	lr, r4, #1073741840	; 0x40000010
    f024:	bcc	b4d3a8 <mbtowc@plt+0xb4b490>
    f028:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    f02c:			; <UNDEFINED> instruction: 0xf8dfb948
    f030:	ldmpl	fp!, {r2, r5, r9, fp, ip, sp}^
    f034:	andsvs	r2, r9, r1, lsl #2
    f038:	bcc	74d3bc <mbtowc@plt+0x74b4a4>
    f03c:			; <UNDEFINED> instruction: 0x601a58fb
    f040:			; <UNDEFINED> instruction: 0xf8dfe131
    f044:	ldmpl	fp!, {r2, r4, r9, fp, ip, sp}^
    f048:	cmplt	r0, r8, lsl r8
    f04c:	svclt	0x00084290
    f050:			; <UNDEFINED> instruction: 0xf0002000
    f054:			; <UNDEFINED> instruction: 0xf8df8128
    f058:	ldmpl	fp!, {r9, fp, ip, sp}^
    f05c:	andsvs	r2, r8, r0
    f060:			; <UNDEFINED> instruction: 0xf8dfe121
    f064:	ldmpl	fp!, {r2, r4, r5, r6, r7, r8, fp, ip, sp}^
    f068:	tst	ip, sl, lsl r0
    f06c:	stmibcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    f070:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    f074:	cdpls	3, 0, cr9, cr4, cr9, {0}
    f078:			; <UNDEFINED> instruction: 0xf8dfb153
    f07c:	ldmpl	fp!, {r2, r3, r4, r6, r7, r8, fp, ip, sp}^
    f080:	movwls	r6, #38939	; 0x981b
    f084:	eorle	r2, r9, r4, lsl #22
    f088:	svclt	0x00182b06
    f08c:	eorle	r9, r8, r4, lsl #28
    f090:			; <UNDEFINED> instruction: 0xf0037833
    f094:	blcs	e8fb98 <mbtowc@plt+0xe8dc80>
    f098:	bcs	3ed00 <mbtowc@plt+0x3cde8>
    f09c:	ldmdavc	r3!, {r0, r1, r2, r5, r8, ip, lr, pc}
    f0a0:			; <UNDEFINED> instruction: 0xf0402b40
    f0a4:	ldmdavc	r3!, {r0, r2, r7, r8, pc}^
    f0a8:	svclt	0x00182b3a
    f0ac:			; <UNDEFINED> instruction: 0xf0002b00
    f0b0:			; <UNDEFINED> instruction: 0xf1a38493
    f0b4:	sbcslt	r0, r2, #48, 4
    f0b8:	vpmax.s8	d2, d0, d9
    f0bc:	cfldrsne	mvf8, [r0], #412	; 0x19c
    f0c0:	tstls	sl, #48, 22	; 0xc000
    f0c4:	blcs	2d398 <mbtowc@plt+0x2b480>
    f0c8:	blcs	ebed30 <mbtowc@plt+0xebce18>
    f0cc:	mrshi	pc, (UNDEF: 2)	; <UNPREDICTABLE>
    f0d0:	ldrmi	r2, [r4], -r0, lsl #4
    f0d4:			; <UNDEFINED> instruction: 0xf04f250a
    f0d8:	strd	r3, [r8], pc	; <UNPREDICTABLE>
    f0dc:			; <UNDEFINED> instruction: 0xf0009e04
    f0e0:	mcrls	12, 0, fp, cr4, cr2, {4}
    f0e4:	tstls	r1, #671088640	; 0x28000000
    f0e8:	movwls	r2, #37638	; 0x9306
    f0ec:			; <UNDEFINED> instruction: 0x4634e7d0
    f0f0:	svccc	0x0001f814
    f0f4:	adcseq	pc, pc, #3
    f0f8:	svclt	0x00182b3a
    f0fc:	mvnsle	r2, r0, lsl #20
    f100:	svclt	0x00081ba1
    f104:	sbcle	r4, sl, r6, lsr #12
    f108:	andls	r2, r2, #0, 4
    f10c:	mvnscc	pc, #79	; 0x4f
    f110:	andls	r9, r0, #67108864	; 0x4000000
    f114:			; <UNDEFINED> instruction: 0xf0044630
    f118:			; <UNDEFINED> instruction: 0x4605fe35
    f11c:	lslslt	r9, r0, r0
    f120:	ldmdbne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    f124:			; <UNDEFINED> instruction: 0xf7f24479
    f128:	bllt	84a5f0 <mbtowc@plt+0x8486d8>
    f12c:	strtmi	r7, [r6], -fp, lsr #16
    f130:	adcsle	r2, r4, r0, lsl #22
    f134:	subeq	pc, r1, #-1073741784	; 0xc0000028
    f138:	bcs	67bc88 <mbtowc@plt+0x679d70>
    f13c:			; <UNDEFINED> instruction: 0x3320bf9c
    f140:			; <UNDEFINED> instruction: 0xf815702b
    f144:	blcs	1ed50 <mbtowc@plt+0x1ce38>
    f148:			; <UNDEFINED> instruction: 0x4626d1f4
    f14c:			; <UNDEFINED> instruction: 0xf8dfe7a7
    f150:	ldmpl	fp!, {r3, r4, r5, r6, r7, fp, ip, sp}^
    f154:	ldmcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    f158:	ldmdavs	fp, {r2, r3, r4, r5, r7, fp, ip, lr}
    f15c:	stmdbcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    f160:	tstcs	r1, sl, ror r4
    f164:			; <UNDEFINED> instruction: 0xf7f26820
    f168:	andcs	lr, r1, #36, 28	; 0x240
    f16c:	stmdals	r4, {r0, r5, fp, sp, lr}
    f170:			; <UNDEFINED> instruction: 0xff76f004
    f174:			; <UNDEFINED> instruction: 0xf8dfe082
    f178:	ldrbtmi	r1, [r9], #-2284	; 0xfffff714
    f17c:			; <UNDEFINED> instruction: 0xf7f24628
    f180:	stmdacs	r0, {r2, r8, sl, fp, sp, lr, pc}
    f184:			; <UNDEFINED> instruction: 0xf8dfd0d2
    f188:	ldrbtmi	r1, [r9], #-2272	; 0xfffff720
    f18c:			; <UNDEFINED> instruction: 0xf7f24628
    f190:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    f194:			; <UNDEFINED> instruction: 0xf8dfd0ca
    f198:	ldmpl	fp!, {r4, r5, r7, fp, ip, sp}^
    f19c:			; <UNDEFINED> instruction: 0xf8df681b
    f1a0:	ldmpl	ip!, {r2, r3, r5, r7, fp, sp}
    f1a4:	strls	r6, [r0, #-2080]	; 0xfffff7e0
    f1a8:	stmiacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    f1ac:	tstcs	r1, sl, ror r4
    f1b0:	ldcl	7, cr15, [lr, #968]!	; 0x3c8
    f1b4:	stmdavs	r1!, {r0, r9, sp}
    f1b8:			; <UNDEFINED> instruction: 0xf0049804
    f1bc:	subs	pc, sp, r1, asr pc	; <UNPREDICTABLE>
    f1c0:	blge	99c1cc <mbtowc@plt+0x99a2b4>
    f1c4:	orreq	lr, r2, #3072	; 0xc00
    f1c8:	ldccc	8, cr15, [r0], #-332	; 0xfffffeb4
    f1cc:	vpadd.i8	q1, q8, <illegal reg q15.5>
    f1d0:	andcc	r8, r1, #129	; 0x81
    f1d4:	ldmdale	sp!, {r0, r1, r9, fp, sp}^
    f1d8:	bl	f9e78 <mbtowc@plt+0xf7f60>
    f1dc:			; <UNDEFINED> instruction: 0xf8430382
    f1e0:			; <UNDEFINED> instruction: 0xf810cc30
    f1e4:	blcs	1edf0 <mbtowc@plt+0x1ced8>
    f1e8:	blcs	ebee50 <mbtowc@plt+0xebcf38>
    f1ec:	blcs	bc326c <mbtowc@plt+0xbc1354>
    f1f0:			; <UNDEFINED> instruction: 0xf1a3d0e6
    f1f4:	sbclt	r0, r9, #48, 2
    f1f8:	stmdale	fp!, {r0, r3, r8, fp, sp}^
    f1fc:	bl	7969c <mbtowc@plt+0x77784>
    f200:			; <UNDEFINED> instruction: 0xf8510182
    f204:	stmdbcs	r0, {r4, r5, sl, fp, ip}
    f208:			; <UNDEFINED> instruction: 0xf10ddb09
    f20c:	bl	392c74 <mbtowc@plt+0x390d5c>
    f210:	blcc	c12c20 <mbtowc@plt+0xc10d08>
    f214:	movwcc	pc, #6917	; 0x1b05	; <UNPREDICTABLE>
    f218:	ldccc	8, cr15, [r0], #-312	; 0xfffffec8
    f21c:	stmdbge	r6!, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    f220:	orreq	lr, r2, r1, lsl #22
    f224:			; <UNDEFINED> instruction: 0xf8413b30
    f228:			; <UNDEFINED> instruction: 0xe7da3c30
    f22c:	svclt	0x00082a03
    f230:	cmple	pc, r3, lsl #24
    f234:	bcs	ffff5ab0 <mbtowc@plt+0xffff3b98>
    f238:	blls	6c5370 <mbtowc@plt+0x6c3458>
    f23c:	subcc	pc, r8, sp, lsl #17
    f240:			; <UNDEFINED> instruction: 0xf88d9b1b
    f244:	blls	71b370 <mbtowc@plt+0x719458>
    f248:	subcc	pc, sl, sp, lsl #17
    f24c:	subcs	pc, fp, sp, lsl #17
    f250:	blcs	1b5e7c <mbtowc@plt+0x1b3f64>
    f254:			; <UNDEFINED> instruction: 0xf8dfd137
    f258:	ldmpl	fp!, {r4, r5, r6, r7, r8, r9, sl, ip, sp}^
    f25c:	ubfxcs	pc, pc, #17, #13
    f260:	ldmdavs	fp, {r2, r3, r4, r5, r7, fp, ip, lr}
    f264:	stmdacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    f268:	tstcs	r1, sl, ror r4
    f26c:			; <UNDEFINED> instruction: 0xf7f26820
    f270:	andcs	lr, r1, #160, 26	; 0x2800
    f274:	stmdals	r4, {r0, r5, fp, sp, lr}
    f278:	cdp2	0, 15, cr15, cr2, cr4, {0}
    f27c:	stmdacs	r0, {r4, fp, ip, pc}
    f280:	rschi	pc, fp, #0
    f284:	movwls	r2, #41728	; 0xa300
    f288:			; <UNDEFINED> instruction: 0xf7f29308
    f28c:	blls	24a2ac <mbtowc@plt+0x248394>
    f290:	stmdals	r8, {r0, r1, r4, r8, ip, sp, pc}
    f294:	stc	7, cr15, [r0], {242}	; 0xf2
    f298:	stmdacs	r0, {r1, r3, fp, ip, pc}
    f29c:	sbcshi	pc, r9, #0
    f2a0:	bl	ffecd270 <mbtowc@plt+0xffecb358>
    f2a4:			; <UNDEFINED> instruction: 0xf8df2001
    f2a8:	ldrbtmi	r2, [sl], #-1996	; 0xfffff834
    f2ac:			; <UNDEFINED> instruction: 0x3794f8df
    f2b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f2b4:	subsmi	r9, sl, r5, lsr #22
    f2b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f2bc:			; <UNDEFINED> instruction: 0x83bbf040
    f2c0:	pop	{r0, r1, r2, r5, ip, sp, pc}
    f2c4:	movwcs	r8, #12272	; 0x2ff0
    f2c8:			; <UNDEFINED> instruction: 0x46069311
    f2cc:	movwls	r2, #33536	; 0x8300
    f2d0:			; <UNDEFINED> instruction: 0xe070469b
    f2d4:	ldrtmi	r3, [r0], -r1, lsl #12
    f2d8:	svccc	0x0001f816
    f2dc:	svclt	0x00182b00
    f2e0:	mvnsle	r2, sl, lsr fp
    f2e4:	rsbsle	r1, sp, r1, lsr sl
    f2e8:	andls	r2, r2, #0, 4
    f2ec:	mvnscc	pc, #79	; 0x4f
    f2f0:	andls	r9, r0, #67108864	; 0x4000000
    f2f4:	stc2l	0, cr15, [r6, #-16]
    f2f8:	stmdacs	r0, {r3, ip, pc}
    f2fc:	blls	28340c <mbtowc@plt+0x2814f4>
    f300:			; <UNDEFINED> instruction: 0xf0402b00
    f304:	movwcs	r8, #41761	; 0xa321
    f308:	stmdbge	pc, {r0, r4, r8, r9, ip, pc}	; <UNPREDICTABLE>
    f30c:			; <UNDEFINED> instruction: 0xf7fe9808
    f310:	strmi	pc, [r3], pc, lsl #21
    f314:	cmple	lr, r0, lsl #16
    f318:	tstls	r1, #134217728	; 0x8000000
    f31c:	stmdals	r8, {r0, r1, r2, r3, r8, fp, sp, pc}
    f320:	blx	fe1cd320 <mbtowc@plt+0xfe1cb408>
    f324:	tst	r4, #137363456	; 0x8300000
    f328:			; <UNDEFINED> instruction: 0x371cf8df
    f32c:			; <UNDEFINED> instruction: 0xf8df58fb
    f330:	ldmpl	ip!, {r2, r3, r4, r8, r9, sl, sp}
    f334:			; <UNDEFINED> instruction: 0xf8df681b
    f338:	ldrbtmi	r2, [sl], #-1856	; 0xfffff8c0
    f33c:	stmdavs	r0!, {r0, r8, sp}
    f340:	ldc	7, cr15, [r6, #-968]!	; 0xfffffc38
    f344:	stmdavs	r1!, {r0, r9, sp}
    f348:			; <UNDEFINED> instruction: 0xf0049804
    f34c:	ldr	pc, [r5, r9, lsl #29]
    f350:	tstls	r1, #671088640	; 0x28000000
    f354:	movwcs	r1, #3174	; 0xc66
    f358:	ldrmi	r9, [fp], r8, lsl #6
    f35c:			; <UNDEFINED> instruction: 0xf89de02b
    f360:			; <UNDEFINED> instruction: 0xf88d3054
    f364:			; <UNDEFINED> instruction: 0xf89d3048
    f368:			; <UNDEFINED> instruction: 0xf88d3055
    f36c:			; <UNDEFINED> instruction: 0xf89d3049
    f370:			; <UNDEFINED> instruction: 0xf88d3056
    f374:			; <UNDEFINED> instruction: 0xf89d304a
    f378:			; <UNDEFINED> instruction: 0xf88d3057
    f37c:	movwcs	r3, #8267	; 0x204b
    f380:			; <UNDEFINED> instruction: 0xe7e79311
    f384:			; <UNDEFINED> instruction: 0x36c0f8df
    f388:			; <UNDEFINED> instruction: 0xf8df58fb
    f38c:	ldmpl	ip!, {r6, r7, r9, sl, sp}
    f390:			; <UNDEFINED> instruction: 0xf8df681b
    f394:	ldrbtmi	r2, [sl], #-1768	; 0xfffff918
    f398:	stmdavs	r0!, {r0, r8, sp}
    f39c:	stc	7, cr15, [r8, #-968]	; 0xfffffc38
    f3a0:	stmdavs	r1!, {r0, r9, sp}
    f3a4:			; <UNDEFINED> instruction: 0xf0049804
    f3a8:			; <UNDEFINED> instruction: 0xe767fe5b
    f3ac:	ldrb	r9, [r0, -sl]!
    f3b0:	movwls	r2, #33536	; 0x8300
    f3b4:	ldmdavc	r3!, {r0, r1, r3, r4, r7, r9, sl, lr}
    f3b8:			; <UNDEFINED> instruction: 0xf0002b00
    f3bc:	blcs	eaf94c <mbtowc@plt+0xeada34>
    f3c0:	ldmdavc	r3!, {r1, r2, r4, r8, ip, lr, pc}^
    f3c4:			; <UNDEFINED> instruction: 0x3601b193
    f3c8:	movwls	r2, #49920	; 0xc300
    f3cc:	movwls	r9, #45834	; 0xb30a
    f3d0:	bllt	eed4a4 <mbtowc@plt+0xeeb58c>
    f3d4:	stmdacs	r0, {r1, r3, fp, ip, pc}
    f3d8:	eorshi	pc, sp, #0
    f3dc:	bl	174d3ac <mbtowc@plt+0x174b494>
    f3e0:	strb	r2, [r0, -r0]!
    f3e4:	movwls	r2, #33536	; 0x8300
    f3e8:			; <UNDEFINED> instruction: 0xe7e4469b
    f3ec:	and	r9, r1, sl, lsl #6
    f3f0:	movwls	r2, #41728	; 0xa300
    f3f4:			; <UNDEFINED> instruction: 0x3650f8df
    f3f8:			; <UNDEFINED> instruction: 0xf8df58fb
    f3fc:	ldmpl	ip!, {r4, r6, r9, sl, sp}
    f400:			; <UNDEFINED> instruction: 0xf8df681b
    f404:	ldrbtmi	r2, [sl], #-1660	; 0xfffff984
    f408:	stmdavs	r0!, {r0, r8, sp}
    f40c:	ldcl	7, cr15, [r0], {242}	; 0xf2
    f410:	stmdavs	r1!, {r0, r9, sp}
    f414:			; <UNDEFINED> instruction: 0xf0049804
    f418:	ldmdals	r0, {r0, r1, r5, r9, sl, fp, ip, sp, lr, pc}
    f41c:			; <UNDEFINED> instruction: 0xf47f2800
    f420:			; <UNDEFINED> instruction: 0xe734af34
    f424:	strmi	r2, [r8], -r0, lsl #2
    f428:			; <UNDEFINED> instruction: 0xf8df4688
    f42c:	ldrbtmi	r9, [r9], #1624	; 0x658
    f430:			; <UNDEFINED> instruction: 0x1654f8df
    f434:	tstls	r7, r9, ror r4
    f438:			; <UNDEFINED> instruction: 0xa650f8df
    f43c:			; <UNDEFINED> instruction: 0x460544fa
    f440:	andsls	pc, r4, sp, asr #17
    f444:			; <UNDEFINED> instruction: 0xf8cd4681
    f448:	blcc	c374b0 <mbtowc@plt+0xc35598>
    f44c:	blcs	27bfc0 <mbtowc@plt+0x27a0a8>
    f450:	ldmdavc	r3!, {r0, r1, r2, fp, ip, lr, pc}
    f454:	svclt	0x00182b00
    f458:			; <UNDEFINED> instruction: 0xf0002b2c
    f45c:	strdcs	r8, [sl, -r9]
    f460:	ldmdavc	r3!, {r0, r1, r2, r5, r6, r7, sp, lr, pc}
    f464:	svclt	0x00182b00
    f468:	eorsle	r2, r4, ip, lsr #22
    f46c:			; <UNDEFINED> instruction: 0xf8144634
    f470:	blcs	1f07c <mbtowc@plt+0x1d164>
    f474:	blcs	b3f0dc <mbtowc@plt+0xb3d1c4>
    f478:	bl	fed43c64 <mbtowc@plt+0xfed41d4c>
    f47c:	eorle	r0, sl, r6, lsl #20
    f480:	blcs	360b0 <mbtowc@plt+0x34198>
    f484:	blls	3435a4 <mbtowc@plt+0x34168c>
    f488:	ldmdale	r8!, {r1, r3, r4, r7, r8, sl, lr}
    f48c:			; <UNDEFINED> instruction: 0x46314652
    f490:	ldrtmi	r9, [r0], -sl, lsl #28
    f494:	stcl	7, cr15, [lr], #-968	; 0xfffffc38
    f498:			; <UNDEFINED> instruction: 0xf8062300
    f49c:	ldmdbls	r0, {r1, r3, ip, sp}
    f4a0:	rsble	r2, r9, r0, lsl #18
    f4a4:			; <UNDEFINED> instruction: 0xf7f24630
    f4a8:	stmdacs	r0, {r1, r2, r4, r5, sl, fp, sp, lr, pc}
    f4ac:	stmvs	r3, {r2, r3, r6, ip, lr, pc}
    f4b0:	addslt	fp, fp, #372736	; 0x5b000
    f4b4:	stccs	3, cr9, [r0, #-44]	; 0xffffffd4
    f4b8:	bicshi	pc, r1, r0, asr #32
    f4bc:	blcs	b6d550 <mbtowc@plt+0xb6b638>
    f4c0:	sbcshi	pc, r0, r0
    f4c4:	svclt	0x00182b2c
    f4c8:	orrsle	r2, r3, r0, lsl #22
    f4cc:	movwls	r9, #23307	; 0x5b0b
    f4d0:	movwls	r4, #26150	; 0x6626
    f4d4:			; <UNDEFINED> instruction: 0xf8dfe0d0
    f4d8:	ldmpl	fp!, {r4, r5, r6, r8, sl, ip, sp}^
    f4dc:	strbcs	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    f4e0:	ldmdavs	fp, {r2, r3, r4, r5, r7, fp, ip, lr}
    f4e4:	strcs	pc, [r8, #2271]!	; 0x8df
    f4e8:	tstcs	r1, sl, ror r4
    f4ec:			; <UNDEFINED> instruction: 0xf7f26820
    f4f0:	andcs	lr, r1, #96, 24	; 0x6000
    f4f4:	stmdals	r4, {r0, r5, fp, sp, lr}
    f4f8:	ldc2	0, cr15, [r2, #16]!
    f4fc:			; <UNDEFINED> instruction: 0xf10ae78d
    f500:	stmdals	sl, {r0, r8}
    f504:	bl	a4d4d4 <mbtowc@plt+0xa4b5bc>
    f508:	blls	2b3538 <mbtowc@plt+0x2b1620>
    f50c:			; <UNDEFINED> instruction: 0xf8cdb143
    f510:			; <UNDEFINED> instruction: 0xe7bba030
    f514:	andeq	pc, r1, sl, lsl #2
    f518:	bl	fe44d4e8 <mbtowc@plt+0xfe44b5d0>
    f51c:	ldrb	r9, [r4, sl]!
    f520:	strcc	pc, [r4, #-2271]!	; 0xfffff721
    f524:			; <UNDEFINED> instruction: 0xf8df58fb
    f528:	ldmpl	ip!, {r2, r5, r8, sl, sp}
    f52c:			; <UNDEFINED> instruction: 0xf8df681b
    f530:	ldrbtmi	r2, [sl], #-1380	; 0xfffffa9c
    f534:	stmdavs	r0!, {r0, r8, sp}
    f538:	ldc	7, cr15, [sl], #-968	; 0xfffffc38
    f53c:	stmdavs	r1!, {r0, r9, sp}
    f540:			; <UNDEFINED> instruction: 0xf0049804
    f544:	strb	pc, [r8, -sp, lsl #27]!	; <UNPREDICTABLE>
    f548:	ldrbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    f54c:			; <UNDEFINED> instruction: 0xf8df58fb
    f550:	ldmpl	ip!, {r2, r3, r4, r5, r6, r7, sl, sp}
    f554:	andls	r9, r1, #16, 20	; 0x10000
    f558:	andls	r9, r0, #40960	; 0xa000
    f55c:			; <UNDEFINED> instruction: 0xf8df681b
    f560:	ldrbtmi	r2, [sl], #-1336	; 0xfffffac8
    f564:	stmdavs	r0!, {r0, r8, sp}
    f568:	stc	7, cr15, [r2], #-968	; 0xfffffc38
    f56c:	stmdavs	r1!, {r0, r9, sp}
    f570:			; <UNDEFINED> instruction: 0xf0049804
    f574:			; <UNDEFINED> instruction: 0xe750fd75
    f578:	stmdals	sl, {r0, r2, r8, fp, ip, pc}
    f57c:	bl	ff2cd54c <mbtowc@plt+0xff2cb634>
    f580:	stmdacs	r0, {r1, r7, r9, sl, lr}
    f584:	subhi	pc, r5, #0
    f588:	blt	16e979c <mbtowc@plt+0x16e7884>
    f58c:	stmdbls	r6, {r1, r2, r3, r4, r7, r9, ip, sp, pc}
    f590:			; <UNDEFINED> instruction: 0xf7f2980a
    f594:	stmdacs	r0, {r6, r7, r8, r9, fp, sp, lr, pc}
    f598:	orrshi	pc, r0, r0
    f59c:	blt	16e97b0 <mbtowc@plt+0x16e7898>
    f5a0:	andls	fp, fp, #-1610612727	; 0xa0000009
    f5a4:	svceq	0x0000f1ba
    f5a8:			; <UNDEFINED> instruction: 0xf04fbf0d
    f5ac:			; <UNDEFINED> instruction: 0xf04f0a01
    f5b0:	movwcs	r0, #6656	; 0x1a00
    f5b4:	addsmi	r2, r6, #0, 6
    f5b8:	movwcs	fp, #3852	; 0xf0c
    f5bc:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    f5c0:	blls	2fda94 <mbtowc@plt+0x2fbb7c>
    f5c4:	svceq	0x0000f1ba
    f5c8:	ldrtmi	fp, [r3], -r8, lsl #30
    f5cc:	ldrb	r9, [r2, -fp, lsl #6]!
    f5d0:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    f5d4:			; <UNDEFINED> instruction: 0xf8df58fb
    f5d8:	ldmpl	ip!, {r2, r4, r5, r6, sl, sp}
    f5dc:	strls	r9, [r2, #-3338]	; 0xfffff2f6
    f5e0:	andls	r9, r1, #45056	; 0xb000
    f5e4:	ldmdavs	fp, {r9, sl, ip, pc}
    f5e8:	ldrtcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    f5ec:	tstcs	r1, sl, ror r4
    f5f0:			; <UNDEFINED> instruction: 0xf7f26820
    f5f4:	strls	lr, [r0, #-3038]	; 0xfffff422
    f5f8:			; <UNDEFINED> instruction: 0xf8df462b
    f5fc:	ldrbtmi	r2, [sl], #-1188	; 0xfffffb5c
    f600:	stmdavs	r0!, {r0, r8, sp}
    f604:	bl	ff54d5d4 <mbtowc@plt+0xff54b6bc>
    f608:	stmdavs	r1!, {r0, r9, sp}
    f60c:			; <UNDEFINED> instruction: 0xf0049804
    f610:	str	pc, [r2, -r7, lsr #26]
    f614:			; <UNDEFINED> instruction: 0xf47f2d00
    f618:	ldrtmi	sl, [r4], -sp, ror #29
    f61c:	blx	87aaa <mbtowc@plt+0x85b92>
    f620:			; <UNDEFINED> instruction: 0xf1a93909
    f624:			; <UNDEFINED> instruction: 0xf8160930
    f628:	blcs	1f234 <mbtowc@plt+0x1d31c>
    f62c:	blcs	b3f294 <mbtowc@plt+0xb3d37c>
    f630:	blcs	b83670 <mbtowc@plt+0xb81758>
    f634:			; <UNDEFINED> instruction: 0xf1a3d0ee
    f638:	sbcslt	r0, r2, #48, 4
    f63c:			; <UNDEFINED> instruction: 0xf63f2a09
    f640:	stccs	14, cr10, [r0, #-868]	; 0xfffffc9c
    f644:	blx	839fa <mbtowc@plt+0x81ae2>
    f648:			; <UNDEFINED> instruction: 0xf1a83808
    f64c:			; <UNDEFINED> instruction: 0xe7ea0830
    f650:	blcs	b2d724 <mbtowc@plt+0xb2b80c>
    f654:	blcs	3f2bc <mbtowc@plt+0x3d3a4>
    f658:	stccs	0, cr13, [r0, #-28]	; 0xffffffe4
    f65c:	mcrge	4, 6, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
    f660:	tst	r3, r4, lsr r6
    f664:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
    f668:	strbmi	lr, [r3], -r0, lsl #2
    f66c:	andsls	pc, r4, sp, asr #17
    f670:	svclt	0x00082d00
    f674:	movwls	r4, #26187	; 0x664b
    f678:	bls	176298 <mbtowc@plt+0x174380>
    f67c:	ble	2200d0 <mbtowc@plt+0x21e1b8>
    f680:	movwcs	lr, #1720	; 0x6b8
    f684:			; <UNDEFINED> instruction: 0xf04f930c
    f688:	andls	r3, r5, #-268435441	; 0xf000000f
    f68c:	movwls	r9, #45834	; 0xb30a
    f690:			; <UNDEFINED> instruction: 0xf8df9206
    f694:	ldrbtmi	r3, [fp], #-1040	; 0xfffffbf0
    f698:	strcs	pc, [ip], #-2271	; 0xfffff721
    f69c:	andls	r4, r7, #2046820352	; 0x7a000000
    f6a0:	ldrtmi	r9, [sl], -sp, lsl #12
    f6a4:			; <UNDEFINED> instruction: 0x469a465f
    f6a8:	blls	1210fc <mbtowc@plt+0x11f1e4>
    f6ac:	stmiblt	fp, {r0, r1, r3, r4, fp, ip, sp, lr}
    f6b0:	movwls	r2, #62208	; 0xf300
    f6b4:	stcge	12, cr10, [pc, #-104]	; f654 <mbtowc@plt+0xd73c>
    f6b8:	strgt	ip, [pc], #-3343	; f6c0 <mbtowc@plt+0xd7a8>
    f6bc:	strgt	ip, [pc], #-3343	; f6c4 <mbtowc@plt+0xd7ac>
    f6c0:	muleq	r7, r5, r8
    f6c4:	andeq	lr, r7, r4, lsl #17
    f6c8:	ldrdhi	pc, [r0], #-141	; 0xffffff73
    f6cc:	ldrdls	pc, [r4], #-141	; 0xffffff73
    f6d0:	rsbs	r2, r0, r4, lsl #12
    f6d4:	stmdals	r4, {r8, sp}
    f6d8:			; <UNDEFINED> instruction: 0xf846f004
    f6dc:	stmdacs	r0, {r0, r1, r2, r3, ip, pc}
    f6e0:	blmi	ff683e88 <mbtowc@plt+0xff681f70>
    f6e4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    f6e8:			; <UNDEFINED> instruction: 0xf85b4ad8
    f6ec:	ldmdavs	fp, {r1, lr}
    f6f0:	ldrbtmi	r4, [sl], #-2798	; 0xfffff512
    f6f4:	stmdavs	r0!, {r0, r8, sp}
    f6f8:	bl	16cd6c8 <mbtowc@plt+0x16cb7b0>
    f6fc:	stmdavs	r1!, {r0, r9, sp}
    f700:			; <UNDEFINED> instruction: 0xf0049804
    f704:	andcs	pc, r1, sp, lsr #25
    f708:	ldc2	0, cr15, [r1, #-12]
    f70c:	blcs	36388 <mbtowc@plt+0x34470>
    f710:			; <UNDEFINED> instruction: 0xf1b9d154
    f714:	andsle	r0, r6, sl, lsl #30
    f718:			; <UNDEFINED> instruction: 0xf1b39b05
    f71c:	strdle	r3, [sp, #-255]	; 0xffffff01
    f720:			; <UNDEFINED> instruction: 0xf85b4bc9
    f724:	bmi	ff25b738 <mbtowc@plt+0xff259820>
    f728:	andmi	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    f72c:	bmi	ff8297a0 <mbtowc@plt+0xff827888>
    f730:	tstcs	r1, sl, ror r4
    f734:			; <UNDEFINED> instruction: 0xf7f26820
    f738:	andcs	lr, r1, #60, 22	; 0xf000
    f73c:	stmdals	r4, {r0, r5, fp, sp, lr}
    f740:	stc2	0, cr15, [lr], {4}
    f744:	blls	7c90f0 <mbtowc@plt+0x7c71d8>
    f748:	tstmi	r3, #126976	; 0x1f000
    f74c:	tstmi	r3, #32, 20	; 0x20000
    f750:			; <UNDEFINED> instruction: 0xe7e1d134
    f754:			; <UNDEFINED> instruction: 0xf85b4bbc
    f758:	ldmdavs	fp, {r0, r1, ip, sp}
    f75c:			; <UNDEFINED> instruction: 0xf85b4abb
    f760:	stmdavs	r0!, {r1, lr}
    f764:	andls	r2, r0, #100, 4	; 0x40000006
    f768:	ldrbtmi	r4, [sl], #-2770	; 0xfffff52e
    f76c:			; <UNDEFINED> instruction: 0xf7f22101
    f770:	andcs	lr, r1, #32, 22	; 0x8000
    f774:	stmdals	r4, {r0, r5, fp, sp, lr}
    f778:	ldc2l	0, cr15, [r2], #-16
    f77c:	blmi	fecc90b8 <mbtowc@plt+0xfecc71a0>
    f780:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    f784:			; <UNDEFINED> instruction: 0xf85b4ab1
    f788:	ldmdavs	fp, {r1, lr}
    f78c:	ldrbtmi	r4, [sl], #-2762	; 0xfffff536
    f790:	stmdavs	r0!, {r0, r8, sp}
    f794:	bl	34d764 <mbtowc@plt+0x34b84c>
    f798:	stmdavs	r1!, {r0, r9, sp}
    f79c:			; <UNDEFINED> instruction: 0xf0049804
    f7a0:			; <UNDEFINED> instruction: 0xe63afc5f
    f7a4:	and	r2, r0, r0, lsl #2
    f7a8:	bge	9a0ffc <mbtowc@plt+0x99f0e4>
    f7ac:	ldmdavc	fp, {r0, r4, sl, lr}
    f7b0:	stccc	8, cr15, [r4], #-4
    f7b4:			; <UNDEFINED> instruction: 0xf1b83604
    f7b8:	adcle	r0, r7, r0, lsl #30
    f7bc:	ldrdpl	pc, [ip], -sl
    f7c0:	stclle	13, cr2, [r7], {99}	; 0x63
    f7c4:			; <UNDEFINED> instruction: 0xf7f2202c
    f7c8:			; <UNDEFINED> instruction: 0x4686ea3a
    f7cc:	sbcsle	r2, r6, r0, lsl #16
    f7d0:	rsbhi	pc, ip, sp, asr #17
    f7d4:	rsbsls	pc, r0, sp, asr #17
    f7d8:			; <UNDEFINED> instruction: 0xf10d4604
    f7dc:	ldm	ip!, {r3, r5, r6, sl, fp}
    f7e0:	strgt	r0, [pc], #-15	; f7e8 <mbtowc@plt+0xd8d0>
    f7e4:			; <UNDEFINED> instruction: 0x000fe8bc
    f7e8:	ldm	ip, {r0, r1, r2, r3, sl, lr, pc}
    f7ec:	stm	r4, {r0, r1, r2}
    f7f0:	blls	14f814 <mbtowc@plt+0x14d8fc>
    f7f4:	andscc	pc, ip, lr, asr #17
    f7f8:			; <UNDEFINED> instruction: 0xf8ce9b06
    f7fc:	movwcs	r3, #32
    f800:	eorcc	pc, r4, lr, asr #17
    f804:			; <UNDEFINED> instruction: 0xf85b4bad
    f808:	ldmdavs	sl, {r0, r1, ip, sp}
    f80c:	eorcs	pc, r8, lr, asr #17
    f810:	and	pc, r0, r3, asr #17
    f814:	blls	1dcc20 <mbtowc@plt+0x1dad08>
    f818:	svccs	0x000060dd
    f81c:	ldmdbvs	fp!, {r4, r6, ip, lr, pc}
    f820:	blcs	25e94 <mbtowc@plt+0x23f7c>
    f824:	ldmvs	sl!, {r2, r3, r6, ip, lr, pc}^
    f828:			; <UNDEFINED> instruction: 0xddbb2a01
    f82c:	bcc	798a8 <mbtowc@plt+0x77990>
    f830:	tstcs	r0, sl, lsl r4
    f834:	blmi	8d888 <mbtowc@plt+0x8b970>
    f838:	blmi	8d840 <mbtowc@plt+0x8b928>
    f83c:	addsmi	r3, r3, #1073741824	; 0x40000000
    f840:	stmdbcs	pc, {r1, r4, r5, r7, ip, lr, pc}	; <UNPREDICTABLE>
    f844:			; <UNDEFINED> instruction: 0xe7b0d1f6
    f848:	ldrbmi	r9, [fp], -sp, lsl #28
    f84c:			; <UNDEFINED> instruction: 0x461f46bb
    f850:	andcs	lr, r1, r0, asr r0
    f854:	andcs	lr, r0, r7, lsr #10
    f858:	andcs	lr, r1, r5, lsr #10
    f85c:			; <UNDEFINED> instruction: 0xf8dde523
    f860:	stmdavc	r3!, {r2, r3, r5, pc}
    f864:	svclt	0x00182b2c
    f868:	andle	r2, sl, r0, lsl #22
    f86c:	stmdavc	r3!, {r1, r2, r5, r6, sl, fp, ip}^
    f870:	blcs	18c7c <mbtowc@plt+0x16d64>
    f874:	cfstrdge	mvd15, [r9, #508]!	; 0x1fc
    f878:	andshi	pc, r8, sp, asr #17
    f87c:	andsls	pc, r4, sp, asr #17
    f880:			; <UNDEFINED> instruction: 0xf8cde6fa
    f884:			; <UNDEFINED> instruction: 0xf8cd8018
    f888:			; <UNDEFINED> instruction: 0x46269014
    f88c:			; <UNDEFINED> instruction: 0xf1bae6f4
    f890:	tstle	r2, r0, lsl #30
    f894:	ldmpl	fp!, {r2, r3, r5, r6, r8, r9, fp, lr}^
    f898:	ldmpl	ip!, {r2, r3, r5, r6, r9, fp, lr}
    f89c:	andls	r9, r0, #40960	; 0xa000
    f8a0:	bmi	fe1e9914 <mbtowc@plt+0xfe1e79fc>
    f8a4:	tstcs	r1, sl, ror r4
    f8a8:			; <UNDEFINED> instruction: 0xf7f26820
    f8ac:	andcs	lr, r1, #532480	; 0x82000
    f8b0:	stmdals	r4, {r0, r5, fp, sp, lr}
    f8b4:	blx	ff54b8ce <mbtowc@plt+0xff5499b6>
    f8b8:	cfsh32ls	mvfx14, mvfx11, #-33
    f8bc:	ldrb	r9, [sl, #1547]!	; 0x60b
    f8c0:	mvnlt	r9, r8, lsl #22
    f8c4:	blcc	1b64f0 <mbtowc@plt+0x1b45d8>
    f8c8:	movwcs	fp, #7960	; 0x1f18
    f8cc:	svceq	0x000af1b9
    f8d0:	movwcs	fp, #3864	; 0xf18
    f8d4:	adcsle	r2, r7, r0, lsl #22
    f8d8:	tstls	r1, #134217728	; 0x8000000
    f8dc:	stmdals	r8, {r0, r1, r2, r3, r8, fp, sp, pc}
    f8e0:			; <UNDEFINED> instruction: 0xffa6f7fd
    f8e4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    f8e8:	mrcge	4, 6, APSR_nzcv, cr15, cr15, {3}
    f8ec:	ldrbmi	r9, [fp], -sp, lsl #28
    f8f0:	ldrmi	r4, [pc], -r3, lsl #13
    f8f4:	blcs	2d9c8 <mbtowc@plt+0x2bab0>
    f8f8:	cfstrdge	mvd15, [ip, #-252]!	; 0xffffff04
    f8fc:	strb	r3, [r7, #-1537]!	; 0xfffff9ff
    f900:	ldrbmi	r9, [fp], -sp, lsl #28
    f904:			; <UNDEFINED> instruction: 0x461f46bb
    f908:	bls	4c98e0 <mbtowc@plt+0x4c79c8>
    f90c:	tstmi	r3, #19456	; 0x4c00
    f910:	cfldrsge	mvf15, [lr, #-508]	; 0xfffffe04
    f914:			; <UNDEFINED> instruction: 0xf5139b14
    f918:			; <UNDEFINED> instruction: 0xf47f3f80
    f91c:	blls	27ad88 <mbtowc@plt+0x278e70>
    f920:			; <UNDEFINED> instruction: 0xf47f2b06
    f924:	blmi	123ad9c <mbtowc@plt+0x1238e84>
    f928:	bmi	1225d1c <mbtowc@plt+0x1223e04>
    f92c:	ldmdavs	fp, {r2, r3, r4, r5, r7, fp, ip, lr}
    f930:	ldrbtmi	r4, [sl], #-2660	; 0xfffff59c
    f934:	stmdavs	r0!, {r0, r8, sp}
    f938:	b	ecd908 <mbtowc@plt+0xecb9f0>
    f93c:	stmdavs	r1!, {r0, r9, sp}
    f940:			; <UNDEFINED> instruction: 0xf0049804
    f944:	ldr	pc, [r9], #2957	; 0xb8d
    f948:	stmdals	r8, {r0, r1, r2, r3, r8, fp, sp, pc}
    f94c:			; <UNDEFINED> instruction: 0xff70f7fd
    f950:			; <UNDEFINED> instruction: 0xf1bb4683
    f954:			; <UNDEFINED> instruction: 0xf47f0f00
    f958:	blmi	efae18 <mbtowc@plt+0xef8f00>
    f95c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    f960:	ldmpl	ip!, {r1, r3, r4, r5, r9, fp, lr}
    f964:	bls	2299ec <mbtowc@plt+0x227ad4>
    f968:	bmi	15f4170 <mbtowc@plt+0x15f2258>
    f96c:	tstcs	r1, sl, ror r4
    f970:	b	7cd940 <mbtowc@plt+0x7cba28>
    f974:	stmdavs	r1!, {r0, r9, sp}
    f978:			; <UNDEFINED> instruction: 0xf0049804
    f97c:	ldmdals	r0, {r0, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    f980:			; <UNDEFINED> instruction: 0xf43f2800
    f984:			; <UNDEFINED> instruction: 0xf8cdad13
    f988:	ldrbt	fp, [lr], #-40	; 0xffffffd8
    f98c:			; <UNDEFINED> instruction: 0xf47f2b5b
    f990:	blls	27ac1c <mbtowc@plt+0x278d04>
    f994:			; <UNDEFINED> instruction: 0xf43f2b04
    f998:	strcc	sl, [r2], -r7, asr #25
    f99c:			; <UNDEFINED> instruction: 0x4630215d
    f9a0:	b	f4d970 <mbtowc@plt+0xf4ba58>
    f9a4:			; <UNDEFINED> instruction: 0xb1b84604
    f9a8:	andvc	r2, r3, r0, lsl #6
    f9ac:			; <UNDEFINED> instruction: 0x4631aa12
    f9b0:			; <UNDEFINED> instruction: 0xf7f2200a
    f9b4:	cmpcs	sp, #132, 16	; 0x840000
    f9b8:	stmdacs	r1, {r0, r1, r5, ip, sp, lr}
    f9bc:			; <UNDEFINED> instruction: 0xf89dd10c
    f9c0:	blcs	1bae8 <mbtowc@plt+0x19bd0>
    f9c4:			; <UNDEFINED> instruction: 0xf10dd1a1
    f9c8:	ldmdbge	r6, {r0, r3, r6, r8, r9}
    f9cc:	blcs	8da20 <mbtowc@plt+0x8bb08>
    f9d0:	orrsle	r2, sl, r0, lsl #20
    f9d4:	mvnsle	r4, fp, lsl #5
    f9d8:	ldmpl	fp!, {r0, r1, r3, r4, r8, r9, fp, lr}^
    f9dc:	ldmpl	ip!, {r0, r1, r3, r4, r9, fp, lr}
    f9e0:	bmi	ea9a54 <mbtowc@plt+0xea7b3c>
    f9e4:	tstcs	r1, sl, ror r4
    f9e8:			; <UNDEFINED> instruction: 0xf7f26820
    f9ec:	andcs	lr, r1, #3702784	; 0x388000
    f9f0:	stmdals	r4, {r0, r5, fp, sp, lr}
    f9f4:	blx	d4ba0e <mbtowc@plt+0xd49af6>
    f9f8:	bls	148b00 <mbtowc@plt+0x146be8>
    f9fc:	mrrcne	8, 5, r7, r6, cr3
    fa00:			; <UNDEFINED> instruction: 0xf43f2b00
    fa04:	movwcs	sl, #11022	; 0x2b0e
    fa08:	movwcs	r9, #17169	; 0x4311
    fa0c:			; <UNDEFINED> instruction: 0xf7ff9309
    fa10:	stmdbls	r7, {r0, r1, r2, r3, r4, r5, r8, r9, fp, ip, sp, pc}
    fa14:			; <UNDEFINED> instruction: 0xf7f2980a
    fa18:			; <UNDEFINED> instruction: 0x4603e97e
    fa1c:			; <UNDEFINED> instruction: 0xf43f2800
    fa20:	ldmvs	fp, {r1, r2, r4, r5, r8, r9, sl, fp, sp, pc}
    fa24:	blx	feebe398 <mbtowc@plt+0xfeebc480>
    fa28:	b	140e458 <mbtowc@plt+0x140c540>
    fa2c:			; <UNDEFINED> instruction: 0x9e0b1a5a
    fa30:	movwls	fp, #45723	; 0xb29b
    fa34:			; <UNDEFINED> instruction: 0xf7f2e5c5
    fa38:	svclt	0x0000e884
    fa3c:	strdeq	r0, [r2], -sl
    fa40:	strdeq	r0, [r2], -r4
    fa44:	andeq	r0, r0, r4, lsr r2
    fa48:	andeq	r0, r0, r0, ror #4
    fa4c:	andeq	r0, r0, r8, asr #5
    fa50:	andeq	sp, r0, r8, lsr #6
    fa54:	andeq	r0, r0, r8, ror r3
    fa58:	andeq	r0, r0, r8, lsr #7
    fa5c:	andeq	ip, r0, ip, ror fp
    fa60:	andeq	sp, r0, r0, lsl #4
    fa64:	andeq	ip, r0, sl, lsr #22
    fa68:	andeq	ip, r0, lr, lsl fp
    fa6c:	andeq	sp, r0, r0, ror #3
    fa70:	andeq	sp, r0, r8, ror r1
    fa74:	andeq	r0, r2, lr, lsl #18
    fa78:	andeq	sp, r0, lr, asr #1
    fa7c:	muleq	r0, sl, r0
    fa80:	andeq	sp, r0, lr, rrx
    fa84:	andeq	ip, r0, r2, ror r8
    fa88:	andeq	ip, r0, r0, ror r8
    fa8c:	andeq	ip, r0, r8, ror #16
    fa90:			; <UNDEFINED> instruction: 0x0000cfb8
    fa94:	andeq	ip, r0, lr, lsl #31
    fa98:	andeq	ip, r0, r2, lsl #31
    fa9c:	andeq	ip, r0, r0, asr #30
    faa0:	andeq	ip, r0, sl, asr pc
    faa4:	andeq	r0, r2, lr, lsl lr
    faa8:	andeq	r0, r2, r8, lsl lr
    faac:	andeq	ip, r0, lr, lsl #29
    fab0:	andeq	ip, r0, r8, ror lr
    fab4:	andeq	ip, r0, r2, ror lr
    fab8:	andeq	ip, r0, lr, ror lr
    fabc:	andeq	r0, r0, r0, asr #7
    fac0:	andeq	ip, r0, r8, ror #24
    fac4:	andeq	ip, r0, lr, lsr #21
    fac8:	andeq	ip, r0, r4, ror #21
    facc:	ldrdeq	ip, [r0], -r0
    fad0:	svcmi	0x00f0e92d
    fad4:	strmi	fp, [r2], fp, lsl #1
    fad8:	strhi	pc, [r8], #2271	; 0x8df
    fadc:	andcs	r4, r4, #248, 8	; 0xf8000000
    fae0:	strne	pc, [r4], #2271	; 0x8df
    fae4:			; <UNDEFINED> instruction: 0xf7f24479
    fae8:	stmdacs	r0, {r2, r3, r4, r8, fp, sp, lr, pc}
    faec:	andshi	pc, r0, #0
    faf0:			; <UNDEFINED> instruction: 0xf8df2204
    faf4:	ldrbtmi	r1, [r9], #-1144	; 0xfffffb88
    faf8:			; <UNDEFINED> instruction: 0xf7f24650
    fafc:	bllt	1649f4c <mbtowc@plt+0x1648034>
    fb00:	streq	pc, [r4], #-266	; 0xfffffef6
    fb04:	mulcc	r4, sl, r8
    fb08:	eorsle	r2, sl, r0, lsl #22
    fb0c:			; <UNDEFINED> instruction: 0xf8e0f7fb
    fb10:	ldrbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    fb14:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    fb18:	blcs	29b8c <mbtowc@plt+0x27c74>
    fb1c:			; <UNDEFINED> instruction: 0xf8dfd04e
    fb20:			; <UNDEFINED> instruction: 0xf8583454
    fb24:	ldmdavs	r8, {r0, r1, ip, sp}
    fb28:			; <UNDEFINED> instruction: 0xf0002800
    fb2c:			; <UNDEFINED> instruction: 0xf8df80b2
    fb30:			; <UNDEFINED> instruction: 0xf8583448
    fb34:	ldmdavs	fp, {r0, r1, ip, sp}
    fb38:	subsle	r2, r7, r0, lsl #22
    fb3c:	ldrtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    fb40:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    fb44:	blcs	29bb8 <mbtowc@plt+0x27ca0>
    fb48:			; <UNDEFINED> instruction: 0xf04fd072
    fb4c:			; <UNDEFINED> instruction: 0xf8df0901
    fb50:	ldrbtmi	r3, [fp], #-1072	; 0xfffffbd0
    fb54:	adc	r9, r1, r5, lsl #6
    fb58:	strtcc	pc, [r8], #-2271	; 0xfffff721
    fb5c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    fb60:			; <UNDEFINED> instruction: 0xf8df681b
    fb64:			; <UNDEFINED> instruction: 0xf8582424
    fb68:	ldmdavs	r0, {r1, sp}
    fb6c:	andge	pc, r0, sp, asr #17
    fb70:	ldrcs	pc, [r8], #-2271	; 0xfffff721
    fb74:	tstcs	r1, sl, ror r4
    fb78:	ldmdb	sl, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fb7c:	movwls	r2, #17153	; 0x4301
    fb80:			; <UNDEFINED> instruction: 0xf8dfe018
    fb84:	ldrbtmi	r1, [r9], #-1036	; 0xfffffbf4
    fb88:			; <UNDEFINED> instruction: 0xf8dfe002
    fb8c:	ldrbtmi	r1, [r9], #-1032	; 0xfffffbf8
    fb90:			; <UNDEFINED> instruction: 0xf8584bfc
    fb94:	ldmdavs	fp, {r0, r1, ip, sp}
    fb98:			; <UNDEFINED> instruction: 0xf8584afb
    fb9c:	ldmdavs	r0, {r1, sp}
    fba0:	andge	pc, r4, sp, asr #17
    fba4:	bmi	fff33fac <mbtowc@plt+0xfff32094>
    fba8:	tstcs	r1, sl, ror r4
    fbac:	stmdb	r0, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fbb0:	movwls	r2, #17153	; 0x4301
    fbb4:	andlt	r9, fp, r4, lsl #16
    fbb8:	svchi	0x00f0e8bd
    fbbc:	ldrbtmi	r4, [r9], #-2551	; 0xfffff609
    fbc0:			; <UNDEFINED> instruction: 0xf8584bf0
    fbc4:	ldmdavs	fp, {r0, r1, ip, sp}
    fbc8:			; <UNDEFINED> instruction: 0xf8584aef
    fbcc:	ldmdavs	r0, {r1, sp}
    fbd0:	andge	pc, r4, sp, asr #17
    fbd4:	bmi	ffcb3fdc <mbtowc@plt+0xffcb20c4>
    fbd8:	tstcs	r1, sl, ror r4
    fbdc:	stmia	r8!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    fbe0:	movwls	r2, #17153	; 0x4301
    fbe4:	stmibmi	pc!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    fbe8:			; <UNDEFINED> instruction: 0xe7e94479
    fbec:			; <UNDEFINED> instruction: 0xf7f12101
    fbf0:	bmi	ff88b7e0 <mbtowc@plt+0xff8898c8>
    fbf4:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    fbf8:	blmi	ffae7c40 <mbtowc@plt+0xffae5d28>
    fbfc:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    fc00:	bmi	ff844278 <mbtowc@plt+0xff842360>
    fc04:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    fc08:			; <UNDEFINED> instruction: 0xf85849df
    fc0c:	movwls	r0, #1
    fc10:	bmi	ff9a9c64 <mbtowc@plt+0xff9a7d4c>
    fc14:	tstcs	r1, sl, ror r4
    fc18:			; <UNDEFINED> instruction: 0xf7f26800
    fc1c:	andcs	lr, r1, sl, asr #17
    fc20:	blx	fe18bc34 <mbtowc@plt+0xfe189d1c>
    fc24:	ldrbtmi	r4, [fp], #-3042	; 0xfffff41e
    fc28:	blmi	ff8c9bdc <mbtowc@plt+0xff8c7cc4>
    fc2c:			; <UNDEFINED> instruction: 0xe7e8447b
    fc30:			; <UNDEFINED> instruction: 0xf8584bd0
    fc34:	tstcs	r1, r3
    fc38:			; <UNDEFINED> instruction: 0xf7f16818
    fc3c:	bmi	ff40b794 <mbtowc@plt+0xff40987c>
    fc40:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    fc44:	stmdacs	r0, {r4, sp, lr}
    fc48:			; <UNDEFINED> instruction: 0xf04fd0ec
    fc4c:	blmi	ff692058 <mbtowc@plt+0xff690140>
    fc50:	movwls	r4, #21627	; 0x547b
    fc54:	tstcs	r1, r2, lsr #32
    fc58:	mcr	7, 6, pc, cr4, cr1, {7}	; <UNPREDICTABLE>
    fc5c:			; <UNDEFINED> instruction: 0xf8584ad7
    fc60:	andsvs	r2, r0, r2
    fc64:			; <UNDEFINED> instruction: 0xf0402800
    fc68:	blmi	ff570238 <mbtowc@plt+0xff56e320>
    fc6c:			; <UNDEFINED> instruction: 0xe7c8447b
    fc70:			; <UNDEFINED> instruction: 0xf8584bd4
    fc74:	tstcs	r1, r3
    fc78:			; <UNDEFINED> instruction: 0xf7f16818
    fc7c:	bmi	ff4cb754 <mbtowc@plt+0xff4c983c>
    fc80:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    fc84:	stmdacs	r0, {r4, sp, lr}
    fc88:	blmi	ff443fcc <mbtowc@plt+0xff4420b4>
    fc8c:	movwls	r4, #21627	; 0x547b
    fc90:			; <UNDEFINED> instruction: 0xf04fe004
    fc94:	blmi	ff3920a0 <mbtowc@plt+0xff390188>
    fc98:	movwls	r4, #21627	; 0x547b
    fc9c:	ldrbtmi	r4, [fp], #-3021	; 0xfffff433
    fca0:	tstlt	r8, r8, lsl r9
    fca4:	mrc	7, 7, APSR_nzcv, cr8, cr1, {7}
    fca8:	strtmi	r2, [r0], -r0, lsl #2
    fcac:	ldc2l	0, cr15, [ip, #-12]
    fcb0:	blmi	ff2614d0 <mbtowc@plt+0xff25f5b8>
    fcb4:	tstvs	r8, fp, ror r4
    fcb8:	stmdavc	r3, {r4, r5, r7, r8, ip, sp, pc}
    fcbc:	andcs	fp, r0, #-1073741788	; 0xc0000024
    fcc0:	bmi	ff1b44d8 <mbtowc@plt+0xff1b25c0>
    fcc4:	andls	r4, r6, #2046820352	; 0x7a000000
    fcc8:	ldrbtmi	r4, [sl], #-2757	; 0xfffff53b
    fccc:	bmi	ff1744f0 <mbtowc@plt+0xff1725d8>
    fcd0:	andls	r4, r8, #2046820352	; 0x7a000000
    fcd4:	eorge	pc, r4, sp, asr #17
    fcd8:	strmi	lr, [r1], fp, asr #32
    fcdc:	ldrbtmi	r4, [fp], #-3010	; 0xfffff43e
    fce0:	ldrb	r9, [fp, r5, lsl #6]
    fce4:	sbc	r9, r1, r4, lsl #6
    fce8:			; <UNDEFINED> instruction: 0xf8584ba6
    fcec:	bmi	fe99bd00 <mbtowc@plt+0xfe999de8>
    fcf0:	andeq	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    fcf4:	andge	pc, r0, sp, asr #17
    fcf8:	bmi	fef29d6c <mbtowc@plt+0xfef27e54>
    fcfc:	tstcs	r1, sl, ror r4
    fd00:			; <UNDEFINED> instruction: 0xf7f26800
    fd04:	andcs	lr, r1, r6, asr r8
    fd08:	blx	48bd1c <mbtowc@plt+0x489e04>
    fd0c:	sub	r4, r6, r4, lsr r6
    fd10:	rsc	r4, sl, r6, lsr #12
    fd14:			; <UNDEFINED> instruction: 0xf8584bb6
    fd18:	ldmdavs	pc, {r0, r1, ip, sp}	; <UNPREDICTABLE>
    fd1c:	blmi	fea7c3a0 <mbtowc@plt+0xfea7a488>
    fd20:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    fd24:	ldrdlt	pc, [r0], -r3
    fd28:	svceq	0x0000f1bb
    fd2c:	svccc	0x0004dd0b
    fd30:			; <UNDEFINED> instruction: 0xf857464d
    fd34:	ldrtmi	r1, [r0], -r4, lsl #30
    fd38:	svc	0x0026f7f1
    fd3c:	subsle	r2, r4, r0, lsl #16
    fd40:	ldrbmi	r3, [sp, #-1281]	; 0xfffffaff
    fd44:	blmi	fe404520 <mbtowc@plt+0xfe402608>
    fd48:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    fd4c:	bmi	fe3a9dc0 <mbtowc@plt+0xfe3a7ea8>
    fd50:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    fd54:			; <UNDEFINED> instruction: 0x96016810
    fd58:	andls	r9, r0, #20480	; 0x5000
    fd5c:	ldrbtmi	r4, [sl], #-2725	; 0xfffff55b
    fd60:			; <UNDEFINED> instruction: 0xf7f22101
    fd64:	strtmi	lr, [r6], -r6, lsr #16
    fd68:	movwls	r2, #17153	; 0x4301
    fd6c:	blcs	2de40 <mbtowc@plt+0x2bf28>
    fd70:	blcs	17c3f50 <mbtowc@plt+0x17c2038>
    fd74:	strcc	fp, [r1], -r6, lsl #30
    fd78:	beq	8bebc <mbtowc@plt+0x89fa4>
    fd7c:	beq	4bec0 <mbtowc@plt+0x49fa8>
    fd80:	blcs	2de54 <mbtowc@plt+0x2bf3c>
    fd84:	blcs	b3f9ec <mbtowc@plt+0xb3dad4>
    fd88:	adchi	pc, ip, r0
    fd8c:			; <UNDEFINED> instruction: 0xf8144634
    fd90:	blcs	1f99c <mbtowc@plt+0x1da84>
    fd94:	blcs	b3f9fc <mbtowc@plt+0xb3dae4>
    fd98:			; <UNDEFINED> instruction: 0x4622d1f9
    fd9c:	strtmi	fp, [r3], -fp, lsr #2
    fda0:			; <UNDEFINED> instruction: 0xf8032200
    fda4:	strtmi	r2, [r2], -r1, lsl #22
    fda8:	addsmi	r4, r6, #28, 12	; 0x1c00000
    fdac:			; <UNDEFINED> instruction: 0xf1b9d0b0
    fdb0:	adcle	r0, pc, r0, lsl #30
    fdb4:			; <UNDEFINED> instruction: 0xf8584b6e
    fdb8:	ldmdavs	pc, {r0, r1, ip, sp}	; <UNPREDICTABLE>
    fdbc:	sbcle	r2, r2, r0, lsl #30
    fdc0:			; <UNDEFINED> instruction: 0xf8584b6c
    fdc4:			; <UNDEFINED> instruction: 0xf8d33003
    fdc8:			; <UNDEFINED> instruction: 0xf1bbb000
    fdcc:	ldcle	15, cr0, [sl]
    fdd0:	strcs	r3, [r0, #-3844]	; 0xfffff0fc
    fdd4:	svcne	0x0004f857
    fdd8:			; <UNDEFINED> instruction: 0xf7f14630
    fddc:	stmdacs	r0, {r1, r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    fde0:	strcc	sp, [r1, #-108]	; 0xffffff94
    fde4:	mvnsle	r4, sp, asr r5
    fde8:			; <UNDEFINED> instruction: 0xf1bae7ad
    fdec:	eorle	r0, r3, r0, lsl #30
    fdf0:			; <UNDEFINED> instruction: 0xf8584b75
    fdf4:	ldmdavs	fp, {r0, r1, ip, sp}
    fdf8:	bcs	27368 <mbtowc@plt+0x25450>
    fdfc:	andcs	sp, r1, #-2147483633	; 0x8000000f
    fe00:	blmi	1f65370 <mbtowc@plt+0x1f63458>
    fe04:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    fe08:	movwcc	r6, #6163	; 0x1813
    fe0c:			; <UNDEFINED> instruction: 0x46266013
    fe10:			; <UNDEFINED> instruction: 0xf1b9e7ac
    fe14:	rscle	r0, fp, r0, lsl #30
    fe18:			; <UNDEFINED> instruction: 0xf8584b58
    fe1c:	ldmdavs	fp, {r0, r1, ip, sp}
    fe20:	bllt	16a7390 <mbtowc@plt+0x16a5478>
    fe24:	ldrbpl	r2, [sl, #-513]	; 0xfffffdff
    fe28:			; <UNDEFINED> instruction: 0xf8584b74
    fe2c:	ldmdavs	r3, {r0, r1, sp}
    fe30:	andsvs	r3, r3, r1, lsl #6
    fe34:	ldr	r4, [r9, r6, lsr #12]
    fe38:	svceq	0x0000f1b9
    fe3c:	blmi	1804348 <mbtowc@plt+0x1802430>
    fe40:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    fe44:	ldclpl	8, cr6, [sl, #-108]	; 0xffffff94
    fe48:			; <UNDEFINED> instruction: 0xd12d2a00
    fe4c:	ldrbpl	r2, [sl, #-513]	; 0xfffffdff
    fe50:			; <UNDEFINED> instruction: 0xf8584b6b
    fe54:	ldmdavs	r3, {r0, r1, sp}
    fe58:	andsvs	r3, r3, r1, lsl #6
    fe5c:	str	r4, [r5, r6, lsr #12]
    fe60:	ldrbtmi	r4, [fp], #-2920	; 0xfffff498
    fe64:			; <UNDEFINED> instruction: 0x2e00691e
    fe68:	mcrge	4, 5, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
    fe6c:			; <UNDEFINED> instruction: 0xf7f14630
    fe70:	blmi	198b6c8 <mbtowc@plt+0x19897b0>
    fe74:	andcs	r4, r0, #2063597568	; 0x7b000000
    fe78:			; <UNDEFINED> instruction: 0xe69b611a
    fe7c:			; <UNDEFINED> instruction: 0xf8584b42
    fe80:	ldmdavs	r8, {r0, r1, ip, sp}
    fe84:			; <UNDEFINED> instruction: 0xf8584b3f
    fe88:	ldmdavs	fp, {r0, r1, ip, sp}
    fe8c:	strls	r9, [r2], -r8, lsl #20
    fe90:	bls	17469c <mbtowc@plt+0x172784>
    fe94:	bmi	177469c <mbtowc@plt+0x1772784>
    fe98:	tstcs	r1, sl, ror r4
    fe9c:	svc	0x0088f7f1
    fea0:	movwcs	r4, #5670	; 0x1626
    fea4:	strb	r9, [r1, -r4, lsl #6]!
    fea8:			; <UNDEFINED> instruction: 0xf8584b37
    feac:	ldmdavs	r8, {r0, r1, ip, sp}
    feb0:			; <UNDEFINED> instruction: 0xf8584b34
    feb4:	ldmdavs	fp, {r0, r1, ip, sp}
    feb8:	strb	r9, [r8, r7, lsl #20]!
    febc:	svceq	0x0000f1ba
    fec0:	blmi	b84564 <mbtowc@plt+0xb8264c>
    fec4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    fec8:	ldclpl	8, cr6, [sl, #-108]	; 0xffffff94
    fecc:	mvnle	r2, r0, lsl #20
    fed0:	ldrbpl	r2, [sl, #-513]	; 0xfffffdff
    fed4:			; <UNDEFINED> instruction: 0xf8584b4e
    fed8:	ldmdavs	r3, {r0, r1, sp}
    fedc:	andsvs	r3, r3, r1, lsl #6
    fee0:	strb	r4, [r3, -r6, lsr #12]
    fee4:			; <UNDEFINED> instruction: 0xf47f2b00
    fee8:	blmi	9bbb34 <mbtowc@plt+0x9b9c1c>
    feec:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    fef0:	bmi	969f64 <mbtowc@plt+0x96804c>
    fef4:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    fef8:	bls	269f40 <mbtowc@plt+0x268028>
    fefc:	bls	174708 <mbtowc@plt+0x1727f0>
    ff00:	bls	1b4708 <mbtowc@plt+0x1b27f0>
    ff04:			; <UNDEFINED> instruction: 0xf7f12101
    ff08:	movwcs	lr, #8020	; 0x1f54
    ff0c:	str	r9, [sp, -r4, lsl #6]!
    ff10:			; <UNDEFINED> instruction: 0xf10a4681
    ff14:			; <UNDEFINED> instruction: 0xf89a0404
    ff18:	blcs	1bf30 <mbtowc@plt+0x1a018>
    ff1c:	mrcge	4, 1, APSR_nzcv, cr5, cr15, {1}
    ff20:	mrc2	7, 6, pc, cr6, cr10, {7}
    ff24:			; <UNDEFINED> instruction: 0xf8584b32
    ff28:	ldmdavs	fp, {r0, r1, ip, sp}
    ff2c:			; <UNDEFINED> instruction: 0xf43f2b00
    ff30:	blmi	93b8a0 <mbtowc@plt+0x939988>
    ff34:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    ff38:	stmdacs	r0, {r3, r4, fp, sp, lr}
    ff3c:	mcrge	4, 6, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
    ff40:			; <UNDEFINED> instruction: 0xf8584b1e
    ff44:	ldmdavs	fp, {r0, r1, ip, sp}
    ff48:			; <UNDEFINED> instruction: 0xf43f2b00
    ff4c:	blmi	7bb964 <mbtowc@plt+0x7b9a4c>
    ff50:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    ff54:	blcs	29fc8 <mbtowc@plt+0x280b0>
    ff58:	mcrge	4, 4, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
    ff5c:	ldrbtmi	r4, [fp], #-2861	; 0xfffff4d3
    ff60:	ldr	r9, [fp], r5, lsl #6
    ff64:	ldrdeq	r0, [r2], -ip
    ff68:	andeq	ip, r0, ip, lsr #23
    ff6c:	andeq	ip, r0, r2, lsr #23
    ff70:			; <UNDEFINED> instruction: 0x000003b0
    ff74:	andeq	r0, r0, r0, asr #5
    ff78:	andeq	r0, r0, ip, lsl #5
    ff7c:	andeq	r0, r0, r0, lsl #8
    ff80:	andeq	fp, r0, lr, asr pc
    ff84:	andeq	r0, r0, r0, ror #4
    ff88:	andeq	r0, r0, r8, asr #5
    ff8c:	andeq	ip, r0, ip, lsr #22
    ff90:	andeq	fp, r0, sl, lsr #30
    ff94:	andeq	fp, r0, r6, lsr ip
    ff98:	andeq	ip, r0, r8, lsl fp
    ff9c:	strdeq	fp, [r0], -r2
    ffa0:	andeq	ip, r0, r8, lsl #22
    ffa4:	ldrdeq	fp, [r0], -ip
    ffa8:	andeq	ip, r0, r4, ror #20
    ffac:	strdeq	ip, [r0], -r4
    ffb0:	andeq	ip, r0, r2, lsl sl
    ffb4:	andeq	ip, r0, r8, asr #20
    ffb8:	andeq	fp, r0, r0, ror #28
    ffbc:	ldrdeq	r0, [r0], -ip
    ffc0:	andeq	ip, r0, r0, ror #19
    ffc4:	ldrdeq	r0, [r0], -r4
    ffc8:	andeq	r0, r0, r0, lsr r4
    ffcc:	andeq	fp, r0, r8, lsr fp
    ffd0:	andeq	fp, r0, r8, lsl lr
    ffd4:	andeq	r0, r2, r6, lsl r8
    ffd8:	andeq	r0, r2, r0, lsl #16
    ffdc:	andeq	ip, r0, ip, lsl #21
    ffe0:	andeq	ip, r0, r2, asr #19
    ffe4:			; <UNDEFINED> instruction: 0x0000c9b8
    ffe8:	andeq	fp, r0, r6, ror #21
    ffec:	andeq	ip, r0, r4, lsr #20
    fff0:	andeq	r0, r0, ip, ror r2
    fff4:	andeq	ip, r0, r2, lsl sl
    fff8:	andeq	r0, r0, ip, lsr #7
    fffc:	andeq	r0, r0, ip, lsl r2
   10000:	andeq	r0, r0, r0, ror #3
   10004:	andeq	r0, r2, r2, asr r6
   10008:	andeq	r0, r2, r0, asr #12
   1000c:	strdeq	ip, [r0], -r8
   10010:	andeq	r0, r0, r4, lsl #7
   10014:	andeq	fp, r0, r6, ror #16
   10018:	svcmi	0x00f0e92d
   1001c:	ldrmi	fp, [r5], -r5, lsl #1
   10020:			; <UNDEFINED> instruction: 0xf8dd461c
   10024:	mcrmi	0, 2, r8, cr5, cr8, {1}
   10028:	bmi	1161228 <mbtowc@plt+0x115f310>
   1002c:	blmi	116121c <mbtowc@plt+0x115f304>
   10030:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   10034:			; <UNDEFINED> instruction: 0xf04f9303
   10038:	stmdbcs	r0, {r8, r9}
   1003c:	strmi	sp, [pc], -r6, asr #32
   10040:			; <UNDEFINED> instruction: 0xf1a17809
   10044:			; <UNDEFINED> instruction: 0xf013032b
   10048:	ldrshtle	r0, [pc], -sp
   1004c:	svclt	0x0003295e
   10050:			; <UNDEFINED> instruction: 0xf04f3701
   10054:			; <UNDEFINED> instruction: 0xf04f0901
   10058:			; <UNDEFINED> instruction: 0xf04f0b00
   1005c:	svclt	0x00180900
   10060:	bleq	8c1a4 <mbtowc@plt+0x8a28c>
   10064:	ldrtmi	sl, [r8], -r2, lsl #18
   10068:	blx	1fcc07e <mbtowc@plt+0x1fca166>
   1006c:	stmdacs	r0, {r1, r7, r9, sl, lr}
   10070:	andscs	sp, r0, fp, lsr r0
   10074:	stcl	7, cr15, [r2, #964]!	; 0x3c4
   10078:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1007c:	andcs	sp, r0, #71	; 0x47
   10080:			; <UNDEFINED> instruction: 0xf8c08102
   10084:	bls	b808c <mbtowc@plt+0xb6174>
   10088:			; <UNDEFINED> instruction: 0xf8a06042
   1008c:			; <UNDEFINED> instruction: 0xf1bb900a
   10090:	andle	r0, r2, r0, lsl #30
   10094:	andcc	r6, r1, #2228224	; 0x220000
   10098:			; <UNDEFINED> instruction: 0xf1b96022
   1009c:	andle	r0, r4, r0, lsl #30
   100a0:	ldrdcs	pc, [r0], -r8
   100a4:			; <UNDEFINED> instruction: 0xf8c83201
   100a8:	stmdavs	sl!, {sp}
   100ac:	ldrdvs	r6, [fp], -sl	; <UNPREDICTABLE>
   100b0:	bmi	9580b8 <mbtowc@plt+0x9561a0>
   100b4:	blmi	8e12a4 <mbtowc@plt+0x8df38c>
   100b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   100bc:	subsmi	r9, sl, r3, lsl #22
   100c0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   100c4:	andlt	sp, r5, r8, lsr r1
   100c8:	svchi	0x00f0e8bd
   100cc:	ldmpl	r3!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
   100d0:	bmi	7ea144 <mbtowc@plt+0x7e822c>
   100d4:	ldmdavs	r4, {r1, r4, r5, r7, fp, ip, lr}
   100d8:	bmi	7b40e0 <mbtowc@plt+0x7b21c8>
   100dc:	tstcs	r1, sl, ror r4
   100e0:			; <UNDEFINED> instruction: 0xf7f14620
   100e4:	andcs	lr, r1, r6, ror #28
   100e8:	blmi	64a07c <mbtowc@plt+0x648164>
   100ec:	bmi	6264c0 <mbtowc@plt+0x6245a8>
   100f0:	ldmdavs	fp, {r2, r4, r5, r7, fp, ip, lr}
   100f4:	ldrbtmi	r4, [sl], #-2584	; 0xfffff5e8
   100f8:	stmdavs	r0!, {r0, r8, sp}
   100fc:	mrc	7, 2, APSR_nzcv, cr8, cr1, {7}
   10100:	stmdavs	r1!, {r0, r9, sp}
   10104:			; <UNDEFINED> instruction: 0xf0034638
   10108:	andcs	pc, r1, fp, lsr #31
   1010c:	blmi	40a058 <mbtowc@plt+0x408140>
   10110:	bmi	3e64e4 <mbtowc@plt+0x3e45cc>
   10114:	ldmdavs	fp, {r2, r4, r5, r7, fp, ip, lr}
   10118:	ldrbtmi	r4, [sl], #-2576	; 0xfffff5f0
   1011c:	stmdavs	r0!, {r0, r8, sp}
   10120:	mcr	7, 2, pc, cr6, cr1, {7}	; <UNPREDICTABLE>
   10124:	stmdavs	r1!, {r0, r9, sp}
   10128:			; <UNDEFINED> instruction: 0xf0034638
   1012c:	uadd8mi	pc, r0, r9	; <UNPREDICTABLE>
   10130:	ldc	7, cr15, [r2], #964	; 0x3c4
   10134:	ldr	r2, [ip, r1]!
   10138:	stc	7, cr15, [r2, #-964]	; 0xfffffc3c
   1013c:	muleq	r1, r0, fp
   10140:	andeq	pc, r1, ip, lsl #23
   10144:	andeq	r0, r0, r4, lsr r2
   10148:	andeq	pc, r1, r4, lsl #22
   1014c:	andeq	r0, r0, r0, ror #4
   10150:	andeq	r0, r0, r8, asr #5
   10154:	ldrdeq	ip, [r0], -r4
   10158:	ldrdeq	ip, [r0], -sl
   1015c:	ldrdeq	ip, [r0], -r2
   10160:	svcmi	0x00f0e92d
   10164:			; <UNDEFINED> instruction: 0xf8dfb093
   10168:	ldrbtmi	fp, [fp], #848	; 0x350
   1016c:	ldrbtmi	r4, [sl], #-2771	; 0xfffff52d
   10170:	ldmpl	r3, {r0, r1, r4, r6, r7, r8, r9, fp, lr}^
   10174:	tstls	r1, #1769472	; 0x1b0000
   10178:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1017c:	cmplt	r0, r3
   10180:	teqlt	r3, r3, lsl #16
   10184:	movwls	r2, #21248	; 0x5300
   10188:	blmi	ff3b4da8 <mbtowc@plt+0xff3b2e90>
   1018c:	movwls	r4, #29819	; 0x747b
   10190:	movwls	lr, #20687	; 0x50cf
   10194:	blmi	ff3481d4 <mbtowc@plt+0xff3462bc>
   10198:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   1019c:			; <UNDEFINED> instruction: 0xf85b4acb
   101a0:	ldmdavs	fp, {r1}
   101a4:	ldrbtmi	r4, [sl], #-2762	; 0xfffff536
   101a8:	stmdavs	r0, {r0, r8, sp}
   101ac:	mcr	7, 0, pc, cr0, cr1, {7}	; <UNPREDICTABLE>
   101b0:	movwls	r2, #21249	; 0x5301
   101b4:	ldrbtmi	r4, [sl], #-2759	; 0xfffff539
   101b8:	ldmpl	r3, {r0, r6, r7, r8, r9, fp, lr}^
   101bc:	blls	46a22c <mbtowc@plt+0x468314>
   101c0:			; <UNDEFINED> instruction: 0xf04f405a
   101c4:			; <UNDEFINED> instruction: 0xf0400300
   101c8:	stmdals	r5, {r0, r2, r4, r5, r6, r8, pc}
   101cc:	pop	{r0, r1, r4, ip, sp, pc}
   101d0:			; <UNDEFINED> instruction: 0x36028ff0
   101d4:	ldrtmi	r1, [r5], -r3, ror #21
   101d8:			; <UNDEFINED> instruction: 0xf816199c
   101dc:	bcs	1ade8 <mbtowc@plt+0x18ed0>
   101e0:	bcs	b3fe48 <mbtowc@plt+0xb3df30>
   101e4:	blmi	fee449c8 <mbtowc@plt+0xfee42ab0>
   101e8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   101ec:	bmi	fedea260 <mbtowc@plt+0xfede8348>
   101f0:	andvs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   101f4:	eorcs	r6, r0, #48, 16	; 0x300000
   101f8:	bmi	fedf4a00 <mbtowc@plt+0xfedf2ae8>
   101fc:	tstcs	r1, sl, ror r4
   10200:	ldcl	7, cr15, [r6, #964]	; 0x3c4
   10204:	ldmdavs	r2!, {r0, r8, r9, sp}
   10208:	stmdals	r3, {r0, r5, r9, sl, lr}
   1020c:	blx	fe1cc224 <mbtowc@plt+0xfe1ca30c>
   10210:			; <UNDEFINED> instruction: 0xb123782b
   10214:	movwls	r1, #15467	; 0x3c6b
   10218:	movwls	r2, #21249	; 0x5301
   1021c:	strls	lr, [r3, #-132]	; 0xffffff7c
   10220:	movwls	r2, #21249	; 0x5301
   10224:	movwcs	lr, #4145	; 0x1031
   10228:	strcc	r9, [r1, -r4, lsl #6]
   1022c:	ldmdavc	r5!, {r0, r1, r4, r5, r6, sl, fp, ip}^
   10230:	svclt	0x00182d00
   10234:	eorle	r2, r3, ip, lsr #26
   10238:	stmiale	sl, {r0, r1, r2, r3, r4, sl, fp, sp}^
   1023c:	ldclcs	6, cr4, [lr, #-120]	; 0xffffff88
   10240:	svccs	0x0000bf08
   10244:			; <UNDEFINED> instruction: 0xf104d0ef
   10248:	blge	492254 <mbtowc@plt+0x49033c>
   1024c:			; <UNDEFINED> instruction: 0xf804441c
   10250:	strbmi	r5, [r4], -r8, lsr #24
   10254:	svceq	0x0000f1ba
   10258:			; <UNDEFINED> instruction: 0xf7f1d1e7
   1025c:	stmdavs	r3, {r1, r2, r5, r8, sl, fp, sp, lr, pc}
   10260:	andscc	pc, r5, r3, lsr r8	; <UNPREDICTABLE>
   10264:	svcvs	0x0000f413
   10268:	strbmi	fp, [r4], -r4, lsl #30
   1026c:	beq	8c3b0 <mbtowc@plt+0x8a498>
   10270:	movwcs	sp, #41179	; 0xa0db
   10274:	stmdbpl	r9, {r0, r1, r8, r9, fp, ip, sp, lr, pc}
   10278:	ldmdbeq	r0!, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
   1027c:	ldrb	r4, [r4, r4, asr #12]
   10280:			; <UNDEFINED> instruction: 0xf0402d00
   10284:	movwls	r8, #12553	; 0x3109
   10288:	blcs	18e90 <mbtowc@plt+0x16f78>
   1028c:			; <UNDEFINED> instruction: 0xf1bad192
   10290:	andle	r0, fp, r0, lsl #30
   10294:	ldrmi	sl, [ip], #-2834	; 0xfffff4ee
   10298:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1029c:	stccc	8, cr15, [r8], #-16
   102a0:			; <UNDEFINED> instruction: 0xf7f1a808
   102a4:	bicslt	lr, r0, ip, lsr #23
   102a8:	ldrdls	pc, [r8], -r0
   102ac:			; <UNDEFINED> instruction: 0xf85b4b8b
   102b0:	ldmdavs	r8, {r0, r1, ip, sp}
   102b4:	ldclle	8, cr2, [sl, #-0]
   102b8:			; <UNDEFINED> instruction: 0xf85b4b89
   102bc:	ldmdavs	fp, {r0, r1, ip, sp}
   102c0:	strcs	r3, [r0, #-776]	; 0xfffffcf8
   102c4:	strcs	r4, [r1], #-1578	; 0xfffff9d6
   102c8:	sub	r9, r5, r4, lsl #28
   102cc:	movwcc	r9, #6915	; 0x1b03
   102d0:			; <UNDEFINED> instruction: 0xf04f9303
   102d4:			; <UNDEFINED> instruction: 0x9c060900
   102d8:	strtmi	r9, [r2], r4, lsl #8
   102dc:	blmi	1eca240 <mbtowc@plt+0x1ec8328>
   102e0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   102e4:			; <UNDEFINED> instruction: 0xf85b4a79
   102e8:	ldmdavs	fp, {r1, lr}
   102ec:	ldrbtmi	r4, [sl], #-2685	; 0xfffff583
   102f0:	stmdavs	r0!, {r0, r8, sp}
   102f4:	ldcl	7, cr15, [ip, #-964]	; 0xfffffc3c
   102f8:	stmdavs	r1!, {r0, r9, sp}
   102fc:			; <UNDEFINED> instruction: 0xf003a808
   10300:			; <UNDEFINED> instruction: 0xf8cdfeaf
   10304:	and	sl, pc, r4, lsl r0	; <UNPREDICTABLE>
   10308:			; <UNDEFINED> instruction: 0xf85b4b6f
   1030c:	ldmdavs	fp, {r0, r1, ip, sp}
   10310:			; <UNDEFINED> instruction: 0xf85b4a6e
   10314:	ldmdavs	r0, {r1, sp}
   10318:	andls	pc, r0, sp, asr #17
   1031c:	tstcs	r1, r7, lsl #20
   10320:	stcl	7, cr15, [r6, #-964]	; 0xfffffc3c
   10324:	movwls	r2, #21249	; 0x5301
   10328:	ldmdavc	fp, {r0, r1, r8, r9, fp, ip, pc}
   1032c:			; <UNDEFINED> instruction: 0xf43f2b00
   10330:	blls	fc03c <mbtowc@plt+0xfa124>
   10334:	stccs	8, cr7, [r0, #-116]	; 0xffffff8c
   10338:	stccs	15, cr11, [ip, #-96]!	; 0xffffffa0
   1033c:	adchi	pc, pc, r0
   10340:			; <UNDEFINED> instruction: 0xf04f9e03
   10344:			; <UNDEFINED> instruction: 0x9c060900
   10348:	strtmi	r9, [r2], r4, lsl #8
   1034c:	ldrb	r4, [r6, -pc, asr #12]!
   10350:	movwcc	r3, #49665	; 0xc201
   10354:	andle	r4, r8, r2, lsl #5
   10358:	stcne	8, cr15, [r8], {83}	; 0x53
   1035c:	mvnsle	r4, r9, asr #10
   10360:	adcsmi	r7, r1, #1638400	; 0x190000
   10364:			; <UNDEFINED> instruction: 0x4625d1d0
   10368:	stccs	7, cr14, [r0, #-968]	; 0xfffffc38
   1036c:	blmi	17c4ae4 <mbtowc@plt+0x17c2bcc>
   10370:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   10374:	addmi	r6, r3, #1769472	; 0x1b0000
   10378:	movwcc	sp, #44057	; 0xac19
   1037c:			; <UNDEFINED> instruction: 0xf85b4a5a
   10380:	andsvs	r2, r3, r2
   10384:	blx	98bbe <mbtowc@plt+0x96ca6>
   10388:	blmi	158c79c <mbtowc@plt+0x158a884>
   1038c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   10390:	stmdacs	r0, {r3, r4, fp, sp, lr}
   10394:			; <UNDEFINED> instruction: 0xf7f1d039
   10398:	blmi	148b320 <mbtowc@plt+0x1489408>
   1039c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   103a0:	blmi	13e8408 <mbtowc@plt+0x13e64f0>
   103a4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   103a8:	blcs	2a41c <mbtowc@plt+0x28504>
   103ac:			; <UNDEFINED> instruction: 0xf1bad035
   103b0:	cmple	r2, r0, lsl #30
   103b4:			; <UNDEFINED> instruction: 0xf85b4b49
   103b8:	ldmdavs	fp, {r0, r1, ip, sp}
   103bc:			; <UNDEFINED> instruction: 0xf85b4a48
   103c0:	ldmdavs	r2, {r1, sp}
   103c4:	blx	587fe <mbtowc@plt+0x568e6>
   103c8:	andcs	r2, r0, #201326592	; 0xc000000
   103cc:	blmi	10e853c <mbtowc@plt+0x10e6624>
   103d0:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   103d4:	stmdbmi	r2, {r0, r1, r4, fp, sp, lr}^
   103d8:	andmi	pc, r1, fp, asr r8	; <UNPREDICTABLE>
   103dc:	andcs	r6, ip, r1, lsr #16
   103e0:	vqrdmulh.s<illegal width 8>	d15, d3, d0
   103e4:	andls	pc, r3, r1, asr #16
   103e8:	ldmdavs	r3, {r0, r5, fp, sp, lr}
   103ec:	andsvs	r1, r4, ip, asr ip
   103f0:	movwne	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
   103f4:	andsvc	r9, sl, #4, 20	; 0x4000
   103f8:	suble	r2, r6, r0, lsl #20
   103fc:			; <UNDEFINED> instruction: 0xf85b4b3b
   10400:	ldmdavs	r3, {r0, r1, sp}
   10404:	andsvs	r3, r3, r1, lsl #6
   10408:	strmi	lr, [r8], -lr, lsl #15
   1040c:	ldc	7, cr15, [r6], {241}	; 0xf1
   10410:			; <UNDEFINED> instruction: 0xf85b4b33
   10414:	andsvs	r3, r8, r3
   10418:	blmi	b0a32c <mbtowc@plt+0xb08414>
   1041c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   10420:			; <UNDEFINED> instruction: 0xf85b4a2a
   10424:	ldmdavs	fp, {r1}
   10428:	ldrbtmi	r4, [sl], #-2609	; 0xfffff5cf
   1042c:	stmdavs	r0, {r0, r8, sp}
   10430:	ldc	7, cr15, [lr], #964	; 0x3c4
   10434:			; <UNDEFINED> instruction: 0xf0022001
   10438:	tstcs	r0, sl, ror lr	; <UNPREDICTABLE>
   1043c:			; <UNDEFINED> instruction: 0xf003a808
   10440:			; <UNDEFINED> instruction: 0x4602f993
   10444:	blmi	97c9cc <mbtowc@plt+0x97aab4>
   10448:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   1044c:	stmdbmi	r4!, {r0, r1, r3, r4, fp, sp, lr}
   10450:	andne	pc, r1, fp, asr r8	; <UNPREDICTABLE>
   10454:	andcs	r6, ip, r9, lsl #16
   10458:	movwne	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
   1045c:	sbfx	r6, sl, #0, #23
   10460:			; <UNDEFINED> instruction: 0xf85b4b19
   10464:	bmi	65c478 <mbtowc@plt+0x65a560>
   10468:	andmi	pc, r2, fp, asr r8	; <UNPREDICTABLE>
   1046c:	bmi	86a4e0 <mbtowc@plt+0x8685c8>
   10470:	tstcs	r1, sl, ror r4
   10474:			; <UNDEFINED> instruction: 0xf7f16820
   10478:	andcs	lr, r1, #156, 24	; 0x9c00
   1047c:	stmdage	r8, {r0, r5, fp, sp, lr}
   10480:	stc2l	0, cr15, [lr, #12]!
   10484:			; <UNDEFINED> instruction: 0xf0022001
   10488:	blmi	70fdd8 <mbtowc@plt+0x70dec0>
   1048c:	andcs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   10490:	movwcc	r6, #6163	; 0x1813
   10494:	smlald	r6, r7, r3, r0
   10498:	movwls	r1, #15539	; 0x3cb3
   1049c:	blls	10a080 <mbtowc@plt+0x108168>
   104a0:	movwls	r7, #18459	; 0x481b
   104a4:			; <UNDEFINED> instruction: 0xf47f2b00
   104a8:			; <UNDEFINED> instruction: 0xf04faf11
   104ac:			; <UNDEFINED> instruction: 0x9c060900
   104b0:	strbt	r4, [ip], r2, lsr #13
   104b4:	bl	114e480 <mbtowc@plt+0x114c568>
   104b8:	andeq	pc, r1, lr, asr #20
   104bc:	andeq	pc, r1, sl, asr #20
   104c0:	andeq	r0, r0, r4, lsr r2
   104c4:	andeq	ip, r0, r8, asr #13
   104c8:	andeq	r0, r0, r0, ror #4
   104cc:	andeq	r0, r0, r8, asr #5
   104d0:	andeq	ip, r0, sl, asr r6
   104d4:	andeq	pc, r1, r2, lsl #20
   104d8:	andeq	ip, r0, ip, lsl r6
   104dc:	ldrdeq	r0, [r0], -r8
   104e0:	andeq	r0, r0, ip, lsr #8
   104e4:	andeq	ip, r0, lr, asr #10
   104e8:	andeq	r0, r0, r4, lsl #6
   104ec:	andeq	r0, r0, ip, lsr r4
   104f0:	andeq	ip, r0, r6, asr r4
   104f4:	andeq	ip, r0, r8, lsr #8
   104f8:	strdeq	r0, [r0], -r4
   104fc:	strdlt	fp, [r3], r0
   10500:	svcmi	0x00114606
   10504:			; <UNDEFINED> instruction: 0xf7f1447f
   10508:	mcrrne	11, 14, lr, r4, cr8
   1050c:			; <UNDEFINED> instruction: 0xf7f14620
   10510:			; <UNDEFINED> instruction: 0xb148eb96
   10514:	ldrtmi	r4, [r3], -r5, lsl #12
   10518:	ldrbtmi	r4, [sl], #-2572	; 0xfffff5f4
   1051c:			; <UNDEFINED> instruction: 0xf7f14621
   10520:	strtmi	lr, [r8], -r6, lsl #24
   10524:	ldcllt	0, cr11, [r0, #12]!
   10528:	ldmpl	fp!, {r0, r3, r8, r9, fp, lr}^
   1052c:	ldmpl	r8!, {r0, r3, r9, fp, lr}
   10530:	strls	r9, [r0], #-1537	; 0xfffff9ff
   10534:	bmi	22a5a8 <mbtowc@plt+0x228690>
   10538:	tstcs	r1, sl, ror r4
   1053c:			; <UNDEFINED> instruction: 0xf7f16800
   10540:	andcs	lr, r1, r8, lsr ip
   10544:	ldc2l	0, cr15, [r3, #8]!
   10548:			; <UNDEFINED> instruction: 0x0001f6b4
   1054c:	strdeq	sp, [r0], -sl
   10550:	andeq	r0, r0, r0, ror #4
   10554:	andeq	r0, r0, r8, asr #5
   10558:	andeq	ip, r0, ip, ror r3
   1055c:	svcmi	0x00f0e92d
   10560:	ldrsbls	fp, [r0], -fp	; <UNPREDICTABLE>
   10564:			; <UNDEFINED> instruction: 0xf8df468a
   10568:	ldrbtmi	r4, [ip], #-2828	; 0xfffff4f4
   1056c:	blcs	24e8f0 <mbtowc@plt+0x24c9d8>
   10570:			; <UNDEFINED> instruction: 0xf8df447a
   10574:	ldmpl	r3, {r3, r8, r9, fp, ip, sp}^
   10578:	cmpls	r9, #1769472	; 0x1b0000
   1057c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   10580:	b	10ce54c <mbtowc@plt+0x10cc634>
   10584:	bcc	ffe4e908 <mbtowc@plt+0xffe4c9f0>
   10588:	stmdacc	r0, {r1, r5, r6, r7, fp, ip, lr}
   1058c:	andcs	fp, r1, r8, lsl pc
   10590:			; <UNDEFINED> instruction: 0x212f6010
   10594:	ldrdeq	pc, [r0], -sl
   10598:	mcrr	7, 15, pc, r0, cr1	; <UNPREDICTABLE>
   1059c:	bcc	ff94e920 <mbtowc@plt+0xff94ca08>
   105a0:	andsvs	r5, r8, r3, ror #17
   105a4:			; <UNDEFINED> instruction: 0xf0002800
   105a8:	andcc	r8, r1, r1, asr #1
   105ac:	bcc	ff54e930 <mbtowc@plt+0xff54ca18>
   105b0:	andsvs	r5, r8, r3, ror #17
   105b4:	bl	184e580 <mbtowc@plt+0x184c668>
   105b8:	bcc	ff34e93c <mbtowc@plt+0xff34ca24>
   105bc:	andsvs	r5, r8, r3, ror #17
   105c0:	stcle	8, cr2, [r4], {52}	; 0x34
   105c4:	bcc	ff04e948 <mbtowc@plt+0xff04ca30>
   105c8:	eorscs	r5, r5, #14876672	; 0xe30000
   105cc:	strcs	r6, [r3, #-26]	; 0xffffffe6
   105d0:			; <UNDEFINED> instruction: 0xf7f14628
   105d4:	strcc	lr, [r1, #-3204]	; 0xfffff37c
   105d8:	bcc	feb4e95c <mbtowc@plt+0xfeb4ca44>
   105dc:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   105e0:	lfmle	f4, 2, [r5], #684	; 0x2ac
   105e4:	bvc	fe94e968 <mbtowc@plt+0xfe94ca50>
   105e8:			; <UNDEFINED> instruction: 0x2600447f
   105ec:	ldrtmi	r2, [r2], -r2, lsl #10
   105f0:	ldrtmi	r4, [r8], -r9, lsr #12
   105f4:	bl	5ce5c0 <mbtowc@plt+0x5cc6a8>
   105f8:	ldmible	r8!, {r0, fp, sp}^
   105fc:	vmlal.s8	q9, d0, d0
   10600:	stmdacs	r2, {r3, r4, r7, pc}
   10604:	addshi	pc, r8, r0, lsl #6
   10608:			; <UNDEFINED> instruction: 0xf7f12000
   1060c:			; <UNDEFINED> instruction: 0xf8dfec3e
   10610:	ldrbtmi	r1, [r9], #-2688	; 0xfffff580
   10614:			; <UNDEFINED> instruction: 0xf7f12000
   10618:			; <UNDEFINED> instruction: 0xf7f1ebf0
   1061c:			; <UNDEFINED> instruction: 0xf8dfeb4c
   10620:	stmiapl	r3!, {r2, r4, r5, r6, r9, fp, ip, sp}^
   10624:			; <UNDEFINED> instruction: 0xf7f16018
   10628:			; <UNDEFINED> instruction: 0x4605eb94
   1062c:	bcc	1a4e9b0 <mbtowc@plt+0x1a4ca98>
   10630:	andsvs	r5, r8, r3, ror #17
   10634:	b	ff1ce600 <mbtowc@plt+0xff1cc6e8>
   10638:	andle	r4, r4, r5, lsl #5
   1063c:	bcc	174e9c0 <mbtowc@plt+0x174caa8>
   10640:	andcs	r5, r1, #14876672	; 0xe30000
   10644:			; <UNDEFINED> instruction: 0xf7f1601a
   10648:			; <UNDEFINED> instruction: 0xf8dfeaa6
   1064c:	stmiapl	r3!, {r2, r4, r6, r9, fp, ip, sp}^
   10650:			; <UNDEFINED> instruction: 0xf7f16018
   10654:			; <UNDEFINED> instruction: 0xf8dfea16
   10658:	stmiapl	r3!, {r2, r3, r6, r9, fp, ip, sp}^
   1065c:	cmplt	r8, r8, lsl r0
   10660:	bcc	f4e9e4 <mbtowc@plt+0xf4cacc>
   10664:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   10668:			; <UNDEFINED> instruction: 0xf8dfb923
   1066c:	stmiapl	r3!, {r2, r3, r4, r5, r9, fp, ip, sp}^
   10670:	andsvs	r2, sl, r1, lsl #4
   10674:	andeq	pc, r1, r1, asr #4
   10678:	b	ff84e644 <mbtowc@plt+0xff84c72c>
   1067c:	bcc	b4ea00 <mbtowc@plt+0xb4cae8>
   10680:	andsvs	r5, r8, r3, ror #17
   10684:	subsle	r2, sl, r0, lsl #16
   10688:	bcc	94ea0c <mbtowc@plt+0x94caf4>
   1068c:	vadd.i8	<illegal reg q10.5>, <illegal reg q8.5>, <illegal reg q9.5>
   10690:	andsvs	r0, sl, r1, lsl #4
   10694:	bcc	74ea18 <mbtowc@plt+0x74cb00>
   10698:	movwls	r4, #50299	; 0xc47b
   1069c:	bcc	64ea20 <mbtowc@plt+0x64cb08>
   106a0:	movwls	r4, #46203	; 0xb47b
   106a4:	bcs	54ea28 <mbtowc@plt+0x54cb10>
   106a8:	andls	r4, sl, #2046820352	; 0x7a000000
   106ac:	bcs	44ea30 <mbtowc@plt+0x44cb18>
   106b0:	andls	r4, r9, #2046820352	; 0x7a000000
   106b4:	bcs	34ea38 <mbtowc@plt+0x34cb20>
   106b8:	andls	r4, r8, #2046820352	; 0x7a000000
   106bc:	bcs	24ea40 <mbtowc@plt+0x24cb28>
   106c0:	andls	r4, r7, #2046820352	; 0x7a000000
   106c4:	bcs	14ea48 <mbtowc@plt+0x14cb30>
   106c8:	andls	r4, r6, #2046820352	; 0x7a000000
   106cc:			; <UNDEFINED> instruction: 0xf8df9305
   106d0:	ldrbtmi	r2, [sl], #-2560	; 0xfffff600
   106d4:			; <UNDEFINED> instruction: 0xf8df9204
   106d8:	ldrbtmi	r2, [sl], #-2556	; 0xfffff604
   106dc:	movwls	r9, #8707	; 0x2203
   106e0:			; <UNDEFINED> instruction: 0xf8df9301
   106e4:	ldrbtmi	r3, [fp], #-2548	; 0xfffff60c
   106e8:	orrcs	r9, r0, #0, 6
   106ec:	ldrmi	r2, [r9], -r1, lsl #4
   106f0:			; <UNDEFINED> instruction: 0xf7f1a839
   106f4:	movwcs	lr, #3084	; 0xc0c
   106f8:	tstls	r3, #1476395008	; 0x58000000
   106fc:	tstls	r8, #1543503872	; 0x5c000000
   10700:	tstls	r2, #20, 6	; 0x50000000
   10704:	tstls	r5, #1677721600	; 0x64000000
   10708:			; <UNDEFINED> instruction: 0xf8df930f
   1070c:	ldrbtmi	fp, [fp], #2512	; 0x9d0
   10710:	stmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   10714:	tstls	r1, #2063597568	; 0x7b000000
   10718:	stmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1071c:	tstls	sl, #2063597568	; 0x7b000000
   10720:	stmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   10724:	tstls	fp, #2063597568	; 0x7b000000
   10728:	stmdalt	r2!, {r0, ip, sp, lr, pc}
   1072c:	ldrdeq	pc, [r0], -sl
   10730:	andcs	lr, r1, ip, lsr r7
   10734:	ldc2l	0, cr15, [fp], #8
   10738:	bl	ff44e704 <mbtowc@plt+0xff44c7ec>
   1073c:			; <UNDEFINED> instruction: 0xf8dfe764
   10740:	stmiapl	r3!, {r2, r6, r8, fp, ip, sp}^
   10744:	stmibcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   10748:	ldmdavs	fp, {r5, r7, fp, ip, lr}
   1074c:	stmibcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   10750:	tstcs	r1, sl, ror r4
   10754:			; <UNDEFINED> instruction: 0xf7f16800
   10758:	andcs	lr, r1, ip, lsr #22
   1075c:	stc2l	0, cr15, [r7], #8
   10760:	ldmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   10764:	andcs	r5, r1, #14876672	; 0xe30000
   10768:			; <UNDEFINED> instruction: 0xf001601a
   1076c:			; <UNDEFINED> instruction: 0xf8dfb801
   10770:	stmiapl	r3!, {r3, r7, r8, fp, ip, sp}^
   10774:	andsvs	r2, sl, r1, lsl #4
   10778:	svclt	0x00faf000
   1077c:	ldmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   10780:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   10784:	subsle	r2, r5, fp, lsr #22
   10788:	ldmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1078c:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
   10790:	stmdavc	fp, {r0, r3, r4, r8, ip, sp, pc}
   10794:			; <UNDEFINED> instruction: 0xf0002b2f
   10798:			; <UNDEFINED> instruction: 0xf8df80a8
   1079c:	stmiapl	r3!, {r3, r5, r6, r8, fp, ip, sp}^
   107a0:			; <UNDEFINED> instruction: 0xf8df931c
   107a4:	stmiapl	r3!, {r2, r5, r6, r8, fp, ip, sp}^
   107a8:			; <UNDEFINED> instruction: 0xf8df931d
   107ac:	stmiapl	r3!, {r5, r6, r8, fp, ip, sp}^
   107b0:	blls	7353b8 <mbtowc@plt+0x7334a0>
   107b4:			; <UNDEFINED> instruction: 0xf8df9a1d
   107b8:	ldrbtmi	r0, [r8], #-2392	; 0xfffff6a8
   107bc:	stc2	7, cr15, [ip], #-1020	; 0xfffffc04
   107c0:			; <UNDEFINED> instruction: 0xf0402800
   107c4:			; <UNDEFINED> instruction: 0xf8df8788
   107c8:	stmiapl	r3!, {r6, r8, fp, ip, sp}^
   107cc:	ldmdavs	fp, {r0, r1, r3, r4, fp, sp, lr}^
   107d0:	vqrdmulh.s<illegal width 8>	d18, d0, d15
   107d4:			; <UNDEFINED> instruction: 0xf8df87cd
   107d8:	stmiapl	r3!, {r2, r3, r5, r7, fp, ip, sp}^
   107dc:	stmdbcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   107e0:	ldmdavs	fp, {r0, r2, r5, r7, fp, ip, lr}
   107e4:	stmdbcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   107e8:	tstcs	r1, sl, ror r4
   107ec:			; <UNDEFINED> instruction: 0xf7f16828
   107f0:			; <UNDEFINED> instruction: 0xf8dfeae0
   107f4:	stmiapl	r6!, {r2, r4, r8, fp, ip, sp}^
   107f8:	andcs	r6, r2, #3342336	; 0x330000
   107fc:	ldmdavs	r8, {r0, r3, r5, fp, sp, lr}
   10800:	stc2	0, cr15, [lr], #-12
   10804:	ldmdavs	fp, {r0, r1, r4, r5, fp, sp, lr}^
   10808:	stmdbcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1080c:	tstcs	r1, sl, ror r4
   10810:			; <UNDEFINED> instruction: 0xf7f16828
   10814:	movwcs	lr, #64206	; 0xface
   10818:	stmdbcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1081c:	tstcs	r1, sl, ror r4
   10820:			; <UNDEFINED> instruction: 0xf7f16828
   10824:	ldmdavs	r3!, {r1, r2, r6, r7, r9, fp, sp, lr, pc}
   10828:	subsvs	r2, sl, r0, lsl #4
   1082c:	movwls	r2, #62209	; 0xf301
   10830:	svclt	0x009ef000
   10834:	stmiacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   10838:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1083c:	stmdavc	lr!, {r0, r2, r3, r5, r8, ip, sp, pc}
   10840:	msreq	CPSR_fxc, #-2147483607	; 0x80000029
   10844:	svceq	0x00fdf013
   10848:			; <UNDEFINED> instruction: 0xf8dfd122
   1084c:	stmiapl	r3!, {r3, r4, r5, fp, ip, sp}^
   10850:	ldmcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   10854:	ldmdavs	fp, {r5, r7, fp, ip, lr}
   10858:	stmiacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1085c:	tstcs	r1, sl, ror r4
   10860:			; <UNDEFINED> instruction: 0xf7f16800
   10864:			; <UNDEFINED> instruction: 0xf8dfeaa6
   10868:	ldrbtmi	r3, [fp], #-2240	; 0xfffff740
   1086c:	blcs	2a9e0 <mbtowc@plt+0x28ac8>
   10870:	strhi	pc, [lr, -r0]!
   10874:	ldmcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   10878:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1087c:	ldmvs	sl, {r1, r3, r4, sp, lr}
   10880:	stmiacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   10884:	addsvs	r4, sl, fp, ror r4
   10888:	movwls	r2, #62209	; 0xf301
   1088c:	svclt	0x0070f000
   10890:	b	2ce85c <mbtowc@plt+0x2cc944>
   10894:			; <UNDEFINED> instruction: 0xf8336803
   10898:			; <UNDEFINED> instruction: 0xf4133016
   1089c:	sbcsle	r6, r4, r0, lsl #30
   108a0:	tstcs	r0, sl, lsl #4
   108a4:			; <UNDEFINED> instruction: 0xf7f14628
   108a8:			; <UNDEFINED> instruction: 0xf8dfe8c8
   108ac:	stmiapl	r2!, {r3, r7, fp, sp}
   108b0:			; <UNDEFINED> instruction: 0xf8df6010
   108b4:	stmiapl	r2!, {r2, r7, fp, sp}
   108b8:	stmdacs	pc, {r4, sp, lr}	; <UNPREDICTABLE>
   108bc:	ldrbhi	pc, [r8, -r0, asr #6]	; <UNPREDICTABLE>
   108c0:			; <UNDEFINED> instruction: 0x27c0f8df
   108c4:			; <UNDEFINED> instruction: 0xf8df58a2
   108c8:	stmdapl	r5!, {r2, r5, fp, ip}^
   108cc:	tstls	r1, pc, lsl #2
   108d0:	ldmdavs	r3, {ip, pc}
   108d4:	stmdacs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   108d8:	tstcs	r1, sl, ror r4
   108dc:			; <UNDEFINED> instruction: 0xf7f16828
   108e0:	movwcs	lr, #6760	; 0x1a68
   108e4:			; <UNDEFINED> instruction: 0xf000930f
   108e8:	strmi	fp, [r8], -r3, asr #30
   108ec:	blx	1fce8e8 <mbtowc@plt+0x1fcc9d0>
   108f0:	blls	3da8f8 <mbtowc@plt+0x3d89e0>
   108f4:	movwcs	fp, #7960	; 0x1f18
   108f8:			; <UNDEFINED> instruction: 0xf000930f
   108fc:			; <UNDEFINED> instruction: 0xf8dfbf39
   10900:	ldrbtmi	r3, [fp], #-2112	; 0xfffff7c0
   10904:	blcs	aee978 <mbtowc@plt+0xaeca60>
   10908:			; <UNDEFINED> instruction: 0xf8dfd00c
   1090c:	ldrbtmi	r3, [fp], #-2104	; 0xfffff7c8
   10910:			; <UNDEFINED> instruction: 0xf7fd6858
   10914:	stmdacs	r0, {r0, r2, r5, r8, sl, fp, ip, sp, lr, pc}
   10918:	svclt	0x00189b0f
   1091c:	movwls	r2, #62209	; 0xf301
   10920:	svclt	0x0026f000
   10924:			; <UNDEFINED> instruction: 0xf8df2100
   10928:	ldrbtmi	r3, [fp], #-2080	; 0xfffff7e0
   1092c:			; <UNDEFINED> instruction: 0xf7fd6858
   10930:	stmdacs	r0, {r0, r6, r9, sl, fp, ip, sp, lr, pc}
   10934:	ldrbhi	pc, [r2], r0, asr #32	; <UNPREDICTABLE>
   10938:	ldmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1093c:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
   10940:	orreq	pc, r0, #67	; 0x43
   10944:	movwcs	r6, #4115	; 0x1013
   10948:			; <UNDEFINED> instruction: 0xf0009317
   1094c:			; <UNDEFINED> instruction: 0xf8dfbf11
   10950:	ldrbtmi	r3, [fp], #-2048	; 0xfffff800
   10954:	blcs	aee9c8 <mbtowc@plt+0xaecab0>
   10958:			; <UNDEFINED> instruction: 0xf8dfd011
   1095c:	stmiapl	r3!, {r3, r5, r8, r9, sl, ip, sp}^
   10960:			; <UNDEFINED> instruction: 0x2788f8df
   10964:	ldmdavs	fp, {r5, r7, fp, ip, lr}
   10968:	ubfxcs	pc, pc, #17, #9
   1096c:	tstcs	r1, sl, ror r4
   10970:			; <UNDEFINED> instruction: 0xf7f16800
   10974:	movwcs	lr, #6686	; 0x1a1e
   10978:			; <UNDEFINED> instruction: 0xf000930f
   1097c:	strdcs	fp, [r1, -r9]
   10980:			; <UNDEFINED> instruction: 0x37d4f8df
   10984:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   10988:	mrc2	7, 0, pc, cr4, cr13, {7}
   1098c:			; <UNDEFINED> instruction: 0xf0402800
   10990:			; <UNDEFINED> instruction: 0xf8df86a8
   10994:	stmiapl	r2!, {r3, r4, r5, r7, r8, r9, sl, ip, sp}^
   10998:			; <UNDEFINED> instruction: 0xf0436813
   1099c:	andsvs	r0, r3, r0, lsl #7
   109a0:	tstls	r7, #67108864	; 0x4000000
   109a4:	cdplt	0, 14, cr15, cr4, cr0, {0}
   109a8:	sbfxcc	pc, pc, #17, #17
   109ac:	ldmdavc	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
   109b0:	svclt	0x0014292b
   109b4:	mrscs	r2, (UNDEF: 17)
   109b8:			; <UNDEFINED> instruction: 0xf7fd6858
   109bc:	stmdacs	r0, {r0, r1, r2, r3, r5, sl, fp, ip, sp, lr, pc}
   109c0:	svclt	0x00189b0f
   109c4:	movwls	r2, #62209	; 0xf301
   109c8:	cdplt	0, 13, cr15, cr2, cr0, {0}
   109cc:			; <UNDEFINED> instruction: 0x3790f8df
   109d0:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   109d4:	svclt	0x000c2b2b
   109d8:	andcs	r2, r1, #536870912	; 0x20000000
   109dc:			; <UNDEFINED> instruction: 0x3784f8df
   109e0:	andsvs	r5, sl, r3, ror #17
   109e4:	cdplt	0, 12, cr15, cr4, cr0, {0}
   109e8:			; <UNDEFINED> instruction: 0x377cf8df
   109ec:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   109f0:			; <UNDEFINED> instruction: 0xf0022b00
   109f4:	ldmdavc	fp, {r5, r7, r8, pc}
   109f8:			; <UNDEFINED> instruction: 0xf0133b2b
   109fc:			; <UNDEFINED> instruction: 0xd1170ffd
   10a00:			; <UNDEFINED> instruction: 0x3768f8df
   10a04:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   10a08:			; <UNDEFINED> instruction: 0xf0022b2b
   10a0c:			; <UNDEFINED> instruction: 0xf8df819f
   10a10:	stmiapl	r3!, {r5, r6, r8, r9, sl, ip, sp}^
   10a14:	andsvs	r2, sl, r1, lsl #4
   10a18:	smmlscc	r8, pc, r8, pc	; <UNPREDICTABLE>
   10a1c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   10a20:	ldmvs	sl, {r1, r3, r4, sp, lr}
   10a24:	smmlscc	r0, pc, r8, pc	; <UNPREDICTABLE>
   10a28:	addsvs	r4, sl, fp, ror r4
   10a2c:	cdplt	0, 10, cr15, cr0, cr0, {0}
   10a30:			; <UNDEFINED> instruction: 0x5748f8df
   10a34:			; <UNDEFINED> instruction: 0xf8df447d
   10a38:	ldrbtmi	r7, [pc], #-1864	; 10a40 <mbtowc@plt+0xeb28>
   10a3c:			; <UNDEFINED> instruction: 0x6744f8df
   10a40:			; <UNDEFINED> instruction: 0xf8dd447e
   10a44:	ands	r8, r8, ip, lsr r0
   10a48:	blcs	aeeb1c <mbtowc@plt+0xaecc04>
   10a4c:			; <UNDEFINED> instruction: 0xf8dfd02c
   10a50:	stmiapl	r1!, {r3, r4, r5, r8, r9, sl, ip, sp}^
   10a54:			; <UNDEFINED> instruction: 0xf003680b
   10a58:	strdvs	r0, [fp], -fp
   10a5c:			; <UNDEFINED> instruction: 0x372cf8df
   10a60:	ldmdavc	r3, {r0, r5, r6, r7, fp, ip, lr}
   10a64:	svclt	0x00142b47
   10a68:	movwcs	r2, #4864	; 0x1300
   10a6c:			; <UNDEFINED> instruction: 0xf8df600b
   10a70:	ldrbtmi	r2, [sl], #-1824	; 0xfffff8e0
   10a74:	movwcc	r6, #6227	; 0x1853
   10a78:	stmdavs	sl!, {r0, r1, r4, r6, sp, lr}^
   10a7c:	movwlt	r7, #14355	; 0x3813
   10a80:	bicseq	pc, pc, r3
   10a84:	sbcsle	r2, pc, r7, asr #18
   10a88:	ldrbcs	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   10a8c:			; <UNDEFINED> instruction: 0xf8df58a2
   10a90:	stmdapl	r0!, {r2, r3, r4, r6, r9, sl, ip}^
   10a94:	ldmdavs	r3, {r8, r9, ip, pc}
   10a98:	tstcs	r1, sl, lsr r6
   10a9c:			; <UNDEFINED> instruction: 0xf7f16800
   10aa0:			; <UNDEFINED> instruction: 0xf108e988
   10aa4:	strb	r0, [r2, r1, lsl #16]!
   10aa8:			; <UNDEFINED> instruction: 0x36dcf8df
   10aac:	stmdavs	fp, {r0, r5, r6, r7, fp, ip, lr}
   10ab0:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   10ab4:			; <UNDEFINED> instruction: 0xf8df600b
   10ab8:	stmiapl	r3!, {r2, r3, r4, r6, r7, r9, sl, ip, sp}^
   10abc:	andsvs	r2, r9, r1, lsl #2
   10ac0:			; <UNDEFINED> instruction: 0xf8cde7cc
   10ac4:			; <UNDEFINED> instruction: 0xf000803c
   10ac8:			; <UNDEFINED> instruction: 0xf8dfbe53
   10acc:	ldrbtmi	r3, [fp], #-1740	; 0xfffff934
   10ad0:	stccs	8, cr6, [r0, #-372]	; 0xfffffe8c
   10ad4:			; <UNDEFINED> instruction: 0x81a6f002
   10ad8:			; <UNDEFINED> instruction: 0xf1a6782e
   10adc:			; <UNDEFINED> instruction: 0xf013032b
   10ae0:			; <UNDEFINED> instruction: 0xf0020ffd
   10ae4:			; <UNDEFINED> instruction: 0xf8df8197
   10ae8:	ldrbtmi	r1, [r9], #-1716	; 0xfffff94c
   10aec:			; <UNDEFINED> instruction: 0xf7f04628
   10af0:	stmdacs	r0, {r1, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   10af4:			; <UNDEFINED> instruction: 0x81a1f002
   10af8:	ssatne	pc, #5, pc, asr #17	; <UNPREDICTABLE>
   10afc:			; <UNDEFINED> instruction: 0x46284479
   10b00:	svc	0x0088f7f0
   10b04:	movwcs	fp, #6984	; 0x1b48
   10b08:			; <UNDEFINED> instruction: 0xf0009319
   10b0c:			; <UNDEFINED> instruction: 0xf8dfbe31
   10b10:	stmiapl	r2!, {r4, r5, r6, r8, sl, sp}
   10b14:	ldmdblt	r2, {r1, r4, fp, sp, lr}^
   10b18:	ldmdavs	sl, {r4, r8, r9, ip, sp}^
   10b1c:			; <UNDEFINED> instruction: 0x4619b192
   10b20:	bcs	16aeb90 <mbtowc@plt+0x16acc78>
   10b24:			; <UNDEFINED> instruction: 0xf002d0f3
   10b28:	bcs	1c9170c <mbtowc@plt+0x1c8f7f4>
   10b2c:	strdvc	sp, [r8], #-4
   10b30:	bcs	2ad60 <mbtowc@plt+0x28e48>
   10b34:	stmiavs	r9, {r4, r5, r6, r7, ip, lr, pc}^
   10b38:	rscle	r2, sp, r0, lsl #18
   10b3c:			; <UNDEFINED> instruction: 0x43296815
   10b40:			; <UNDEFINED> instruction: 0xe7e96011
   10b44:			; <UNDEFINED> instruction: 0x3644f8df
   10b48:	movwcs	r5, #6370	; 0x18e2
   10b4c:			; <UNDEFINED> instruction: 0xf8df6013
   10b50:	stmiapl	r2!, {r2, r4, r6, r9, sl, sp}
   10b54:			; <UNDEFINED> instruction: 0xf0006013
   10b58:			; <UNDEFINED> instruction: 0xf8dfbe0b
   10b5c:	ldrbtmi	r5, [sp], #-1612	; 0xfffff9b4
   10b60:	ldrsbthi	pc, [ip], -sp	; <UNPREDICTABLE>
   10b64:	eor	r9, fp, sl, lsl pc
   10b68:			; <UNDEFINED> instruction: 0x3640f8df
   10b6c:	bl	e6f00 <mbtowc@plt+0xe4fe8>
   10b70:	tstcs	r1, r2, lsl #6
   10b74:	ldmvs	fp, {r0, r3, r4, r6, ip, sp, lr}
   10b78:			; <UNDEFINED> instruction: 0xf8dfb14b
   10b7c:	stmdapl	r1!, {r4, r5, r9, sl, ip}^
   10b80:	tstne	r2, r1, lsl #22
   10b84:	tstlt	r0, r8, asr #17
   10b88:	movwmi	r6, #6169	; 0x1819
   10b8c:	bcs	1e8bf8 <mbtowc@plt+0x1e6ce0>
   10b90:	bcs	7c4bb4 <mbtowc@plt+0x7c2c9c>
   10b94:			; <UNDEFINED> instruction: 0xf8dfd10a
   10b98:	stmiapl	r3!, {r3, r4, r9, sl, ip, sp}^
   10b9c:	andsvc	r2, r9, r0, lsl #2
   10ba0:			; <UNDEFINED> instruction: 0xf8dfe004
   10ba4:	stmiapl	r3!, {r3, r5, r6, r7, r8, sl, ip, sp}^
   10ba8:	andsvs	r2, r9, r1, lsl #2
   10bac:	ldrbcc	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
   10bb0:	bl	e6f44 <mbtowc@plt+0xe502c>
   10bb4:	ldmdavs	fp, {r1, r8, r9, ip}^
   10bb8:	ldmdavs	fp!, {r0, r1, r4, r5, r7, r8, ip, sp, pc}^
   10bbc:	rsbsvs	r3, fp, r1, lsl #6
   10bc0:	ldmdavc	r0!, {r1, r2, r3, r5, r6, fp, sp, lr}
   10bc4:			; <UNDEFINED> instruction: 0xf8dfb308
   10bc8:	stmiapl	r3!, {r2, r5, r6, r7, r8, sl, ip, sp}^
   10bcc:	cmplt	fp, fp, asr r8
   10bd0:	ldrbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
   10bd4:	andcs	r5, r0, #14876672	; 0xe30000
   10bd8:	addmi	r7, r1, #1638400	; 0x190000
   10bdc:	andcc	sp, r1, #196	; 0xc4
   10be0:	ldmdavs	r9, {r4, r8, r9, ip, sp}^
   10be4:	mvnsle	r2, r0, lsl #18
   10be8:	ldrcc	pc, [r8], #2271	; 0x8df
   10bec:			; <UNDEFINED> instruction: 0xf8df58e3
   10bf0:	stmiapl	r0!, {r2, r3, r4, r5, r6, r7, sl, sp}
   10bf4:	andls	r7, r0, #3276800	; 0x320000
   10bf8:	bls	6eac6c <mbtowc@plt+0x6e8d54>
   10bfc:	stmdavs	r0, {r0, r8, sp}
   10c00:	ldm	r6, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10c04:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   10c08:			; <UNDEFINED> instruction: 0xf8cde7d7
   10c0c:			; <UNDEFINED> instruction: 0xf8df803c
   10c10:	stmiapl	r3!, {r2, r4, r7, r8, sl, ip, sp}^
   10c14:	andsvs	r2, sl, r1, lsl #4
   10c18:	stclt	0, cr15, [sl]
   10c1c:	ldrcc	pc, [r4, #2271]	; 0x8df
   10c20:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
   10c24:	stmdavc	fp, {r0, r4, r5, r6, r8, ip, sp, pc}
   10c28:			; <UNDEFINED> instruction: 0xf0133b2b
   10c2c:			; <UNDEFINED> instruction: 0xd1100ffd
   10c30:	strcc	pc, [r4, #2271]	; 0x8df
   10c34:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   10c38:	ldmvs	sl, {r1, r3, r4, sp, lr}
   10c3c:	ldrbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   10c40:	addsvs	r4, sl, fp, ror r4
   10c44:	ldrbcc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   10c48:	andcs	r5, r1, #14876672	; 0xe30000
   10c4c:			; <UNDEFINED> instruction: 0xf000601a
   10c50:	andcs	fp, r0, pc, lsl #27
   10c54:			; <UNDEFINED> instruction: 0xffdaf7fd
   10c58:	blls	3dac60 <mbtowc@plt+0x3d8d48>
   10c5c:	movwcs	fp, #7960	; 0x1f18
   10c60:	strb	r9, [pc, pc, lsl #6]!
   10c64:	ldrbcc	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   10c68:	andcs	r5, r1, #14876672	; 0xe30000
   10c6c:			; <UNDEFINED> instruction: 0xf000601a
   10c70:			; <UNDEFINED> instruction: 0xf8dfbd7f
   10c74:	ldrbtmi	r3, [fp], #-1364	; 0xfffffaac
   10c78:	stmdacs	r0, {r3, r4, r6, fp, sp, lr}
   10c7c:	rsbhi	pc, ip, r2
   10c80:	blcc	aeec94 <mbtowc@plt+0xaecd7c>
   10c84:	svceq	0x00fdf013
   10c88:			; <UNDEFINED> instruction: 0xf8dfd115
   10c8c:	stmiapl	r3!, {r6, r8, sl, ip, sp}^
   10c90:	andsvs	r2, sl, r1, lsl #4
   10c94:	ldrcc	pc, [r8, #-2271]!	; 0xfffff721
   10c98:	andcs	r5, r0, #14876672	; 0xe30000
   10c9c:			; <UNDEFINED> instruction: 0xf8df601a
   10ca0:	ldrbtmi	r3, [fp], #-1332	; 0xfffffacc
   10ca4:	andsvs	r6, sl, sl, asr r8
   10ca8:			; <UNDEFINED> instruction: 0xf8df689a
   10cac:	ldrbtmi	r3, [fp], #-1324	; 0xfffffad4
   10cb0:			; <UNDEFINED> instruction: 0xf000609a
   10cb4:			; <UNDEFINED> instruction: 0xf7febd5d
   10cb8:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   10cbc:	svclt	0x00189b0f
   10cc0:	movwls	r2, #62209	; 0xf301
   10cc4:	ldcllt	0, cr15, [r4, #-0]
   10cc8:	ldrcc	pc, [r0, #-2271]	; 0xfffff721
   10ccc:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   10cd0:			; <UNDEFINED> instruction: 0xf0012d00
   10cd4:	stmdavc	fp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, pc}
   10cd8:			; <UNDEFINED> instruction: 0xf0133b2b
   10cdc:			; <UNDEFINED> instruction: 0xd11c0ffd
   10ce0:	ldrbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   10ce4:	andcs	r5, r1, #14876672	; 0xe30000
   10ce8:			; <UNDEFINED> instruction: 0xf8df601a
   10cec:	stmiapl	r3!, {r3, r4, r5, r6, r7, sl, ip, sp}^
   10cf0:	andsvs	r2, sl, r0, lsl #4
   10cf4:	ldrbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   10cf8:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
   10cfc:	orrmi	pc, r0, #1124073472	; 0x43000000
   10d00:			; <UNDEFINED> instruction: 0xf8df6013
   10d04:	ldrbtmi	r3, [fp], #-1252	; 0xfffffb1c
   10d08:	andsvs	r6, sl, sl, asr r8
   10d0c:			; <UNDEFINED> instruction: 0xf8df689a
   10d10:	ldrbtmi	r3, [fp], #-1244	; 0xfffffb24
   10d14:			; <UNDEFINED> instruction: 0xf000609a
   10d18:			; <UNDEFINED> instruction: 0xf8dfbd2b
   10d1c:	ldrbtmi	r1, [r9], #-1236	; 0xfffffb2c
   10d20:			; <UNDEFINED> instruction: 0xf7f04628
   10d24:	ldmiblt	r0, {r1, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   10d28:	ldrtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   10d2c:	andcs	r5, r0, #14876672	; 0xe30000
   10d30:			; <UNDEFINED> instruction: 0xf8df601a
   10d34:	stmiapl	r3!, {r4, r5, r7, sl, ip, sp}^
   10d38:	andsvs	r2, sl, r1, lsl #4
   10d3c:	strcc	pc, [ip], #-2271	; 0xfffff721
   10d40:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
   10d44:	orrmi	pc, r0, #587202560	; 0x23000000
   10d48:			; <UNDEFINED> instruction: 0xf0006013
   10d4c:	blmi	ff380198 <mbtowc@plt+0xff37e280>
   10d50:	bmi	ff9a70e4 <mbtowc@plt+0xff9a51cc>
   10d54:	strls	r5, [r0, #-2208]	; 0xfffff760
   10d58:			; <UNDEFINED> instruction: 0xf8df681b
   10d5c:	ldrbtmi	r2, [sl], #-1176	; 0xfffffb68
   10d60:	stmdavs	r0, {r0, r8, sp}
   10d64:	stmda	r4!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10d68:	movwls	r2, #62209	; 0xf301
   10d6c:	stclt	0, cr15, [r0, #-0]
   10d70:	strcc	pc, [r4], #2271	; 0x8df
   10d74:	andcs	r5, r0, #14876672	; 0xe30000
   10d78:			; <UNDEFINED> instruction: 0xf000601a
   10d7c:			; <UNDEFINED> instruction: 0xf8dfbcf9
   10d80:	ldrbtmi	r3, [fp], #-1148	; 0xfffffb84
   10d84:	mulls	r0, r3, r8
   10d88:	ldrbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   10d8c:			; <UNDEFINED> instruction: 0xf1b958a2
   10d90:	svclt	0x00140f2b
   10d94:	mrscs	r2, (UNDEF: 17)
   10d98:	ldmdavs	sp, {r0, r4, sp, lr}^
   10d9c:			; <UNDEFINED> instruction: 0xf0012d00
   10da0:	stmdavc	fp!, {r0, r5, r7, r8, r9, sl, pc}
   10da4:			; <UNDEFINED> instruction: 0xf0133b2b
   10da8:			; <UNDEFINED> instruction: 0xd1100ffd
   10dac:	ldrbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   10db0:	andcs	r5, r0, #14876672	; 0xe30000
   10db4:			; <UNDEFINED> instruction: 0xf8df601a
   10db8:	ldrbtmi	r3, [fp], #-1104	; 0xfffffbb0
   10dbc:	andsvs	r6, sl, sl, asr r8
   10dc0:			; <UNDEFINED> instruction: 0xf8df689a
   10dc4:	ldrbtmi	r3, [fp], #-1096	; 0xfffffbb8
   10dc8:			; <UNDEFINED> instruction: 0xf000609a
   10dcc:	ldrls	fp, [sp, #-3281]	; 0xfffff32f
   10dd0:	ldrls	r2, [ip, #-1792]	; 0xfffff900
   10dd4:	bl	fe977a50 <mbtowc@plt+0xfe975b38>
   10dd8:			; <UNDEFINED> instruction: 0xf8150803
   10ddc:	cmnlt	r6, r1, lsl #22
   10de0:	svc	0x0062f7f0
   10de4:			; <UNDEFINED> instruction: 0xf8336803
   10de8:			; <UNDEFINED> instruction: 0xf4133016
   10dec:	andle	r6, r4, r0, lsl #30
   10df0:	movwcs	r3, #44592	; 0xae30
   10df4:	strvs	pc, [r7, -r3, lsl #22]
   10df8:			; <UNDEFINED> instruction: 0xf1b8e7eb
   10dfc:	andsle	r0, sl, r0, lsl #30
   10e00:	svceq	0x002bf1b9
   10e04:	blmi	5230 <mbtowc@plt+0x3318>
   10e08:	andsvs	r5, pc, r3, ror #17
   10e0c:	stmiapl	r2!, {r0, r1, r2, r3, r6, r7, r8, r9, fp, lr}^
   10e10:			; <UNDEFINED> instruction: 0xf0436813
   10e14:	andsvs	r0, r3, r0, asr #6
   10e18:	blmi	fe6c8e64 <mbtowc@plt+0xfe6c6f4c>
   10e1c:	bmi	fece71b0 <mbtowc@plt+0xfece5298>
   10e20:	ldmdavs	fp, {r5, r7, fp, ip, lr}
   10e24:	ldrbtmi	r4, [sl], #-2810	; 0xfffff506
   10e28:	stmdavs	r0, {r0, r8, sp}
   10e2c:	svc	0x00c0f7f0
   10e30:	movwls	r2, #62209	; 0xf301
   10e34:	blmi	ffd08e48 <mbtowc@plt+0xffd06f30>
   10e38:	andcs	r5, r0, #14876672	; 0xe30000
   10e3c:	blls	728eac <mbtowc@plt+0x726f94>
   10e40:	blcs	2eeb4 <mbtowc@plt+0x2cf9c>
   10e44:	ldrhi	pc, [r4], #0
   10e48:	ldrbtmi	r4, [fp], #-3058	; 0xfffff40e
   10e4c:	andsvs	r6, sl, sl, asr r8
   10e50:	strbmi	r6, [r3], #-2203	; 0xfffff765
   10e54:	ldrbtmi	r4, [sl], #-2800	; 0xfffff510
   10e58:			; <UNDEFINED> instruction: 0xf0006093
   10e5c:	blmi	ffc00088 <mbtowc@plt+0xffbfe170>
   10e60:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   10e64:	andsle	r2, sl, sp, lsr #22
   10e68:	teqle	r0, fp, lsr #22
   10e6c:	ldrbtmi	r4, [fp], #-3052	; 0xfffff414
   10e70:	blcs	2afe4 <mbtowc@plt+0x290cc>
   10e74:	ldrbhi	pc, [sl, -r1]!	; <UNPREDICTABLE>
   10e78:	bcc	aeeee8 <mbtowc@plt+0xaecfd0>
   10e7c:	svceq	0x00fdf012
   10e80:	blmi	ffa452f8 <mbtowc@plt+0xffa433e0>
   10e84:	andcs	r5, r1, #14876672	; 0xe30000
   10e88:	blmi	ff9e8ef8 <mbtowc@plt+0xff9e6fe0>
   10e8c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   10e90:	ldmvs	sl, {r1, r3, r4, sp, lr}
   10e94:	ldrbtmi	r4, [fp], #-3045	; 0xfffff41b
   10e98:			; <UNDEFINED> instruction: 0xf000609a
   10e9c:	blmi	1e80048 <mbtowc@plt+0x1e7e130>
   10ea0:	bmi	fe4a7234 <mbtowc@plt+0xfe4a531c>
   10ea4:	ldmdavs	fp, {r5, r7, fp, ip, lr}
   10ea8:	ldrbtmi	r4, [sl], #-2785	; 0xfffff51f
   10eac:	stmdavs	r0, {r0, r8, sp}
   10eb0:	svc	0x007ef7f0
   10eb4:	movwls	r2, #62209	; 0xf301
   10eb8:	mralt	pc, sl, acc0
   10ebc:	stmiapl	r2!, {r0, r3, r4, r6, r7, r9, fp, lr}
   10ec0:	andsvs	r2, r1, r2, lsl #2
   10ec4:	stmiapl	r2!, {r0, r1, r3, r4, r6, r7, r9, fp, lr}
   10ec8:			; <UNDEFINED> instruction: 0xf0006013
   10ecc:	bmi	1b80018 <mbtowc@plt+0x1b7e100>
   10ed0:	stmibmi	r6, {r1, r5, r7, fp, ip, lr}
   10ed4:	movwls	r5, #2144	; 0x860
   10ed8:	bmi	ff5eaf2c <mbtowc@plt+0xff5e9014>
   10edc:	tstcs	r1, sl, ror r4
   10ee0:			; <UNDEFINED> instruction: 0xf7f06800
   10ee4:	movwcs	lr, #8038	; 0x1f66
   10ee8:			; <UNDEFINED> instruction: 0xf000930f
   10eec:	blmi	ff4ffff8 <mbtowc@plt+0xff4fe0e0>
   10ef0:	blmi	ff4e7280 <mbtowc@plt+0xff4e5368>
   10ef4:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   10ef8:	svclt	0x00142b2b
   10efc:	movwcs	r2, #4864	; 0x1300
   10f00:			; <UNDEFINED> instruction: 0xf0006013
   10f04:	blmi	ff3fffe0 <mbtowc@plt+0xff3fe0c8>
   10f08:	blmi	ff3e7298 <mbtowc@plt+0xff3e5380>
   10f0c:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   10f10:	svclt	0x00183b2d
   10f14:	andsvs	r2, r3, r1, lsl #6
   10f18:	stclt	0, cr15, [sl], #-0
   10f1c:	stmiapl	r3!, {r0, r1, r3, r6, r7, r8, r9, fp, lr}^
   10f20:	andsvs	r2, sl, r1, lsl #4
   10f24:	stclt	0, cr15, [r4], #-0
   10f28:	ldrbtmi	r4, [fp], #-3017	; 0xfffff437
   10f2c:	stccs	8, cr6, [r0, #-372]	; 0xfffffe8c
   10f30:	strhi	pc, [r2, -r1]!
   10f34:	blcc	aeefe8 <mbtowc@plt+0xaed0d0>
   10f38:	svceq	0x00fdf013
   10f3c:	blmi	ff185378 <mbtowc@plt+0xff183460>
   10f40:	andcs	r5, r1, #14876672	; 0xe30000
   10f44:	blmi	ff128fb4 <mbtowc@plt+0xff12709c>
   10f48:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   10f4c:	ldmvs	sl, {r1, r3, r4, sp, lr}
   10f50:	ldrbtmi	r4, [fp], #-3010	; 0xfffff43e
   10f54:			; <UNDEFINED> instruction: 0xf000609a
   10f58:	ldrls	fp, [sp, #-3083]	; 0xfffff3f5
   10f5c:			; <UNDEFINED> instruction: 0xf04f2700
   10f60:	ldrls	r0, [ip, #-2314]	; 0xfffff6f6
   10f64:	bl	fe977be0 <mbtowc@plt+0xfe975cc8>
   10f68:			; <UNDEFINED> instruction: 0xf8150803
   10f6c:	cmplt	lr, r1, lsl #22
   10f70:	mrc	7, 4, APSR_nzcv, cr10, cr0, {7}
   10f74:			; <UNDEFINED> instruction: 0xf8336803
   10f78:			; <UNDEFINED> instruction: 0xf4133016
   10f7c:	andle	r6, r3, r0, lsl #30
   10f80:	blx	26084a <mbtowc@plt+0x25e932>
   10f84:	strb	r6, [ip, r7, lsl #14]!
   10f88:	svceq	0x0000f1b8
   10f8c:	blmi	fed44fd8 <mbtowc@plt+0xfed430c0>
   10f90:	andsvs	r5, pc, r3, ror #17
   10f94:	ldmdavc	fp, {r2, r3, r4, r8, r9, fp, ip, pc}
   10f98:			; <UNDEFINED> instruction: 0xf0002b00
   10f9c:	blmi	fec71f48 <mbtowc@plt+0xfec70030>
   10fa0:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   10fa4:	ldmvs	fp, {r1, r3, r4, sp, lr}
   10fa8:	bmi	febe20bc <mbtowc@plt+0xfebe01a4>
   10fac:	addsvs	r4, r3, sl, ror r4
   10fb0:	blmi	fea49f30 <mbtowc@plt+0xfea48018>
   10fb4:	andcs	r5, r1, #14876672	; 0xe30000
   10fb8:			; <UNDEFINED> instruction: 0xe7eb601a
   10fbc:	stmiapl	r2!, {r0, r1, r3, r5, r7, r8, r9, fp, lr}^
   10fc0:	ldrbtmi	r4, [fp], #-2987	; 0xfffff455
   10fc4:	blcs	b6f038 <mbtowc@plt+0xb6d120>
   10fc8:	movwcs	fp, #3860	; 0xf14
   10fcc:	andsvs	r2, r3, r1, lsl #6
   10fd0:	blmi	fea49f10 <mbtowc@plt+0xfea47ff8>
   10fd4:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
   10fd8:			; <UNDEFINED> instruction: 0xf7fd2001
   10fdc:	stmdacs	r0, {r0, r1, r2, r4, r9, sl, fp, ip, sp, lr, pc}
   10fe0:	svclt	0x00189b0f
   10fe4:	movwls	r2, #62209	; 0xf301
   10fe8:	blmi	fe909ef8 <mbtowc@plt+0xfe907fe0>
   10fec:	blmi	fe8e737c <mbtowc@plt+0xfe8e5464>
   10ff0:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   10ff4:	svclt	0x00183b2d
   10ff8:	andsvs	r2, r3, r1, lsl #6
   10ffc:	blmi	fe849ee4 <mbtowc@plt+0xfe847fcc>
   11000:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   11004:	svclt	0x00022b2b
   11008:	tstls	r4, #67108864	; 0x4000000
   1100c:	blmi	fe775c68 <mbtowc@plt+0xfe773d50>
   11010:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   11014:			; <UNDEFINED> instruction: 0xf0012d00
   11018:	stmdavc	fp!, {r0, r2, r4, r5, r7, r9, sl, pc}
   1101c:			; <UNDEFINED> instruction: 0xf0133b2b
   11020:	strdle	r0, [ip, -sp]
   11024:	stmiapl	r3!, {r3, r4, r7, r8, r9, fp, lr}^
   11028:	andsvs	r2, sl, pc, lsl #4
   1102c:	ldrbtmi	r4, [fp], #-2967	; 0xfffff469
   11030:	andsvs	r6, sl, sl, asr r8
   11034:	blmi	fe5ab2a4 <mbtowc@plt+0xfe5a938c>
   11038:	addsvs	r4, sl, fp, ror r4
   1103c:	ldrls	lr, [sp, #-920]	; 0xfffffc68
   11040:	ldrls	r2, [ip, #-1792]	; 0xfffff900
   11044:	bl	fe977cc0 <mbtowc@plt+0xfe975da8>
   11048:	strtmi	r0, [r8], r3, lsl #18
   1104c:	blvs	8f0b4 <mbtowc@plt+0x8d19c>
   11050:			; <UNDEFINED> instruction: 0xf0002e00
   11054:			; <UNDEFINED> instruction: 0xf7f0811f
   11058:	stmdavs	r3, {r3, r5, r9, sl, fp, sp, lr, pc}
   1105c:	andscc	pc, r6, r3, lsr r8	; <UNPREDICTABLE>
   11060:	svcvs	0x0000f413
   11064:	tsthi	r6, r0	; <UNPREDICTABLE>
   11068:	movwcs	r3, #44592	; 0xae30
   1106c:	strvs	pc, [r7, -r3, lsl #22]
   11070:	strb	r4, [r6, r5, asr #12]!
   11074:	andeq	pc, r1, lr, asr #12
   11078:	andeq	pc, r1, r8, asr #12
   1107c:	andeq	r0, r0, r4, lsr r2
   11080:	andeq	r0, r0, r4, ror r3
   11084:	andeq	r0, r0, r0, ror #4
   11088:	andeq	r0, r0, ip, lsl r3
   1108c:	strdeq	ip, [r0], -r8
   11090:	andeq	ip, r0, r2, lsl #10
   11094:	andeq	r0, r0, ip, ror #6
   11098:	andeq	r0, r0, ip, asr #6
   1109c:	andeq	r0, r0, r8, ror #4
   110a0:	andeq	r0, r0, r0, ror #7
   110a4:	andeq	r0, r0, ip, asr #4
   110a8:	andeq	r0, r0, r0, ror r2
   110ac:	andeq	r0, r0, r0, asr #4
   110b0:	andeq	r0, r0, r0, asr r3
   110b4:	andeq	ip, r0, r4, ror r2
   110b8:	andeq	ip, r0, r4, ror r4
   110bc:	andeq	ip, r0, r8, ror #4
   110c0:	andeq	fp, r0, r8, asr #4
   110c4:	andeq	sl, r0, r0, lsr #11
   110c8:	andeq	ip, r0, r4, asr r2
   110cc:	andeq	ip, r0, r0, asr r2
   110d0:	andeq	sl, r0, r6, lsl sp
   110d4:	andeq	ip, r0, r2, asr #4
   110d8:	andeq	ip, r0, sl, lsr r2
   110dc:			; <UNDEFINED> instruction: 0x0001fdba
   110e0:	andeq	pc, r1, r0, lsl #19
   110e4:	andeq	pc, r1, ip, lsr #27
   110e8:	andeq	ip, r0, r8, lsl r3
   110ec:	andeq	r0, r0, r8, asr #5
   110f0:	muleq	r0, ip, r1
   110f4:	andeq	r0, r0, r0, lsr r2
   110f8:	andeq	r0, r0, r4, ror #7
   110fc:	andeq	pc, r1, r8, asr #26
   11100:	andeq	pc, r1, ip, lsr sp	; <UNPREDICTABLE>
   11104:	andeq	r0, r0, r0, lsr #8
   11108:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1110c:	andeq	r0, r0, ip, lsr #6
   11110:	strdeq	ip, [r0], -lr
   11114:	ldrdeq	ip, [r0], -r4
   11118:			; <UNDEFINED> instruction: 0x0000c1bc
   1111c:	andeq	ip, r0, r8, asr #3
   11120:	muleq	r1, r0, ip
   11124:	andeq	ip, r0, ip, lsl #2
   11128:	andeq	pc, r1, lr, asr ip	; <UNPREDICTABLE>
   1112c:	andeq	pc, r1, ip, lsl r8	; <UNPREDICTABLE>
   11130:	andeq	pc, r1, r4, asr #24
   11134:	andeq	r0, r0, ip, ror #5
   11138:	andeq	r0, r0, r4, lsl #4
   1113c:	strheq	ip, [r0], -r8
   11140:	andeq	pc, r1, r6, asr #23
   11144:			; <UNDEFINED> instruction: 0x0001fbba
   11148:	muleq	r1, lr, fp
   1114c:	ldrdeq	r0, [r0], -r8
   11150:	andeq	pc, r1, r6, ror fp	; <UNPREDICTABLE>
   11154:	andeq	ip, r0, r8, lsl #1
   11158:	andeq	pc, r1, r4, asr #22
   1115c:	andeq	pc, r1, ip, lsl fp	; <UNPREDICTABLE>
   11160:	strdeq	pc, [r1], -r8
   11164:	andeq	r0, r0, r0, lsl r4
   11168:	ldrdeq	pc, [r1], -ip
   1116c:	andeq	pc, r1, r4, asr #21
   11170:	strdeq	r0, [r0], -r4
   11174:	andeq	pc, r1, r8, ror r6	; <UNPREDICTABLE>
   11178:	andeq	pc, r1, r0, lsr #21
   1117c:	muleq	r1, r4, sl
   11180:	ldrdeq	fp, [r0], -r6
   11184:	andeq	pc, r1, r8, lsl #21
   11188:	andeq	r0, r0, r8, ror #6
   1118c:	andeq	r0, r0, ip, asr r2
   11190:	andeq	pc, r1, r6, asr sl	; <UNPREDICTABLE>
   11194:	muleq	r0, ip, r2
   11198:	strdeq	pc, [r1], -sl
   1119c:	andeq	fp, r0, sl, asr #30
   111a0:	andeq	fp, r0, ip, lsr pc
   111a4:	andeq	r0, r0, ip, ror #7
   111a8:	andeq	pc, r1, sl, ror #18
   111ac:	andeq	r0, r0, r0, lsr #4
   111b0:	andeq	r0, r0, ip, asr #5
   111b4:	andeq	pc, r1, r8, lsr #17
   111b8:	andeq	pc, r1, r0, ror #8
   111bc:	andeq	pc, r1, r8, lsl #17
   111c0:	strdeq	r0, [r0], -ip
   111c4:	andeq	r0, r0, r8, lsl r4
   111c8:	andeq	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   111cc:	andeq	r0, r0, r8, ror r3
   111d0:	andeq	r0, r0, r8, lsr #7
   111d4:	strdeq	pc, [r1], -r2
   111d8:	andeq	pc, r1, sl, lsl r8	; <UNPREDICTABLE>
   111dc:	strdeq	pc, [r1], -ip
   111e0:	andeq	r0, r0, r8, lsr #5
   111e4:	andeq	r0, r0, r4, ror #4
   111e8:	andeq	pc, r1, lr, lsl #7
   111ec:			; <UNDEFINED> instruction: 0x0001f7b6
   111f0:	andeq	fp, r0, r6, lsr sp
   111f4:	strdeq	fp, [r0], -sl
   111f8:	andeq	r0, r0, r0, asr #6
   111fc:	andeq	pc, r1, r6, asr #14
   11200:	andeq	r0, r0, ip, lsl #7
   11204:	andeq	r0, r0, r8, asr r2
   11208:	ldrdeq	pc, [r1], -sl
   1120c:	andeq	pc, r1, r2, lsl #14
   11210:	andeq	fp, r0, sl, asr ip
   11214:	andeq	pc, r1, sl, asr #4
   11218:	andeq	pc, r1, r2, ror r6	; <UNPREDICTABLE>
   1121c:	andeq	pc, r1, r8, ror #12
   11220:	andeq	pc, r1, sl, asr r6	; <UNPREDICTABLE>
   11224:	andeq	r0, r0, r4, lsl r4
   11228:	andeq	pc, r1, r8, lsl #4
   1122c:	andeq	pc, r1, r2, lsr r6	; <UNPREDICTABLE>
   11230:	strdeq	fp, [r0], -r6
   11234:	andeq	r0, r0, r4, lsl r2
   11238:	ldrdeq	fp, [r0], -ip
   1123c:	muleq	r0, r8, r3
   11240:	ldrdeq	pc, [r1], -r4
   11244:	andeq	r0, r0, r8, ror #7
   11248:			; <UNDEFINED> instruction: 0x0001f5bc
   1124c:	andeq	r0, r0, r4, lsr #8
   11250:	muleq	r1, lr, r5
   11254:	strdeq	r0, [r0], -r8
   11258:	andeq	pc, r1, ip, asr #2
   1125c:	andeq	pc, r1, r6, ror r5	; <UNPREDICTABLE>
   11260:			; <UNDEFINED> instruction: 0x000002bc
   11264:	strdeq	pc, [r1], -r4
   11268:	andeq	pc, r1, ip, lsl r5	; <UNPREDICTABLE>
   1126c:			; <UNDEFINED> instruction: 0x000002b4
   11270:	andeq	pc, r1, r6, lsl #10
   11274:	strdeq	pc, [r1], -r4
   11278:	andeq	r0, r0, r4, asr #4
   1127c:	ldrdeq	pc, [r1], -r8
   11280:	andeq	pc, r1, r8, asr #9
   11284:			; <UNDEFINED> instruction: 0x0001f4b8
   11288:	andeq	r0, r0, ip, ror #4
   1128c:	andeq	pc, r1, r6, rrx
   11290:	muleq	r1, r0, r4
   11294:	svceq	0x0000f1b9
   11298:	strcs	fp, [pc, -r8, lsl #30]
   1129c:	bcc	ff64f620 <mbtowc@plt+0xff64d708>
   112a0:	andsvs	r5, pc, r3, ror #17
   112a4:	ldmdavc	fp, {r2, r3, r4, r8, r9, fp, ip, pc}
   112a8:			; <UNDEFINED> instruction: 0xf0002b00
   112ac:	strtmi	r8, [sl], -r1, ror #4
   112b0:	blcc	8f30c <mbtowc@plt+0x8d3f4>
   112b4:	rscsle	r2, sl, r0, lsr #22
   112b8:	andle	r2, fp, sp, ror #22
   112bc:	bcc	fef4f640 <mbtowc@plt+0xfef4d728>
   112c0:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   112c4:	ldmvs	fp, {r1, r3, r4, sp, lr}
   112c8:			; <UNDEFINED> instruction: 0xf8df444b
   112cc:	ldrbtmi	r2, [sl], #-2740	; 0xfffff54c
   112d0:	sub	r6, sp, #147	; 0x93
   112d4:	tstls	r3, #21248	; 0x5300
   112d8:			; <UNDEFINED> instruction: 0xf7f04618
   112dc:	mcrrne	12, 15, lr, r5, cr14
   112e0:	stclne	0, cr0, [fp], #-948	; 0xfffffc4c
   112e4:			; <UNDEFINED> instruction: 0x46189316
   112e8:	stc	7, cr15, [r8], #960	; 0x3c0
   112ec:	bicslt	r9, r0, r2, lsl r0
   112f0:			; <UNDEFINED> instruction: 0x46299a13
   112f4:			; <UNDEFINED> instruction: 0xf0089812
   112f8:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   112fc:	eorshi	pc, r8, #0, 6
   11300:	bcc	fe04f684 <mbtowc@plt+0xfe04d76c>
   11304:			; <UNDEFINED> instruction: 0xf8df58e3
   11308:	stmiapl	r0!, {r7, r9, fp, sp}
   1130c:	andls	r9, r0, #77824	; 0x13000
   11310:			; <UNDEFINED> instruction: 0xf8df681b
   11314:	ldrbtmi	r2, [sl], #-2680	; 0xfffff588
   11318:	stmdavs	r0, {r0, r8, sp}
   1131c:	stcl	7, cr15, [r8, #-960]	; 0xfffffc40
   11320:	movwls	r2, #62209	; 0xf301
   11324:			; <UNDEFINED> instruction: 0xf8dfe224
   11328:	stmiapl	r3!, {r2, r3, r4, r6, r9, fp, ip, sp}^
   1132c:	bcs	164f6b0 <mbtowc@plt+0x164d798>
   11330:	bls	4e75b8 <mbtowc@plt+0x4e56a0>
   11334:	bls	5b5b40 <mbtowc@plt+0x5b3c28>
   11338:	ldmdavs	fp, {r9, ip, pc}
   1133c:	bcs	144f6c0 <mbtowc@plt+0x144d7a8>
   11340:	tstcs	r1, sl, ror r4
   11344:			; <UNDEFINED> instruction: 0xf7f06800
   11348:	andcs	lr, r1, r4, lsr sp
   1134c:	cdp2	0, 14, cr15, cr15, cr1, {0}
   11350:	bcc	104f6d4 <mbtowc@plt+0x104d7bc>
   11354:	andcs	r5, r1, #14876672	; 0xe30000
   11358:	and	r6, r9, #26
   1135c:	bcc	e4f6e0 <mbtowc@plt+0xe4d7c8>
   11360:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   11364:			; <UNDEFINED> instruction: 0xf0012800
   11368:	stmdavc	r3, {r0, r1, r4, r8, sl, pc}
   1136c:			; <UNDEFINED> instruction: 0xf0133b2b
   11370:	strdle	r0, [pc, -sp]
   11374:	bcc	94f6f8 <mbtowc@plt+0x94d7e0>
   11378:	andcs	r5, r1, #14876672	; 0xe30000
   1137c:			; <UNDEFINED> instruction: 0xf8df601a
   11380:	ldrbtmi	r3, [fp], #-2592	; 0xfffff5e0
   11384:	andsvs	r6, sl, sl, asr r8
   11388:			; <UNDEFINED> instruction: 0xf8df689a
   1138c:	ldrbtmi	r3, [fp], #-2584	; 0xfffff5e8
   11390:			; <UNDEFINED> instruction: 0xe1ed609a
   11394:	blx	fe74f396 <mbtowc@plt+0xfe74d47e>
   11398:	blls	3db3a0 <mbtowc@plt+0x3d9488>
   1139c:	movwcs	fp, #7960	; 0x1f18
   113a0:	mvn	r9, pc, lsl #6
   113a4:	bcc	4f728 <mbtowc@plt+0x4d810>
   113a8:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   113ac:			; <UNDEFINED> instruction: 0xf0012d00
   113b0:	stmdavc	fp!, {r0, r1, r2, r3, r4, r7, sl, pc}
   113b4:			; <UNDEFINED> instruction: 0xf0133b2b
   113b8:	strdle	r0, [pc, -sp]
   113bc:	stmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   113c0:	andcs	r5, pc, #14876672	; 0xe30000
   113c4:			; <UNDEFINED> instruction: 0xf8df601a
   113c8:	ldrbtmi	r3, [fp], #-2536	; 0xfffff618
   113cc:	andsvs	r6, sl, sl, asr r8
   113d0:			; <UNDEFINED> instruction: 0xf8df689a
   113d4:	ldrbtmi	r3, [fp], #-2528	; 0xfffff620
   113d8:			; <UNDEFINED> instruction: 0xe1c9609a
   113dc:	smladcs	r0, sp, r5, r9
   113e0:	stmdbeq	sl, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   113e4:	blls	77685c <mbtowc@plt+0x774944>
   113e8:	stmdaeq	r3, {r0, r2, r5, r7, r8, r9, fp, sp, lr, pc}
   113ec:	blvs	8f448 <mbtowc@plt+0x8d530>
   113f0:			; <UNDEFINED> instruction: 0xf7f0b15e
   113f4:	stmdavs	r3, {r1, r3, r4, r6, sl, fp, sp, lr, pc}
   113f8:	andscc	pc, r6, r3, lsr r8	; <UNPREDICTABLE>
   113fc:	svcvs	0x0000f413
   11400:	cdpcc	0, 3, cr13, cr0, cr3, {0}
   11404:	strvs	pc, [r7, -r9, lsl #22]
   11408:			; <UNDEFINED> instruction: 0xf1b8e7ec
   1140c:			; <UNDEFINED> instruction: 0xf0010f00
   11410:			; <UNDEFINED> instruction: 0xf8df851b
   11414:	stmiapl	r3!, {r3, r4, r7, r8, fp, ip, sp}^
   11418:	blls	72949c <mbtowc@plt+0x727584>
   1141c:	cmplt	r3, fp, lsl r8
   11420:	ldmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   11424:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   11428:	ldmvs	fp, {r1, r3, r4, sp, lr}
   1142c:			; <UNDEFINED> instruction: 0xf8df4443
   11430:	ldrbtmi	r2, [sl], #-2444	; 0xfffff674
   11434:	svccs	0x00016093
   11438:	orrshi	pc, sl, r0, lsl #6
   1143c:	stmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   11440:			; <UNDEFINED> instruction: 0xf8df58e3
   11444:	stmiapl	r0!, {r2, r6, r8, fp, sp}
   11448:	strls	r2, [r1, #-1282]	; 0xfffffafe
   1144c:	ldmdavs	fp, {r8, r9, sl, ip, pc}
   11450:	stmdbcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   11454:	tstcs	r1, sl, ror r4
   11458:			; <UNDEFINED> instruction: 0xf7f06800
   1145c:			; <UNDEFINED> instruction: 0xf8dfecaa
   11460:	stmiapl	r3!, {r2, r3, r6, r8, fp, ip, sp}^
   11464:	orr	r6, r3, sp, lsl r0
   11468:	ldmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1146c:	movwcs	r5, #6370	; 0x18e2
   11470:			; <UNDEFINED> instruction: 0xf8df6013
   11474:	stmiapl	r2!, {r2, r4, r6, r8, fp, sp}
   11478:	cmn	r9, r3, lsl r0
   1147c:	stmdbcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   11480:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   11484:			; <UNDEFINED> instruction: 0xf0012b00
   11488:	ldmdavc	fp, {r0, r1, r2, r3, r4, r5, sl, pc}
   1148c:			; <UNDEFINED> instruction: 0xf0133b2b
   11490:			; <UNDEFINED> instruction: 0xd1160ffd
   11494:	ldmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   11498:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1149c:			; <UNDEFINED> instruction: 0xf0012b2d
   114a0:			; <UNDEFINED> instruction: 0xf8df843e
   114a4:	stmiapl	r3!, {r4, r5, r8, fp, ip, sp}^
   114a8:	andsvs	r2, sl, r4, lsl #4
   114ac:	stmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   114b0:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   114b4:	ldmvs	sl, {r1, r3, r4, sp, lr}
   114b8:	stmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   114bc:	addsvs	r4, sl, fp, ror r4
   114c0:			; <UNDEFINED> instruction: 0xf8dfe156
   114c4:	stmiapl	r3!, {r4, r8, fp, ip, sp}^
   114c8:	andsvs	r2, sl, r0, lsl #4
   114cc:	ldmdbvs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   114d0:			; <UNDEFINED> instruction: 0xf8df447e
   114d4:	ldrbtmi	r7, [pc], #-2320	; 114dc <mbtowc@plt+0xf5c4>
   114d8:	stmdbpl	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   114dc:	and	r4, r9, sp, ror r4
   114e0:	ldmcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   114e4:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
   114e8:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   114ec:	stmdavs	fp!, {r0, r1, r4, sp, lr}^
   114f0:	rsbvs	r3, fp, r1, lsl #6
   114f4:	ldmdavc	fp, {r0, r1, r4, r5, r6, fp, sp, lr}
   114f8:			; <UNDEFINED> instruction: 0xf0002b00
   114fc:	blcs	1c719e8 <mbtowc@plt+0x1c6fad0>
   11500:	blcs	1d058c0 <mbtowc@plt+0x1d039a8>
   11504:			; <UNDEFINED> instruction: 0xf8dfd00f
   11508:	stmiapl	r2!, {r2, r3, r4, r5, r6, fp, sp}
   1150c:	ldmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   11510:	movwls	r5, #2144	; 0x860
   11514:			; <UNDEFINED> instruction: 0x463a6813
   11518:	stmdavs	r0, {r0, r8, sp}
   1151c:	mcrr	7, 15, pc, r8, cr0	; <UNPREDICTABLE>
   11520:	movwls	r2, #62209	; 0xf301
   11524:			; <UNDEFINED> instruction: 0xf8dfe7e3
   11528:	stmiapl	r2!, {r2, r3, r5, r7, fp, ip, sp}^
   1152c:			; <UNDEFINED> instruction: 0xf0436813
   11530:	andsvs	r0, r3, r4, lsl #6
   11534:			; <UNDEFINED> instruction: 0xf8dfe7db
   11538:	ldrbtmi	r3, [fp], #-2228	; 0xfffff74c
   1153c:			; <UNDEFINED> instruction: 0xf7fe6858
   11540:	stmdacs	r0, {r0, r1, r2, r3, r9, sl, fp, ip, sp, lr, pc}
   11544:	svclt	0x00189b0f
   11548:	movwls	r2, #62209	; 0xf301
   1154c:			; <UNDEFINED> instruction: 0xf8dfe110
   11550:	stmiapl	r3!, {r5, r7, fp, ip, sp}^
   11554:	andsvs	r2, sl, r1, lsl #4
   11558:			; <UNDEFINED> instruction: 0xf8dfe10a
   1155c:	stmiapl	r3!, {r3, r4, r7, fp, ip, sp}^
   11560:	andsvs	r2, sl, r1, lsl #4
   11564:			; <UNDEFINED> instruction: 0xf8dfe104
   11568:	stmiapl	r2!, {r2, r3, r4, r6, fp, ip, sp}^
   1156c:	stmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   11570:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   11574:	svclt	0x00183b2b
   11578:	andsvs	r2, r3, r1, lsl #6
   1157c:			; <UNDEFINED> instruction: 0xf8dfe0f8
   11580:	ldrbtmi	r3, [fp], #-2172	; 0xfffff784
   11584:	blcs	2b6f8 <mbtowc@plt+0x297e0>
   11588:	strhi	pc, [r8], #-1
   1158c:	blcc	aef600 <mbtowc@plt+0xaed6e8>
   11590:	svceq	0x00fdf013
   11594:			; <UNDEFINED> instruction: 0xf8dfd10f
   11598:	stmiapl	r3!, {r3, r5, r6, fp, ip, sp}^
   1159c:	andsvs	r2, sl, r3, lsl #4
   115a0:	stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   115a4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   115a8:	ldmvs	sl, {r1, r3, r4, sp, lr}
   115ac:	ldmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   115b0:	addsvs	r4, sl, fp, ror r4
   115b4:			; <UNDEFINED> instruction: 0xf8dfe0dc
   115b8:	ldrbtmi	r6, [lr], #-2132	; 0xfffff7ac
   115bc:	ldmdavc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   115c0:			; <UNDEFINED> instruction: 0xf8df447f
   115c4:	ldrbtmi	r5, [sp], #-2128	; 0xfffff7b0
   115c8:	ldrsbthi	pc, [ip], -sp	; <UNPREDICTABLE>
   115cc:			; <UNDEFINED> instruction: 0xf8dfe009
   115d0:	stmiapl	r2!, {r4, r5, fp, ip, sp}^
   115d4:			; <UNDEFINED> instruction: 0xf0436813
   115d8:	andsvs	r0, r3, r1, lsl #6
   115dc:	movwcc	r6, #6251	; 0x186b
   115e0:	ldmdavs	r3!, {r0, r1, r3, r5, r6, sp, lr}^
   115e4:	bicslt	r7, fp, fp, lsl r8
   115e8:	rscsle	r2, r0, r6, ror #22
   115ec:	andle	r2, pc, ip, ror #22
   115f0:			; <UNDEFINED> instruction: 0x2790f8df
   115f4:			; <UNDEFINED> instruction: 0xf8df58a2
   115f8:	stmdapl	r0!, {r4, r7, r8, r9, sl, ip}^
   115fc:	ldmdavs	r3, {r8, r9, ip, pc}
   11600:	tstcs	r1, sl, lsr r6
   11604:			; <UNDEFINED> instruction: 0xf7f06800
   11608:			; <UNDEFINED> instruction: 0xf108ebd4
   1160c:	strb	r0, [r5, r1, lsl #16]!
   11610:	ubfxcc	pc, pc, #17, #13
   11614:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
   11618:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   1161c:	bfi	r6, r3, #0, #30
   11620:	eorshi	pc, ip, sp, asr #17
   11624:			; <UNDEFINED> instruction: 0xf8dfe0a4
   11628:	stmiapl	r2!, {r4, r5, r6, r7, r8, r9, sl, ip, sp}^
   1162c:	blx	feceb680 <mbtowc@plt+0xfece9768>
   11630:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   11634:	adds	r6, fp, r3, lsl r0
   11638:	ubfxcc	pc, pc, #17, #1
   1163c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   11640:			; <UNDEFINED> instruction: 0xf8dfb1db
   11644:	stmiapl	r3!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
   11648:	andsvs	r2, sl, r1, lsl #4
   1164c:			; <UNDEFINED> instruction: 0x37d4f8df
   11650:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   11654:			; <UNDEFINED> instruction: 0xf0002800
   11658:	stmdavc	r3, {r0, r1, r3, r7, pc}
   1165c:			; <UNDEFINED> instruction: 0xf0133b2b
   11660:			; <UNDEFINED> instruction: 0xd11b0ffd
   11664:			; <UNDEFINED> instruction: 0x37c0f8df
   11668:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1166c:	ldmvs	sl, {r1, r3, r4, sp, lr}
   11670:	sbfxcc	pc, pc, #17, #25
   11674:	addsvs	r4, sl, fp, ror r4
   11678:			; <UNDEFINED> instruction: 0xf8dfe07a
   1167c:	stmiapl	r3!, {r3, r8, r9, sl, ip, sp}^
   11680:			; <UNDEFINED> instruction: 0x2704f8df
   11684:	ldmdavs	fp, {r5, r7, fp, ip, lr}
   11688:	sbfxcs	pc, pc, #17, #5
   1168c:	tstcs	r1, sl, ror r4
   11690:			; <UNDEFINED> instruction: 0xf7f06800
   11694:	movwcs	lr, #7054	; 0x1b8e
   11698:	rsb	r9, r9, pc, lsl #6
   1169c:	blx	fe04f670 <mbtowc@plt+0xfe04d758>
   116a0:	blls	3db6a8 <mbtowc@plt+0x3d9790>
   116a4:	movwcs	fp, #7960	; 0x1f18
   116a8:	rsb	r9, r1, pc, lsl #6
   116ac:			; <UNDEFINED> instruction: 0x36d4f8df
   116b0:			; <UNDEFINED> instruction: 0xf8df58e3
   116b4:	stmiapl	r0!, {r2, r4, r6, r7, r9, sl, sp}
   116b8:	ldmdavs	fp, {r8, r9, sl, ip, pc}
   116bc:			; <UNDEFINED> instruction: 0x2774f8df
   116c0:	tstcs	r1, sl, ror r4
   116c4:			; <UNDEFINED> instruction: 0xf7f06800
   116c8:	movwcs	lr, #7028	; 0x1b74
   116cc:	sub	r9, pc, pc, lsl #6
   116d0:	movwls	r2, #62209	; 0xf301
   116d4:	movwcs	lr, #4172	; 0x104c
   116d8:	sub	r9, r9, pc, lsl #6
   116dc:	movwls	r2, #62209	; 0xf301
   116e0:	movwcs	lr, #4166	; 0x1046
   116e4:	sub	r9, r3, pc, lsl #6
   116e8:	tstls	r8, #67108864	; 0x4000000
   116ec:	movwcs	lr, #4160	; 0x1040
   116f0:	eors	r9, sp, r8, lsl r3
   116f4:			; <UNDEFINED> instruction: 0xf8df3701
   116f8:	ldrbtmi	r3, [fp], #-1856	; 0xfffff8c0
   116fc:			; <UNDEFINED> instruction: 0xf8df601f
   11700:	stmiapl	r3!, {r2, r3, r4, r5, r8, r9, sl, ip, sp}^
   11704:	blcs	2b778 <mbtowc@plt+0x29860>
   11708:	movthi	pc, #57409	; 0xe041	; <UNPREDICTABLE>
   1170c:			; <UNDEFINED> instruction: 0x3730f8df
   11710:			; <UNDEFINED> instruction: 0xf64558e3
   11714:			; <UNDEFINED> instruction: 0x601a62bf
   11718:	movwvc	pc, #12869	; 0x3245	; <UNPREDICTABLE>
   1171c:	bllt	130d728 <mbtowc@plt+0x130b810>
   11720:			; <UNDEFINED> instruction: 0x3660f8df
   11724:			; <UNDEFINED> instruction: 0xf8df58e3
   11728:	stmiapl	r0!, {r5, r6, r9, sl, sp}
   1172c:			; <UNDEFINED> instruction: 0xf8df681b
   11730:	ldrbtmi	r2, [sl], #-1812	; 0xfffff8ec
   11734:	stmdavs	r0, {r0, r8, sp}
   11738:	bl	ecf700 <mbtowc@plt+0xecd7e8>
   1173c:			; <UNDEFINED> instruction: 0x3708f8df
   11740:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   11744:	eoreq	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   11748:			; <UNDEFINED> instruction: 0x1700f8df
   1174c:	stmvs	fp, {r0, r3, r4, r5, r6, sl, lr}
   11750:	addvs	r3, fp, r1, lsl #6
   11754:	stmdblt	fp, {r0, r1, r6, r7, sl, fp, ip, lr}^
   11758:			; <UNDEFINED> instruction: 0xf8df3201
   1175c:	ldrbtmi	r3, [fp], #-1780	; 0xfffff90c
   11760:			; <UNDEFINED> instruction: 0xf8df601a
   11764:	ldrbtmi	r3, [fp], #-1776	; 0xfffff910
   11768:	addsvs	r2, sl, r0, lsl #4
   1176c:	movwls	r2, #62209	; 0xf301
   11770:	ldrdpl	pc, [r8], -fp
   11774:	blls	480470 <mbtowc@plt+0x47e558>
   11778:	blls	42b7fc <mbtowc@plt+0x4298e4>
   1177c:	lfmle	f4, 4, [lr, #748]!	; 0x2ec
   11780:	eorvs	pc, r7, sl, asr r8	; <UNPREDICTABLE>
   11784:	mulhi	r0, r6, r8
   11788:	msreq	CPSR_fxc, #168, 2	; 0x2a
   1178c:	svceq	0x00fdf013
   11790:	ldmdavc	r3!, {r0, r2, r4, r5, r7, r8, ip, lr, pc}^
   11794:	adcsle	r2, r2, r0, lsl #22
   11798:	ssatne	pc, #29, pc, asr #17	; <UNPREDICTABLE>
   1179c:			; <UNDEFINED> instruction: 0x46304479
   117a0:	ldmdb	r8!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   117a4:	adcle	r2, r5, r0, lsl #16
   117a8:	ssatne	pc, #17, pc, asr #17	; <UNPREDICTABLE>
   117ac:			; <UNDEFINED> instruction: 0x46304479
   117b0:	ldmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   117b4:	addsle	r2, sp, r0, lsl #16
   117b8:	ssatcc	pc, #5, pc, asr #17	; <UNPREDICTABLE>
   117bc:			; <UNDEFINED> instruction: 0xf883447b
   117c0:	andcs	r8, r1, #0
   117c4:			; <UNDEFINED> instruction: 0xf8df609a
   117c8:	ldrbtmi	r3, [fp], #-1692	; 0xfffff964
   117cc:	b	13eb84c <mbtowc@plt+0x13e9934>
   117d0:			; <UNDEFINED> instruction: 0xf85a0986
   117d4:			; <UNDEFINED> instruction: 0xf8df8026
   117d8:	ldrbtmi	r3, [fp], #-1680	; 0xfffff970
   117dc:			; <UNDEFINED> instruction: 0xf818689d
   117e0:	svccs	0x003a7005
   117e4:			; <UNDEFINED> instruction: 0x4639d09c
   117e8:			; <UNDEFINED> instruction: 0xf7f0a839
   117ec:	stmdacs	r0, {r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
   117f0:	addshi	pc, sl, r0
   117f4:	blcs	eaf908 <mbtowc@plt+0xead9f0>
   117f8:	adchi	pc, r6, r0
   117fc:			; <UNDEFINED> instruction: 0xf8df3501
   11800:	ldrbtmi	r3, [fp], #-1644	; 0xfffff994
   11804:			; <UNDEFINED> instruction: 0xf818609d
   11808:	stmdblt	fp, {r0, r2, ip, sp}^
   1180c:			; <UNDEFINED> instruction: 0x3660f8df
   11810:	andcs	r4, r0, #2063597568	; 0x7b000000
   11814:			; <UNDEFINED> instruction: 0x3601609a
   11818:			; <UNDEFINED> instruction: 0x3658f8df
   1181c:	andsvs	r4, lr, fp, ror r4
   11820:			; <UNDEFINED> instruction: 0x3654f8df
   11824:	andcs	r4, r0, #2063597568	; 0x7b000000
   11828:			; <UNDEFINED> instruction: 0xf1a7605a
   1182c:	blcs	e52530 <mbtowc@plt+0xe50618>
   11830:	svcge	0x003cf63f
   11834:			; <UNDEFINED> instruction: 0xf852a202
   11838:	ldrmi	r3, [sl], #-35	; 0xffffffdd
   1183c:	svclt	0x00004710
   11840:			; <UNDEFINED> instruction: 0xfffff425
   11844:			; <UNDEFINED> instruction: 0xfffffe6d
   11848:			; <UNDEFINED> instruction: 0xfffffe6d
   1184c:			; <UNDEFINED> instruction: 0xfffffe6d
   11850:			; <UNDEFINED> instruction: 0xfffffe6d
   11854:			; <UNDEFINED> instruction: 0xfffff10f
   11858:			; <UNDEFINED> instruction: 0xfffff18d
   1185c:	andeq	r1, r0, r5, ror #11
   11860:			; <UNDEFINED> instruction: 0xfffffe6d
   11864:			; <UNDEFINED> instruction: 0xfffffe6d
   11868:			; <UNDEFINED> instruction: 0xfffffe6d
   1186c:			; <UNDEFINED> instruction: 0xfffffe6d
   11870:			; <UNDEFINED> instruction: 0xfffff489
   11874:			; <UNDEFINED> instruction: 0xfffff53f
   11878:			; <UNDEFINED> instruction: 0xfffff6af
   1187c:			; <UNDEFINED> instruction: 0xfffff6dd
   11880:			; <UNDEFINED> instruction: 0xfffff77d
   11884:			; <UNDEFINED> instruction: 0xfffff7ab
   11888:			; <UNDEFINED> instruction: 0xfffffe6d
   1188c:			; <UNDEFINED> instruction: 0xfffffb11
   11890:			; <UNDEFINED> instruction: 0xfffffb65
   11894:			; <UNDEFINED> instruction: 0xfffffc3d
   11898:			; <UNDEFINED> instruction: 0xfffffd0f
   1189c:			; <UNDEFINED> instruction: 0xfffffd1b
   118a0:			; <UNDEFINED> instruction: 0xfffffe6d
   118a4:			; <UNDEFINED> instruction: 0xfffffde7
   118a8:			; <UNDEFINED> instruction: 0xfffffe6d
   118ac:			; <UNDEFINED> instruction: 0xfffffdf9
   118b0:			; <UNDEFINED> instruction: 0xfffffe6d
   118b4:			; <UNDEFINED> instruction: 0xfffffe6d
   118b8:			; <UNDEFINED> instruction: 0xfffffe6d
   118bc:			; <UNDEFINED> instruction: 0xfffffe6d
   118c0:			; <UNDEFINED> instruction: 0xfffffe6d
   118c4:			; <UNDEFINED> instruction: 0xfffffe6d
   118c8:			; <UNDEFINED> instruction: 0xffffef21
   118cc:			; <UNDEFINED> instruction: 0xffffef2f
   118d0:			; <UNDEFINED> instruction: 0xffffef3d
   118d4:			; <UNDEFINED> instruction: 0xfffff0bf
   118d8:			; <UNDEFINED> instruction: 0xfffff169
   118dc:			; <UNDEFINED> instruction: 0xfffff1a9
   118e0:			; <UNDEFINED> instruction: 0xfffff3dd
   118e4:			; <UNDEFINED> instruction: 0xfffff425
   118e8:			; <UNDEFINED> instruction: 0xfffff433
   118ec:			; <UNDEFINED> instruction: 0xfffffe6d
   118f0:			; <UNDEFINED> instruction: 0xfffffe6d
   118f4:			; <UNDEFINED> instruction: 0xfffff531
   118f8:			; <UNDEFINED> instruction: 0xfffff61f
   118fc:			; <UNDEFINED> instruction: 0xfffff6c7
   11900:			; <UNDEFINED> instruction: 0xfffff6e9
   11904:			; <UNDEFINED> instruction: 0xfffff793
   11908:			; <UNDEFINED> instruction: 0xfffffe6d
   1190c:			; <UNDEFINED> instruction: 0xfffff7bf
   11910:			; <UNDEFINED> instruction: 0xfffffb1d
   11914:			; <UNDEFINED> instruction: 0xfffffc29
   11918:			; <UNDEFINED> instruction: 0xfffffcf7
   1191c:			; <UNDEFINED> instruction: 0xfffffeaf
   11920:			; <UNDEFINED> instruction: 0xfffffd27
   11924:			; <UNDEFINED> instruction: 0xfffffd3f
   11928:	ldrbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1192c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   11930:	ldrbcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   11934:	ldmdavs	r0, {r1, r5, r7, fp, ip, lr}
   11938:			; <UNDEFINED> instruction: 0xf8df9700
   1193c:	ldrbtmi	r2, [sl], #-1344	; 0xfffffac0
   11940:			; <UNDEFINED> instruction: 0xf7f02101
   11944:			; <UNDEFINED> instruction: 0xe6f9ea36
   11948:	movweq	lr, #23304	; 0x5b08
   1194c:	blcs	2fac0 <mbtowc@plt+0x2dba8>
   11950:	addshi	pc, r0, r0
   11954:	strcc	pc, [r8, #-2271]!	; 0xfffff721
   11958:	subsvs	r4, lr, fp, ror r4
   1195c:	addsvs	r3, sp, r1, lsl #10
   11960:	andsvs	r3, lr, r1, lsl #12
   11964:			; <UNDEFINED> instruction: 0xf8df4445
   11968:	ldrbtmi	r3, [fp], #-1308	; 0xfffffae4
   1196c:			; <UNDEFINED> instruction: 0xf8df605d
   11970:	ldrbtmi	r3, [fp], #-1304	; 0xfffffae8
   11974:	addsvs	r2, sl, r0, lsl #4
   11978:	teqeq	pc, #-1073741783	; 0xc0000029	; <UNPREDICTABLE>
   1197c:			; <UNDEFINED> instruction: 0xf63f2b39
   11980:	andge	sl, r2, #2384	; 0x950
   11984:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   11988:			; <UNDEFINED> instruction: 0x4710441a
   1198c:			; <UNDEFINED> instruction: 0xfffff2d9
   11990:			; <UNDEFINED> instruction: 0xfffffd21
   11994:			; <UNDEFINED> instruction: 0xfffffd21
   11998:			; <UNDEFINED> instruction: 0xfffffd21
   1199c:			; <UNDEFINED> instruction: 0xfffffd21
   119a0:			; <UNDEFINED> instruction: 0xffffefc3
   119a4:			; <UNDEFINED> instruction: 0xfffff041
   119a8:			; <UNDEFINED> instruction: 0xfffff13f
   119ac:			; <UNDEFINED> instruction: 0xfffffd21
   119b0:			; <UNDEFINED> instruction: 0xfffffd21
   119b4:			; <UNDEFINED> instruction: 0xfffffd21
   119b8:			; <UNDEFINED> instruction: 0xfffffd21
   119bc:			; <UNDEFINED> instruction: 0xfffff33d
   119c0:			; <UNDEFINED> instruction: 0xfffff3f3
   119c4:			; <UNDEFINED> instruction: 0xfffff563
   119c8:			; <UNDEFINED> instruction: 0xfffff591
   119cc:			; <UNDEFINED> instruction: 0xfffff631
   119d0:			; <UNDEFINED> instruction: 0xfffff65f
   119d4:			; <UNDEFINED> instruction: 0xfffffd21
   119d8:			; <UNDEFINED> instruction: 0xfffff9c5
   119dc:			; <UNDEFINED> instruction: 0xfffffa19
   119e0:			; <UNDEFINED> instruction: 0xfffffaf1
   119e4:			; <UNDEFINED> instruction: 0xfffffbc3
   119e8:			; <UNDEFINED> instruction: 0xfffffbcf
   119ec:			; <UNDEFINED> instruction: 0xfffffd21
   119f0:			; <UNDEFINED> instruction: 0xfffffc9b
   119f4:			; <UNDEFINED> instruction: 0xfffffd21
   119f8:			; <UNDEFINED> instruction: 0xfffffcad
   119fc:			; <UNDEFINED> instruction: 0xfffffd21
   11a00:			; <UNDEFINED> instruction: 0xfffffd21
   11a04:			; <UNDEFINED> instruction: 0xfffffd21
   11a08:			; <UNDEFINED> instruction: 0xfffffd21
   11a0c:			; <UNDEFINED> instruction: 0xfffffd21
   11a10:			; <UNDEFINED> instruction: 0xfffffd21
   11a14:			; <UNDEFINED> instruction: 0xffffedd5
   11a18:			; <UNDEFINED> instruction: 0xffffede3
   11a1c:			; <UNDEFINED> instruction: 0xffffedf1
   11a20:			; <UNDEFINED> instruction: 0xffffef73
   11a24:			; <UNDEFINED> instruction: 0xfffff01d
   11a28:			; <UNDEFINED> instruction: 0xfffff05d
   11a2c:			; <UNDEFINED> instruction: 0xfffff291
   11a30:			; <UNDEFINED> instruction: 0xfffff2d9
   11a34:			; <UNDEFINED> instruction: 0xfffff2e7
   11a38:			; <UNDEFINED> instruction: 0xfffffd21
   11a3c:			; <UNDEFINED> instruction: 0xfffffd21
   11a40:			; <UNDEFINED> instruction: 0xfffff3e5
   11a44:			; <UNDEFINED> instruction: 0xfffff4d3
   11a48:			; <UNDEFINED> instruction: 0xfffff57b
   11a4c:			; <UNDEFINED> instruction: 0xfffff59d
   11a50:			; <UNDEFINED> instruction: 0xfffff647
   11a54:			; <UNDEFINED> instruction: 0xfffffd21
   11a58:			; <UNDEFINED> instruction: 0xfffff673
   11a5c:			; <UNDEFINED> instruction: 0xfffff9d1
   11a60:			; <UNDEFINED> instruction: 0xfffffadd
   11a64:			; <UNDEFINED> instruction: 0xfffffbab
   11a68:			; <UNDEFINED> instruction: 0xfffffd5d
   11a6c:			; <UNDEFINED> instruction: 0xfffffbdb
   11a70:			; <UNDEFINED> instruction: 0xfffffbf3
   11a74:			; <UNDEFINED> instruction: 0xf8df1c73
   11a78:	ldrbtmi	r2, [sl], #-1044	; 0xfffffbec
   11a7c:	bls	429ad0 <mbtowc@plt+0x427bb8>
   11a80:	sfmle	f4, 4, [r5], {154}	; 0x9a
   11a84:	strcc	pc, [r8], #-2271	; 0xfffff721
   11a88:	andcs	r4, r0, #2063597568	; 0x7b000000
   11a8c:			; <UNDEFINED> instruction: 0xe76e605a
   11a90:	strcs	pc, [r0], #-2271	; 0xfffff721
   11a94:	subsvs	r4, r3, sl, ror r4
   11a98:	addsvs	r2, r3, r0, lsl #6
   11a9c:			; <UNDEFINED> instruction: 0xf8d944d1
   11aa0:	blmi	fff51ab8 <mbtowc@plt+0xfff4fba0>
   11aa4:	subsvs	r4, r8, fp, ror r4
   11aa8:	ldrbtmi	r4, [r9], #-2556	; 0xfffff604
   11aac:	svc	0x00b2f7ef
   11ab0:	blmi	ffefff38 <mbtowc@plt+0xffefe020>
   11ab4:	andcs	r4, r0, #2063597568	; 0x7b000000
   11ab8:			; <UNDEFINED> instruction: 0xe758605a
   11abc:	blmi	ffe5f2cc <mbtowc@plt+0xffe5d3b4>
   11ac0:	andsvs	r4, lr, fp, ror r4
   11ac4:	blmi	fec0b818 <mbtowc@plt+0xfec09900>
   11ac8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   11acc:			; <UNDEFINED> instruction: 0xf8584aae
   11ad0:	strls	r0, [r1, #-2]
   11ad4:	ldmdavs	fp, {sl, ip, pc}
   11ad8:			; <UNDEFINED> instruction: 0x46599a11
   11adc:			; <UNDEFINED> instruction: 0xf7f06800
   11ae0:	blls	40c088 <mbtowc@plt+0x40a170>
   11ae4:	movwls	r3, #62209	; 0xf301
   11ae8:	strdlt	r6, [r6, #-134]!	; 0xffffff7a
   11aec:			; <UNDEFINED> instruction: 0x300af9b6
   11af0:	mvnsle	r2, r0, lsl #22
   11af4:	ldmdavs	r5!, {r2, r3, r4, r5, fp, sp, lr}
   11af8:	strtmi	r4, [r0], -r9, lsr #12
   11afc:	svc	0x008af7ef
   11b00:	mvnsle	r2, r0, lsl #16
   11b04:	ldmvs	pc!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
   11b08:			; <UNDEFINED> instruction: 0xf9b7b157
   11b0c:	blcs	1db3c <mbtowc@plt+0x1bc24>
   11b10:	blmi	ff985efc <mbtowc@plt+0xff983fe4>
   11b14:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   11b18:	mcrcs	8, 0, r6, cr0, cr14, {0}
   11b1c:	ldrb	sp, [r2, r6, ror #3]!
   11b20:	strbmi	r4, [r4], -sp, asr #12
   11b24:	stmiapl	r3!, {r0, r5, r6, r7, r8, r9, fp, lr}^
   11b28:	blcs	2bb9c <mbtowc@plt+0x29c84>
   11b2c:	blmi	ff845c08 <mbtowc@plt+0xff843cf0>
   11b30:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   11b34:	eorsle	r2, r0, r0, lsl #22
   11b38:	stmiapl	r3!, {r1, r2, r3, r4, r6, r7, r8, r9, fp, lr}^
   11b3c:	blcs	2bbb0 <mbtowc@plt+0x29c98>
   11b40:	strtmi	sp, [lr], -fp, lsr #26
   11b44:	stmiapl	r7!, {r2, r3, r4, r6, r7, r8, r9, fp, lr}^
   11b48:	cmnhi	r0, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   11b4c:			; <UNDEFINED> instruction: 0xf04f44f8
   11b50:	ands	r0, r7, r1, lsl #18
   11b54:	stmiapl	r3!, {r0, r1, r3, r7, r8, r9, fp, lr}^
   11b58:	stmdapl	r0!, {r0, r1, r3, r7, r8, fp, lr}^
   11b5c:	stmdapl	r1!, {r3, r4, r6, r7, r8, fp, lr}^
   11b60:			; <UNDEFINED> instruction: 0xf8516809
   11b64:	andls	r2, r0, #38	; 0x26
   11b68:			; <UNDEFINED> instruction: 0x4642681b
   11b6c:	stmdavs	r0, {r0, r3, r6, r9, sl, lr}
   11b70:	ldmdb	lr, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11b74:	movwls	r2, #62209	; 0xf301
   11b78:	blmi	ff39f384 <mbtowc@plt+0xff39d46c>
   11b7c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   11b80:	sfmle	f4, 4, [sl, #-716]	; 0xfffffd34
   11b84:	ldcpl	8, cr6, [fp, #236]	; 0xec
   11b88:	rscsle	r2, r5, r0, lsl #22
   11b8c:	stmiapl	r3!, {r0, r2, r3, r6, r7, r8, r9, fp, lr}^
   11b90:	ldcpl	8, cr6, [fp, #108]	; 0x6c
   11b94:	rscle	r2, pc, r0, lsl #22
   11b98:	blmi	ff30bb10 <mbtowc@plt+0xff309bf8>
   11b9c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   11ba0:	eorsle	r2, r3, r0, lsl #22
   11ba4:	stmiapl	r3!, {r0, r3, r6, r7, r8, r9, fp, lr}^
   11ba8:	blcs	2bc1c <mbtowc@plt+0x29d04>
   11bac:	blmi	ff245c6c <mbtowc@plt+0xff243d54>
   11bb0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   11bb4:	vstmdble	r9!, {d2-d1}
   11bb8:	stmiapl	r6!, {r1, r2, r6, r7, r8, r9, fp, lr}^
   11bbc:	ldrbtmi	r4, [pc], #-4038	; 11bc4 <mbtowc@plt+0xfcac>
   11bc0:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   11bc4:	blmi	1c09c28 <mbtowc@plt+0x1c07d10>
   11bc8:	stmdbmi	pc!, {r0, r1, r5, r6, r7, fp, ip, lr}^	; <UNPREDICTABLE>
   11bcc:	stmibmi	r3, {r5, r6, fp, ip, lr}^
   11bd0:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
   11bd4:	eorcs	pc, r5, r1, asr r8	; <UNPREDICTABLE>
   11bd8:	ldmdavs	fp, {r9, ip, pc}
   11bdc:			; <UNDEFINED> instruction: 0x4641463a
   11be0:			; <UNDEFINED> instruction: 0xf7f06800
   11be4:	movwcs	lr, #6374	; 0x18e6
   11be8:	strcc	r9, [r1, #-783]	; 0xfffffcf1
   11bec:	stmiapl	r3!, {r3, r4, r5, r7, r8, r9, fp, lr}^
   11bf0:	adcmi	r6, fp, #1769472	; 0x1b0000
   11bf4:	ldmdavs	r3!, {r1, r3, r8, sl, fp, ip, lr, pc}
   11bf8:	blcs	2916c <mbtowc@plt+0x27254>
   11bfc:	blmi	fee45fd8 <mbtowc@plt+0xfee440c0>
   11c00:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   11c04:	blcs	29178 <mbtowc@plt+0x27260>
   11c08:	ldrb	sp, [ip, pc, ror #1]
   11c0c:	stmiapl	r3!, {r0, r1, r5, r6, r8, r9, fp, lr}^
   11c10:	tstlt	fp, fp, lsl r8
   11c14:	stmiapl	r3!, {r0, r1, r4, r5, r7, r8, r9, fp, lr}^
   11c18:	bllt	eebc8c <mbtowc@plt+0xee9d74>
   11c1c:	stmiapl	r3!, {r1, r4, r5, r7, r8, r9, fp, lr}^
   11c20:	blcs	2bc94 <mbtowc@plt+0x29d7c>
   11c24:	blmi	1a45d80 <mbtowc@plt+0x1a43e68>
   11c28:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   11c2c:			; <UNDEFINED> instruction: 0xd12c2b00
   11c30:	stmiapl	r3!, {r1, r2, r3, r5, r7, r8, r9, fp, lr}^
   11c34:			; <UNDEFINED> instruction: 0xf8832201
   11c38:	blls	49a0c4 <mbtowc@plt+0x4981ac>
   11c3c:	suble	r2, r8, r0, lsl #22
   11c40:	ldmdals	r3, {r0, r2, r5, r8, sp}
   11c44:	stmda	lr, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11c48:	stmdacs	r0, {r0, r1, r9, sl, lr}
   11c4c:	strcs	sp, [r5, #-65]!	; 0xffffffbf
   11c50:	bcs	1bafdc0 <mbtowc@plt+0x1badea8>
   11c54:	bcs	985cfc <mbtowc@plt+0x983de4>
   11c58:	mrrcne	15, 1, fp, r8, cr4
   11c5c:			; <UNDEFINED> instruction: 0x46291c98
   11c60:	stmda	r0, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11c64:	stmdacs	r0, {r0, r1, r9, sl, lr}
   11c68:	ldrsht	sp, [r2], -r2
   11c6c:	stmiapl	r3!, {r0, r2, r6, r8, r9, fp, lr}^
   11c70:	stmiapl	r0!, {r0, r2, r6, r9, fp, lr}
   11c74:	bmi	fe7abce8 <mbtowc@plt+0xfe7a9dd0>
   11c78:	tstcs	r1, sl, ror r4
   11c7c:			; <UNDEFINED> instruction: 0xf7f06800
   11c80:	blls	40bee8 <mbtowc@plt+0x409fd0>
   11c84:	movwls	r3, #62209	; 0xf301
   11c88:	blmi	fcbbb0 <mbtowc@plt+0xfc9c98>
   11c8c:	bmi	fa8020 <mbtowc@plt+0xfa6108>
   11c90:	ldmdavs	fp, {r5, r7, fp, ip, lr}
   11c94:	ldrbtmi	r4, [sl], #-2711	; 0xfffff569
   11c98:	stmdavs	r0, {r0, r8, sp}
   11c9c:	stm	r8, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11ca0:	movwcc	r9, #6927	; 0x1b0f
   11ca4:	strb	r9, [r3, pc, lsl #6]
   11ca8:	stmiapl	r3!, {r1, r2, r4, r5, r8, r9, fp, lr}^
   11cac:	stmiapl	r5!, {r1, r2, r4, r5, r9, fp, lr}
   11cb0:	bmi	fe46bd24 <mbtowc@plt+0xfe469e0c>
   11cb4:	tstcs	r1, sl, ror r4
   11cb8:			; <UNDEFINED> instruction: 0xf7f06828
   11cbc:	blls	50beac <mbtowc@plt+0x509f94>
   11cc0:	ldrbtmi	r4, [sl], #-2702	; 0xfffff572
   11cc4:	stmdavs	r8!, {r0, r8, sp}
   11cc8:	ldmda	r2!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11ccc:	movwcc	r9, #6927	; 0x1b0f
   11cd0:	blmi	12f6914 <mbtowc@plt+0x12f49fc>
   11cd4:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
   11cd8:			; <UNDEFINED> instruction: 0xf0839b17
   11cdc:	bcs	128e8 <mbtowc@plt+0x109d0>
   11ce0:	movwcs	fp, #3848	; 0xf08
   11ce4:	blmi	fe1c03d8 <mbtowc@plt+0xfe1be4c0>
   11ce8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   11cec:			; <UNDEFINED> instruction: 0xf0002b00
   11cf0:			; <UNDEFINED> instruction: 0xf7f0810d
   11cf4:			; <UNDEFINED> instruction: 0x4683fe37
   11cf8:			; <UNDEFINED> instruction: 0xf0002800
   11cfc:	blmi	fe032120 <mbtowc@plt+0xfe030208>
   11d00:	ldmdavs	pc, {r0, r1, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
   11d04:			; <UNDEFINED> instruction: 0xf0002f00
   11d08:			; <UNDEFINED> instruction: 0xf8df8101
   11d0c:	ldrbtmi	r8, [r8], #504	; 0x1f8
   11d10:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   11d14:	blmi	709d68 <mbtowc@plt+0x707e50>
   11d18:	bmi	6e80ac <mbtowc@plt+0x6e6194>
   11d1c:	ldmdavs	fp, {r5, r7, fp, ip, lr}
   11d20:	ldrbtmi	r4, [sl], #-2681	; 0xfffff587
   11d24:	stmdavs	r0, {r0, r8, sp}
   11d28:	stmda	r2, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11d2c:	movwcc	r9, #6927	; 0x1b0f
   11d30:	ldrb	r9, [r8, pc, lsl #6]
   11d34:	ldmdbvs	pc!, {r0, r2, r3, r4, r5, r6, r7, sp, lr}	; <UNPREDICTABLE>
   11d38:			; <UNDEFINED> instruction: 0xf0002f00
   11d3c:	ldmdavs	lr!, {r0, r1, r2, r5, r6, r7, pc}
   11d40:			; <UNDEFINED> instruction: 0x4631465d
   11d44:			; <UNDEFINED> instruction: 0xf7ef6828
   11d48:	stmdacs	r0, {r1, r2, r5, r6, r9, sl, fp, sp, lr, pc}
   11d4c:	blvs	feb8611c <mbtowc@plt+0xfeb84204>
   11d50:	mvnsle	r2, r0, lsl #26
   11d54:	blcs	2c148 <mbtowc@plt+0x2a230>
   11d58:	blmi	2c6514 <mbtowc@plt+0x2c45fc>
   11d5c:	bmi	2a80f0 <mbtowc@plt+0x2a61d8>
   11d60:	strls	r5, [r0], -r0, lsr #17
   11d64:			; <UNDEFINED> instruction: 0x4642681b
   11d68:	stmdavs	r0, {r0, r3, r6, r9, sl, lr}
   11d6c:	stmda	r0!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11d70:	movwcc	r9, #6927	; 0x1b0f
   11d74:	ldrb	r9, [lr, pc, lsl #6]
   11d78:	andeq	r0, r0, ip, ror #4
   11d7c:	ldrdeq	lr, [r1], -r4
   11d80:	strdeq	pc, [r1], -sl
   11d84:	andeq	r0, r0, r0, ror #4
   11d88:	andeq	r0, r0, r8, asr #5
   11d8c:	andeq	fp, r0, r6, ror #15
   11d90:	muleq	r0, r0, r7
   11d94:	andeq	r0, r0, ip, lsr #4
   11d98:	andeq	pc, r1, r8, ror #2
   11d9c:	andeq	r0, r0, r0, lsl #7
   11da0:	andeq	lr, r1, r2, lsl sp
   11da4:	andeq	pc, r1, sl, lsr r1	; <UNPREDICTABLE>
   11da8:	andeq	pc, r1, r0, lsr #2
   11dac:	andeq	r0, r0, r4, asr #5
   11db0:	andeq	lr, r1, sl, asr #25
   11db4:	strdeq	pc, [r1], -r2
   11db8:	andeq	lr, r1, r0, ror ip
   11dbc:	muleq	r1, r6, r0
   11dc0:	andeq	fp, r0, r4, asr #13
   11dc4:	muleq	r0, r8, r2
   11dc8:	andeq	r0, r0, r8, lsr r2
   11dcc:	andeq	pc, r1, r8, asr #32
   11dd0:	andeq	pc, r1, r0, lsr r0	; <UNPREDICTABLE>
   11dd4:			; <UNDEFINED> instruction: 0x000003bc
   11dd8:	andeq	lr, r1, r4, ror #23
   11ddc:	andeq	pc, r1, ip
   11de0:	strdeq	lr, [r1], -r8
   11de4:	andeq	fp, r0, lr, ror #12
   11de8:	andeq	lr, r1, ip, ror #31
   11dec:	andeq	lr, r1, lr, lsl #31
   11df0:	andeq	r0, r0, r0, ror #6
   11df4:	andeq	r0, r0, ip, asr r3
   11df8:	andeq	lr, r1, r8, asr pc
   11dfc:	andeq	lr, r1, r6, asr #30
   11e00:	andeq	r0, r0, r4, lsr #7
   11e04:	strdeq	lr, [r1], -r0
   11e08:	andeq	lr, r1, r8, lsl pc
   11e0c:	andeq	lr, r1, lr, lsl #30
   11e10:			; <UNDEFINED> instruction: 0x0000b5b0
   11e14:	andeq	lr, r1, r2, lsl #30
   11e18:	andeq	r0, r0, ip, lsl #4
   11e1c:	andeq	r0, r0, r4, ror r3
   11e20:	andeq	r0, r0, r8, lsr #6
   11e24:	andeq	lr, r1, r8, ror lr
   11e28:	andeq	lr, r1, ip, lsr #20
   11e2c:	andeq	lr, r1, r4, asr lr
   11e30:	andeq	fp, r0, r8, lsl #10
   11e34:	strdeq	fp, [r0], -r0
   11e38:	muleq	r1, sl, r9
   11e3c:	andeq	r0, r0, r4, ror #4
   11e40:	andeq	r0, r0, ip, lsr r2
   11e44:	andeq	fp, r0, r2, lsr #9
   11e48:	andeq	lr, r1, r4, asr r9
   11e4c:	andeq	lr, r1, ip, ror sp
   11e50:	andeq	lr, r1, r6, lsr r9
   11e54:	andeq	lr, r1, r2, ror #26
   11e58:	andeq	fp, r0, r0, lsr r4
   11e5c:	andeq	fp, r0, r4, lsr #8
   11e60:	andeq	lr, r1, ip, lsl #26
   11e64:	andeq	lr, r1, sl, asr #17
   11e68:	andeq	lr, r1, lr, ror #25
   11e6c:	andeq	lr, r1, r6, asr #25
   11e70:			; <UNDEFINED> instruction: 0x0001ecb8
   11e74:	andeq	lr, r1, r8, ror r8
   11e78:	andeq	lr, r1, r4, lsr #25
   11e7c:	andeq	fp, r0, r2, asr #5
   11e80:	andeq	lr, r1, ip, lsr r7
   11e84:	andeq	lr, r1, lr, asr fp
   11e88:	andeq	lr, r1, r6, asr fp
   11e8c:	andeq	lr, r1, sl, lsl r6
   11e90:	andeq	lr, r1, r0, asr #20
   11e94:	andeq	lr, r1, r0, lsl #12
   11e98:	andeq	lr, r1, r4, lsr #20
   11e9c:	andeq	fp, r0, r2, lsr #2
   11ea0:	andeq	lr, r1, r4, lsl sl
   11ea4:	ldrdeq	lr, [r1], -r4
   11ea8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   11eac:	andeq	r0, r0, ip, lsr #7
   11eb0:	andeq	r0, r0, r0, ror #3
   11eb4:	ldrdeq	r0, [r0], -r4
   11eb8:	andeq	r0, r0, r0, lsr r4
   11ebc:	strdeq	fp, [r0], -r8
   11ec0:	andeq	r0, r0, ip, ror r2
   11ec4:	ldrdeq	r0, [r0], -ip
   11ec8:	andeq	r0, r0, ip, lsl r2
   11ecc:	andeq	r0, r0, r4, lsl #7
   11ed0:	andeq	r0, r0, r0, asr #5
   11ed4:	andeq	r0, r0, r0, lsl #8
   11ed8:	strheq	fp, [r0], -r6
   11edc:			; <UNDEFINED> instruction: 0x000003b0
   11ee0:	andeq	r0, r0, ip, lsl #5
   11ee4:	strdeq	r0, [r0], -r8
   11ee8:	andeq	r0, r0, ip, ror #7
   11eec:	andeq	r0, r0, r0, lsr #4
   11ef0:	andeq	fp, r0, ip, lsr #32
   11ef4:	andeq	fp, r0, r6, lsr r0
   11ef8:	andeq	fp, r0, r0, asr #32
   11efc:	andeq	fp, r0, lr, asr r0
   11f00:	muleq	r0, r4, r2
   11f04:	andeq	fp, r0, sl, asr #32
   11f08:	andeq	fp, r0, r6, lsl r0
   11f0c:	bcc	fea50290 <mbtowc@plt+0xfea4e378>
   11f10:			; <UNDEFINED> instruction: 0xf8df58e3
   11f14:	stmiapl	r2!, {r3, r5, r7, r9, fp, sp}
   11f18:	ldmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
   11f1c:	bls	622b70 <mbtowc@plt+0x620c58>
   11f20:	ldmdbls	r9, {r0, r1, r4, r8, r9, lr}
   11f24:	stmdals	pc, {r0, r1, r3, r8, r9, lr}	; <UNPREDICTABLE>
   11f28:	andle	r4, r4, r3, lsl #6
   11f2c:	svclt	0x00183800
   11f30:			; <UNDEFINED> instruction: 0xf0072001
   11f34:			; <UNDEFINED> instruction: 0xf8dff979
   11f38:	stmiapl	r3!, {r3, r7, r9, fp, ip, sp}^
   11f3c:	cmplt	r8, r8, lsl r8
   11f40:	bcc	fe0502c4 <mbtowc@plt+0xfe04e3ac>
   11f44:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   11f48:			; <UNDEFINED> instruction: 0xf8dfb133
   11f4c:	stmiapl	r2!, {r2, r3, r4, r5, r6, r9, fp, sp}
   11f50:	addsmi	r6, r3, #1179648	; 0x120000
   11f54:	adchi	pc, r7, r0, asr #5
   11f58:	bcc	1c502dc <mbtowc@plt+0x1c4e3c4>
   11f5c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   11f60:			; <UNDEFINED> instruction: 0xf8dfb123
   11f64:	stmiapl	r3!, {r2, r3, r5, r6, r9, fp, ip, sp}^
   11f68:	stmdblt	r3!, {r0, r1, r3, r4, fp, sp, lr}
   11f6c:	bcc	19502f0 <mbtowc@plt+0x194e3d8>
   11f70:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   11f74:			; <UNDEFINED> instruction: 0xf8dfb133
   11f78:	stmiapl	r2!, {r5, r6, r9, fp, ip, sp}^
   11f7c:			; <UNDEFINED> instruction: 0xf0436813
   11f80:	andsvs	r0, r3, r1, lsl #6
   11f84:	bcc	1550308 <mbtowc@plt+0x154e3f0>
   11f88:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   11f8c:			; <UNDEFINED> instruction: 0xf8dfb133
   11f90:	stmiapl	r2!, {r3, r6, r9, fp, ip, sp}^
   11f94:			; <UNDEFINED> instruction: 0xf0436813
   11f98:	andsvs	r0, r3, r2, lsl #6
   11f9c:	bcc	1050320 <mbtowc@plt+0x104e408>
   11fa0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   11fa4:			; <UNDEFINED> instruction: 0xf8dfb133
   11fa8:	stmiapl	r2!, {r4, r5, r9, fp, ip, sp}^
   11fac:			; <UNDEFINED> instruction: 0xf0436813
   11fb0:	andsvs	r0, r3, r4, lsl #6
   11fb4:	bcc	b50338 <mbtowc@plt+0xb4e420>
   11fb8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   11fbc:			; <UNDEFINED> instruction: 0xf8dfb133
   11fc0:	stmiapl	r2!, {r3, r4, r9, fp, ip, sp}^
   11fc4:			; <UNDEFINED> instruction: 0xf0436813
   11fc8:	andsvs	r0, r3, r0, lsl r3
   11fcc:	bcc	650350 <mbtowc@plt+0x64e438>
   11fd0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   11fd4:			; <UNDEFINED> instruction: 0xf8dfb133
   11fd8:	stmiapl	r2!, {r9, fp, ip, sp}^
   11fdc:			; <UNDEFINED> instruction: 0xf0436813
   11fe0:	andsvs	r0, r3, r0, lsr #6
   11fe4:	bcc	150368 <mbtowc@plt+0x14e450>
   11fe8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   11fec:			; <UNDEFINED> instruction: 0xf8dfb133
   11ff0:	stmiapl	r2!, {r3, r5, r6, r7, r8, fp, ip, sp}^
   11ff4:	vst2.8	{d22-d23}, [r3 :64], r3
   11ff8:	andsvs	r6, r3, r0, lsl #6
   11ffc:	ldmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   12000:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   12004:			; <UNDEFINED> instruction: 0xf8dfb15b
   12008:	stmiapl	r3!, {r2, r3, r5, r6, r7, r8, fp, ip, sp}^
   1200c:	teqlt	r3, fp, lsl r8
   12010:	stmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   12014:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
   12018:	orrvc	pc, r0, #1124073472	; 0x43000000
   1201c:			; <UNDEFINED> instruction: 0xf8df6013
   12020:	stmiapl	r3!, {r3, r4, r6, r7, r8, fp, ip, sp}^
   12024:	cmplt	fp, fp, lsl r8
   12028:	ldmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1202c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   12030:			; <UNDEFINED> instruction: 0xf8dfb133
   12034:	stmiapl	r2!, {r2, r5, r7, r8, fp, ip, sp}^
   12038:	vst2.8	{d22-d23}, [r3 :64], r3
   1203c:	andsvs	r7, r3, r0, lsl #6
   12040:	stmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   12044:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   12048:			; <UNDEFINED> instruction: 0xf8dfb15b
   1204c:	stmiapl	r3!, {r2, r4, r5, r7, r8, fp, ip, sp}^
   12050:	teqlt	r3, fp, lsl r8
   12054:	stmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   12058:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
   1205c:	orrvs	pc, r0, #1124073472	; 0x43000000
   12060:			; <UNDEFINED> instruction: 0xf8df6013
   12064:	stmiapl	r3!, {r5, r7, r8, fp, ip, sp}^
   12068:	blcs	2c0dc <mbtowc@plt+0x2a1c4>
   1206c:			; <UNDEFINED> instruction: 0xf8dfd03f
   12070:	stmiapl	r2!, {r3, r5, r6, r8, fp, ip, sp}^
   12074:			; <UNDEFINED> instruction: 0xf0436813
   12078:	andsvs	r0, r3, r8, lsl #6
   1207c:	stmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   12080:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   12084:	addsmi	r9, r3, #16, 20	; 0x10000
   12088:	ldrthi	pc, [r3], r0, lsl #5	; <UNPREDICTABLE>
   1208c:	stmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   12090:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
   12094:	orreq	pc, r0, #67	; 0x43
   12098:			; <UNDEFINED> instruction: 0xf8df6013
   1209c:	stmiapl	r3!, {r4, r5, r6, r8, fp, ip, sp}^
   120a0:	andsvs	r2, sl, r0, lsl #4
   120a4:	tstcs	ip, r0, asr #32
   120a8:			; <UNDEFINED> instruction: 0xf103fb01
   120ac:	ldcl	7, cr15, [r4, #-956]	; 0xfffffc44
   120b0:	stmdbcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   120b4:	andsvs	r5, r0, r2, lsr #17
   120b8:			; <UNDEFINED> instruction: 0xf8dfb140
   120bc:	stmiapl	r3!, {r2, r3, r8, fp, ip, sp}^
   120c0:	stmdbcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   120c4:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   120c8:	smlald	r6, r5, sl, r0
   120cc:	stmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   120d0:			; <UNDEFINED> instruction: 0xf8df58e3
   120d4:	stmiapl	r0!, {r6, r8, fp, sp}
   120d8:			; <UNDEFINED> instruction: 0xf8df681b
   120dc:	ldrbtmi	r2, [sl], #-2364	; 0xfffff6c4
   120e0:	stmdavs	r0, {r0, r8, sp}
   120e4:	cdp	7, 6, cr15, cr4, cr15, {7}
   120e8:			; <UNDEFINED> instruction: 0xf0012001
   120ec:			; <UNDEFINED> instruction: 0xf8dff820
   120f0:	ldrbtmi	r3, [fp], #-2348	; 0xfffff6d4
   120f4:	bls	42c168 <mbtowc@plt+0x42a250>
   120f8:	blle	ff1e2b4c <mbtowc@plt+0xff1e0c34>
   120fc:	ldmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   12100:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   12104:			; <UNDEFINED> instruction: 0xf0402b00
   12108:			; <UNDEFINED> instruction: 0xf8df8677
   1210c:	stmiapl	r3!, {r2, r4, r8, fp, ip, sp}^
   12110:	blcs	2c184 <mbtowc@plt+0x2a26c>
   12114:	adcshi	pc, r5, r0, asr #32
   12118:	ldmcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1211c:			; <UNDEFINED> instruction: 0xf8df58e3
   12120:	stmiapl	r2!, {r2, r8, fp, sp}
   12124:	andsvs	r6, sl, r2, lsl r8
   12128:			; <UNDEFINED> instruction: 0xf8dfaa1e
   1212c:	ldrbtmi	r1, [r9], #-2300	; 0xfffff704
   12130:			; <UNDEFINED> instruction: 0xf7ef2003
   12134:			; <UNDEFINED> instruction: 0x4683eeb0
   12138:			; <UNDEFINED> instruction: 0xf0402800
   1213c:			; <UNDEFINED> instruction: 0xf8df80b6
   12140:	stmiapl	r1!, {r2, r3, r5, r6, r7, fp, ip, sp}^
   12144:	tstcs	lr, #3620864	; 0x374000
   12148:	movwcs	lr, #2497	; 0x9c1
   1214c:	stmiacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   12150:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   12154:	addsmi	r9, r8, #16, 22	; 0x4000
   12158:	sbchi	pc, r4, r0, asr #5
   1215c:	ldc2l	7, cr15, [r2, #-968]!	; 0xfffffc38
   12160:	ldmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   12164:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   12168:			; <UNDEFINED> instruction: 0xf7efb10b
   1216c:			; <UNDEFINED> instruction: 0xf8dfff65
   12170:	ldrbtmi	r6, [lr], #-2248	; 0xfffff738
   12174:			; <UNDEFINED> instruction: 0xf8df9601
   12178:	ldrbtmi	r8, [r8], #2244	; 0x8c4
   1217c:	andhi	pc, r0, sp, asr #17
   12180:	andcs	r2, r1, #128, 6
   12184:	ldcge	6, cr4, [r9, #-100]!	; 0xffffff9c
   12188:			; <UNDEFINED> instruction: 0xf7ef4628
   1218c:	strtmi	lr, [r8], -r0, asr #29
   12190:			; <UNDEFINED> instruction: 0xf9b4f7fe
   12194:	stmiacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   12198:	andsvs	r5, r8, r3, ror #17
   1219c:			; <UNDEFINED> instruction: 0xf8df9601
   121a0:	ldrbtmi	r7, [pc], #-2212	; 121a8 <mbtowc@plt+0x10290>
   121a4:	orrcs	r9, r0, #0, 14
   121a8:	ldrmi	r2, [r9], -r1, lsl #4
   121ac:			; <UNDEFINED> instruction: 0xf7ef4628
   121b0:	strtmi	lr, [r8], -lr, lsr #29
   121b4:			; <UNDEFINED> instruction: 0xf9a2f7fe
   121b8:	stmcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   121bc:	andsvs	r5, r8, r3, ror #17
   121c0:			; <UNDEFINED> instruction: 0xf8df9601
   121c4:	ldrbtmi	r3, [fp], #-2184	; 0xfffff778
   121c8:	orrcs	r9, r0, #0, 6
   121cc:	ldrmi	r2, [r9], -r1, lsl #4
   121d0:			; <UNDEFINED> instruction: 0xf7ef4628
   121d4:			; <UNDEFINED> instruction: 0x4628ee9c
   121d8:			; <UNDEFINED> instruction: 0xf990f7fe
   121dc:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   121e0:	andsvs	r5, r8, r3, ror #17
   121e4:			; <UNDEFINED> instruction: 0xf8cd9601
   121e8:	orrcs	r8, r0, #0
   121ec:	ldrmi	r2, [r9], -r1, lsl #4
   121f0:			; <UNDEFINED> instruction: 0xf7ef4628
   121f4:	strtmi	lr, [r8], -ip, lsl #29
   121f8:			; <UNDEFINED> instruction: 0xf980f7fe
   121fc:	ldmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   12200:	andsvs	r5, r8, r3, ror #17
   12204:			; <UNDEFINED> instruction: 0xf8df9601
   12208:	ldrbtmi	r3, [fp], #-2128	; 0xfffff7b0
   1220c:	orrcs	r9, r0, #0, 6
   12210:	ldrmi	r2, [r9], -r1, lsl #4
   12214:			; <UNDEFINED> instruction: 0xf7ef4628
   12218:			; <UNDEFINED> instruction: 0x4628ee7a
   1221c:			; <UNDEFINED> instruction: 0xf96ef7fe
   12220:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   12224:	andsvs	r5, r8, r3, ror #17
   12228:	strls	r9, [r0, -r1, lsl #12]
   1222c:	andcs	r2, r1, #128, 6
   12230:			; <UNDEFINED> instruction: 0x46284619
   12234:	cdp	7, 6, cr15, cr10, cr15, {7}
   12238:			; <UNDEFINED> instruction: 0xf7fe4628
   1223c:			; <UNDEFINED> instruction: 0xf8dff95f
   12240:	stmiapl	r3!, {r5, fp, ip, sp}^
   12244:			; <UNDEFINED> instruction: 0xf8df6018
   12248:	stmiapl	r3!, {r2, r3, r4, fp, ip, sp}^
   1224c:	blcs	6c2c0 <mbtowc@plt+0x6a3a8>
   12250:			; <UNDEFINED> instruction: 0xf8dfd05c
   12254:	stmiapl	r3!, {r2, r4, fp, ip, sp}^
   12258:			; <UNDEFINED> instruction: 0xb123681b
   1225c:	stmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   12260:	andcs	r5, r1, #14876672	; 0xe30000
   12264:			; <UNDEFINED> instruction: 0xf8df601a
   12268:	ldrbtmi	r3, [fp], #-2056	; 0xfffff7f8
   1226c:	bcs	38abc <mbtowc@plt+0x36ba4>
   12270:	sadd16mi	fp, r3, r8
   12274:			; <UNDEFINED> instruction: 0xf8cd9311
   12278:	strcs	fp, [r0, -r0, asr #32]
   1227c:	stmdbeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   12280:			; <UNDEFINED> instruction: 0xf8dfe19c
   12284:	stmiapl	r3!, {r2, r3, r7, r8, r9, sl, ip, sp}^
   12288:			; <UNDEFINED> instruction: 0x2788f8df
   1228c:	ldmdavs	fp, {r5, r7, fp, ip, lr}
   12290:	ubfxcs	pc, pc, #17, #1
   12294:	tstcs	r1, sl, ror r4
   12298:			; <UNDEFINED> instruction: 0xf7ef6800
   1229c:	andcs	lr, r0, #8832	; 0x2280
   122a0:	andcs	r4, r1, r1, lsl r6
   122a4:			; <UNDEFINED> instruction: 0xffc0f006
   122a8:			; <UNDEFINED> instruction: 0xf7efe736
   122ac:			; <UNDEFINED> instruction: 0xf8dfed28
   122b0:	stmiapl	r3!, {r2, r5, r6, r8, r9, sl, ip, sp}^
   122b4:			; <UNDEFINED> instruction: 0xf8df681d
   122b8:	stmiapl	r3!, {r3, r4, r6, r8, r9, sl, ip, sp}^
   122bc:	stmdavs	r0, {r2, r3, r4, fp, sp, lr}
   122c0:	stcl	7, cr15, [r8], {239}	; 0xef
   122c4:			; <UNDEFINED> instruction: 0xf8df9001
   122c8:	ldrbtmi	r3, [fp], #-1968	; 0xfffff850
   122cc:	strtmi	r9, [r3], -r0, lsl #6
   122d0:	sbfxcs	pc, pc, #17, #9
   122d4:	tstcs	r1, sl, ror r4
   122d8:			; <UNDEFINED> instruction: 0xf7ef4628
   122dc:	andcs	lr, r1, sl, ror #26
   122e0:			; <UNDEFINED> instruction: 0xff25f000
   122e4:			; <UNDEFINED> instruction: 0x3798f8df
   122e8:	movwcs	r5, #2274	; 0x8e2
   122ec:	movwls	r9, #769	; 0x301
   122f0:			; <UNDEFINED> instruction: 0x46526813
   122f4:			; <UNDEFINED> instruction: 0xf7fb9910
   122f8:	stmdacs	r0, {r0, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   122fc:	svcge	0x002ef43f
   12300:	ldrmi	r2, [r1], -r0, lsl #4
   12304:			; <UNDEFINED> instruction: 0xf0062001
   12308:	str	pc, [r7, -pc, lsl #31]!
   1230c:	blx	ad02d6 <mbtowc@plt+0xace3be>
   12310:			; <UNDEFINED> instruction: 0xf0002000
   12314:	strmi	pc, [r8], -ip, lsl #30
   12318:	ldc	7, cr15, [r0], {239}	; 0xef
   1231c:	cmn	r0, r7, lsl #12
   12320:	usatcc	pc, #12, pc, asr #17	; <UNPREDICTABLE>
   12324:			; <UNDEFINED> instruction: 0xf8df58e3
   12328:	stmiapl	r0!, {r2, r3, r5, r6, r7, r9, sl, sp}
   1232c:	smmlscs	r4, pc, r8, pc	; <UNPREDICTABLE>
   12330:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   12334:	ldmdavs	fp, {r9, ip, pc}
   12338:			; <UNDEFINED> instruction: 0x274cf8df
   1233c:	tstcs	r1, sl, ror r4
   12340:			; <UNDEFINED> instruction: 0xf7ef6800
   12344:	andcs	lr, r1, r6, lsr sp
   12348:	cdp2	0, 15, cr15, cr1, cr0, {0}
   1234c:			; <UNDEFINED> instruction: 0x461d9510
   12350:			; <UNDEFINED> instruction: 0xf8dfe15f
   12354:	stmiapl	r3!, {r3, r4, r5, r8, r9, sl, ip, sp}^
   12358:	ldmiblt	r3, {r0, r1, r3, r4, fp, sp, lr}
   1235c:			; <UNDEFINED> instruction: 0x3730f8df
   12360:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   12364:			; <UNDEFINED> instruction: 0xf003930f
   12368:			; <UNDEFINED> instruction: 0xf8dff903
   1236c:	stmiapl	r3!, {r3, r5, r8, r9, sl, ip, sp}^
   12370:	blcs	6c3e4 <mbtowc@plt+0x6a4cc>
   12374:	rschi	pc, r0, r0, lsl #6
   12378:			; <UNDEFINED> instruction: 0x3708f8df
   1237c:	andge	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   12380:			; <UNDEFINED> instruction: 0xf8dfe0ce
   12384:	stmiapl	r3!, {r2, r3, r8, r9, sl, ip, sp}^
   12388:	movwls	r6, #63515	; 0xf81b
   1238c:	svceq	0x0000f1b8
   12390:	addhi	pc, r7, r0, asr #6
   12394:			; <UNDEFINED> instruction: 0x4643465d
   12398:	usatcs	pc, #28, pc, asr #17	; <UNPREDICTABLE>
   1239c:			; <UNDEFINED> instruction: 0xf04f58a6
   123a0:	eor	r0, r6, r0, lsl #20
   123a4:	usatcc	pc, #20, pc, asr #17	; <UNPREDICTABLE>
   123a8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   123ac:	movwcc	pc, #23305	; 0x5b09	; <UNPREDICTABLE>
   123b0:	ldrbmi	lr, [r0], -r4, lsr #32
   123b4:	cdp2	0, 9, cr15, cr6, cr5, {0}
   123b8:			; <UNDEFINED> instruction: 0x36dcf8df
   123bc:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   123c0:			; <UNDEFINED> instruction: 0x200af9b3
   123c4:	and	fp, sp, sl, lsl fp
   123c8:			; <UNDEFINED> instruction: 0xf7f84650
   123cc:			; <UNDEFINED> instruction: 0xf8dffd35
   123d0:	stmiapl	r3!, {r3, r6, r7, r9, sl, ip, sp}^
   123d4:			; <UNDEFINED> instruction: 0xf9b3681b
   123d8:	tstlt	sl, sl
   123dc:			; <UNDEFINED> instruction: 0xf013899b
   123e0:	tstle	sp, r4, lsl #30
   123e4:			; <UNDEFINED> instruction: 0xf8df3501
   123e8:	stmiapl	r3!, {r2, r3, r4, r7, r9, sl, ip, sp}^
   123ec:	adcmi	r6, fp, #1769472	; 0x1b0000
   123f0:	blcs	89860 <mbtowc@plt+0x87948>
   123f4:			; <UNDEFINED> instruction: 0xf857bfc8
   123f8:	ldclle	0, cr3, [r3, #148]	; 0x94
   123fc:			; <UNDEFINED> instruction: 0xf9b36033
   12400:	bcs	1a430 <mbtowc@plt+0x18518>
   12404:	ldmibhi	sl, {r1, r2, r3, r5, r6, r7, ip, lr, pc}
   12408:	svceq	0x0001f012
   1240c:	ldmibhi	fp, {r0, r4, r6, r7, r8, ip, lr, pc}
   12410:	svceq	0x0010f013
   12414:			; <UNDEFINED> instruction: 0xf8dfd1d8
   12418:	stmiapl	r3!, {r7, r9, sl, ip, sp}^
   1241c:	bfi	r6, fp, #16, #14
   12420:			; <UNDEFINED> instruction: 0xf0064650
   12424:	ldrb	pc, [sp, r5, lsl #28]	; <UNPREDICTABLE>
   12428:	vldmdble	sl!, {d2-d1}
   1242c:			; <UNDEFINED> instruction: 0xf8df465d
   12430:	stmiapl	r6!, {r3, r5, r6, r9, sl, sp}
   12434:	beq	8e578 <mbtowc@plt+0x8c660>
   12438:	eorsvs	lr, r3, fp, lsl r0
   1243c:			; <UNDEFINED> instruction: 0xf013899b
   12440:			; <UNDEFINED> instruction: 0xd1220f02
   12444:			; <UNDEFINED> instruction: 0x3650f8df
   12448:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1244c:			; <UNDEFINED> instruction: 0xf013899b
   12450:	tstle	lr, r0, lsr #30
   12454:			; <UNDEFINED> instruction: 0x3640f8df
   12458:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1245c:			; <UNDEFINED> instruction: 0xf013899b
   12460:	tstle	sl, r8, lsl #30
   12464:			; <UNDEFINED> instruction: 0xf8df3501
   12468:	stmiapl	r3!, {r2, r3, r4, r9, sl, ip, sp}^
   1246c:	adcmi	r6, fp, #1769472	; 0x1b0000
   12470:	blcs	898d4 <mbtowc@plt+0x879bc>
   12474:			; <UNDEFINED> instruction: 0xf857bfc8
   12478:	ldclle	0, cr3, [lr], {37}	; 0x25
   1247c:			; <UNDEFINED> instruction: 0x361cf8df
   12480:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   12484:	movwcc	pc, #23305	; 0x5b09	; <UNPREDICTABLE>
   12488:			; <UNDEFINED> instruction: 0x4650e7d7
   1248c:	cdp2	0, 2, cr15, cr10, cr5, {0}
   12490:			; <UNDEFINED> instruction: 0x4650e7d8
   12494:	ldc2l	7, cr15, [r0], {248}	; 0xf8
   12498:			; <UNDEFINED> instruction: 0x4650e7dc
   1249c:	stc2l	0, cr15, [r8, #24]
   124a0:			; <UNDEFINED> instruction: 0xf8dfe7e0
   124a4:	stmiapl	r3!, {r2, r3, r5, r6, r7, r8, sl, ip, sp}^
   124a8:	andsvs	r9, sl, pc, lsl #20
   124ac:			; <UNDEFINED> instruction: 0xf8dfe756
   124b0:	stmiapl	r3!, {r2, r3, r5, r6, r7, r8, sl, ip, sp}^
   124b4:	blx	26c52a <mbtowc@plt+0x26a612>
   124b8:	ands	r3, r7, r5, lsl #6
   124bc:			; <UNDEFINED> instruction: 0xf82af006
   124c0:			; <UNDEFINED> instruction: 0xf108b1c8
   124c4:	ands	r0, r6, r1, lsl #16
   124c8:	strbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   124cc:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   124d0:	blx	1d4e4ec <mbtowc@plt+0x1d4c5d4>
   124d4:			; <UNDEFINED> instruction: 0xf8df3501
   124d8:	stmiapl	r3!, {r2, r3, r5, r7, r8, sl, ip, sp}^
   124dc:	adcmi	r6, fp, #1769472	; 0x1b0000
   124e0:	blcs	89940 <mbtowc@plt+0x87a28>
   124e4:			; <UNDEFINED> instruction: 0xf857bfc8
   124e8:	stclle	0, cr3, [r0, #148]!	; 0x94
   124ec:			; <UNDEFINED> instruction: 0xf9b36033
   124f0:	blcs	1e520 <mbtowc@plt+0x1c608>
   124f4:			; <UNDEFINED> instruction: 0xf8dfd1e2
   124f8:	stmiapl	r3!, {r4, r5, r6, r8, sl, ip, sp}^
   124fc:	blcs	2c570 <mbtowc@plt+0x2a658>
   12500:			; <UNDEFINED> instruction: 0xf8dfd0e8
   12504:	stmiapl	r3!, {r4, r7, r8, sl, ip, sp}^
   12508:	blcs	2c57c <mbtowc@plt+0x2a664>
   1250c:	ldrb	sp, [fp, r2, ror #1]
   12510:	strcc	pc, [r0, #2271]	; 0x8df
   12514:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
   12518:	andsvs	r3, r3, r1, lsl #6
   1251c:			; <UNDEFINED> instruction: 0xdc0b2b01
   12520:	ldrdcc	pc, [r0], -sl
   12524:	svclt	0x00d82b00
   12528:	ldclle	6, cr4, [r1, #864]!	; 0x360
   1252c:			; <UNDEFINED> instruction: 0x465d46d8
   12530:	strbcs	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   12534:	ldrb	r5, [r4, r6, lsr #17]
   12538:	ldrbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   1253c:	bls	3e88d0 <mbtowc@plt+0x3e69b8>
   12540:	rsbs	r6, r8, sl, lsl r0
   12544:			; <UNDEFINED> instruction: 0xf82af7f1
   12548:	ldc2	7, cr15, [r8], #-992	; 0xfffffc20
   1254c:			; <UNDEFINED> instruction: 0xf846f7f1
   12550:			; <UNDEFINED> instruction: 0xb1239b14
   12554:	svceq	0x0000f1b8
   12558:			; <UNDEFINED> instruction: 0xf8cdd073
   1255c:	blls	4fe6b4 <mbtowc@plt+0x4fc79c>
   12560:	blcs	38db0 <mbtowc@plt+0x36e98>
   12564:	bcs	421cc <mbtowc@plt+0x402b4>
   12568:			; <UNDEFINED> instruction: 0xf8dfd178
   1256c:	stmiapl	r3!, {r2, r4, r5, r8, sl, ip, sp}^
   12570:	blcs	2c5e4 <mbtowc@plt+0x2a6cc>
   12574:	adchi	pc, r6, r0, asr #32
   12578:			; <UNDEFINED> instruction: 0xf7ef9811
   1257c:			; <UNDEFINED> instruction: 0xf8dfeb5a
   12580:	stmiapl	r3!, {r2, r5, r8, sl, ip, sp}^
   12584:			; <UNDEFINED> instruction: 0xf7ef6818
   12588:			; <UNDEFINED> instruction: 0xf000ea76
   1258c:			; <UNDEFINED> instruction: 0xf8dffcd7
   12590:	stmiapl	r5!, {r3, r4, r6, r7, sl, ip, sp}^
   12594:			; <UNDEFINED> instruction: 0xf7ef6828
   12598:			; <UNDEFINED> instruction: 0xf8dfeabc
   1259c:	stmiapl	r2!, {r3, r5, r6, r7, sl, ip, sp}^
   125a0:	andsvs	r2, r3, r0, lsl #6
   125a4:	strcs	pc, [r0, #-2271]	; 0xfffff721
   125a8:	andsvs	r5, r3, r2, lsr #17
   125ac:	ldrtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   125b0:	andcs	r5, r1, #14876672	; 0xe30000
   125b4:	stmdavs	fp!, {r1, r3, r4, sp, lr}
   125b8:	suble	r2, r2, r0, lsl #22
   125bc:			; <UNDEFINED> instruction: 0xf9b8f7f4
   125c0:	strbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   125c4:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
   125c8:	stcle	13, cr2, [fp, #-4]!
   125cc:	addsmi	r9, sp, #16, 22	; 0x4000
   125d0:	adceq	sp, r9, r3, lsl sp
   125d4:			; <UNDEFINED> instruction: 0xf43f2f00
   125d8:			; <UNDEFINED> instruction: 0x4638ae9e
   125dc:	b	fef505a0 <mbtowc@plt+0xfef4e688>
   125e0:	svccs	0x00004607
   125e4:	mrcge	4, 4, APSR_nzcv, cr12, cr15, {1}
   125e8:	ldrcc	pc, [r8], #2271	; 0x8df
   125ec:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   125f0:			; <UNDEFINED> instruction: 0xf77f2b00
   125f4:	ldrls	sl, [r0, #-3755]	; 0xfffff155
   125f8:			; <UNDEFINED> instruction: 0xf8df461d
   125fc:	stmiapl	r3!, {r5, r7, sl, ip, sp}^
   12600:	svcne	0x0039681a
   12604:			; <UNDEFINED> instruction: 0xf841465b
   12608:	movwcc	r2, #7940	; 0x1f04
   1260c:	adcmi	r3, fp, #44, 4	; 0xc0000002
   12610:			; <UNDEFINED> instruction: 0xf8dfdbf9
   12614:	stmiapl	r3!, {r3, r4, r7, sl, ip, sp}^
   12618:	andcs	r9, r4, #1006632960	; 0x3c000000
   1261c:	ldrtmi	r4, [r8], -r9, lsr #12
   12620:	stc	7, cr15, [r0], #-956	; 0xfffffc44
   12624:	ldrbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   12628:			; <UNDEFINED> instruction: 0xf8d358e3
   1262c:			; <UNDEFINED> instruction: 0xf1b88000
   12630:			; <UNDEFINED> instruction: 0xf47f0f00
   12634:			; <UNDEFINED> instruction: 0xf8dfae8e
   12638:	stmiapl	r3!, {r4, r5, sl, ip, sp}^
   1263c:	blcs	2c6b0 <mbtowc@plt+0x2a798>
   12640:			; <UNDEFINED> instruction: 0xf000d180
   12644:	blmi	ff891838 <mbtowc@plt+0xff88f920>
   12648:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1264c:	subsle	r2, pc, r0, lsl #26
   12650:			; <UNDEFINED> instruction: 0xf8df465e
   12654:	ldrbtmi	r8, [r8], #1116	; 0x45c
   12658:	eors	r2, pc, r1, lsl #14
   1265c:	vmovne.s8	r9, d13[0]
   12660:			; <UNDEFINED> instruction: 0x46299a13
   12664:			; <UNDEFINED> instruction: 0x46309e12
   12668:	stc2	0, cr15, [r6], #-28	; 0xffffffe4
   1266c:	ldrbpl	r2, [r3, #-768]!	; 0xfffffd00
   12670:	strtcc	pc, [ip], #-2271	; 0xfffff721
   12674:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   12678:			; <UNDEFINED> instruction: 0xf43f2b00
   1267c:			; <UNDEFINED> instruction: 0xf8dfaf7d
   12680:	stmiapl	r3!, {r2, r5, sl, ip, sp}^
   12684:	rsbcs	r6, sp, r9, lsl r8
   12688:	bl	ff85064c <mbtowc@plt+0xff84e734>
   1268c:			; <UNDEFINED> instruction: 0xf8df9a12
   12690:	ldrbtmi	r1, [r9], #-1060	; 0xfffffbdc
   12694:			; <UNDEFINED> instruction: 0xf7ef2001
   12698:			; <UNDEFINED> instruction: 0xf8dfeb80
   1269c:	stmiapl	r3!, {r3, sl, ip, sp}^
   126a0:	ldrcs	pc, [r4], #-2271	; 0xfffff721
   126a4:	ldmdavs	r9, {r0, r2, r5, r7, fp, ip, lr}
   126a8:			; <UNDEFINED> instruction: 0xf7ef7828
   126ac:	stmdavc	fp!, {r4, r6, r7, r8, r9, fp, sp, lr, pc}
   126b0:			; <UNDEFINED> instruction: 0xf43f2b0a
   126b4:	blmi	ffefe44c <mbtowc@plt+0xffefc534>
   126b8:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
   126bc:			; <UNDEFINED> instruction: 0xf7ef200a
   126c0:	ldrb	lr, [ip, -r6, asr #23]
   126c4:	stmiapl	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, fp, lr}^
   126c8:	rsbcs	r6, sp, r9, lsl r8
   126cc:	bl	fefd0690 <mbtowc@plt+0xfefce778>
   126d0:	blcs	39320 <mbtowc@plt+0x37408>
   126d4:	ldrb	sp, [r9, r1, ror #1]
   126d8:	bicslt	r6, r5, sp, ror #17
   126dc:			; <UNDEFINED> instruction: 0x3008f9b5
   126e0:	mvnsle	r2, r0, lsl #22
   126e4:	stmiapl	r3!, {r0, r2, r4, r5, r6, r7, r8, r9, fp, lr}^
   126e8:			; <UNDEFINED> instruction: 0x2601681b
   126ec:	rscsle	r2, r3, r0, lsl #22
   126f0:	stmiapl	r3!, {r0, r1, r2, r6, r7, r8, r9, fp, lr}^
   126f4:			; <UNDEFINED> instruction: 0x4641681a
   126f8:			; <UNDEFINED> instruction: 0xf7ef4638
   126fc:	blmi	ffa8d43c <mbtowc@plt+0xffa8b524>
   12700:	ldrtmi	r5, [sl], -r3, ror #17
   12704:	stmdavs	r8!, {r0, r3, r4, fp, sp, lr}
   12708:	stc2	0, cr15, [sl], #4
   1270c:	strb	r2, [r3, r1, lsl #12]!
   12710:	blmi	ffae4090 <mbtowc@plt+0xffae2178>
   12714:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   12718:	vldmdble	r0!, {d2-d1}
   1271c:	strcs	r4, [r0, #-1631]	; 0xfffff9a1
   12720:			; <UNDEFINED> instruction: 0xf8544bac
   12724:			; <UNDEFINED> instruction: 0xf8df8003
   12728:	ldrbtmi	sl, [sl], #924	; 0x39c
   1272c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   12730:	strcc	lr, [r1, -r6]
   12734:	blmi	ff89fbdc <mbtowc@plt+0xff89dcc4>
   12738:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1273c:	lfmle	f4, 4, [lr, #-748]	; 0xfffffd14
   12740:	ldrdcc	pc, [r0], -r8
   12744:	bvs	16e37f8 <mbtowc@plt+0x16e18e0>
   12748:	mvnsle	r2, r0, lsl #22
   1274c:	stmiapl	r3!, {r0, r1, r3, r4, r6, r7, r8, r9, fp, lr}^
   12750:			; <UNDEFINED> instruction: 0x2601681b
   12754:	rscle	r2, ip, r0, lsl #22
   12758:	stmiapl	r3!, {r0, r2, r3, r5, r7, r8, r9, fp, lr}^
   1275c:			; <UNDEFINED> instruction: 0x4651681a
   12760:			; <UNDEFINED> instruction: 0xf7ef4648
   12764:	blmi	ff40d3d4 <mbtowc@plt+0xff40b4bc>
   12768:	blmi	fe6a8af4 <mbtowc@plt+0xfe6a6bdc>
   1276c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   12770:	stmdavs	r9, {r1, r3, r6, r9, sl, lr}
   12774:			; <UNDEFINED> instruction: 0xf0015958
   12778:			; <UNDEFINED> instruction: 0x2601fc73
   1277c:	blmi	feb8c6e8 <mbtowc@plt+0xfeb8a7d0>
   12780:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
   12784:			; <UNDEFINED> instruction: 0xf8dfb345
   12788:	ldrbtmi	r9, [r9], #832	; 0x340
   1278c:	teqhi	ip, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   12790:	svcmi	0x00cf44f8
   12794:	and	r4, r1, pc, ror r4
   12798:	mvnlt	r6, sp, lsr #23
   1279c:	blcs	2d450 <mbtowc@plt+0x2b538>
   127a0:	blmi	ff1c6f90 <mbtowc@plt+0xff1c5078>
   127a4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   127a8:	blcs	1bfb4 <mbtowc@plt+0x1a09c>
   127ac:	blmi	fe646b84 <mbtowc@plt+0xfe644c6c>
   127b0:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
   127b4:	blcs	2d168 <mbtowc@plt+0x2b250>
   127b8:			; <UNDEFINED> instruction: 0x4643bf14
   127bc:			; <UNDEFINED> instruction: 0x4649463b
   127c0:			; <UNDEFINED> instruction: 0xf7ef2001
   127c4:	blmi	fee0d374 <mbtowc@plt+0xfee0b45c>
   127c8:	andcs	r5, r1, #14876672	; 0xe30000
   127cc:	stmdavs	r8!, {r0, r3, r4, fp, sp, lr}
   127d0:	mcrr2	0, 0, pc, r6, cr1	; <UNPREDICTABLE>
   127d4:	ldrb	r2, [pc, r1, lsl #12]
   127d8:	stmiapl	r3!, {r1, r3, r7, r8, r9, fp, lr}^
   127dc:	ldrdls	pc, [r0], -r3
   127e0:	svceq	0x0000f1b9
   127e4:	strbmi	sp, [pc], -fp, asr #32
   127e8:	beq	8e92c <mbtowc@plt+0x8ca14>
   127ec:	ands	r4, r6, r0, lsr #13
   127f0:	cmnlt	fp, fp, ror #20
   127f4:	bvs	feb6b1e8 <mbtowc@plt+0xfeb692d0>
   127f8:	stmdavs	r9!, {r0, r2, r3, r4, r5, r6, r8, ip, sp, pc}
   127fc:	rscsle	r2, sl, r0, lsl #18
   12800:			; <UNDEFINED> instruction: 0xf7ef4620
   12804:	stmdacs	r0, {r3, r8, fp, sp, lr, pc}
   12808:	bvs	1f06fe4 <mbtowc@plt+0x1f050cc>
   1280c:	rscle	r2, pc, r0, lsl #22
   12810:	ldrb	r6, [r0, fp, ror #4]!
   12814:	eorge	pc, r4, r5, asr #17
   12818:	bvs	ff00c7d4 <mbtowc@plt+0xff00a8bc>
   1281c:	ldmdavs	ip!, {r0, r1, r2, r3, r5, r8, ip, sp, pc}
   12820:	rscsle	r2, sl, r0, lsl #24
   12824:	vstrcs	s12, [r0, #-756]	; 0xfffffd0c
   12828:	strbmi	sp, [r4], -r7, ror #3
   1282c:	adchi	pc, r4, #14614528	; 0xdf0000
   12830:			; <UNDEFINED> instruction: 0x270144f8
   12834:	strtmi	r4, [r1], sp, asr #12
   12838:	bvs	feb8a844 <mbtowc@plt+0xfeb8892c>
   1283c:	bvs	1aff018 <mbtowc@plt+0x1afd100>
   12840:	mvnsle	r2, r0, lsl #22
   12844:	stccs	8, cr6, [r0], {44}	; 0x2c
   12848:	blmi	fe746c2c <mbtowc@plt+0xfe744d14>
   1284c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   12850:			; <UNDEFINED> instruction: 0x2601681b
   12854:	rscsle	r2, r0, r0, lsl #22
   12858:			; <UNDEFINED> instruction: 0xf8594b6d
   1285c:	ldmdavs	sl, {r0, r1, ip, sp}
   12860:	ldrtmi	r4, [r8], -r1, asr #12
   12864:	b	fe650828 <mbtowc@plt+0xfe64e910>
   12868:			; <UNDEFINED> instruction: 0xf8594b8e
   1286c:	ldrtmi	r3, [sl], -r3
   12870:			; <UNDEFINED> instruction: 0x46206819
   12874:	blx	ffd4e882 <mbtowc@plt+0xffd4c96a>
   12878:	ldrb	r2, [lr, r1, lsl #12]
   1287c:	blmi	16641b4 <mbtowc@plt+0x166229c>
   12880:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   12884:	blcs	7ed58 <mbtowc@plt+0x7ce40>
   12888:	blmi	fe3498a0 <mbtowc@plt+0xfe347988>
   1288c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   12890:			; <UNDEFINED> instruction: 0x2601b99b
   12894:	stmiapl	r3!, {r4, r7, r8, r9, fp, lr}^
   12898:	blcs	2c90c <mbtowc@plt+0x2a9f4>
   1289c:	blmi	fe406978 <mbtowc@plt+0xfe404a60>
   128a0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   128a4:	vldmdble	r0!, {d2-d1}
   128a8:	blmi	fe364224 <mbtowc@plt+0xfe36230c>
   128ac:			; <UNDEFINED> instruction: 0xf8df58e7
   128b0:	ldrbtmi	r9, [r9], #564	; 0x234
   128b4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   128b8:	blmi	158a930 <mbtowc@plt+0x1588a18>
   128bc:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
   128c0:	ldrbtmi	r4, [r9], #-2441	; 0xfffff677
   128c4:			; <UNDEFINED> instruction: 0xf7ef2001
   128c8:	strcs	lr, [r1], -r8, ror #20
   128cc:	blmi	fe20c85c <mbtowc@plt+0xfe20a944>
   128d0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   128d4:	stmdapl	r1!, {r1, r2, r3, r6, r8, fp, lr}^
   128d8:	eorcc	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   128dc:	strbmi	r6, [r9], -sl, lsl #16
   128e0:			; <UNDEFINED> instruction: 0xf7ef4640
   128e4:			; <UNDEFINED> instruction: 0x2601ea5a
   128e8:	blmi	1f1fcf4 <mbtowc@plt+0x1f1dddc>
   128ec:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   128f0:	sfmle	f4, 4, [sl, #-684]	; 0xfffffd54
   128f4:	ldclpl	8, cr6, [fp, #-236]	; 0xffffff14
   128f8:	mvnsle	r2, r1, lsl #22
   128fc:	stmiapl	r3!, {r0, r1, r2, r3, r5, r6, r8, r9, fp, lr}^
   12900:	blcs	2c974 <mbtowc@plt+0x2aa5c>
   12904:	strcs	sp, [r1], -r3, ror #3
   12908:	blmi	1e8c8c8 <mbtowc@plt+0x1e8a9b0>
   1290c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   12910:	eorle	r2, fp, r0, lsl #22
   12914:	stmiapl	r3!, {r0, r1, r2, r4, r5, r6, r8, r9, fp, lr}^
   12918:	blcs	2c98c <mbtowc@plt+0x2aa74>
   1291c:	ldrbmi	sp, [sp], -r6, lsr #26
   12920:	stmiapl	r7!, {r0, r2, r4, r5, r6, r8, r9, fp, lr}^
   12924:	ldrsbls	pc, [r4, #143]	; 0x8f	; <UNPREDICTABLE>
   12928:			; <UNDEFINED> instruction: 0xf04f44f9
   1292c:	ands	r0, r2, r1, lsl #16
   12930:	stmiapl	r3!, {r0, r1, r4, r5, r6, r8, r9, fp, lr}^
   12934:	ldmdbmi	r6!, {r0, r1, r3, r4, fp, sp, lr}
   12938:			; <UNDEFINED> instruction: 0xf8535861
   1293c:	stmdavs	sl, {r0, r2, r5, ip, sp}
   12940:	strbmi	r4, [r0], -r9, asr #12
   12944:	b	a50908 <mbtowc@plt+0xa4e9f0>
   12948:	strcc	r2, [r1, #-1537]	; 0xfffff9ff
   1294c:	stmiapl	r3!, {r0, r3, r5, r6, r8, r9, fp, lr}^
   12950:	adcmi	r6, fp, #1769472	; 0x1b0000
   12954:	ldmdavs	fp!, {r1, r3, r8, sl, fp, ip, lr, pc}
   12958:	blcs	69ecc <mbtowc@plt+0x67fb4>
   1295c:	blmi	1607138 <mbtowc@plt+0x1605220>
   12960:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   12964:	mvnle	r2, r0, lsl #22
   12968:	strb	r2, [lr, r1, lsl #12]!
   1296c:	stmiapl	r3!, {r1, r2, r3, r4, r8, r9, fp, lr}^
   12970:	teqlt	r3, fp, lsl r8
   12974:			; <UNDEFINED> instruction: 0xdc042b01
   12978:	stmiapl	r3!, {r4, r6, r8, r9, fp, lr}^
   1297c:	stmiblt	fp, {r0, r1, r3, r4, fp, sp, lr}
   12980:	blmi	75c18c <mbtowc@plt+0x75a274>
   12984:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   12988:	vqrdmulh.s<illegal width 8>	d18, d0, d0
   1298c:	ldrbmi	r8, [pc], -r1, ror #1
   12990:	blmi	171bd98 <mbtowc@plt+0x1719e80>
   12994:	andhi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   12998:	ldrdge	pc, [ip, #-143]!	; 0xffffff71
   1299c:			; <UNDEFINED> instruction: 0xf04f44fa
   129a0:	adcs	r0, ip, r1, lsl #18
   129a4:	stmiapl	r3!, {r1, r3, r4, r8, r9, fp, lr}^
   129a8:	ldmdbmi	r8, {r1, r3, r4, fp, sp, lr}^
   129ac:	andcs	r4, r1, r9, ror r4
   129b0:	ldmib	r2!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   129b4:	strb	r2, [r4, r1, lsl #12]!
   129b8:	andeq	r0, r0, r0, lsl #5
   129bc:	andeq	r0, r0, r8, lsl r4
   129c0:	andeq	r0, r0, ip, lsr #8
   129c4:	ldrdeq	r0, [r0], -r8
   129c8:	andeq	r0, r0, r4, lsl #6
   129cc:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   129d0:	andeq	r0, r0, r0, lsr #8
   129d4:	andeq	r0, r0, ip, lsl #8
   129d8:	ldrdeq	r0, [r0], -r8
   129dc:	andeq	r0, r0, r0, asr #8
   129e0:	andeq	r0, r0, r8, lsl #4
   129e4:	andeq	r0, r0, r8, ror r3
   129e8:	andeq	r0, r0, r4, lsr #8
   129ec:	andeq	r0, r0, r0, ror #6
   129f0:	strdeq	r0, [r0], -ip
   129f4:	andeq	r0, r0, ip, ror #3
   129f8:	andeq	r0, r0, r0, lsl #6
   129fc:	andeq	r0, r0, r4, lsr #4
   12a00:	strdeq	r0, [r0], -r4
   12a04:	andeq	r0, r0, r0, asr #7
   12a08:	andeq	lr, r1, r4, lsl r0
   12a0c:	andeq	r0, r0, ip, asr #3
   12a10:	andeq	r0, r0, r0, ror #4
   12a14:	andeq	r0, r0, r8, asr #5
   12a18:	andeq	sl, r0, r6, lsr #25
   12a1c:	andeq	sp, r1, r2, lsr #31
   12a20:	andeq	r0, r0, r0, lsr r2
   12a24:	andeq	r0, r0, ip, lsr r2
   12a28:	muleq	r0, lr, ip
   12a2c:	andeq	r0, r0, r8, ror #5
   12a30:	andeq	sp, r1, r4, asr #30
   12a34:	andeq	r0, r0, r4, lsl r3
   12a38:	andeq	sl, r0, sl, ror ip
   12a3c:	andeq	sl, r0, r6, ror ip
   12a40:	andeq	r0, r0, r8, lsr r3
   12a44:	andeq	sl, r0, r6, asr ip
   12a48:	andeq	r0, r0, r4, ror #5
   12a4c:	andeq	sl, r0, sl, lsr ip
   12a50:	andeq	r0, r0, r0, ror r3
   12a54:			; <UNDEFINED> instruction: 0x000002b8
   12a58:	strdeq	sl, [r0], -lr
   12a5c:	andeq	r0, r0, r8, asr #6
   12a60:			; <UNDEFINED> instruction: 0x000002b0
   12a64:	andeq	r0, r0, r4, lsl r4
   12a68:	andeq	r0, r0, ip, ror #4
   12a6c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   12a70:	andeq	sl, r0, r6, lsr #23
   12a74:	andeq	sl, r0, r0, lsl fp
   12a78:	andeq	sl, r0, r2, lsl #22
   12a7c:	andeq	sl, r0, r0, lsl #22
   12a80:	strdeq	r0, [r0], -r4
   12a84:	andeq	r0, r0, r0, asr r2
   12a88:	ldrdeq	sl, [r0], -ip
   12a8c:	andeq	r0, r0, r0, lsl r4
   12a90:	ldrdeq	r0, [r0], -ip
   12a94:	andeq	r0, r0, r4, lsr #5
   12a98:	ldrdeq	r0, [r0], -r4
   12a9c:	andeq	r0, r0, r0, lsr #5
   12aa0:	andeq	r0, r0, ip, ror #7
   12aa4:	andeq	r0, r0, r8, lsl #7
   12aa8:	andeq	r0, r0, r8, asr #4
   12aac:	muleq	r0, ip, r3
   12ab0:	andeq	sl, r0, r6, ror #15
   12ab4:	andeq	fp, r0, r2, lsl #5
   12ab8:	andeq	r0, r0, ip, asr #5
   12abc:	andeq	r0, r0, ip, asr r3
   12ac0:	andeq	r0, r0, r8, lsl r3
   12ac4:	andeq	sl, r0, lr, lsr #14
   12ac8:	strdeq	sl, [r0], -r2
   12acc:	andeq	sl, r0, r4, lsl #7
   12ad0:	andeq	sl, r0, r8, asr #4
   12ad4:	andeq	sl, r0, r8, ror #12
   12ad8:	andeq	r0, r0, r0, ror #3
   12adc:	ldrdeq	r0, [r0], -r4
   12ae0:	ldrdeq	r0, [r0], -ip
   12ae4:	andeq	sl, r0, sl, lsr #12
   12ae8:	strdeq	sl, [r0], -sl	; <UNPREDICTABLE>
   12aec:	andeq	r0, r0, ip, ror r2
   12af0:	andeq	r0, r0, r4, lsl #7
   12af4:	andeq	r0, r0, r0, asr #5
   12af8:	andeq	r0, r0, ip, lsl #5
   12afc:	ldrdeq	sl, [r0], -r4
   12b00:			; <UNDEFINED> instruction: 0x000003b0
   12b04:	andeq	r0, r0, r0, lsr #7
   12b08:	muleq	r0, ip, r5
   12b0c:	andeq	sl, r0, r0, ror r5
   12b10:	strcc	r3, [ip, #-1793]	; 0xfffff8ff
   12b14:	stmiapl	r3!, {r1, r4, r6, r7, r8, r9, fp, lr}^
   12b18:	adcsmi	r6, fp, #1769472	; 0x1b0000
   12b1c:			; <UNDEFINED> instruction: 0xf8d8dd18
   12b20:	strtmi	r3, [fp], #-0
   12b24:	bcs	2cc94 <mbtowc@plt+0x2ad7c>
   12b28:	ldmvs	sl, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
   12b2c:	mvnle	r2, r0, lsl #20
   12b30:	stmiapl	r2!, {r2, r3, r6, r7, r9, fp, lr}
   12b34:			; <UNDEFINED> instruction: 0x26016812
   12b38:	rscle	r2, r9, r0, lsl #20
   12b3c:	stmiapl	r2!, {r1, r3, r6, r7, r9, fp, lr}
   12b40:	ldmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
   12b44:			; <UNDEFINED> instruction: 0x46484651
   12b48:	stmdb	r6!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12b4c:	ldrb	r2, [pc, r1, lsl #12]
   12b50:	stmiapl	r3!, {r1, r2, r6, r7, r8, r9, fp, lr}^
   12b54:	teqlt	r3, fp, lsl r8
   12b58:			; <UNDEFINED> instruction: 0xdc042b01
   12b5c:	stmiapl	r3!, {r0, r6, r7, r8, r9, fp, lr}^
   12b60:	stmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}^
   12b64:	blmi	ff09c370 <mbtowc@plt+0xff09a458>
   12b68:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
   12b6c:			; <UNDEFINED> instruction: 0xf8dfb34d
   12b70:	ldrbtmi	r8, [r8], #772	; 0x304
   12b74:	and	r2, fp, r1, lsl #14
   12b78:	stmiapl	r3!, {r0, r1, r3, r4, r5, r7, r8, r9, fp, lr}^
   12b7c:	ldmibmi	lr!, {r1, r3, r4, fp, sp, lr}
   12b80:	andcs	r4, r1, r9, ror r4
   12b84:	stmdb	r8, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12b88:	strb	r2, [ip, r1, lsl #12]!
   12b8c:	biclt	r6, r5, sp, lsr #17
   12b90:	blcs	2cd44 <mbtowc@plt+0x2ae2c>
   12b94:	blmi	fed07384 <mbtowc@plt+0xfed0546c>
   12b98:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   12b9c:	blcs	1c3a8 <mbtowc@plt+0x1a490>
   12ba0:	blmi	fec86f78 <mbtowc@plt+0xfec85060>
   12ba4:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
   12ba8:	ldrtmi	r4, [r8], -r1, asr #12
   12bac:	ldm	r4!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12bb0:	stmiapl	r3!, {r1, r4, r5, r7, r8, r9, fp, lr}^
   12bb4:	ldmdavs	r9, {r1, r3, r4, r5, r9, sl, lr}
   12bb8:			; <UNDEFINED> instruction: 0xf0016828
   12bbc:			; <UNDEFINED> instruction: 0x2601fa51
   12bc0:	blmi	fec0cb58 <mbtowc@plt+0xfec0ac40>
   12bc4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   12bc8:	vstmdble	sl!, {d2-d1}
   12bcc:	strcs	r4, [r0, #-1631]	; 0xfffff9a1
   12bd0:			; <UNDEFINED> instruction: 0xf8544bac
   12bd4:			; <UNDEFINED> instruction: 0xf8df8003
   12bd8:	ldrbtmi	sl, [sl], #688	; 0x2b0
   12bdc:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   12be0:	strcc	lr, [r1, -r6]
   12be4:	blmi	fe9a001c <mbtowc@plt+0xfe99e104>
   12be8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   12bec:	lfmle	f4, 4, [r8, #-748]	; 0xfffffd14
   12bf0:	ldrdcc	pc, [r0], -r8
   12bf4:	ldmdavs	sl, {r0, r1, r3, r5, sl, lr}^
   12bf8:	mvnsle	r2, r0, lsl #20
   12bfc:	bcs	2ce6c <mbtowc@plt+0x2af54>
   12c00:	bmi	fe6473c4 <mbtowc@plt+0xfe6454ac>
   12c04:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   12c08:	bcs	1c414 <mbtowc@plt+0x1a4fc>
   12c0c:	bmi	fe5c6fb8 <mbtowc@plt+0xfe5c50a0>
   12c10:	ldmdavs	fp, {r1, r5, r7, fp, ip, lr}
   12c14:			; <UNDEFINED> instruction: 0x46516812
   12c18:			; <UNDEFINED> instruction: 0xf7ef4648
   12c1c:			; <UNDEFINED> instruction: 0x2601e8be
   12c20:	blmi	fe6ccba4 <mbtowc@plt+0xfe6cac8c>
   12c24:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   12c28:	vldmdble	sp!, {d2-d1}
   12c2c:	blmi	fe61c034 <mbtowc@plt+0xfe61a11c>
   12c30:			; <UNDEFINED> instruction: 0xf8df58e7
   12c34:	ldrbtmi	r9, [r9], #608	; 0x260
   12c38:	subshi	pc, ip, #14614528	; 0xdf0000
   12c3c:			; <UNDEFINED> instruction: 0xe01044f8
   12c40:	stmiapl	r2!, {r0, r3, r7, r9, fp, lr}
   12c44:	ldmdavs	r2, {r0, r1, r3, r4, fp, sp, lr}
   12c48:	andcs	r4, r1, r9, asr #12
   12c4c:	stmia	r4!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12c50:			; <UNDEFINED> instruction: 0xf10b2601
   12c54:	strcc	r0, [ip, #-2817]	; 0xfffff4ff
   12c58:	stmiapl	r3!, {r2, r3, r7, r8, r9, fp, lr}^
   12c5c:	ldrbmi	r6, [fp, #-2075]	; 0xfffff7e5
   12c60:	ldmdavs	fp!, {r1, r5, r8, sl, fp, ip, lr, pc}
   12c64:	ldmdbhi	sl, {r0, r1, r3, r5, sl, lr}
   12c68:	mvnsle	r2, r0, lsl #20
   12c6c:	stmiapl	r2!, {r0, r2, r3, r4, r5, r6, r9, fp, lr}
   12c70:			; <UNDEFINED> instruction: 0x26016812
   12c74:	rscle	r2, ip, r0, lsl #20
   12c78:	bcs	2cde8 <mbtowc@plt+0x2aed0>
   12c7c:	bmi	1ec7004 <mbtowc@plt+0x1ec50ec>
   12c80:	ldmdavs	fp, {r1, r5, r7, fp, ip, lr}
   12c84:			; <UNDEFINED> instruction: 0x46416812
   12c88:			; <UNDEFINED> instruction: 0xf7ef2001
   12c8c:	blmi	1f0ceac <mbtowc@plt+0x1f0af94>
   12c90:	blmi	1fe901c <mbtowc@plt+0x1fe7104>
   12c94:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   12c98:	andcs	r4, r1, #721420288	; 0x2b000000
   12c9c:	ldmdavs	r8, {r0, r3, fp, sp, lr}^
   12ca0:			; <UNDEFINED> instruction: 0xf9def001
   12ca4:	ldrb	r2, [r4, r1, lsl #12]
   12ca8:	tstlt	fp, r4, lsl fp
   12cac:	vmovcs.32	d0[0], r9
   12cb0:	ldrmi	fp, [lr], -r8, lsl #30
   12cb4:	stmiapl	r3!, {r0, r3, r4, r5, r6, r8, r9, fp, lr}^
   12cb8:	teqmi	r0, #24, 16	; 0x180000
   12cbc:	andcs	fp, r1, r8, lsl pc
   12cc0:	blx	d8ecc8 <mbtowc@plt+0xd8cdb0>
   12cc4:	stmiapl	r3!, {r0, r3, r5, r6, r8, r9, fp, lr}^
   12cc8:	andsvs	r2, sl, r1, lsl #4
   12ccc:	stmiapl	r3!, {r2, r4, r5, r6, r8, r9, fp, lr}^
   12cd0:	andsvs	r2, sl, r0, lsl #4
   12cd4:	stmiapl	r2!, {r0, r1, r4, r5, r6, r8, r9, fp, lr}^
   12cd8:	vst2.8	{d22-d23}, [r3 :64], r3
   12cdc:	andsvs	r4, r3, r0, lsl #7
   12ce0:	stcllt	7, cr15, [r6, #-1016]	; 0xfffffc08
   12ce4:	stmiapl	r3!, {r4, r5, r6, r8, r9, fp, lr}^
   12ce8:	andsvs	r2, sl, r0, lsl #4
   12cec:	stcllt	7, cr15, [r0, #-1016]	; 0xfffffc08
   12cf0:	stmiapl	r3!, {r1, r2, r3, r5, r6, r8, r9, fp, lr}^
   12cf4:	andsvs	r2, sl, pc, lsl #4
   12cf8:	ldclt	7, cr15, [sl, #-1016]!	; 0xfffffc08
   12cfc:	stmiapl	r3!, {r2, r3, r5, r6, r8, r9, fp, lr}^
   12d00:	andsvs	r2, sl, r0, lsl #4
   12d04:	ldclt	7, cr15, [r4, #-1016]!	; 0xfffffc08
   12d08:	ldrbtmi	r4, [fp], #-2922	; 0xfffff496
   12d0c:	blcs	b70d80 <mbtowc@plt+0xb6ee68>
   12d10:	blmi	1a070e8 <mbtowc@plt+0x1a051d0>
   12d14:	andcs	r5, r4, #14876672	; 0xe30000
   12d18:			; <UNDEFINED> instruction: 0xf7fe601a
   12d1c:	blmi	19421c8 <mbtowc@plt+0x19402b0>
   12d20:	andcs	r5, r0, #14876672	; 0xe30000
   12d24:			; <UNDEFINED> instruction: 0xf7fe601a
   12d28:	blmi	1901c34 <mbtowc@plt+0x18ffd1c>
   12d2c:	andcs	r5, r2, #14876672	; 0xe30000
   12d30:			; <UNDEFINED> instruction: 0xf7fe601a
   12d34:	blmi	18821b0 <mbtowc@plt+0x1880298>
   12d38:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   12d3c:	rscsle	r2, r4, fp, lsr #22
   12d40:	stmiapl	r3!, {r0, r2, r3, r4, r6, r8, r9, fp, lr}^
   12d44:	andsvs	r2, sl, r1, lsl #4
   12d48:	ldclt	7, cr15, [r2, #-1016]	; 0xfffffc08
   12d4c:	stmiapl	r3!, {r1, r3, r4, r6, r8, r9, fp, lr}^
   12d50:	andsvs	r2, sl, r2, lsl #4
   12d54:	mcrlt	7, 3, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
   12d58:	stmiapl	r3!, {r0, r3, r4, r6, r8, r9, fp, lr}^
   12d5c:	andsvs	r2, sl, r1, lsl #4
   12d60:	stmiapl	r3!, {r3, r4, r6, r8, r9, fp, lr}^
   12d64:	andsvs	r2, sl, r0, lsl #4
   12d68:	stclt	7, cr15, [r2, #-1016]	; 0xfffffc08
   12d6c:	stmiapl	r3!, {r1, r2, r4, r6, r8, r9, fp, lr}^
   12d70:	andsvs	r2, sl, r1, lsl #4
   12d74:	ldcllt	7, cr15, [ip], #1016	; 0x3f8
   12d78:	stmiapl	r3!, {r2, r4, r6, r8, r9, fp, lr}^
   12d7c:	andsvs	r2, sl, r1, lsl #4
   12d80:	ldcllt	7, cr15, [r6], #1016	; 0x3f8
   12d84:	stmiapl	r3!, {r1, r4, r6, r8, r9, fp, lr}^
   12d88:	andsvs	r2, sl, pc, lsl #4
   12d8c:	ldcllt	7, cr15, [r0], #1016	; 0x3f8
   12d90:	stmiapl	r3!, {r4, r6, r8, r9, fp, lr}^
   12d94:	andsvs	r2, sl, r1, lsl #4
   12d98:	stcllt	7, cr15, [sl], #1016	; 0x3f8
   12d9c:	stmiapl	r3!, {r1, r2, r3, r6, r8, r9, fp, lr}^
   12da0:	andsvs	r2, sl, r3, lsl #4
   12da4:	stcllt	7, cr15, [r4], #1016	; 0x3f8
   12da8:	stmiapl	r3!, {r2, r3, r6, r8, r9, fp, lr}^
   12dac:	adcsvs	pc, pc, #68157440	; 0x4100000
   12db0:	vqadd.s8	d22, d1, d10
   12db4:	bmi	12af9c8 <mbtowc@plt+0x12adab0>
   12db8:	andsvs	r5, r3, r2, lsr #17
   12dbc:	stmiapl	r3!, {r0, r3, r6, r8, r9, fp, lr}^
   12dc0:	blcs	2ce34 <mbtowc@plt+0x2af1c>
   12dc4:	mcrge	4, 5, pc, cr14, cr14, {1}	; <UNPREDICTABLE>
   12dc8:	stmiapl	r3!, {r0, r1, r2, r6, r8, r9, fp, lr}^
   12dcc:	blcs	2ce40 <mbtowc@plt+0x2af28>
   12dd0:	mcrge	4, 5, pc, cr8, cr14, {1}	; <UNPREDICTABLE>
   12dd4:	stmiapl	r3!, {r0, r2, r6, r8, r9, fp, lr}^
   12dd8:	svccs	0x0000681f
   12ddc:	mcrge	4, 5, pc, cr2, cr14, {1}	; <UNPREDICTABLE>
   12de0:	bleq	8ef24 <mbtowc@plt+0x8d00c>
   12de4:	ldrbtmi	r4, [fp], #-2882	; 0xfffff4be
   12de8:	ssatmi	r9, #10, r1, lsl #6
   12dec:			; <UNDEFINED> instruction: 0xf7fe46a0
   12df0:	blmi	b42828 <mbtowc@plt+0xb40910>
   12df4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   12df8:	svceq	0x0018f013
   12dfc:	stmdbge	sp, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
   12e00:	tsteq	r8, #51	; 0x33	; <UNPREDICTABLE>
   12e04:	stmdbge	r9, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
   12e08:	stmiapl	r3!, {r1, r3, r4, r5, r8, r9, fp, lr}^
   12e0c:	andsvs	r2, sl, r1, lsl #4
   12e10:	stmdblt	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12e14:	ldrbtmi	r4, [fp], #-2872	; 0xfffff4c8
   12e18:	andsvs	r6, sl, sl, asr r8
   12e1c:	blmi	ded08c <mbtowc@plt+0xdeb174>
   12e20:	addsvs	r4, sl, fp, ror r4
   12e24:	stmiapl	r3!, {r1, r2, r4, r5, r8, r9, fp, lr}^
   12e28:	blcs	2cf9c <mbtowc@plt+0x2b084>
   12e2c:	mcrge	4, 4, pc, cr10, cr13, {1}	; <UNPREDICTABLE>
   12e30:	stmiapl	r3!, {r0, r1, r4, r5, r8, r9, fp, lr}^
   12e34:			; <UNDEFINED> instruction: 0xf7fd2001
   12e38:	mrccs	14, 1, fp, cr0, cr2, {3}
   12e3c:	blmi	c8760c <mbtowc@plt+0xc856f4>
   12e40:	andcs	r5, r0, #14876672	; 0xe30000
   12e44:			; <UNDEFINED> instruction: 0xe7ed701a
   12e48:	stmiapl	r3!, {r3, r4, r8, r9, fp, lr}^
   12e4c:	andsvs	r2, sl, pc, lsl #4
   12e50:	ldmdavc	fp, {r2, r3, r4, r8, r9, fp, ip, pc}
   12e54:			; <UNDEFINED> instruction: 0xf43e2b00
   12e58:	strcs	sl, [pc, -fp, lsl #25]
   12e5c:	blt	ff850e5c <mbtowc@plt+0xff84ef44>
   12e60:	andeq	r0, r0, r0, lsl #6
   12e64:	andeq	r0, r0, ip, asr r3
   12e68:	andeq	r0, r0, r0, ror #4
   12e6c:	andeq	r0, r0, r8, lsr #5
   12e70:	andeq	r0, r0, r0, asr #8
   12e74:	strdeq	sl, [r0], -lr
   12e78:	ldrdeq	sl, [r0], -r8
   12e7c:	andeq	r0, r0, r8, lsl #7
   12e80:	strdeq	r0, [r0], -ip
   12e84:	andeq	r0, r0, r0, lsl r2
   12e88:			; <UNDEFINED> instruction: 0x0000a3b2
   12e8c:	ldrdeq	r0, [r0], -r8
   12e90:	andeq	r0, r0, ip, lsr #8
   12e94:	andeq	sl, r0, r6, lsr #7
   12e98:	andeq	sl, r0, r8, ror r3
   12e9c:	andeq	r0, r0, ip, asr #7
   12ea0:	andeq	r0, r0, r4, ror #4
   12ea4:	ldrdeq	r0, [r0], -r8
   12ea8:	andeq	r0, r0, r8, asr r2
   12eac:	andeq	r0, r0, r4, asr #5
   12eb0:			; <UNDEFINED> instruction: 0x000003bc
   12eb4:			; <UNDEFINED> instruction: 0x0001d7be
   12eb8:	strdeq	r0, [r0], -r4
   12ebc:	muleq	r1, r0, r7
   12ec0:	andeq	r0, r0, r8, ror r3
   12ec4:	andeq	r0, r0, r8, lsr #7
   12ec8:	andeq	r0, r0, r4, lsl r4
   12ecc:	strdeq	r0, [r0], -r8
   12ed0:	andeq	r0, r0, ip, ror #4
   12ed4:	andeq	r0, r0, r0, lsl #7
   12ed8:	andeq	r0, r0, r4, lsr #7
   12edc:	andeq	r0, r0, ip, lsr r2
   12ee0:	andeq	r0, r0, r8, lsr r4
   12ee4:	andeq	r0, r0, ip, lsr #6
   12ee8:	andeq	r0, r0, r0, lsr #8
   12eec:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   12ef0:	andeq	r9, r0, lr, lsr lr
   12ef4:	muleq	r0, r0, r2
   12ef8:	andeq	sp, r1, lr, ror r2
   12efc:	andeq	sp, r1, r8, lsr #13
   12f00:	andeq	r0, r0, r0, lsr #4
   12f04:	andeq	r0, r0, ip, asr #5
   12f08:	tstcs	r1, r8, lsl #10
   12f0c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   12f10:	svc	0x006cf7ee
   12f14:	andeq	sp, r1, r6, asr #11
   12f18:	strmi	fp, [sl], -r8, lsl #10
   12f1c:	andcs	r4, r3, r1, lsl #12
   12f20:	svc	0x00e2f7ee
   12f24:	strlt	fp, [r8, #-3336]	; 0xfffff2f8
   12f28:	cdp	7, 4, cr15, cr6, cr14, {7}
   12f2c:	strlt	fp, [r8, #-3336]	; 0xfffff2f8
   12f30:	strmi	r4, [r1], -sl, lsl #12
   12f34:			; <UNDEFINED> instruction: 0xf7ee2003
   12f38:	stclt	15, cr14, [r8, #-696]	; 0xfffffd48
   12f3c:	addlt	fp, r6, r0, ror r5
   12f40:	ldrbtmi	r4, [fp], #-2896	; 0xfffff4b0
   12f44:	blmi	1437b54 <mbtowc@plt+0x1435c3c>
   12f48:			; <UNDEFINED> instruction: 0xf8d3447b
   12f4c:	blcs	5f574 <mbtowc@plt+0x5d65c>
   12f50:	stclmi	13, cr13, [lr, #-384]	; 0xfffffe80
   12f54:			; <UNDEFINED> instruction: 0x462c447d
   12f58:			; <UNDEFINED> instruction: 0xf04f3510
   12f5c:	strd	r3, [r1], -pc	; <UNPREDICTABLE>
   12f60:	andle	r4, r8, ip, lsr #5
   12f64:	bleq	1510bc <mbtowc@plt+0x14f1a4>
   12f68:	blle	ffe5cf70 <mbtowc@plt+0xffe5b058>
   12f6c:	svc	0x00b6f7ee
   12f70:	stcvs	8, cr15, [r4], {68}	; 0x44
   12f74:	blmi	11ccf4c <mbtowc@plt+0x11cb034>
   12f78:	ldmpl	r3, {r1, r9, fp, ip, pc}^
   12f7c:			; <UNDEFINED> instruction: 0xf64a681b
   12f80:			; <UNDEFINED> instruction: 0xf6ca22ab
   12f84:	blx	fe89ba36 <mbtowc@plt+0xfe899b1e>
   12f88:	ldmdaeq	sl, {r0, r1, r8, r9, sp}^
   12f8c:	stmdble	r3, {r0, r1, r8, r9, fp, sp}^
   12f90:	ldrbtmi	r4, [fp], #-2880	; 0xfffff4c0
   12f94:	orrcs	pc, ip, r3, asr #17
   12f98:	ldrbtmi	r4, [fp], #-2879	; 0xfffff4c1
   12f9c:			; <UNDEFINED> instruction: 0xf8c32200
   12fa0:	blmi	f9b5e8 <mbtowc@plt+0xf996d0>
   12fa4:	movwls	r4, #13435	; 0x347b
   12fa8:	ldrbtmi	r4, [fp], #-2877	; 0xfffff4c3
   12fac:	blmi	f77bc4 <mbtowc@plt+0xf75cac>
   12fb0:	movwls	r4, #21627	; 0x547b
   12fb4:			; <UNDEFINED> instruction: 0xf7ee9803
   12fb8:	bllt	fe64e568 <mbtowc@plt+0xfe64c650>
   12fbc:			; <UNDEFINED> instruction: 0xf8d39b04
   12fc0:	blcs	1f608 <mbtowc@plt+0x1d6f0>
   12fc4:	stmdbls	r5, {r0, r1, r4, r6, r8, ip, lr, pc}
   12fc8:			; <UNDEFINED> instruction: 0xf7ee200e
   12fcc:	ldcmi	13, cr14, [r6, #-576]!	; 0xfffffdc0
   12fd0:			; <UNDEFINED> instruction: 0xf8d5447d
   12fd4:			; <UNDEFINED> instruction: 0xf7ee018c
   12fd8:			; <UNDEFINED> instruction: 0x2000edba
   12fdc:	stcl	7, cr15, [lr, #952]	; 0x3b8
   12fe0:	andcs	r4, r0, r4, lsl #12
   12fe4:	ldc	7, cr15, [r2, #952]!	; 0x3b8
   12fe8:	andcs	r2, lr, r0, lsl #2
   12fec:	ldcl	7, cr15, [lr, #-952]!	; 0xfffffc48
   12ff0:	ldrdcc	pc, [r8, r5]
   12ff4:	andle	r4, r8, r3, lsr #5
   12ff8:	ldrbtmi	r4, [sl], #-2604	; 0xfffff5d4
   12ffc:			; <UNDEFINED> instruction: 0x3190f8d2
   13000:			; <UNDEFINED> instruction: 0xf8c23301
   13004:	blcs	9f64c <mbtowc@plt+0x9d734>
   13008:	blmi	a89760 <mbtowc@plt+0xa87848>
   1300c:	andcs	r4, r0, #2063597568	; 0x7b000000
   13010:	orrcs	pc, r8, r3, asr #17
   13014:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   13018:	ldrbtmi	r4, [fp], #-2854	; 0xfffff4da
   1301c:			; <UNDEFINED> instruction: 0xf8c32202
   13020:	ldr	r2, [r9, ip, lsl #3]!
   13024:			; <UNDEFINED> instruction: 0xf7ee2000
   13028:			; <UNDEFINED> instruction: 0x2100ed92
   1302c:			; <UNDEFINED> instruction: 0xf7ee200e
   13030:	blmi	88e5b0 <mbtowc@plt+0x88c698>
   13034:			; <UNDEFINED> instruction: 0xf8d3447b
   13038:	blcs	5f680 <mbtowc@plt+0x5d768>
   1303c:	blmi	8097b4 <mbtowc@plt+0x80789c>
   13040:	ldmpl	r3, {r1, r9, fp, ip, pc}^
   13044:	blcs	2d0b8 <mbtowc@plt+0x2b1a0>
   13048:	blmi	7877cc <mbtowc@plt+0x7858b4>
   1304c:	ldmpl	r3, {r0, r4, r9, sl, lr}^
   13050:	bmi	72d0c4 <mbtowc@plt+0x72b1ac>
   13054:	ldmdavs	r0, {r1, r3, r7, fp, ip, lr}
   13058:	ldrbtmi	r4, [sl], #-2587	; 0xfffff5e5
   1305c:	ldrdcs	pc, [r8, r2]
   13060:	bmi	6b7868 <mbtowc@plt+0x6b5950>
   13064:	tstcs	r1, sl, ror r4
   13068:	cdp	7, 10, cr15, cr2, cr14, {7}
   1306c:	bmi	64cfa8 <mbtowc@plt+0x64b090>
   13070:			; <UNDEFINED> instruction: 0xf852447a
   13074:	blmi	5d7108 <mbtowc@plt+0x5d51f0>
   13078:			; <UNDEFINED> instruction: 0xf8d3447b
   1307c:			; <UNDEFINED> instruction: 0xf7ee0188
   13080:	str	lr, [r0, lr, lsl #28]!
   13084:	andeq	ip, r1, r6, ror ip
   13088:	andeq	sp, r1, ip, lsl #11
   1308c:	andeq	sp, r1, ip, asr #2
   13090:	andeq	r0, r0, r4, asr #5
   13094:	andeq	sp, r1, r2, asr #10
   13098:	andeq	sp, r1, sl, lsr r5
   1309c:	andeq	sp, r1, r0, lsr r5
   130a0:	andeq	sp, r1, sl, lsr #10
   130a4:			; <UNDEFINED> instruction: 0xffffff55
   130a8:	andeq	sp, r1, r4, lsl #10
   130ac:	ldrdeq	sp, [r1], -sl
   130b0:	andeq	sp, r1, r8, asr #9
   130b4:			; <UNDEFINED> instruction: 0x0001d4ba
   130b8:	andeq	sp, r1, r0, lsr #9
   130bc:	muleq	r0, r8, r2
   130c0:	andeq	r0, r0, r0, ror #4
   130c4:	andeq	r0, r0, r8, asr #5
   130c8:	andeq	sp, r1, sl, ror r4
   130cc:	muleq	r0, r8, pc	; <UNPREDICTABLE>
   130d0:			; <UNDEFINED> instruction: 0x0000a2bc
   130d4:	andeq	sp, r1, ip, asr r4
   130d8:			; <UNDEFINED> instruction: 0x460ab538
   130dc:	ldmib	r3, {r0, r1, fp, sp, lr}^
   130e0:	ldmdavs	r2, {r8}
   130e4:	strmi	lr, [r0, #-2514]	; 0xfffff62e
   130e8:	svclt	0x000842a9
   130ec:	tstle	r8, #160, 4
   130f0:	svclt	0x0008428d
   130f4:	svclt	0x00384284
   130f8:	tstle	r1, #1
   130fc:	ldrdeq	lr, [r2, -r3]
   13100:	strmi	lr, [r2, #-2514]	; 0xfffff62e
   13104:	svclt	0x000842a9
   13108:	movwle	r4, #53920	; 0xd2a0
   1310c:	svclt	0x0008428d
   13110:	svclt	0x00384284
   13114:	movwle	r2, #12289	; 0x3001
   13118:	ldmdbvs	r8, {r0, r4, r8, fp, sp, lr}
   1311c:	ldcl	7, cr15, [sl], #-952	; 0xfffffc48
   13120:			; <UNDEFINED> instruction: 0xf04fbd38
   13124:	udf	#45839	; 0xb30f
   13128:	rscscc	pc, pc, pc, asr #32
   1312c:	strlt	lr, [r8, #-2040]	; 0xfffff808
   13130:			; <UNDEFINED> instruction: 0xf7ff4604
   13134:	strtmi	pc, [r0], -r3, lsl #30
   13138:	stcl	7, cr15, [r2, #952]	; 0x3b8
   1313c:	mvnsmi	lr, sp, lsr #18
   13140:	cfstr32pl	mvfx15, [r1, #-692]	; 0xfffffd4c
   13144:	ldcge	0, cr11, [r2], {130}	; 0x82
   13148:	stceq	8, cr15, [ip], #-272	; 0xfffffef0
   1314c:	andls	r9, r5, #4, 2
   13150:	ldccc	8, cr15, [r0], #-272	; 0xfffffef0
   13154:	ldrbtmi	r4, [fp], #-3071	; 0xfffff401
   13158:	movwls	r4, #13850	; 0x361a
   1315c:	movwpl	pc, #5389	; 0x150d	; <UNPREDICTABLE>
   13160:	ldmmi	sp!, {r2, r8, r9, ip, sp}^
   13164:	ldmibmi	sp!, {r3, r4, r5, r6, sl, lr}^
   13168:	stmdavs	r9, {r0, r6, fp, ip, lr}
   1316c:			; <UNDEFINED> instruction: 0xf04f6019
   13170:	blmi	ffed3578 <mbtowc@plt+0xffed1660>
   13174:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   13178:			; <UNDEFINED> instruction: 0xf0402b00
   1317c:			; <UNDEFINED> instruction: 0xf85481b0
   13180:			; <UNDEFINED> instruction: 0xf5b33c30
   13184:	ldcle	15, cr5, [sp], #-512	; 0xfffffe00
   13188:	ldrbtmi	r4, [r8], #-2294	; 0xfffff70a
   1318c:	ldcl	7, cr15, [lr], #-952	; 0xfffffc48
   13190:	cmple	r7, r0, lsl #16
   13194:	ldrbtmi	r4, [fp], #-3060	; 0xfffff40c
   13198:	ldrdcc	pc, [r8, r3]
   1319c:	subsle	r2, r0, r0, lsl #22
   131a0:	vstrls	d4, [r3, #-956]	; 0xfffffc44
   131a4:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   131a8:			; <UNDEFINED> instruction: 0xf0402b00
   131ac:	stmdals	r4, {r3, r4, r7, r8, pc}
   131b0:	ldc	7, cr15, [r2, #952]	; 0x3b8
   131b4:	andcc	sl, r1, r2, lsl ip
   131b8:	stmibmi	ip!, {r1, r2, r3, ip, pc}^
   131bc:	andcs	r4, lr, r9, ror r4
   131c0:	ldc	7, cr15, [r4], {238}	; 0xee
   131c4:	stmiapl	fp!, {r1, r3, r5, r6, r7, r8, r9, fp, lr}^
   131c8:			; <UNDEFINED> instruction: 0xf7ee6818
   131cc:	andcs	lr, r4, #192, 24	; 0xc000
   131d0:	msreq	CPSR_fs, r4, lsr #3
   131d4:	ldrbtmi	r4, [fp], #-3047	; 0xfffff419
   131d8:			; <UNDEFINED> instruction: 0xf7ee6858
   131dc:	stmdacs	r4, {r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   131e0:	teqhi	sl, r0	; <UNPREDICTABLE>
   131e4:			; <UNDEFINED> instruction: 0xf7ee2000
   131e8:			; <UNDEFINED> instruction: 0x2100ecb2
   131ec:			; <UNDEFINED> instruction: 0xf7ee200e
   131f0:			; <UNDEFINED> instruction: 0xf7ffec7e
   131f4:			; <UNDEFINED> instruction: 0xf7eefea3
   131f8:	movwcs	lr, #44418	; 0xad82
   131fc:			; <UNDEFINED> instruction: 0xf04f6003
   13200:	ldrsh	r3, [r2, pc]
   13204:	stmdals	r3, {r2, r3, r4, r6, r7, r9, fp, lr}
   13208:	ldmibmi	ip, {r1, r7, fp, ip, lr}^
   1320c:	movwls	r5, #2112	; 0x840
   13210:	bmi	ff6ed264 <mbtowc@plt+0xff6eb34c>
   13214:	tstcs	r1, sl, ror r4
   13218:			; <UNDEFINED> instruction: 0xf7ee6800
   1321c:	andcs	lr, r1, sl, asr #27
   13220:			; <UNDEFINED> instruction: 0xff85f7ff
   13224:			; <UNDEFINED> instruction: 0xf7ee2000
   13228:			; <UNDEFINED> instruction: 0x2100ec92
   1322c:			; <UNDEFINED> instruction: 0xf7ee200e
   13230:			; <UNDEFINED> instruction: 0xf7ffec5e
   13234:			; <UNDEFINED> instruction: 0xf7eefe83
   13238:	cmncs	lr, #6272	; 0x1880
   1323c:	andcs	r6, r1, r3
   13240:	ldmmi	r0, {r0, r1, r4, r5, r6, r8, sp, lr, pc}^
   13244:			; <UNDEFINED> instruction: 0xf7ee4478
   13248:	stmdacs	r0, {r1, r2, r6, r7, r8, sl, fp, sp, lr, pc}
   1324c:	stmiami	lr, {r0, r2, r3, r4, r8, r9, fp, ip, lr, pc}^
   13250:	andcc	r4, r8, r8, ror r4
   13254:	ldc	7, cr15, [lr, #952]!	; 0x3b8
   13258:	blle	59d260 <mbtowc@plt+0x59b348>
   1325c:	ldcl	7, cr15, [r2, #952]	; 0x3b8
   13260:	blmi	ff2a4a78 <mbtowc@plt+0xff2a2b60>
   13264:			; <UNDEFINED> instruction: 0xf8c3447b
   13268:	stmdacs	r0, {r3, r7, r8}
   1326c:	sbchi	pc, lr, r0, asr #32
   13270:	bls	e6194 <mbtowc@plt+0xe427c>
   13274:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   13278:	vstrle	d18, [r0, #-0]
   1327c:	ldrbtmi	r4, [sp], #-3525	; 0xfffff23b
   13280:	ldrbtmi	r4, [lr], #-3781	; 0xfffff13b
   13284:	ldrbtmi	r4, [pc], #-4037	; 1328c <mbtowc@plt+0x11374>
   13288:	blmi	fef4b318 <mbtowc@plt+0xfef49400>
   1328c:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
   13290:	blmi	fee6d308 <mbtowc@plt+0xfee6b3f0>
   13294:	ldmdavs	sp, {r0, r1, r4, r6, r7, fp, ip, lr}
   13298:	ldc	7, cr15, [r0, #-952]!	; 0xfffffc48
   1329c:			; <UNDEFINED> instruction: 0xf7ee6800
   132a0:	ldrdls	lr, [r0], -sl
   132a4:	bmi	fefa4b58 <mbtowc@plt+0xfefa2c40>
   132a8:	tstcs	r1, sl, ror r4
   132ac:			; <UNDEFINED> instruction: 0xf7ee4620
   132b0:	andcs	lr, r1, r0, lsl #27
   132b4:			; <UNDEFINED> instruction: 0xff3bf7ff
   132b8:	ldrbtmi	r4, [fp], #-3002	; 0xfffff446
   132bc:	rscscc	pc, pc, #79	; 0x4f
   132c0:	strcc	r6, [r1], #-90	; 0xffffffa6
   132c4:	bls	e6194 <mbtowc@plt+0xe427c>
   132c8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   132cc:	lfmle	f4, 4, [r6, #-652]	; 0xfffffd74
   132d0:	adcmi	r6, r3, #2818048	; 0x2b0000
   132d4:	ldmvs	r3!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}^
   132d8:	rscsle	r4, r2, r3, lsr #5
   132dc:			; <UNDEFINED> instruction: 0xf7ee4620
   132e0:	ldmdavs	fp!, {r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
   132e4:	rscle	r4, r7, r3, lsr #5
   132e8:	ldrbtmi	r4, [fp], #-2991	; 0xfffff451
   132ec:	adcmi	r6, r3, #10158080	; 0x9b0000
   132f0:	blmi	febc7a94 <mbtowc@plt+0xfebc5b7c>
   132f4:			; <UNDEFINED> instruction: 0xf04f447b
   132f8:			; <UNDEFINED> instruction: 0x609a32ff
   132fc:	blmi	feb4d288 <mbtowc@plt+0xfeb4b370>
   13300:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   13304:	ble	1c5d30c <mbtowc@plt+0x1c5b3f4>
   13308:	ldrbtmi	r4, [fp], #-2986	; 0xfffff456
   1330c:	stmdacs	r0, {r3, r4, r7, fp, sp, lr}
   13310:			; <UNDEFINED> instruction: 0xac12da74
   13314:	ldreq	pc, [r4], -r4, lsr #3
   13318:	ldrbtmi	r4, [pc], #-4007	; 13320 <mbtowc@plt+0x11408>
   1331c:	addshi	pc, ip, #14614528	; 0xdf0000
   13320:	andcs	r4, r4, #248, 8	; 0xf8000000
   13324:	ldmdavs	r8!, {r0, r4, r5, r9, sl, lr}
   13328:	bl	fe6512e8 <mbtowc@plt+0xfe64f3d0>
   1332c:	cmple	sl, r4, lsl #16
   13330:			; <UNDEFINED> instruction: 0xf1a42204
   13334:			; <UNDEFINED> instruction: 0xf8d8011c
   13338:			; <UNDEFINED> instruction: 0xf7ee0000
   1333c:	stmdacs	r4, {r4, r7, r8, r9, fp, sp, lr, pc}
   13340:			; <UNDEFINED> instruction: 0xf854d151
   13344:	mrcne	12, 2, r2, cr3, cr12, {0}
   13348:	svcpl	0x0080f5b3
   1334c:	vadd.i8	<illegal reg q14.5>, <illegal reg q0.5>, <illegal reg q5.5>
   13350:			; <UNDEFINED> instruction: 0xf1a40301
   13354:	ldmmi	sl, {r2, r3, r8}
   13358:	stmdavs	r0, {r3, r4, r5, r6, sl, lr}
   1335c:	bl	fe15131c <mbtowc@plt+0xfe14f404>
   13360:	ldccc	8, cr15, [ip], {84}	; 0x54
   13364:	teqle	lr, r3, lsl #5
   13368:			; <UNDEFINED> instruction: 0xf1a42204
   1336c:	blmi	fe5537d4 <mbtowc@plt+0xfe5518bc>
   13370:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   13374:	bl	1cd1334 <mbtowc@plt+0x1ccf41c>
   13378:	teqle	r4, r4, lsl #16
   1337c:	ldccs	8, cr15, [r8], {84}	; 0x54
   13380:			; <UNDEFINED> instruction: 0xf5b31e53
   13384:	stmdale	lr!, {r7, r8, r9, sl, fp, ip, lr}
   13388:			; <UNDEFINED> instruction: 0xf50d6833
   1338c:			; <UNDEFINED> instruction: 0xf1a45182
   13390:	ldrmi	r0, [r8, ip]
   13394:	streq	pc, [r0, #-420]!	; 0xfffffe5c
   13398:	stceq	8, cr15, [r0], #-272	; 0xfffffef0
   1339c:	stc	7, cr15, [lr], #952	; 0x3b8
   133a0:			; <UNDEFINED> instruction: 0xf8446803
   133a4:	andcs	r3, r4, #36, 24	; 0x2400
   133a8:	blmi	fe1e4c54 <mbtowc@plt+0xfe1e2d3c>
   133ac:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   133b0:	ldcl	7, cr15, [r8], #952	; 0x3b8
   133b4:	tstle	r6, r4, lsl #16
   133b8:			; <UNDEFINED> instruction: 0xf1a42204
   133bc:	blmi	fe0d3854 <mbtowc@plt+0xfe0d193c>
   133c0:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   133c4:	stcl	7, cr15, [lr], #952	; 0x3b8
   133c8:	tstle	ip, r4, lsl #16
   133cc:	ldccs	8, cr15, [r8], {84}	; 0x54
   133d0:	orrpl	pc, r2, sp, lsl #10
   133d4:	ldrbtmi	r4, [fp], #-2942	; 0xfffff482
   133d8:			; <UNDEFINED> instruction: 0xf7ee68d8
   133dc:			; <UNDEFINED> instruction: 0xf854ece4
   133e0:	addmi	r3, r3, #24, 24	; 0x1800
   133e4:	mulcs	r0, sp, r0
   133e8:	bl	1bd13a8 <mbtowc@plt+0x1bcf490>
   133ec:	ldcl	7, cr15, [r6, #-952]!	; 0xfffffc48
   133f0:	ldrbtmi	r4, [fp], #-2936	; 0xfffff488
   133f4:	rscscc	pc, pc, #79	; 0x4f
   133f8:			; <UNDEFINED> instruction: 0xe785605a
   133fc:	stcl	7, cr15, [lr, #-952]!	; 0xfffffc48
   13400:	ldrbtmi	r4, [fp], #-2933	; 0xfffff48b
   13404:	rscscc	pc, pc, #79	; 0x4f
   13408:			; <UNDEFINED> instruction: 0xe782609a
   1340c:	blle	31d414 <mbtowc@plt+0x31b4fc>
   13410:	ldrbtmi	r4, [ip], #-3186	; 0xfffff38e
   13414:			; <UNDEFINED> instruction: 0xf7ee6820
   13418:	stmiavs	r0!, {r1, r5, r6, r8, sl, fp, sp, lr, pc}^
   1341c:	ldcl	7, cr15, [lr, #-952]	; 0xfffffc48
   13420:	mvnscc	pc, #79	; 0x4f
   13424:	eorvs	r6, r3, r3, ror #1
   13428:	blmi	154cf18 <mbtowc@plt+0x154b000>
   1342c:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
   13430:	blmi	146d4a8 <mbtowc@plt+0x146b590>
   13434:	ldmdavs	sp, {r0, r1, r4, r6, r7, fp, ip, lr}
   13438:	stcl	7, cr15, [r0], #-952	; 0xfffffc48
   1343c:			; <UNDEFINED> instruction: 0xf7ee6800
   13440:	andls	lr, r0, sl, lsl #24
   13444:	bmi	19a4cf8 <mbtowc@plt+0x19a2de0>
   13448:	tstcs	r1, sl, ror r4
   1344c:			; <UNDEFINED> instruction: 0xf7ee4620
   13450:			; <UNDEFINED> instruction: 0x2001ecb0
   13454:	mcr2	7, 3, pc, cr11, cr15, {7}	; <UNPREDICTABLE>
   13458:	stmdbge	lr, {r2, r9, sp}
   1345c:	ldrbtmi	r4, [fp], #-2913	; 0xfffff49f
   13460:			; <UNDEFINED> instruction: 0xf7ee6858
   13464:	stmdacs	r4, {r5, r7, sl, fp, sp, lr, pc}
   13468:	mrcge	4, 5, APSR_nzcv, cr12, cr15, {3}
   1346c:	bls	3be4bc <mbtowc@plt+0x3bc5a4>
   13470:	blmi	1779888 <mbtowc@plt+0x1777970>
   13474:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   13478:	ldc	7, cr15, [r4], {238}	; 0xee
   1347c:	ldccc	8, cr15, [r0], {84}	; 0x54
   13480:			; <UNDEFINED> instruction: 0xf47f4283
   13484:	andcs	sl, r4, #2800	; 0xaf0
   13488:	blmi	163d8a8 <mbtowc@plt+0x163b990>
   1348c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   13490:	stc	7, cr15, [r8], {238}	; 0xee
   13494:			; <UNDEFINED> instruction: 0xf47f2804
   13498:	andcs	sl, r4, #2640	; 0xa50
   1349c:	blmi	153d8cc <mbtowc@plt+0x153b9b4>
   134a0:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   134a4:	b	ff6d1464 <mbtowc@plt+0xff6cf54c>
   134a8:			; <UNDEFINED> instruction: 0xf47f2804
   134ac:	andcs	sl, r4, #2480	; 0x9b0
   134b0:	blmi	143d8dc <mbtowc@plt+0x143b9c4>
   134b4:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   134b8:	b	ff451478 <mbtowc@plt+0xff44f560>
   134bc:			; <UNDEFINED> instruction: 0xf47f2804
   134c0:	ldcge	14, cr10, [r2], {145}	; 0x91
   134c4:	stmdbls	r5, {r1, r2, r9, fp, ip, pc}
   134c8:	ldrbtmi	r4, [fp], #-2891	; 0xfffff4b5
   134cc:			; <UNDEFINED> instruction: 0xf7ee6898
   134d0:			; <UNDEFINED> instruction: 0xf854eac6
   134d4:	addmi	r3, r3, #48, 24	; 0x3000
   134d8:	mcrge	4, 4, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
   134dc:	stmdbmi	r7, {r0, r3, r4, sp, lr, pc}^
   134e0:	andcs	r4, lr, r9, ror r4
   134e4:	bl	d14a4 <mbtowc@plt+0xcf58c>
   134e8:	bls	e6174 <mbtowc@plt+0xe425c>
   134ec:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   134f0:	bl	b514b0 <mbtowc@plt+0xb4f598>
   134f4:			; <UNDEFINED> instruction: 0xf854ac12
   134f8:			; <UNDEFINED> instruction: 0xf8543c2c
   134fc:	stmdbls	r5, {r4, r5, sl, fp, sp}
   13500:	ldrmi	r9, [r8, r4, lsl #16]
   13504:	stceq	8, cr15, [r0], #-272	; 0xfffffef0
   13508:	bl	ffe514c8 <mbtowc@plt+0xffe4f5b0>
   1350c:			; <UNDEFINED> instruction: 0xf8446803
   13510:	andcs	r3, r0, r4, lsr #24
   13514:	bl	6d14d4 <mbtowc@plt+0x6cf5bc>
   13518:	andcs	r2, lr, r0, lsl #2
   1351c:	b	ff9d14dc <mbtowc@plt+0xff9cf5c4>
   13520:	bl	ffb514e0 <mbtowc@plt+0xffb4f5c8>
   13524:	andvs	r9, r2, r9, lsl #20
   13528:			; <UNDEFINED> instruction: 0xf50d980a
   1352c:	movwcc	r5, #17153	; 0x4301
   13530:	ldrbtmi	r4, [r9], #-2355	; 0xfffff6cd
   13534:	stmpl	sl, {r0, r3, r9, fp, lr}
   13538:	ldmdavs	sl, {r0, r4, fp, sp, lr}
   1353c:			; <UNDEFINED> instruction: 0xf04f4051
   13540:	mrsle	r0, R12_usr
   13544:	cfstr32pl	mvfx15, [r1, #-52]	; 0xffffffcc
   13548:	pop	{r1, ip, sp, pc}
   1354c:			; <UNDEFINED> instruction: 0xf7ee81f0
   13550:	svclt	0x0000eaf8
   13554:	andeq	ip, r1, r2, ror #20
   13558:	andeq	ip, r1, r4, asr sl
   1355c:	andeq	r0, r0, r4, lsr r2
   13560:			; <UNDEFINED> instruction: 0x000002b4
   13564:	andeq	sp, r1, sl, asr #6
   13568:	andeq	sp, r1, lr, lsr r3
   1356c:			; <UNDEFINED> instruction: 0xfffffd49
   13570:	andeq	r0, r0, r4, asr #5
   13574:	andeq	ip, r1, sl, asr #29
   13578:	andeq	r0, r0, r0, ror #4
   1357c:	andeq	r0, r0, r8, asr #5
   13580:	andeq	r9, r0, r8, lsl lr
   13584:	andeq	ip, r1, ip, asr lr
   13588:	andeq	ip, r1, r0, asr lr
   1358c:	andeq	sp, r1, r0, ror r2
   13590:	andeq	r0, r0, ip, lsl r3
   13594:	andeq	ip, r1, r2, lsr #28
   13598:	andeq	ip, r1, lr, lsl lr
   1359c:	andeq	ip, r1, sl, lsl lr
   135a0:			; <UNDEFINED> instruction: 0x00009db8
   135a4:	andeq	ip, r1, r6, ror #27
   135a8:			; <UNDEFINED> instruction: 0x0001cdb6
   135ac:	andeq	ip, r1, ip, lsr #27
   135b0:	andeq	ip, r1, r0, lsr #27
   135b4:	muleq	r1, r6, sp
   135b8:	andeq	ip, r1, r6, lsl #27
   135bc:	andeq	ip, r1, r0, lsl #27
   135c0:	andeq	ip, r1, r8, asr #26
   135c4:	andeq	ip, r1, r0, lsr sp
   135c8:	strdeq	ip, [r1], -r4
   135cc:	andeq	ip, r1, r0, ror #25
   135d0:	andeq	ip, r1, sl, asr #25
   135d4:	andeq	ip, r1, lr, lsr #25
   135d8:	muleq	r1, lr, ip
   135dc:	andeq	ip, r1, lr, lsl #25
   135e0:	andeq	r9, r0, r4, lsr ip
   135e4:	andeq	ip, r1, r2, asr #24
   135e8:	andeq	ip, r1, ip, lsr #24
   135ec:	andeq	ip, r1, r4, lsl ip
   135f0:	andeq	ip, r1, r0, lsl #24
   135f4:	andeq	ip, r1, ip, ror #23
   135f8:	ldrdeq	ip, [r1], -r6
   135fc:			; <UNDEFINED> instruction: 0xfffffa25
   13600:	andeq	ip, r1, r6, lsl #13
   13604:	stmdavc	r4, {r4, sl, ip, sp, pc}
   13608:	cmplt	ip, r1, lsl #6
   1360c:	svccs	0x0001f810
   13610:	addsmi	fp, sl, r2, lsr r1
   13614:	movwcc	r4, #4180	; 0x1054
   13618:	svclt	0x00a82b08
   1361c:	ldrb	r2, [r5, r0, lsl #6]!
   13620:	adcscs	pc, r7, r7, asr #12
   13624:			; <UNDEFINED> instruction: 0xf404fb00
   13628:	eormi	r1, r0, r8, asr #28
   1362c:	blmi	1517a8 <mbtowc@plt+0x14f890>
   13630:	push	{r4, r5, r6, r8, r9, sl, lr}
   13634:			; <UNDEFINED> instruction: 0x461541f0
   13638:	ldrbtmi	r4, [fp], #-2888	; 0xfffff4b8
   1363c:	ldmpl	sl, {r3, r6, r9, fp, lr}
   13640:	stccs	8, cr6, [r0], {20}
   13644:	addhi	pc, r7, r0
   13648:	strmi	r4, [r8], r7, lsl #12
   1364c:	ldmpl	fp, {r0, r2, r6, r9, fp, lr}
   13650:			; <UNDEFINED> instruction: 0x361b681e
   13654:	stccs	0, cr14, [r2, #-124]	; 0xffffff84
   13658:	stmiavs	r3!, {r1, r3, r4, r8, ip, lr, pc}^
   1365c:	ldmvc	sl!, {r0, r1, r3, r4, r5, r6, r8, ip, sp, pc}^
   13660:	addsmi	r7, sl, #232448	; 0x38c00
   13664:	ldmvc	sl!, {r2, r4, r8, ip, lr, pc}
   13668:	addsmi	r7, sl, #166912	; 0x28c00
   1366c:	ldmdavc	sl!, {r4, r8, ip, lr, pc}^
   13670:	addsmi	r7, sl, #101376	; 0x18c00
   13674:	ldmdavc	sl!, {r2, r3, r8, ip, lr, pc}
   13678:	addsmi	r7, sl, #35840	; 0x8c00
   1367c:	stmibvs	r3!, {r3, r8, ip, lr, pc}^
   13680:	svccc	0x00fff1b3
   13684:	strbmi	sp, [r3, #-97]	; 0xffffff9f
   13688:	bvs	90a698 <mbtowc@plt+0x908780>
   1368c:	ble	1724ba0 <mbtowc@plt+0x1722c88>
   13690:			; <UNDEFINED> instruction: 0x2c006aa4
   13694:	stmdavs	r0!, {r2, r3, r4, r6, ip, lr, pc}^
   13698:	ldrtmi	fp, [r1], -r0, lsr #2
   1369c:	b	1d5165c <mbtowc@plt+0x1d4f744>
   136a0:	mvnsle	r2, r0, lsl #16
   136a4:	rscsle	r2, r3, r0, lsl #26
   136a8:	adcmi	r6, fp, #10682368	; 0xa30000
   136ac:	blcs	43314 <mbtowc@plt+0x413fc>
   136b0:	stfcsd	f5, [sl, #-952]	; 0xfffffc48
   136b4:	stmibvs	r3!, {r0, r1, r2, r3, r6, r7, r8, ip, lr, pc}
   136b8:	stmdbvs	r3!, {r0, r1, r4, r5, r8, fp, ip, sp, pc}^
   136bc:	stmdbvs	r3!, {r0, r1, r5, r8, fp, ip, sp, pc}
   136c0:	stmiavs	r3!, {r0, r1, r4, r8, fp, ip, sp, pc}^
   136c4:	sbcsle	r2, sl, r0, lsl #22
   136c8:			; <UNDEFINED> instruction: 0x7ee37bfa
   136cc:			; <UNDEFINED> instruction: 0xd1df429a
   136d0:	vdupvc.16	<illegal reg q9.5>, r7
   136d4:			; <UNDEFINED> instruction: 0xd1db429a
   136d8:	vmovvc.8	d3[7], r7
   136dc:			; <UNDEFINED> instruction: 0xd1d7429a
   136e0:	vmovvc.16	d3[2], r7
   136e4:			; <UNDEFINED> instruction: 0xd1d3429a
   136e8:			; <UNDEFINED> instruction: 0x7de37afa
   136ec:			; <UNDEFINED> instruction: 0xd1cf429a
   136f0:			; <UNDEFINED> instruction: 0x7da37aba
   136f4:			; <UNDEFINED> instruction: 0xd1cb429a
   136f8:	vstmdbvc	r3!, {s15-s136}
   136fc:			; <UNDEFINED> instruction: 0xd1c7429a
   13700:	vstmdbvc	r3!, {s14-s71}
   13704:			; <UNDEFINED> instruction: 0xd1c3429a
   13708:			; <UNDEFINED> instruction: 0x7ce379fa
   1370c:			; <UNDEFINED> instruction: 0xd1bf429a
   13710:			; <UNDEFINED> instruction: 0x7ca379ba
   13714:			; <UNDEFINED> instruction: 0xd1bb429a
   13718:			; <UNDEFINED> instruction: 0x7c63797a
   1371c:			; <UNDEFINED> instruction: 0xd1b7429a
   13720:			; <UNDEFINED> instruction: 0x7c23793a
   13724:			; <UNDEFINED> instruction: 0xd1b3429a
   13728:	blvc	ff8f1b18 <mbtowc@plt+0xff8efc00>
   1372c:			; <UNDEFINED> instruction: 0xd1af429a
   13730:	blvc	fe8f1a20 <mbtowc@plt+0xfe8efb08>
   13734:			; <UNDEFINED> instruction: 0xd1ab429a
   13738:	blvc	18f1928 <mbtowc@plt+0x18efa10>
   1373c:			; <UNDEFINED> instruction: 0xd1a7429a
   13740:	blvc	8f1830 <mbtowc@plt+0x8ef918>
   13744:	umullsle	r4, sl, sl, r2
   13748:	andcs	lr, r1, r2, lsr #15
   1374c:	and	r6, r0, r0, ror #4
   13750:	ldmfd	sp!, {sp}
   13754:	strdcs	r8, [r0], -r0
   13758:	svclt	0x0000e7fb
   1375c:	andeq	ip, r1, lr, ror r5
   13760:	andeq	r0, r0, r0, asr #7
   13764:	ldrdeq	r0, [r0], -ip
   13768:	mvnsmi	lr, sp, lsr #18
   1376c:			; <UNDEFINED> instruction: 0xb1a8460d
   13770:			; <UNDEFINED> instruction: 0xf7ee4607
   13774:			; <UNDEFINED> instruction: 0x4604eab2
   13778:	stmdaeq	r1, {r8, ip, sp, lr, pc}
   1377c:			; <UNDEFINED> instruction: 0xf7ee4640
   13780:			; <UNDEFINED> instruction: 0x4606ea5e
   13784:	ldrtmi	fp, [fp], -r8, lsr #2
   13788:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
   1378c:			; <UNDEFINED> instruction: 0xf7ee4641
   13790:	smlabtlt	r5, lr, sl, lr
   13794:	ldrtmi	r6, [r0], -ip, lsr #32
   13798:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1379c:			; <UNDEFINED> instruction: 0xf7ee2001
   137a0:	strmi	lr, [r6], -lr, asr #20
   137a4:	stmdacs	r0, {sl, sp}
   137a8:	strcs	sp, [r0], #-243	; 0xffffff0d
   137ac:			; <UNDEFINED> instruction: 0xe7f07034
   137b0:	andeq	sl, r0, sl, lsl #3
   137b4:	svcmi	0x00f0e92d
   137b8:			; <UNDEFINED> instruction: 0xf8dfb087
   137bc:	ldrbtmi	r4, [ip], #-1396	; 0xfffffa8c
   137c0:	eorsle	r2, r8, r0, lsl #16
   137c4:	ldrmi	r4, [r1], r8, lsl #13
   137c8:			; <UNDEFINED> instruction: 0xf8df4682
   137cc:	ldrbtmi	r1, [r9], #-1384	; 0xfffffa98
   137d0:	stmdb	r0!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   137d4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   137d8:	rsbshi	pc, r6, #0
   137dc:	ldrbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   137e0:			; <UNDEFINED> instruction: 0x46504479
   137e4:	ldmdb	r6, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   137e8:	teqle	r5, r0, lsl #16
   137ec:			; <UNDEFINED> instruction: 0xf1b82701
   137f0:			; <UNDEFINED> instruction: 0xf0400f00
   137f4:			; <UNDEFINED> instruction: 0xf8df826d
   137f8:	stmiapl	r3!, {r2, r6, r8, sl, ip, sp}^
   137fc:	stmdacs	r0, {r3, r4, fp, sp, lr}
   13800:	rscshi	pc, r6, r0
   13804:	ldrcc	pc, [r8, #-2271]!	; 0xfffff721
   13808:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1380c:	eorsle	r2, r6, r0, lsl #22
   13810:	strcc	pc, [ip, #-2271]!	; 0xfffff721
   13814:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
   13818:	strcc	pc, [r8, #-2271]!	; 0xfffff721
   1381c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   13820:	blle	d2428c <mbtowc@plt+0xd22374>
   13824:	ldrcc	pc, [ip, #-2271]	; 0xfffff721
   13828:			; <UNDEFINED> instruction: 0xf8df58e3
   1382c:	stmiapl	r2!, {r2, r4, r8, sl, sp}
   13830:	andsvs	r6, sl, r2, lsl r8
   13834:			; <UNDEFINED> instruction: 0xf8dfe0dc
   13838:	stmiapl	r3!, {r4, r8, sl, ip, sp}^
   1383c:	strcs	pc, [ip, #-2271]	; 0xfffff721
   13840:	ldmdavs	fp, {r5, r7, fp, ip, lr}
   13844:	strcs	pc, [r8, #-2271]	; 0xfffff721
   13848:	tstcs	r1, sl, ror r4
   1384c:			; <UNDEFINED> instruction: 0xf7ee6800
   13850:			; <UNDEFINED> instruction: 0x2001eab0
   13854:	stc2l	7, cr15, [fp], #-1020	; 0xfffffc04
   13858:	strbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   1385c:			; <UNDEFINED> instruction: 0xf8df58e3
   13860:	stmiapl	r0!, {r2, r3, r5, r6, r7, sl, sp}
   13864:	andge	pc, r0, sp, asr #17
   13868:			; <UNDEFINED> instruction: 0xf8df681b
   1386c:	ldrbtmi	r2, [sl], #-1256	; 0xfffffb18
   13870:	stmdavs	r0, {r0, r8, sp}
   13874:	b	fe751834 <mbtowc@plt+0xfe74f91c>
   13878:			; <UNDEFINED> instruction: 0xf7ff2001
   1387c:			; <UNDEFINED> instruction: 0xf7eefc58
   13880:			; <UNDEFINED> instruction: 0xf8dfe90c
   13884:	stmiapl	r3!, {r3, r4, r5, r7, sl, ip, sp}^
   13888:	andsvs	r2, sl, r0, lsl #4
   1388c:			; <UNDEFINED> instruction: 0xf8dfe7c0
   13890:	stmiapl	r5!, {r2, r3, r5, r7, sl, ip, sp}^
   13894:	stmdavs	r8!, {r0, r3, r7}
   13898:	ldmdb	lr, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1389c:	stmdacs	r0, {r3, r5, sp, lr}
   138a0:			; <UNDEFINED> instruction: 0xf8dfd1c0
   138a4:	stmiapl	r3!, {r2, r5, r7, sl, ip, sp}^
   138a8:	strtcs	pc, [r0], #2271	; 0x8df
   138ac:	ldmdavs	fp, {r5, r7, fp, ip, lr}
   138b0:	strtcs	pc, [r4], #2271	; 0x8df
   138b4:	tstcs	r1, sl, ror r4
   138b8:			; <UNDEFINED> instruction: 0xf7ee6800
   138bc:	andcs	lr, r1, sl, ror sl
   138c0:	ldc2	7, cr15, [r5], #-1020	; 0xfffffc04
   138c4:	ldrcc	pc, [r4], #2271	; 0x8df
   138c8:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   138cc:			; <UNDEFINED> instruction: 0xf0002800
   138d0:			; <UNDEFINED> instruction: 0xf8df808f
   138d4:	stmiapl	r3!, {r2, r3, r7, sl, ip, sp}^
   138d8:	orrslt	r6, r3, fp, lsl r8
   138dc:	strcc	pc, [r0], #2271	; 0x8df
   138e0:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
   138e4:	ldrbtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   138e8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   138ec:	blle	424358 <mbtowc@plt+0x422440>
   138f0:	ldrbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   138f4:			; <UNDEFINED> instruction: 0xf8df58e3
   138f8:	stmiapl	r2!, {r3, r5, r6, sl, sp}
   138fc:	andsvs	r6, sl, r2, lsl r8
   13900:			; <UNDEFINED> instruction: 0xf7eee076
   13904:			; <UNDEFINED> instruction: 0xf8dfe8ca
   13908:	stmiapl	r3!, {r2, r4, r6, sl, ip, sp}^
   1390c:	andsvs	r2, sl, r0, lsl #4
   13910:			; <UNDEFINED> instruction: 0xf8dfe7e4
   13914:	stmiapl	r5!, {r3, r6, sl, ip, sp}^
   13918:	stmdavs	r8!, {r0, r3, r7}
   1391c:	ldmdb	ip, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13920:	stmdacs	r0, {r3, r5, sp, lr}
   13924:			; <UNDEFINED> instruction: 0xf8dfd1e4
   13928:	stmiapl	r3!, {r5, sl, ip, sp}^
   1392c:	ldrcs	pc, [ip], #-2271	; 0xfffff721
   13930:	ldmdavs	fp, {r5, r7, fp, ip, lr}
   13934:	ldrtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   13938:	tstcs	r1, sl, ror r4
   1393c:			; <UNDEFINED> instruction: 0xf7ee6800
   13940:	andcs	lr, r1, r8, lsr sl
   13944:	blx	ffd1194a <mbtowc@plt+0xffd0fa32>
   13948:	stmiapl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, lr}^
   1394c:	stmiapl	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, lr}
   13950:	andls	pc, r8, sp, asr #17
   13954:	andhi	pc, r4, sp, asr #17
   13958:	andge	pc, r0, sp, asr #17
   1395c:			; <UNDEFINED> instruction: 0xf8df681b
   13960:	ldrbtmi	r2, [sl], #-1036	; 0xfffffbf4
   13964:	stmdavs	r0, {r0, r8, sp}
   13968:	b	8d1928 <mbtowc@plt+0x8cfa10>
   1396c:			; <UNDEFINED> instruction: 0xf7ff2001
   13970:	blmi	ffd928f0 <mbtowc@plt+0xffd909d8>
   13974:	bmi	ffd69d08 <mbtowc@plt+0xffd67df0>
   13978:			; <UNDEFINED> instruction: 0xf8cd58a0
   1397c:			; <UNDEFINED> instruction: 0xf8cd8004
   13980:	ldmdavs	fp, {sp, pc}
   13984:	ldrbtmi	r4, [sl], #-2810	; 0xfffff506
   13988:	stmdavs	r0, {r0, r8, sp}
   1398c:	b	45194c <mbtowc@plt+0x44fa34>
   13990:			; <UNDEFINED> instruction: 0xf7ff2001
   13994:			; <UNDEFINED> instruction: 0xf1c9fbcc
   13998:	svccs	0x00000600
   1399c:	blmi	ffd87a50 <mbtowc@plt+0xffd85b38>
   139a0:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
   139a4:	sfmle	f4, 2, [r1], #-696	; 0xfffffd48
   139a8:	stmiapl	r3!, {r1, r2, r5, r6, r7, r8, r9, fp, lr}^
   139ac:	blmi	ffc6da2c <mbtowc@plt+0xffc6bb14>
   139b0:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
   139b4:			; <UNDEFINED> instruction: 0xf102444a
   139b8:	ldrbmi	r0, [lr, #-2817]	; 0xfffff4ff
   139bc:	addshi	pc, sp, r0, asr #5
   139c0:	stmiapl	r3!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, lr}^
   139c4:	ldrbmi	r6, [fp, #-2075]	; 0xfffff7e5
   139c8:	blmi	ff78a1dc <mbtowc@plt+0xff7882c4>
   139cc:			; <UNDEFINED> instruction: 0xf8c358e3
   139d0:	blmi	ff6bf9d8 <mbtowc@plt+0xff6bdac0>
   139d4:	blmi	ff9e9d64 <mbtowc@plt+0xff9e7e4c>
   139d8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   139dc:	ldmdavs	r1, {r0, r1, r3, r6, sl, lr}
   139e0:	eorcs	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   139e4:			; <UNDEFINED> instruction: 0xf0402a00
   139e8:	bls	133dc0 <mbtowc@plt+0x131ea8>
   139ec:	eorcs	pc, r3, r1, asr #16
   139f0:	pop	{r0, r1, r2, ip, sp, pc}
   139f4:	blmi	ff8379bc <mbtowc@plt+0xff835aa4>
   139f8:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
   139fc:	vhsub.u8	d20, d16, d30
   13a00:	blmi	ff5b3ff8 <mbtowc@plt+0xff5b20e0>
   13a04:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   13a08:			; <UNDEFINED> instruction: 0xf0402b00
   13a0c:	blmi	ff6b3ee8 <mbtowc@plt+0xff6b1fd0>
   13a10:	andsvs	r5, lr, r3, ror #17
   13a14:	stmiapl	r3!, {r0, r1, r4, r6, r7, r8, r9, fp, lr}^
   13a18:	andcs	r6, r0, #1966080	; 0x1e0000
   13a1c:	bleq	8fb60 <mbtowc@plt+0x8dc48>
   13a20:	ble	d24fa0 <mbtowc@plt+0xd23088>
   13a24:	stmiapl	r3!, {r1, r2, r3, r6, r7, r8, r9, fp, lr}^
   13a28:	andcc	r6, r5, #1900544	; 0x1d0000
   13a2c:	sfmle	f4, 2, [fp, #-600]!	; 0xfffffda8
   13a30:	blmi	ff293cfc <mbtowc@plt+0xff291de4>
   13a34:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   13a38:			; <UNDEFINED> instruction: 0xf0002800
   13a3c:			; <UNDEFINED> instruction: 0xf7ee80a2
   13a40:	blmi	ff1cdc78 <mbtowc@plt+0xff1cbd60>
   13a44:	andsvs	r5, r8, r3, ror #17
   13a48:	stmiapl	r3!, {r2, r6, r7, r8, r9, fp, lr}^
   13a4c:	blcs	2dac0 <mbtowc@plt+0x2bba8>
   13a50:	addhi	pc, r7, r0
   13a54:	stmiapl	r3!, {r1, r6, r7, r8, r9, fp, lr}^
   13a58:	andlt	pc, r0, r3, asr #17
   13a5c:	stmiapl	r3!, {r0, r6, r7, r8, r9, fp, lr}^
   13a60:	adcsmi	r6, r5, #30
   13a64:	adchi	pc, r7, r0, lsl #5
   13a68:	adds	r2, r9, r0, lsl #6
   13a6c:	stmiapl	r3!, {r0, r1, r4, r5, r7, r8, r9, fp, lr}^
   13a70:	blcs	2dae4 <mbtowc@plt+0x2bbcc>
   13a74:	sbchi	pc, fp, r0, asr #32
   13a78:	stmiapl	r3!, {r1, r2, r3, r4, r5, r7, r8, r9, fp, lr}^
   13a7c:	blmi	fec6bafc <mbtowc@plt+0xfec69be4>
   13a80:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
   13a84:			; <UNDEFINED> instruction: 0xf04f2200
   13a88:	ldrbmi	r0, [lr, #-2817]	; 0xfffff4ff
   13a8c:	svccs	0x0000db35
   13a90:	teqhi	pc, r0	; <UNPREDICTABLE>
   13a94:	stmiami	r9!, {r2, r4, r7, r8, r9, sl, sp, lr, pc}
   13a98:	stmdavs	r0, {r5, fp, ip, lr}
   13a9c:	andcc	r5, r1, #193	; 0xc1
   13aa0:	adcmi	r3, sl, #4, 6	; 0x10000000
   13aa4:	cmnlt	pc, r0, lsr #32
   13aa8:	stmdapl	r0!, {r0, r2, r5, r7, fp, lr}
   13aac:	addsmi	r6, r0, #0, 16
   13ab0:	stmiami	r2!, {r0, r4, r5, r6, r7, r8, sl, fp, ip, lr, pc}
   13ab4:	stmdavs	r0, {r5, fp, ip, lr}
   13ab8:	and	pc, r3, r0, asr r8	; <UNPREDICTABLE>
   13abc:			; <UNDEFINED> instruction: 0xf8404460
   13ac0:	strb	lr, [r8, r3]!
   13ac4:	stmdapl	r0!, {r1, r2, r5, r7, fp, lr}
   13ac8:	addsmi	r6, r0, #0, 16
   13acc:	stmiami	r3!, {r0, r1, r2, r8, sl, fp, ip, lr, pc}
   13ad0:	stmdavs	r0, {r5, fp, ip, lr}
   13ad4:	and	pc, r3, r0, asr r8	; <UNPREDICTABLE>
   13ad8:			; <UNDEFINED> instruction: 0xf8404460
   13adc:	ldmmi	pc, {r0, r1, sp, lr, pc}	; <UNPREDICTABLE>
   13ae0:	stmdavs	r0, {r5, fp, ip, lr}
   13ae4:	ldrb	r5, [sl, r1, asr #1]
   13ae8:			; <UNDEFINED> instruction: 0xf0002f00
   13aec:	blmi	fe533e90 <mbtowc@plt+0xfe531f78>
   13af0:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
   13af4:	andsvs	r4, r3, fp, lsr #8
   13af8:	blmi	fe48d9f8 <mbtowc@plt+0xfe48bae0>
   13afc:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
   13b00:	addsmi	r3, r6, #1342177280	; 0x50000000
   13b04:	addhi	pc, r1, r0, lsl #6
   13b08:			; <UNDEFINED> instruction: 0x33204633
   13b0c:	lfmle	f4, 2, [ip, #588]!	; 0x24c
   13b10:			; <UNDEFINED> instruction: 0xf0231b93
   13b14:	addsmi	r0, r6, #2080374784	; 0x7c000000
   13b18:	movwcs	fp, #4040	; 0xfc8
   13b1c:	ldrmi	r3, [lr], #-1568	; 0xfffff9e0
   13b20:	svccs	0x000000b1
   13b24:	blmi	fe187d40 <mbtowc@plt+0xfe185e28>
   13b28:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   13b2c:			; <UNDEFINED> instruction: 0xf7eeb190
   13b30:	blmi	fe0cdb88 <mbtowc@plt+0xfe0cbc70>
   13b34:	andsvs	r5, r8, r3, ror #17
   13b38:	stmiapl	r3!, {r7, r8, r9, fp, lr}^
   13b3c:	orrlt	r6, r3, fp, lsl r8
   13b40:	stmiapl	r3!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, lr}^
   13b44:	andlt	pc, r0, r3, asr #17
   13b48:	stmiapl	r3!, {r1, r2, r3, r4, r5, r6, r8, r9, fp, lr}^
   13b4c:	adcsmi	r6, r5, #30
   13b50:	ldr	sp, [lr, -sl, lsl #23]!
   13b54:			; <UNDEFINED> instruction: 0xf7ee4608
   13b58:	blmi	1e4dd28 <mbtowc@plt+0x1e4be10>
   13b5c:	andsvs	r5, r8, r3, ror #17
   13b60:	blmi	1e8db10 <mbtowc@plt+0x1e8bbf8>
   13b64:	bmi	1e69ef8 <mbtowc@plt+0x1e67fe0>
   13b68:			; <UNDEFINED> instruction: 0xf8cd58a0
   13b6c:	ldmdavs	fp, {sp, pc}
   13b70:	ldrbtmi	r4, [sl], #-2690	; 0xfffff57e
   13b74:	stmdavs	r0, {r0, r8, sp}
   13b78:	ldmdb	sl, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13b7c:			; <UNDEFINED> instruction: 0xf7ff2001
   13b80:			; <UNDEFINED> instruction: 0x4608fad6
   13b84:	ldmda	sl, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13b88:	stmiapl	r3!, {r2, r4, r5, r6, r8, r9, fp, lr}^
   13b8c:	smmla	fp, r8, r0, r6
   13b90:	stmiapl	r2!, {r1, r4, r5, r6, r9, fp, lr}
   13b94:			; <UNDEFINED> instruction: 0xf8426812
   13b98:	strcc	r3, [r1, #-37]	; 0xffffffdb
   13b9c:	ble	1e4678 <mbtowc@plt+0x1e2760>
   13ba0:	rscsle	r2, r5, r0, lsl #30
   13ba4:	stmiapl	r2!, {r0, r2, r5, r6, r9, fp, lr}
   13ba8:			; <UNDEFINED> instruction: 0xf8426812
   13bac:	ldrb	r3, [r4, r5, lsr #32]!
   13bb0:			; <UNDEFINED> instruction: 0xf47f2f00
   13bb4:	blmi	1a7f7f4 <mbtowc@plt+0x1a7d8dc>
   13bb8:	blmi	1be9f48 <mbtowc@plt+0x1be8030>
   13bbc:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   13bc0:	ldmdavs	r1, {r0, r1, r3, r6, sl, lr}
   13bc4:	eorcs	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   13bc8:	bls	1422d8 <mbtowc@plt+0x1403c0>
   13bcc:	eorcs	pc, r3, r1, asr #16
   13bd0:	blmi	17cd810 <mbtowc@plt+0x17cb8f8>
   13bd4:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   13bd8:	stmiapl	r3!, {r0, r1, r3, r4, r6, r8, r9, fp, lr}^
   13bdc:			; <UNDEFINED> instruction: 0xf8cd681b
   13be0:	andls	r8, r2, #12
   13be4:	andls	pc, r4, sp, asr #17
   13be8:	andge	pc, r0, sp, asr #17
   13bec:	ldrbtmi	r4, [sl], #-2660	; 0xfffff59c
   13bf0:			; <UNDEFINED> instruction: 0xf7ee2101
   13bf4:	ldrdcs	lr, [r1], -lr	; <UNPREDICTABLE>
   13bf8:	blx	fe691bfc <mbtowc@plt+0xfe68fce4>
   13bfc:	stmiapl	r3!, {r0, r1, r4, r6, r8, r9, fp, lr}^
   13c00:	blmi	146dc68 <mbtowc@plt+0x146bd50>
   13c04:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   13c08:	adcseq	lr, r1, r9, ror #15
   13c0c:	blne	1d8da40 <mbtowc@plt+0x1d8bb28>
   13c10:	stmiapl	r3!, {r2, r3, r6, r8, r9, fp, lr}^
   13c14:	ldrdlt	pc, [r0], -r3
   13c18:	stmiapl	r3!, {r0, r3, r6, r8, r9, fp, lr}^
   13c1c:	strtmi	r6, [sl], #-2074	; 0xfffff7e6
   13c20:			; <UNDEFINED> instruction: 0xf73f4593
   13c24:	ldcne	15, cr10, [r1, #-164]	; 0xffffff5c
   13c28:	cfldr64le	mvdx4, [sp], #-556	; 0xfffffdd4
   13c2c:			; <UNDEFINED> instruction: 0x3320465b
   13c30:	ble	fff2469c <mbtowc@plt+0xfff22784>
   13c34:	bl	fe8db088 <mbtowc@plt+0xfe8d9170>
   13c38:			; <UNDEFINED> instruction: 0xf023030b
   13c3c:			; <UNDEFINED> instruction: 0xf10b031f
   13c40:	ldrmi	r0, [fp], #2848	; 0xb20
   13c44:	orreq	lr, fp, pc, asr #20
   13c48:	blmi	f4094c <mbtowc@plt+0xf3ea34>
   13c4c:	movwls	r5, #22755	; 0x58e3
   13c50:			; <UNDEFINED> instruction: 0xf7ed6818
   13c54:	bls	18fa64 <mbtowc@plt+0x18db4c>
   13c58:	stmdacs	r0, {r4, sp, lr}
   13c5c:	blmi	e87e68 <mbtowc@plt+0xe85f50>
   13c60:			; <UNDEFINED> instruction: 0xf8c358e3
   13c64:	stccs	0, cr11, [r0, #-0]
   13c68:	svcge	0x0041f77f
   13c6c:	vstmiaeq	r5, {s28-s106}
   13c70:	ldrmi	r2, [sl], -r0, lsl #6
   13c74:			; <UNDEFINED> instruction: 0xe7164619
   13c78:	blmi	e9aa54 <mbtowc@plt+0xe98b3c>
   13c7c:			; <UNDEFINED> instruction: 0xf8d358e3
   13c80:	blmi	dffc88 <mbtowc@plt+0xdfdd70>
   13c84:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
   13c88:	ldrmi	r4, [r3, #1066]	; 0x42a
   13c8c:	mrcge	7, 5, APSR_nzcv, cr15, cr15, {1}
   13c90:	ldrbmi	r1, [r9, #-3345]	; 0xfffff2ef
   13c94:	b	140a7c4 <mbtowc@plt+0x14088ac>
   13c98:	blmi	c142cc <mbtowc@plt+0xc123b4>
   13c9c:	movwls	r5, #22755	; 0x58e3
   13ca0:			; <UNDEFINED> instruction: 0xf7ed6818
   13ca4:	bls	18fa14 <mbtowc@plt+0x18dafc>
   13ca8:	stmdacs	r0, {r4, sp, lr}
   13cac:	svcge	0x0059f43f
   13cb0:	stmiapl	r3!, {r2, r3, r5, r8, r9, fp, lr}^
   13cb4:	andlt	pc, r0, r3, asr #17
   13cb8:	ldclle	13, cr2, [r7], {0}
   13cbc:	stmiapl	r2!, {r3, r5, r8, r9, fp, lr}^
   13cc0:	strtmi	r6, [fp], #-2067	; 0xfffff7ed
   13cc4:	ssat	r6, #3, r3
   13cc8:	svceq	0x0000f1b8
   13ccc:	cfldrdge	mvd15, [sl, #252]!	; 0xfc
   13cd0:			; <UNDEFINED> instruction: 0xf7ee4640
   13cd4:	stmdacs	r0, {r1, fp, sp, lr, pc}
   13cd8:	mrcge	4, 1, APSR_nzcv, cr6, cr15, {1}
   13cdc:	strbmi	r2, [r0], -r0, lsl #2
   13ce0:	stc2l	7, cr15, [r2, #-1020]	; 0xfffffc04
   13ce4:	stmdacs	r0, {r2, ip, pc}
   13ce8:	mcrge	4, 2, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
   13cec:	svceq	0x0000f1b9
   13cf0:	mrcge	6, 2, APSR_nzcv, cr1, cr15, {7}
   13cf4:			; <UNDEFINED> instruction: 0xf47f2f00
   13cf8:	blmi	6bf65c <mbtowc@plt+0x6bd744>
   13cfc:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
   13d00:	stmiapl	r3!, {r0, r2, r3, r4, r8, r9, fp, lr}^
   13d04:	strbmi	r6, [sl], #-2074	; 0xfffff7e6
   13d08:	bleq	90118 <mbtowc@plt+0x8e200>
   13d0c:			; <UNDEFINED> instruction: 0xf6ff455e
   13d10:	blmi	4ff73c <mbtowc@plt+0x4fd824>
   13d14:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   13d18:			; <UNDEFINED> instruction: 0xf6bf455b
   13d1c:	blmi	43fa54 <mbtowc@plt+0x43db3c>
   13d20:			; <UNDEFINED> instruction: 0xf8c358e3
   13d24:	strb	fp, [r6, -r0]
   13d28:	orreq	lr, fp, pc, asr #20
   13d2c:	svclt	0x0000e78d
   13d30:	strdeq	ip, [r1], -sl
   13d34:	strdeq	r7, [r0], -r6
   13d38:	ldrdeq	r8, [r0], -r0
   13d3c:			; <UNDEFINED> instruction: 0x000003b0
   13d40:	andeq	r0, r0, r0, asr #5
   13d44:	andeq	r0, r0, r4, asr #7
   13d48:	andeq	r0, r0, r0, ror #4
   13d4c:	andeq	r0, r0, r8, asr #5
   13d50:	andeq	r9, r0, r8, asr #16
   13d54:	andeq	r9, r0, lr, asr #16
   13d58:	andeq	r9, r0, r0, lsr r8
   13d5c:	andeq	r0, r0, ip, ror r2
   13d60:	ldrdeq	r0, [r0], -r4
   13d64:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   13d68:	andeq	r9, r0, r8, asr #15
   13d6c:			; <UNDEFINED> instruction: 0x000097ba
   13d70:			; <UNDEFINED> instruction: 0x000097ba
   13d74:	ldrdeq	r0, [r0], -r8
   13d78:	andeq	r0, r0, ip, lsr #5
   13d7c:	strdeq	r9, [r0], -sl
   13d80:	muleq	r0, r6, r5
   13d84:	svcmi	0x00f8e92d
   13d88:			; <UNDEFINED> instruction: 0x461d4617
   13d8c:	ldrdls	pc, [r8], -sp	; <UNPREDICTABLE>
   13d90:	strcs	r4, [r0], #-1667	; 0xfffff97d
   13d94:	stmdbcs	r0, {r3, r4, r8, ip, sp, pc}
   13d98:	strmi	fp, [ip], -r8, lsr #31
   13d9c:			; <UNDEFINED> instruction: 0xb3afdb2d
   13da0:	blle	b9f1a8 <mbtowc@plt+0xb9d290>
   13da4:			; <UNDEFINED> instruction: 0xf1b92600
   13da8:	andle	r0, r4, r0, lsl #30
   13dac:	blcs	3a9e0 <mbtowc@plt+0x38ac8>
   13db0:	cdpls	15, 0, cr11, cr11, cr8, {5}
   13db4:	bl	14aa6c <mbtowc@plt+0x148b54>
   13db8:	ldrtmi	r0, [r0], #2053	; 0x805
   13dbc:	andeq	pc, r1, r8, lsl #2
   13dc0:	svc	0x003cf7ed
   13dc4:	orrlt	r4, r8, r2, lsl #13
   13dc8:	svceq	0x0000f1bb
   13dcc:	stccs	15, cr11, [r0], {24}
   13dd0:	strmi	fp, [r4], -r8, lsl #30
   13dd4:	svccs	0x0000d121
   13dd8:	stccs	15, cr11, [r0, #-96]	; 0xffffffa0
   13ddc:			; <UNDEFINED> instruction: 0xf1b9d123
   13de0:	svclt	0x00180f00
   13de4:			; <UNDEFINED> instruction: 0xd1252e00
   13de8:	eorvc	r2, r3, r0, lsl #6
   13dec:	tstlt	fp, ip, lsl #22
   13df0:	andhi	pc, r0, r3, asr #17
   13df4:	pop	{r4, r6, r9, sl, lr}
   13df8:			; <UNDEFINED> instruction: 0xf7ed8ff8
   13dfc:	strmi	lr, [r4], -lr, ror #30
   13e00:	ldrtmi	lr, [r8], -sp, asr #15
   13e04:	svc	0x0068f7ed
   13e08:	strb	r4, [fp, r5, lsl #12]
   13e0c:	strb	r2, [r9, r0, lsl #10]
   13e10:			; <UNDEFINED> instruction: 0xf7ed4648
   13e14:	strmi	lr, [r6], -r2, ror #30
   13e18:	strtmi	lr, [r2], -sp, asr #15
   13e1c:			; <UNDEFINED> instruction: 0xf7ed4659
   13e20:	ldrbmi	lr, [r4], #-4010	; 0xfffff056
   13e24:			; <UNDEFINED> instruction: 0x462ae7d7
   13e28:			; <UNDEFINED> instruction: 0x46204639
   13e2c:	svc	0x00a2f7ed
   13e30:	ldrb	r4, [r4, ip, lsr #8]
   13e34:			; <UNDEFINED> instruction: 0x46494632
   13e38:			; <UNDEFINED> instruction: 0xf7ed4620
   13e3c:	ldrtmi	lr, [r4], #-3996	; 0xfffff064
   13e40:	ldrblt	lr, [r0, #-2002]!	; 0xfffff82e
   13e44:	strmi	fp, [r6], -r2, lsl #1
   13e48:	ldcmi	6, cr4, [r5, #-48]	; 0xffffffd0
   13e4c:	tstcs	r4, sp, ror r4
   13e50:	svc	0x00b4f7ed
   13e54:	svclt	0x00a82800
   13e58:	blle	5be64 <mbtowc@plt+0x59f4c>
   13e5c:	ldcllt	0, cr11, [r0, #-8]!
   13e60:	stmiapl	fp!, {r4, r8, r9, fp, lr}^
   13e64:	blcs	2ded8 <mbtowc@plt+0x2bfc0>
   13e68:	stccs	15, cr11, [r1], {8}
   13e6c:	andcs	fp, r0, r8, lsl pc
   13e70:	blmi	388648 <mbtowc@plt+0x386730>
   13e74:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   13e78:	stmiapl	fp!, {r2, r3, r8, r9, fp, lr}^
   13e7c:			; <UNDEFINED> instruction: 0xf7ed681d
   13e80:	stmdavs	r0, {r1, r2, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   13e84:	cdp	7, 14, cr15, cr6, cr13, {7}
   13e88:	strls	r9, [r0], -r1
   13e8c:	bmi	225740 <mbtowc@plt+0x223828>
   13e90:	tstcs	r1, sl, ror r4
   13e94:			; <UNDEFINED> instruction: 0xf7ed4620
   13e98:	andcs	lr, r0, ip, lsl #31
   13e9c:	svclt	0x0000e7de
   13ea0:	andeq	fp, r1, ip, ror #26
   13ea4:	muleq	r0, r8, r2
   13ea8:	andeq	r0, r0, r8, asr #5
   13eac:	andeq	r0, r0, r0, ror #4
   13eb0:	andeq	r9, r0, r0, lsr #6
   13eb4:	addlt	fp, r2, r0, lsl r5
   13eb8:	ldrbtmi	r4, [ip], #-3091	; 0xfffff3ed
   13ebc:	stmiapl	r3!, {r0, r1, r4, r8, r9, fp, lr}^
   13ec0:	biclt	r6, r3, fp, lsl r8
   13ec4:	stmiapl	r3!, {r1, r4, r8, r9, fp, lr}^
   13ec8:	teqlt	r3, fp, lsl r8
   13ecc:	svc	0x0016f7ed
   13ed0:	andvs	r2, r3, fp, lsl #6
   13ed4:	andlt	r2, r2, r1
   13ed8:	blmi	3c3320 <mbtowc@plt+0x3c1408>
   13edc:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   13ee0:	stmiapl	r2!, {r0, r2, r3, r9, fp, lr}
   13ee4:	andls	r6, r0, r4, lsl r8
   13ee8:	ldrbtmi	r4, [sl], #-2572	; 0xfffff5f4
   13eec:	strtmi	r2, [r0], -r1, lsl #2
   13ef0:	svc	0x005ef7ed
   13ef4:	cmncs	r8, #61341696	; 0x3a80000
   13ef8:	strmi	r4, [r1], -sl, lsl #12
   13efc:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   13f00:			; <UNDEFINED> instruction: 0xf91cf7ff
   13f04:	svclt	0x0000e7e7
   13f08:	strdeq	fp, [r1], -lr
   13f0c:	andeq	r0, r0, r4, ror #7
   13f10:	muleq	r0, r8, r2
   13f14:	andeq	r0, r0, r0, ror #4
   13f18:	andeq	r0, r0, r8, asr #5
   13f1c:	andeq	r9, r0, r2, ror #5
   13f20:			; <UNDEFINED> instruction: 0xfffff017
   13f24:	addlt	fp, r3, r0, lsr r5
   13f28:	ldmdacs	pc, {r0, r2, r3, r9, sl, lr}	; <UNPREDICTABLE>
   13f2c:			; <UNDEFINED> instruction: 0xf1a0d82a
   13f30:	blcs	154b58 <mbtowc@plt+0x152c40>
   13f34:	ldm	pc, {r2, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   13f38:	svceq	0x003ff003
   13f3c:	bleq	d8b60 <mbtowc@plt+0xd6c48>
   13f40:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
   13f44:	eors	r2, lr, r2, lsl #6
   13f48:	ldrbtmi	r4, [r8], #-2082	; 0xfffff7de
   13f4c:	eors	r2, sl, r2, lsl #6
   13f50:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
   13f54:	eors	r2, r6, r2, lsl #6
   13f58:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
   13f5c:	eors	r2, r2, r2, lsl #6
   13f60:	ldrbtmi	r4, [ip], #-3103	; 0xfffff3e1
   13f64:	strbvc	pc, [sl], #1284	; 0x504	; <UNPREDICTABLE>
   13f68:	andls	r3, r1, r0, asr #32
   13f6c:	ldrbtmi	r4, [fp], #-2845	; 0xfffff4e3
   13f70:	movwcs	r9, #33536	; 0x8300
   13f74:	ldrmi	r2, [r9], -r1, lsl #4
   13f78:			; <UNDEFINED> instruction: 0xf7ed4620
   13f7c:	strtmi	lr, [r0], -r8, asr #31
   13f80:	eor	r2, r0, r2, lsl #6
   13f84:			; <UNDEFINED> instruction: 0xd01b28ff
   13f88:	tstle	r3, ip, asr r8
   13f8c:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
   13f90:	ands	r2, r8, r2, lsl #6
   13f94:	ldrbtmi	r4, [ip], #-3093	; 0xfffff3eb
   13f98:	strbvc	pc, [sl], #1284	; 0x504	; <UNPREDICTABLE>
   13f9c:	andls	fp, r1, r0, asr #5
   13fa0:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
   13fa4:	movwcs	r9, #33536	; 0x8300
   13fa8:	ldrmi	r2, [r9], -r1, lsl #4
   13fac:			; <UNDEFINED> instruction: 0xf7ed4620
   13fb0:	strtmi	lr, [r0], -lr, lsr #31
   13fb4:	and	r2, r6, r4, lsl #6
   13fb8:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   13fbc:	and	r2, r2, r2, lsl #6
   13fc0:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   13fc4:	tstlt	r5, r2, lsl #6
   13fc8:	andlt	r6, r3, fp, lsr #32
   13fcc:	svclt	0x0000bd30
   13fd0:			; <UNDEFINED> instruction: 0x000092be
   13fd4:			; <UNDEFINED> instruction: 0x000092ba
   13fd8:			; <UNDEFINED> instruction: 0x000092ba
   13fdc:	andeq	r9, r0, lr, lsr #5
   13fe0:	andeq	ip, r1, r2, ror r5
   13fe4:	andeq	r9, r0, r6, lsr #5
   13fe8:	andeq	r9, r0, r2, lsl #5
   13fec:	andeq	ip, r1, lr, lsr r5
   13ff0:	andeq	r9, r0, r6, ror r2
   13ff4:	andeq	r9, r0, r2, asr #4
   13ff8:	andeq	r9, r0, r6, lsr r2
   13ffc:	ldrblt	fp, [r8, #864]!	; 0x360
   14000:	stmdavc	r4, {r0, r2, r9, sl, lr}
   14004:	tsteq	r9, r4, asr r3
   14008:	strteq	pc, [r0], -r1
   1400c:	cdp	7, 4, cr15, cr12, cr13, {7}
   14010:	andcs	r6, r0, r7, lsl #16
   14014:	andcc	lr, r4, r3
   14018:	svcmi	0x0001f815
   1401c:	ldfcsp	f3, [ip], {252}	; 0xfc
   14020:	andcs	fp, r0, #20, 30	; 0x50
   14024:			; <UNDEFINED> instruction: 0xf8372201
   14028:	vst1.8			; <UNDEFINED> instruction: 0xf4833014
   1402c:	vsubw.u8	q10, <illegal reg q9.5>, d0
   14030:	adcmi	r3, r6, #128, 6
   14034:	sadd16mi	fp, r1, r4
   14038:	tsteq	r1, r2, asr #32	; <UNPREDICTABLE>
   1403c:	svclt	0x0008430b
   14040:	rscle	r3, r9, r1
   14044:	rsclt	r3, r4, #32, 24	; 0x2000
   14048:	svclt	0x00882cde
   1404c:	andeq	pc, r1, #66	; 0x42
   14050:	rscle	r2, r0, r0, lsl #20
   14054:	ldrb	r3, [pc, r2]
   14058:	ldrbmi	r2, [r0, -r0]!
   1405c:	ldcllt	0, cr2, [r8]
   14060:	svcmi	0x00f0e92d
   14064:	strmi	fp, [r4], -r7, lsl #1
   14068:	ldrmi	r4, [r5], -pc, lsl #12
   1406c:	bmi	15f887c <mbtowc@plt+0x15f6964>
   14070:	blmi	15e5260 <mbtowc@plt+0x15e3348>
   14074:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   14078:			; <UNDEFINED> instruction: 0xf04f9305
   1407c:			; <UNDEFINED> instruction: 0xf7ed0300
   14080:			; <UNDEFINED> instruction: 0x4682edba
   14084:	movweq	pc, #16405	; 0x4015	; <UNPREDICTABLE>
   14088:	tstle	r4, r3, lsl #6
   1408c:			; <UNDEFINED> instruction: 0xf0002c00
   14090:	strtmi	r8, [r0], -r5, lsl #1
   14094:	cdp	7, 2, cr15, cr0, cr13, {7}
   14098:	stmdavc	r3!, {r1, r2, r9, sl, lr}
   1409c:	rsbsle	r2, sp, r0, lsl #22
   140a0:	tsteq	r3, r2, lsl #20
   140a4:	wfieq
   140a8:			; <UNDEFINED> instruction: 0xf04f9300
   140ac:			; <UNDEFINED> instruction: 0xf3c20900
   140b0:	movwls	r0, #5056	; 0x13c0
   140b4:	ldrtmi	lr, [r9], -pc, asr #32
   140b8:			; <UNDEFINED> instruction: 0xf7ed2022
   140bc:	teqlt	r4, r8, asr #29
   140c0:			; <UNDEFINED> instruction: 0xf7ed4620
   140c4:	strmi	lr, [r6], -sl, lsl #28
   140c8:	blcs	3215c <mbtowc@plt+0x30244>
   140cc:	ldrtmi	sp, [r9], -r8, ror #3
   140d0:			; <UNDEFINED> instruction: 0xf7ed2022
   140d4:	strht	lr, [r1], #-236	; 0xffffff14
   140d8:			; <UNDEFINED> instruction: 0x46204631
   140dc:	stcl	7, cr15, [r6, #-948]!	; 0xfffffc4c
   140e0:	stmdacs	r1, {r0, r2, r9, sl, lr}
   140e4:			; <UNDEFINED> instruction: 0x4632dd3a
   140e8:	stmdage	r4, {r0, r5, r9, sl, lr}
   140ec:	svc	0x0014f7ed
   140f0:	smlatble	pc, r8, r2, r4	; <UNPREDICTABLE>
   140f4:			; <UNDEFINED> instruction: 0xf7ed9804
   140f8:	cmplt	r8, r4, asr sp
   140fc:	ldmcc	pc!, {r2, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   14100:	bleq	18ed28 <mbtowc@plt+0x18ce10>
   14104:			; <UNDEFINED> instruction: 0xf8184639
   14108:			; <UNDEFINED> instruction: 0xf7ed0f01
   1410c:	ldrbmi	lr, [r8, #3744]	; 0xea0
   14110:			; <UNDEFINED> instruction: 0xe01cd1f8
   14114:	ldmcc	pc!, {r2, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   14118:	bleq	18ed40 <mbtowc@plt+0x18ce28>
   1411c:			; <UNDEFINED> instruction: 0xf8184649
   14120:			; <UNDEFINED> instruction: 0xf7ff0f01
   14124:			; <UNDEFINED> instruction: 0x4639feff
   14128:	cdp	7, 12, cr15, cr0, cr13, {7}
   1412c:	ldrsble	r4, [r5, #88]!	; 0x58
   14130:	ldrtmi	lr, [r9], -sp
   14134:			; <UNDEFINED> instruction: 0xf7ed4628
   14138:	strcs	lr, [r1, #-3722]	; 0xfffff176
   1413c:	strbmi	lr, [r9], -r7
   14140:			; <UNDEFINED> instruction: 0xf7ff4628
   14144:	ldrtmi	pc, [r9], -pc, ror #29	; <UNPREDICTABLE>
   14148:	cdp	7, 11, cr15, cr0, cr13, {7}
   1414c:	blne	1d9d558 <mbtowc@plt+0x1d9b640>
   14150:	stmdavc	r3!, {r2, r3, r5, sl, lr}
   14154:			; <UNDEFINED> instruction: 0xf1bab1fb
   14158:	ldcle	15, cr0, [sp], #4
   1415c:	ldclcs	8, cr7, [ip, #-148]	; 0xffffff6c
   14160:			; <UNDEFINED> instruction: 0xf7edd0ed
   14164:	stmdavs	r3, {r1, r5, r7, r8, sl, fp, sp, lr, pc}
   14168:	andscc	pc, r5, r3, lsr r8	; <UNPREDICTABLE>
   1416c:	orrcc	pc, r0, #201326595	; 0xc000003
   14170:	addsmi	r9, r5, #0, 20
   14174:	movwcs	fp, #3852	; 0xf0c
   14178:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   1417c:	bicsle	r2, r8, r0, lsl #22
   14180:	vstrcs	d9, [sl, #-4]
   14184:	movwcs	fp, #3860	; 0xf14
   14188:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   1418c:	sbcsle	r2, r6, r0, lsl #22
   14190:	blcs	32324 <mbtowc@plt+0x3040c>
   14194:	blls	1088e8 <mbtowc@plt+0x1069d0>
   14198:	orrsle	r2, r8, r0, lsl #22
   1419c:			; <UNDEFINED> instruction: 0xf0139b02
   141a0:	tstle	ip, r1, lsl #30
   141a4:	ldrbtmi	r4, [sl], #-2571	; 0xfffff5f5
   141a8:	ldmpl	r3, {r0, r3, r8, r9, fp, lr}^
   141ac:	blls	16e21c <mbtowc@plt+0x16c304>
   141b0:			; <UNDEFINED> instruction: 0xf04f405a
   141b4:	mrsle	r0, SP_und
   141b8:	pop	{r0, r1, r2, ip, sp, pc}
   141bc:	shsub8mi	r8, r9, r0
   141c0:			; <UNDEFINED> instruction: 0xf7ed200a
   141c4:	strb	lr, [sp, r4, asr #28]!
   141c8:	ldc	7, cr15, [sl], #948	; 0x3b4
   141cc:	andeq	fp, r1, r8, asr #22
   141d0:	andeq	r0, r0, r4, lsr r2
   141d4:	andeq	fp, r1, r2, lsl sl
   141d8:	addlt	fp, r2, r0, ror r5
   141dc:	ldrbtmi	r4, [ip], #-3096	; 0xfffff3e8
   141e0:			; <UNDEFINED> instruction: 0x4605b110
   141e4:	stmdblt	fp, {r0, r1, fp, ip, sp, lr}
   141e8:	ldcllt	0, cr11, [r0, #-8]!
   141ec:			; <UNDEFINED> instruction: 0xf7ff2100
   141f0:			; <UNDEFINED> instruction: 0x4606fabb
   141f4:	blmi	50075c <mbtowc@plt+0x4fe844>
   141f8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   141fc:	tstlt	r8, r8, asr lr
   14200:	mcrr	7, 14, pc, sl, cr13	; <UNPREDICTABLE>
   14204:	stmiapl	r3!, {r0, r1, r2, r3, r8, r9, fp, lr}^
   14208:			; <UNDEFINED> instruction: 0x665e681b
   1420c:	blmi	3ce1c4 <mbtowc@plt+0x3cc2ac>
   14210:	bmi	3aa5a4 <mbtowc@plt+0x3a868c>
   14214:	bmi	3aa4b4 <mbtowc@plt+0x3a859c>
   14218:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   1421c:	andls	r6, r0, #294912	; 0x48000
   14220:	bmi	32e294 <mbtowc@plt+0x32c37c>
   14224:	tstcs	r1, sl, ror r4
   14228:			; <UNDEFINED> instruction: 0xf7ed6830
   1422c:	andcs	lr, r1, #12416	; 0x3080
   14230:			; <UNDEFINED> instruction: 0x46286831
   14234:			; <UNDEFINED> instruction: 0xff14f7ff
   14238:			; <UNDEFINED> instruction: 0xf7fe2001
   1423c:	svclt	0x0000ff78
   14240:	ldrdeq	fp, [r1], -sl
   14244:	ldrdeq	r0, [r0], -ip
   14248:	andeq	r0, r0, r0, ror #4
   1424c:	andeq	r0, r0, r8, asr #5
   14250:	ldrdeq	r0, [r0], -r4
   14254:	strdeq	r8, [r0], -ip
   14258:	addlt	fp, r2, r0, ror r5
   1425c:	ldrbtmi	r4, [ip], #-3097	; 0xfffff3e7
   14260:			; <UNDEFINED> instruction: 0x4605b110
   14264:	stmdblt	fp, {r0, r1, fp, ip, sp, lr}
   14268:	ldcllt	0, cr11, [r0, #-8]!
   1426c:			; <UNDEFINED> instruction: 0xf7ff2100
   14270:			; <UNDEFINED> instruction: 0x4606fa7b
   14274:	blmi	54081c <mbtowc@plt+0x53e904>
   14278:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1427c:	ldrsbteq	pc, [r4], r3	; <UNPREDICTABLE>
   14280:			; <UNDEFINED> instruction: 0xf7edb108
   14284:	blmi	44f2b4 <mbtowc@plt+0x44d39c>
   14288:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1428c:	adcsvs	pc, r4, r3, asr #17
   14290:	blmi	3ce240 <mbtowc@plt+0x3cc328>
   14294:	bmi	3aa628 <mbtowc@plt+0x3a8710>
   14298:	bmi	3aa538 <mbtowc@plt+0x3a8620>
   1429c:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   142a0:	andls	r6, r0, #294912	; 0x48000
   142a4:	bmi	32e318 <mbtowc@plt+0x32c400>
   142a8:	tstcs	r1, sl, ror r4
   142ac:			; <UNDEFINED> instruction: 0xf7ed6830
   142b0:	andcs	lr, r1, #128, 26	; 0x2000
   142b4:			; <UNDEFINED> instruction: 0x46286831
   142b8:	mrc2	7, 6, pc, cr2, cr15, {7}
   142bc:			; <UNDEFINED> instruction: 0xf7fe2001
   142c0:	svclt	0x0000ff36
   142c4:	andeq	fp, r1, sl, asr r9
   142c8:	ldrdeq	r0, [r0], -ip
   142cc:	andeq	r0, r0, r0, ror #4
   142d0:	andeq	r0, r0, r8, asr #5
   142d4:	ldrdeq	r0, [r0], -r4
   142d8:	andeq	r8, r0, r0, lsr #31
   142dc:	svcmi	0x00f0e92d
   142e0:	cfstr64pl	mvdx15, [r0, #-692]	; 0xfffffd4c
   142e4:	strmi	fp, [r2], fp, lsl #1
   142e8:	ldrbtmi	r4, [fp], #-3049	; 0xfffff417
   142ec:	movwls	r4, #17946	; 0x461a
   142f0:	movtpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
   142f4:	stmiami	r7!, {r2, r5, r8, r9, ip, sp}^
   142f8:	stmibmi	r7!, {r3, r4, r5, r6, sl, lr}^
   142fc:	stmdavs	r9, {r0, r6, fp, ip, lr}
   14300:			; <UNDEFINED> instruction: 0xf04f6019
   14304:	blmi	ff95470c <mbtowc@plt+0xff9527f4>
   14308:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1430c:	ldmiblt	r3!, {r0, r2, r8, r9, ip, pc}
   14310:	ldrbtmi	r4, [fp], #-3043	; 0xfffff41d
   14314:			; <UNDEFINED> instruction: 0x319cf8d3
   14318:	eorsle	r2, r4, r0, lsl #22
   1431c:	mulcc	r0, sl, r8
   14320:			; <UNDEFINED> instruction: 0xf0002b00
   14324:	ldrbmi	r8, [r6], -r9, ror #1
   14328:			; <UNDEFINED> instruction: 0x9014f8dd
   1432c:			; <UNDEFINED> instruction: 0xf50daf06
   14330:			; <UNDEFINED> instruction: 0xf10b5b00
   14334:	blmi	ff6d6fbc <mbtowc@plt+0xff6d50a4>
   14338:	movwls	r4, #13435	; 0x347b
   1433c:	blmi	ff6cc570 <mbtowc@plt+0xff6ca658>
   14340:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   14344:	blmi	ff680818 <mbtowc@plt+0xff67e900>
   14348:	andcs	r4, r0, #2063597568	; 0x7b000000
   1434c:	orrscs	pc, ip, r3, asr #17
   14350:	eor	r4, r7, r0, asr r6
   14354:			; <UNDEFINED> instruction: 0x46114bd6
   14358:	bmi	ff5aa6ac <mbtowc@plt+0xff5a8794>
   1435c:	ldmdavs	fp, {r2, r3, r7, fp, ip, lr}
   14360:	ldrbtmi	r4, [sl], #-2773	; 0xfffff52b
   14364:	stmdavs	r0!, {r0, r8, sp}
   14368:	stc	7, cr15, [r2, #-948]!	; 0xfffffc4c
   1436c:	stmdavs	r1!, {r9, sp}
   14370:			; <UNDEFINED> instruction: 0xf7ff4650
   14374:	stmdavs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   14378:	tstcs	r1, r5, lsl r2
   1437c:	ldrbtmi	r4, [r8], #-2255	; 0xfffff731
   14380:	stc	7, cr15, [r6], #-948	; 0xfffffc4c
   14384:	blmi	ff3ce308 <mbtowc@plt+0xff3cc3f0>
   14388:			; <UNDEFINED> instruction: 0xf8c3447b
   1438c:	bfi	sl, ip, #3, #3
   14390:	bls	1272ac <mbtowc@plt+0x125394>
   14394:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   14398:			; <UNDEFINED> instruction: 0x2000b1bb
   1439c:	ldrbtmi	r4, [fp], #-3017	; 0xfffff437
   143a0:	orrseq	pc, ip, r3, asr #17
   143a4:	movtpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
   143a8:	stmibmi	r7, {r2, r5, r8, r9, ip, sp}^
   143ac:	bmi	feea5598 <mbtowc@plt+0xfeea3680>
   143b0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   143b4:	subsmi	r6, r1, sl, lsl r8
   143b8:	andeq	pc, r0, #79	; 0x4f
   143bc:	msrhi	SPSR_sx, r0, asr #32
   143c0:	cfstr64pl	mvdx15, [r0, #-52]	; 0xffffffcc
   143c4:	pop	{r0, r1, r3, ip, sp, pc}
   143c8:	blmi	fee78390 <mbtowc@plt+0xfee76478>
   143cc:	ldmpl	r3, {r2, r4, r9, sl, lr}^
   143d0:	stmiapl	r0!, {r3, r4, r5, r7, r9, fp, lr}
   143d4:	bmi	fef6e448 <mbtowc@plt+0xfef6c530>
   143d8:	tstcs	r1, sl, ror r4
   143dc:			; <UNDEFINED> instruction: 0xf7ed6800
   143e0:	blmi	fef0f788 <mbtowc@plt+0xfef0d870>
   143e4:			; <UNDEFINED> instruction: 0xf8d3447b
   143e8:	blmi	fec94a60 <mbtowc@plt+0xfec92b48>
   143ec:	andcs	r5, r1, #14876672	; 0xe30000
   143f0:	stmdacs	r0, {r0, r3, r4, fp, sp, lr}
   143f4:	ldrbmi	fp, [r0], -r8, lsl #30
   143f8:	mrc2	7, 1, pc, cr2, cr15, {7}
   143fc:	vabd.s8	q15, <illegal reg q8.5>, <illegal reg q6.5>
   14400:	strtmi	r0, [sl], -r1, lsl #6
   14404:	orrpl	pc, r0, sp, lsl #10
   14408:	mcrge	1, 0, r3, cr6, cr12, {0}
   1440c:			; <UNDEFINED> instruction: 0xf7ed4630
   14410:	ldmdbne	r7!, {r2, r3, r7, r8, r9, fp, sp, lr, pc}^
   14414:	ldrbpl	r2, [r3, #-768]!	; 0xfffffd00
   14418:	ands	r4, r8, r9, lsr #13
   1441c:	sub	r1, sp, r5, lsr #23
   14420:	orrpl	pc, r0, #54525952	; 0x3400000
   14424:	addsmi	r3, lr, #28, 6	; 0x70000000
   14428:	bl	1885b4 <mbtowc@plt+0x18669c>
   1442c:			; <UNDEFINED> instruction: 0xf5b30309
   14430:	ble	feb6c238 <mbtowc@plt+0xfeb6a320>
   14434:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   14438:	ldrtmi	r4, [r1], -sl, lsr #12
   1443c:			; <UNDEFINED> instruction: 0xf7ed4638
   14440:	strtmi	lr, [pc], #-3226	; 14448 <mbtowc@plt+0x12530>
   14444:	eorsvc	r2, fp, r0, lsl #6
   14448:	cfstrscc	mvf4, [r1, #-276]	; 0xfffffeec
   1444c:	stmdavc	r3!, {r0, r3, r5, r7, sl, lr}
   14450:	subsle	r2, r1, r0, lsl #22
   14454:	ldclne	6, cr4, [r4], #-152	; 0xffffff68
   14458:	blcs	3262c <mbtowc@plt+0x30714>
   1445c:	blcs	c040c4 <mbtowc@plt+0xc021ac>
   14460:			; <UNDEFINED> instruction: 0xf814d005
   14464:	blcs	24070 <mbtowc@plt+0x22158>
   14468:	blcs	c040d0 <mbtowc@plt+0xc021b8>
   1446c:	bl	fe948c58 <mbtowc@plt+0xfe946d40>
   14470:			; <UNDEFINED> instruction: 0xf5b5050a
   14474:	stcle	15, cr5, [fp], {128}	; 0x80
   14478:	movweq	pc, #4673	; 0x1241	; <UNPREDICTABLE>
   1447c:	ldrbmi	r4, [r1], -sl, lsr #12
   14480:			; <UNDEFINED> instruction: 0xf7ed4658
   14484:	movwcs	lr, #2898	; 0xb52
   14488:	andcc	pc, r5, fp, lsl #16
   1448c:	orrpl	pc, r0, #1325400064	; 0x4f000000
   14490:	addpl	pc, r0, #54525952	; 0x3400000
   14494:			; <UNDEFINED> instruction: 0x4659321c
   14498:			; <UNDEFINED> instruction: 0xf7fe9803
   1449c:	cdpne	14, 0, cr15, cr5, cr15, {2}
   144a0:			; <UNDEFINED> instruction: 0xf50ddbbc
   144a4:	movwcc	r5, #33665	; 0x8381
   144a8:	stccc	8, cr15, [ip], {19}
   144ac:	svclt	0x001f2b2f
   144b0:			; <UNDEFINED> instruction: 0xf50d2300
   144b4:	ldrcc	r5, [ip], -r0, lsl #13
   144b8:	adcle	r5, r0, r3, ror r5
   144bc:	blcs	bf2590 <mbtowc@plt+0xbf0678>
   144c0:			; <UNDEFINED> instruction: 0xf1b9d0b3
   144c4:	stcle	15, cr0, [fp]
   144c8:	strbmi	sl, [fp], #-2822	; 0xfffff4fa
   144cc:	stccc	8, cr15, [r1], {19}
   144d0:	adcle	r2, sl, pc, lsr #22
   144d4:	andeq	lr, r9, #5120	; 0x1400
   144d8:	mvnsvc	pc, #64, 12	; 0x4000000
   144dc:			; <UNDEFINED> instruction: 0xf73f429a
   144e0:			; <UNDEFINED> instruction: 0x232faf57
   144e4:	blcc	92508 <mbtowc@plt+0x905f0>
   144e8:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   144ec:			; <UNDEFINED> instruction: 0xf89be7a4
   144f0:	blcs	be04f8 <mbtowc@plt+0xbde5e0>
   144f4:			; <UNDEFINED> instruction: 0xe7edd199
   144f8:	ldrbmi	sl, [r0], -r6, lsl #18
   144fc:	b	fe2d24b8 <mbtowc@plt+0xfe2d05a0>
   14500:	bllt	c25d18 <mbtowc@plt+0xc23e00>
   14504:	ldrbtmi	r4, [fp], #-2931	; 0xfffff48d
   14508:	ldrdpl	pc, [r0, r3]!
   1450c:	ldcle	13, cr2, [r7, #-0]
   14510:			; <UNDEFINED> instruction: 0xf8df1e6f
   14514:	ldrbtmi	r8, [r8], #452	; 0x1c4
   14518:	ldrbtmi	r4, [lr], #-3696	; 0xfffff190
   1451c:			; <UNDEFINED> instruction: 0xf8d6e007
   14520:	andcs	r3, r0, #164, 2	; 0x29
   14524:	eorcs	pc, r4, r3, asr #16
   14528:	adcmi	r3, ip, #16777216	; 0x1000000
   1452c:	adcmi	sp, r7, #8
   14530:			; <UNDEFINED> instruction: 0xf8d8ddf5
   14534:			; <UNDEFINED> instruction: 0xf85331a4
   14538:			; <UNDEFINED> instruction: 0xf7ed0024
   1453c:	strb	lr, [lr, lr, lsr #21]!
   14540:	ldrbtmi	r4, [fp], #-2919	; 0xfffff499
   14544:			; <UNDEFINED> instruction: 0xf8c32200
   14548:			; <UNDEFINED> instruction: 0xf8c321a0
   1454c:			; <UNDEFINED> instruction: 0x4650219c
   14550:	tstcs	r0, r8, lsr #14
   14554:			; <UNDEFINED> instruction: 0xf7ffa806
   14558:	strmi	pc, [r6], -r7, lsl #18
   1455c:	blmi	1881324 <mbtowc@plt+0x187f40c>
   14560:			; <UNDEFINED> instruction: 0xf8d3447b
   14564:	ldfcss	f4, [r3], {160}	; 0xa0
   14568:	stclne	12, cr13, [r5], #-240	; 0xffffff10
   1456c:	ldrbtmi	r4, [fp], #-2910	; 0xfffff4a2
   14570:	asrpl	pc, r3, #17	; <UNPREDICTABLE>
   14574:	ldrdcc	pc, [r8, r3]!
   14578:	lfmle	f4, 4, [r5, #-628]	; 0xfffffd8c
   1457c:	ldrbtmi	r4, [fp], #-2907	; 0xfffff4a5
   14580:	ldrdeq	pc, [r4, r3]!
   14584:	rsbsle	r2, r9, r0, lsl #16
   14588:			; <UNDEFINED> instruction: 0xf7ed00a9
   1458c:	blmi	164f12c <mbtowc@plt+0x164d214>
   14590:			; <UNDEFINED> instruction: 0xf8c3447b
   14594:	blmi	15d4c2c <mbtowc@plt+0x15d2d14>
   14598:			; <UNDEFINED> instruction: 0xf8d3447b
   1459c:	cmnlt	fp, r4, lsr #3
   145a0:	ldrbtmi	r4, [fp], #-2901	; 0xfffff4ab
   145a4:			; <UNDEFINED> instruction: 0x51a8f8c3
   145a8:	ldrbtmi	r4, [fp], #-2900	; 0xfffff4ac
   145ac:	ldrdcc	pc, [r4, r3]!
   145b0:	eorvs	pc, r4, r3, asr #16
   145b4:			; <UNDEFINED> instruction: 0xf7ff4630
   145b8:	usat	pc, #19, r1, lsl #29	; <UNPREDICTABLE>
   145bc:	stmdbls	r4, {r2, r3, r4, r5, r8, r9, fp, lr}
   145c0:	bmi	f2a8f4 <mbtowc@plt+0xf289dc>
   145c4:	ldmdavs	fp, {r2, r3, r7, fp, ip, lr}
   145c8:	ldrbtmi	r4, [sl], #-2637	; 0xfffff5b3
   145cc:	stmdavs	r0!, {r0, r8, sp}
   145d0:	bl	ffbd258c <mbtowc@plt+0xffbd0674>
   145d4:	stmdavs	r1!, {r0, r9, sp}
   145d8:			; <UNDEFINED> instruction: 0xf7ffa806
   145dc:	andcs	pc, r1, r1, asr #26
   145e0:	stc2	7, cr15, [r5, #1016]!	; 0x3f8
   145e4:	bls	1272ac <mbtowc@plt+0x125394>
   145e8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   145ec:			; <UNDEFINED> instruction: 0xf8dfb31b
   145f0:	ldrbtmi	r8, [r8], #276	; 0x114
   145f4:	strtmi	r2, [r1], r0, lsl #14
   145f8:			; <UNDEFINED> instruction: 0xf8d89d05
   145fc:			; <UNDEFINED> instruction: 0xf85441a4
   14600:			; <UNDEFINED> instruction: 0xf7ed0025
   14604:			; <UNDEFINED> instruction: 0xf844ea4a
   14608:	strcc	r7, [r1, #-37]	; 0xffffffdb
   1460c:	cfldr64le	mvdx4, [r4], #676	; 0x2a4
   14610:	ldrbtmi	r4, [ip], #-3133	; 0xfffff3c3
   14614:	ldrdeq	pc, [r4, r4]!
   14618:	b	fd25d4 <mbtowc@plt+0xfd06bc>
   1461c:			; <UNDEFINED> instruction: 0xf7ed4630
   14620:	andcs	lr, r0, ip, lsr sl
   14624:			; <UNDEFINED> instruction: 0x01a4f8c4
   14628:	asreq	pc, r4, #17	; <UNPREDICTABLE>
   1462c:			; <UNDEFINED> instruction: 0x01a8f8c4
   14630:	orrseq	pc, ip, r4, asr #17
   14634:	blmi	7ce114 <mbtowc@plt+0x7cc1fc>
   14638:			; <UNDEFINED> instruction: 0x46144611
   1463c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   14640:	stmpl	sl, {r2, r3, r4, r9, fp, lr}
   14644:	andscs	r6, r4, #16, 16	; 0x100000
   14648:	bmi	c38e50 <mbtowc@plt+0xc36f38>
   1464c:	tstcs	r1, sl, ror r4
   14650:	bl	febd260c <mbtowc@plt+0xfebd06f4>
   14654:	ldrbtmi	r4, [fp], #-2862	; 0xfffff4d2
   14658:			; <UNDEFINED> instruction: 0x019cf8d3
   1465c:	stmiapl	r3!, {r0, r2, r4, r8, r9, fp, lr}^
   14660:	ldmdavs	r9, {r0, r9, sp}
   14664:	svclt	0x00082800
   14668:			; <UNDEFINED> instruction: 0xf7ff4650
   1466c:	blmi	a93a58 <mbtowc@plt+0xa91b40>
   14670:			; <UNDEFINED> instruction: 0xf8d3447b
   14674:	stfcss	f4, [r0], {160}	; 0xa0
   14678:			; <UNDEFINED> instruction: 0xe7c9dcb9
   1467c:			; <UNDEFINED> instruction: 0xf7ed00a8
   14680:	blmi	98f200 <mbtowc@plt+0x98d2e8>
   14684:			; <UNDEFINED> instruction: 0xf8c3447b
   14688:	str	r0, [r4, r4, lsr #3]
   1468c:	b	1652648 <mbtowc@plt+0x1650730>
   14690:	andeq	fp, r1, lr, asr #17
   14694:	andeq	fp, r1, r0, asr #17
   14698:	andeq	r0, r0, r4, lsr r2
   1469c:	andeq	r0, r0, r4, ror #7
   146a0:	andeq	ip, r1, r2, asr #3
   146a4:			; <UNDEFINED> instruction: 0xffffebeb
   146a8:	muleq	r0, r8, r2
   146ac:	andeq	ip, r1, ip, lsl #3
   146b0:	andeq	r0, r0, r0, ror #4
   146b4:	andeq	r0, r0, r8, asr #5
   146b8:	andeq	r8, r0, lr, lsl #30
   146bc:	andeq	r8, r0, r2, ror #28
   146c0:	andeq	ip, r1, ip, asr #2
   146c4:	andeq	ip, r1, r6, lsr r1
   146c8:	andeq	fp, r1, ip, lsl #16
   146cc:			; <UNDEFINED> instruction: 0x00008eb0
   146d0:	strdeq	ip, [r1], -r0
   146d4:	andeq	fp, r1, lr, asr #31
   146d8:			; <UNDEFINED> instruction: 0x0001bfbe
   146dc:			; <UNDEFINED> instruction: 0x0001bfba
   146e0:	muleq	r1, r2, pc	; <UNPREDICTABLE>
   146e4:	andeq	fp, r1, r4, ror pc
   146e8:	andeq	fp, r1, r6, ror #30
   146ec:	andeq	fp, r1, r6, asr pc
   146f0:	andeq	fp, r1, r4, asr #30
   146f4:	andeq	fp, r1, ip, lsr pc
   146f8:	andeq	fp, r1, r2, lsr pc
   146fc:	andeq	fp, r1, sl, lsr #30
   14700:	ldrdeq	r8, [r0], -lr
   14704:	andeq	fp, r1, r2, ror #29
   14708:	andeq	fp, r1, r2, asr #29
   1470c:	andeq	r8, r0, r0, lsl #25
   14710:	andeq	fp, r1, lr, ror lr
   14714:	andeq	fp, r1, r4, ror #28
   14718:	andeq	fp, r1, r0, asr lr
   1471c:	svcmi	0x00f0e92d
   14720:	strmi	fp, [r7], -r5, lsl #1
   14724:	ldrmi	r4, [r0], lr, lsl #12
   14728:	ldmdbmi	pc!, {r8, r9, ip, pc}	; <UNPREDICTABLE>
   1472c:	bmi	fe5918 <mbtowc@plt+0xfe3a00>
   14730:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   14734:			; <UNDEFINED> instruction: 0xf04f9203
   14738:			; <UNDEFINED> instruction: 0xf0130200
   1473c:	movwls	r0, #4868	; 0x1304
   14740:	orrlt	sp, pc, sp, lsl #2
   14744:	b	13fb34c <mbtowc@plt+0x13f9434>
   14748:			; <UNDEFINED> instruction: 0xf0091903
   1474c:	vmlacs.f16	s0, s0, s1	; <UNPREDICTABLE>
   14750:	strcs	sp, [r0], #-3349	; 0xfffff2eb
   14754:	beq	250b90 <mbtowc@plt+0x24ec78>
   14758:	bleq	ff05166c <mbtowc@plt+0xff04f754>
   1475c:			; <UNDEFINED> instruction: 0x4641e038
   14760:			; <UNDEFINED> instruction: 0xf7ed2022
   14764:			; <UNDEFINED> instruction: 0xe7eceb74
   14768:	adcmi	r2, r6, #0, 8
   1476c:	strcs	sp, [r0, #-3335]!	; 0xfffff2f9
   14770:	strtmi	r4, [r8], -r1, asr #12
   14774:	bl	1ad2730 <mbtowc@plt+0x1ad0818>
   14778:	adcmi	r3, r6, #16777216	; 0x1000000
   1477c:	blls	88f64 <mbtowc@plt+0x8704c>
   14780:	cmple	r4, r0, lsl #22
   14784:			; <UNDEFINED> instruction: 0xf0139b00
   14788:	cmple	r5, r1, lsl #30
   1478c:	ldrbtmi	r4, [sl], #-2600	; 0xfffff5d8
   14790:	ldmpl	r3, {r1, r2, r5, r8, r9, fp, lr}^
   14794:	blls	ee804 <mbtowc@plt+0xec8ec>
   14798:			; <UNDEFINED> instruction: 0xf04f405a
   1479c:	mrsle	r0, SPSR_irq
   147a0:	pop	{r0, r2, ip, sp, pc}
   147a4:			; <UNDEFINED> instruction: 0x46418ff0
   147a8:			; <UNDEFINED> instruction: 0xf7ed4628
   147ac:	strcc	lr, [r1], #-2896	; 0xfffff4b0
   147b0:	ldrbmi	lr, [r1], -ip
   147b4:			; <UNDEFINED> instruction: 0xf7ff4628
   147b8:	blls	d3694 <mbtowc@plt+0xd177c>
   147bc:	adcsmi	r4, r3, #587202560	; 0x23000000
   147c0:			; <UNDEFINED> instruction: 0x4641dcd3
   147c4:	bl	1cd2780 <mbtowc@plt+0x1cd0868>
   147c8:	ldrmi	r9, [ip], #-2818	; 0xfffff4fe
   147cc:	ble	ff5a52a4 <mbtowc@plt+0xff5a338c>
   147d0:	blpl	92834 <mbtowc@plt+0x9091c>
   147d4:	sbcle	r2, r8, r0, lsl #26
   147d8:	rscle	r2, sl, ip, asr sp
   147dc:	b	1952798 <mbtowc@plt+0x1950880>
   147e0:			; <UNDEFINED> instruction: 0xf8336803
   147e4:	vmov.i32	d19, #181	; 0x000000b5
   147e8:	strbmi	r3, [sp, #-896]	; 0xfffffc80
   147ec:	movwcs	fp, #3852	; 0xf0c
   147f0:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   147f4:	bicsle	r2, r6, r0, lsl #22
   147f8:	svclt	0x00142d0a
   147fc:			; <UNDEFINED> instruction: 0xf00b2300
   14800:	blcs	1540c <mbtowc@plt+0x134f4>
   14804:	ldmdavc	fp!, {r0, r2, r4, r6, r7, ip, lr, pc}
   14808:	bicsle	r2, r2, r0, lsl #22
   1480c:	strbmi	lr, [r1], -sp, lsr #15
   14810:			; <UNDEFINED> instruction: 0xf7ed2022
   14814:			; <UNDEFINED> instruction: 0xe7b5eb1c
   14818:	andcs	r4, sl, r1, asr #12
   1481c:	bl	5d27d8 <mbtowc@plt+0x5d08c0>
   14820:			; <UNDEFINED> instruction: 0xf7ede7b4
   14824:	svclt	0x0000e98e
   14828:	andeq	fp, r1, ip, lsl #9
   1482c:	andeq	r0, r0, r4, lsr r2
   14830:	andeq	fp, r1, sl, lsr #8
   14834:	addlt	fp, r2, r0, lsl r5
   14838:	ldrbtmi	r4, [ip], #-3091	; 0xfffff3ed
   1483c:	stmiapl	r3!, {r0, r1, r4, r8, r9, fp, lr}^
   14840:	biclt	r6, r3, fp, lsl r8
   14844:	stmiapl	r3!, {r1, r4, r8, r9, fp, lr}^
   14848:	teqlt	r3, fp, lsl r8
   1484c:	b	15d2808 <mbtowc@plt+0x15d08f0>
   14850:	andvs	r2, r3, fp, lsl #6
   14854:	andlt	r2, r2, r1
   14858:	blmi	3c3ca0 <mbtowc@plt+0x3c1d88>
   1485c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   14860:	stmiapl	r2!, {r0, r2, r3, r9, fp, lr}
   14864:	andls	r6, r0, r4, lsl r8
   14868:	ldrbtmi	r4, [sl], #-2572	; 0xfffff5f4
   1486c:	strtmi	r2, [r0], -r1, lsl #2
   14870:	b	fe7d282c <mbtowc@plt+0xfe7d0914>
   14874:	cmncs	r8, #61341696	; 0x3a80000
   14878:	strmi	r4, [r1], -sl, lsl #12
   1487c:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   14880:	mrrc2	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
   14884:	svclt	0x0000e7e7
   14888:	andeq	fp, r1, lr, ror r3
   1488c:	andeq	r0, r0, r4, ror #7
   14890:	muleq	r0, r8, r2
   14894:	andeq	r0, r0, r0, ror #4
   14898:	andeq	r0, r0, r8, asr #5
   1489c:	andeq	r8, r0, r2, ror #18
   148a0:			; <UNDEFINED> instruction: 0xffffe6ad
   148a4:			; <UNDEFINED> instruction: 0x4605b5f8
   148a8:	ldrbtmi	r4, [ip], #-3117	; 0xfffff3d3
   148ac:	stmiapl	r3!, {r0, r2, r3, r5, r8, r9, fp, lr}^
   148b0:	bmi	b6e924 <mbtowc@plt+0xb6ca0c>
   148b4:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   148b8:	blle	465328 <mbtowc@plt+0x463410>
   148bc:	bmi	a616c4 <mbtowc@plt+0xa5f7ac>
   148c0:	andsvs	r5, r3, r2, lsr #17
   148c4:	blmi	a54b30 <mbtowc@plt+0xa52c18>
   148c8:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   148cc:			; <UNDEFINED> instruction: 0xf7edb1d8
   148d0:	blmi	9cede8 <mbtowc@plt+0x9cced0>
   148d4:	andsvs	r5, r8, r3, ror #17
   148d8:	stmiapl	r3!, {r2, r5, r8, r9, fp, lr}^
   148dc:	biclt	r6, fp, fp, lsl r8
   148e0:	stmiapl	r3!, {r1, r5, r8, r9, fp, lr}^
   148e4:	stmiapl	r2!, {r5, r9, fp, lr}
   148e8:	ldmdavs	lr, {r0, r1, r2, r4, fp, sp, lr}
   148ec:	strtmi	r2, [r8], -r0, lsl #2
   148f0:			; <UNDEFINED> instruction: 0xff3af7fe
   148f4:	eoreq	pc, r7, r6, asr #16
   148f8:	blmi	7010e0 <mbtowc@plt+0x6ff1c8>
   148fc:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
   14900:	andsvs	r3, r3, r1, lsl #6
   14904:			; <UNDEFINED> instruction: 0x4608bdf8
   14908:	ldmib	r8, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1490c:	stmiapl	r3!, {r0, r1, r2, r4, r8, r9, fp, lr}^
   14910:			; <UNDEFINED> instruction: 0xe7e16018
   14914:	stmiapl	r3!, {r1, r2, r4, r8, r9, fp, lr}^
   14918:	stmiapl	r4!, {r1, r2, r4, r9, fp, lr}
   1491c:	bmi	5ae990 <mbtowc@plt+0x5aca78>
   14920:	tstcs	r1, sl, ror r4
   14924:			; <UNDEFINED> instruction: 0xf7ed6820
   14928:	andcs	lr, r1, #68, 20	; 0x44000
   1492c:	strtmi	r6, [r8], -r1, lsr #16
   14930:	blx	fe5d2936 <mbtowc@plt+0xfe5d0a1e>
   14934:			; <UNDEFINED> instruction: 0xf7fe2001
   14938:	blmi	393928 <mbtowc@plt+0x391a10>
   1493c:	bmi	36acd0 <mbtowc@plt+0x368db8>
   14940:	ldmdavs	fp, {r2, r5, r7, fp, ip, lr}
   14944:	ldrbtmi	r4, [sl], #-2573	; 0xfffff5f3
   14948:	stmdavs	r0!, {r0, r8, sp}
   1494c:	b	c52908 <mbtowc@plt+0xc509f0>
   14950:	stmdavs	r1!, {r0, r9, sp}
   14954:			; <UNDEFINED> instruction: 0xf7ff4628
   14958:	andcs	pc, r1, r3, lsl #23
   1495c:	blx	ffa1295e <mbtowc@plt+0xffa10a46>
   14960:	andeq	fp, r1, lr, lsl #6
   14964:	andeq	r0, r0, r8, lsl #5
   14968:	andeq	r0, r0, r8, ror r2
   1496c:	andeq	r0, r0, ip, lsl r4
   14970:	andeq	r0, r0, r0, ror #4
   14974:	andeq	r0, r0, r8, asr #5
   14978:	andeq	r8, r0, r4, ror #19
   1497c:	andeq	r7, r0, r6, asr #17
   14980:	mvnsmi	lr, #737280	; 0xb4000
   14984:	strmi	r4, [pc], -r4, lsl #12
   14988:	ldmdbmi	sl!, {r1, r9, sp}
   1498c:			; <UNDEFINED> instruction: 0xf7ed4479
   14990:	stmdblt	r0, {r3, r6, r7, r8, fp, sp, lr, pc}
   14994:	stmdavc	r5!, {r1, sl, ip, sp}
   14998:	rsble	r2, r5, r0, lsl #26
   1499c:	stmib	r4, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   149a0:	strtmi	r6, [r3], -r1, lsl #16
   149a4:	and	r2, r4, r0, lsl #12
   149a8:	ldrmi	r3, [r8], -r1, lsl #6
   149ac:	ldmdavc	sp, {r0, r9, sl, ip, sp}
   149b0:	ldrmi	fp, [r8], -sp, lsl #3
   149b4:	andscs	pc, r5, r1, lsr r8	; <UNPREDICTABLE>
   149b8:	svcvs	0x0000f412
   149bc:			; <UNDEFINED> instruction: 0xf025d1f4
   149c0:	bcc	1055248 <mbtowc@plt+0x1053330>
   149c4:	bcs	181514 <mbtowc@plt+0x17f5fc>
   149c8:			; <UNDEFINED> instruction: 0x2d2cd9ee
   149cc:	stccs	15, cr11, [r0, #-96]!	; 0xffffffa0
   149d0:	andcs	fp, r0, r8, lsl pc
   149d4:	mvfcssm	f5, f6
   149d8:	cdpcs	0, 1, cr13, cr0, cr8, {2}
   149dc:	cdpcc	13, 1, cr13, cr0, cr14, {0}
   149e0:	adcsmi	r4, r4, #637534208	; 0x26000000
   149e4:	mcrne	2, 3, sp, cr3, cr2, {0}
   149e8:			; <UNDEFINED> instruction: 0xf8131e74
   149ec:			; <UNDEFINED> instruction: 0xf0022f01
   149f0:	bcs	1195574 <mbtowc@plt+0x119365c>
   149f4:	adcmi	sp, r3, #60, 2
   149f8:			; <UNDEFINED> instruction: 0x4634d1f7
   149fc:	eorle	r4, ip, #132, 4	; 0x40000008
   14a00:			; <UNDEFINED> instruction: 0xf1001e63
   14a04:			; <UNDEFINED> instruction: 0x26003cff
   14a08:	and	r4, fp, r5, lsr r6
   14a0c:			; <UNDEFINED> instruction: 0xe7f54634
   14a10:			; <UNDEFINED> instruction: 0xf0023a57
   14a14:	b	13d5a58 <mbtowc@plt+0x13d3b40>
   14a18:			; <UNDEFINED> instruction: 0x432679e4
   14a1c:	streq	lr, [r5, #-2633]	; 0xfffff5b7
   14a20:	andsle	r4, sp, r3, ror #10
   14a24:	b	1154ee0 <mbtowc@plt+0x1152fc8>
   14a28:	teqeq	r6, r6, lsl r5
   14a2c:	svccs	0x0001f813
   14a30:	andsmi	pc, r2, r1, lsr r8	; <UNPREDICTABLE>
   14a34:	svcvs	0x0000f414
   14a38:			; <UNDEFINED> instruction: 0xf002bf1c
   14a3c:	tstmi	r6, #-268435456	; 0xf0000000
   14a40:			; <UNDEFINED> instruction: 0xf414d1ee
   14a44:	rscle	r7, r3, r0, lsl #31
   14a48:			; <UNDEFINED> instruction: 0xf0023a37
   14a4c:	b	13d5290 <mbtowc@plt+0x13d3378>
   14a50:	tstmi	r6, #3702784	; 0x388000
   14a54:	streq	lr, [r5, #-2633]	; 0xfffff5b7
   14a58:	strtmi	lr, [r0], -r2, ror #15
   14a5c:	ldrtmi	r2, [r5], -r0, lsl #12
   14a60:	rsbsvs	r6, sp, lr, lsr r0
   14a64:	mvnshi	lr, #12386304	; 0xbd0000
   14a68:	ldrb	r2, [fp, r0]!
   14a6c:	ldrb	r2, [r9, r0]!
   14a70:	ldrb	r2, [r7, r0]!
   14a74:	andeq	r5, r0, r4, lsl #22
   14a78:	addlt	fp, r2, r0, lsl r5
   14a7c:	ldrmi	r4, [r1], -fp, lsl #12
   14a80:	cmnlt	r3, ip, lsl r6
   14a84:	blmi	238a90 <mbtowc@plt+0x236b78>
   14a88:	movwls	r4, #1147	; 0x47b
   14a8c:	mvnscc	pc, #79	; 0x4f
   14a90:	strtmi	r2, [r0], -r1, lsl #4
   14a94:	b	ed2a50 <mbtowc@plt+0xed0b38>
   14a98:	andlt	r4, r2, r0, lsr #12
   14a9c:	stcmi	13, cr11, [r3], {16}
   14aa0:			; <UNDEFINED> instruction: 0x2120447c
   14aa4:	svclt	0x0000e7ee
   14aa8:			; <UNDEFINED> instruction: 0x000088b0
   14aac:	andeq	fp, r1, r0, ror #23
   14ab0:	svcmi	0x00f0e92d
   14ab4:	andls	fp, r6, sp, lsl #1
   14ab8:	andls	r4, r5, #15728640	; 0xf00000
   14abc:	andsge	pc, r8, #14614528	; 0xdf0000
   14ac0:	stmibmi	r6, {r1, r3, r4, r5, r6, r7, sl, lr}
   14ac4:	bmi	fe1a5cb0 <mbtowc@plt+0xfe1a3d98>
   14ac8:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   14acc:			; <UNDEFINED> instruction: 0xf04f920b
   14ad0:	bmi	fe1152d8 <mbtowc@plt+0xfe1133c0>
   14ad4:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   14ad8:	bcs	2eb28 <mbtowc@plt+0x2cc10>
   14adc:	rscshi	pc, r3, r0
   14ae0:	blmi	fe0830b4 <mbtowc@plt+0xfe08119c>
   14ae4:	bls	165cd8 <mbtowc@plt+0x163dc0>
   14ae8:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   14aec:			; <UNDEFINED> instruction: 0xf8539a06
   14af0:			; <UNDEFINED> instruction: 0xb12b3022
   14af4:	adcsmi	r6, sl, #1703936	; 0x1a0000
   14af8:	ldmdbvs	fp, {r2, r3, r5, ip, lr, pc}
   14afc:	mvnsle	r2, r0, lsl #22
   14b00:	ldrbtmi	r4, [fp], #-2938	; 0xfffff486
   14b04:	blcs	2ef78 <mbtowc@plt+0x2d060>
   14b08:	sbcshi	pc, pc, r0, asr #32
   14b0c:	ldrbtmi	r4, [sl], #-2680	; 0xfffff588
   14b10:			; <UNDEFINED> instruction: 0x2c096954
   14b14:	bmi	1e0bc10 <mbtowc@plt+0x1e09cf8>
   14b18:	ldmibvs	r0, {r1, r3, r4, r5, r6, sl, lr}
   14b1c:	stcle	8, cr2, [sl, #-0]
   14b20:	ldrbtmi	r4, [sl], #-2677	; 0xfffff58b
   14b24:			; <UNDEFINED> instruction: 0xf8523218
   14b28:	adcsmi	r1, r9, #4, 30
   14b2c:	sbchi	pc, pc, r0
   14b30:	addsmi	r3, r8, #67108864	; 0x4000000
   14b34:	strcc	sp, [r1], #-503	; 0xfffffe09
   14b38:	ldrbtmi	r4, [fp], #-2928	; 0xfffff490
   14b3c:	blt	1e2d0b4 <mbtowc@plt+0x1e2b19c>
   14b40:	blls	181548 <mbtowc@plt+0x17f630>
   14b44:	stmdbmi	lr!, {r0, r1, r3, r5, r7, r8, fp, ip, sp, pc}^
   14b48:			; <UNDEFINED> instruction: 0xf7ed4479
   14b4c:			; <UNDEFINED> instruction: 0xb198e8fc
   14b50:	and	r6, r0, r0, lsl #16
   14b54:	bmi	1aeeebc <mbtowc@plt+0x1aecfa4>
   14b58:	blmi	1865d48 <mbtowc@plt+0x1863e30>
   14b5c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14b60:	subsmi	r9, sl, fp, lsl #22
   14b64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   14b68:	adcshi	pc, r3, r0, asr #32
   14b6c:	pop	{r0, r2, r3, ip, sp, pc}
   14b70:	stmdbmi	r5!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   14b74:			; <UNDEFINED> instruction: 0xe7e84479
   14b78:	ldrbtmi	r4, [fp], #-2916	; 0xfffff49c
   14b7c:	blcs	26f1f0 <mbtowc@plt+0x26d2d8>
   14b80:	bmi	190bf2c <mbtowc@plt+0x190a014>
   14b84:	cfldrdne	mvd4, [r9], {122}	; 0x7a
   14b88:	bl	ad1d4 <mbtowc@plt+0xab2bc>
   14b8c:	bicsvs	r0, pc, r3, lsl #7
   14b90:			; <UNDEFINED> instruction: 0xf7ede7e1
   14b94:			; <UNDEFINED> instruction: 0x2001e9b0
   14b98:	ldm	r6!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14b9c:	ldrsblt	pc, [r4, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
   14ba0:	blmi	1765f94 <mbtowc@plt+0x176407c>
   14ba4:	movwls	r4, #29819	; 0x747b
   14ba8:	ldrbtmi	r4, [fp], #-2908	; 0xfffff4a4
   14bac:	and	r9, r2, r9, lsl #6
   14bb0:	mulcc	r0, r9, r8
   14bb4:			; <UNDEFINED> instruction: 0xf7ecb9eb
   14bb8:			; <UNDEFINED> instruction: 0x4604efd6
   14bbc:	rsbsle	r2, sl, r0, lsl #16
   14bc0:	ldrdls	pc, [r0], -r4
   14bc4:	svceq	0x0000f1b9
   14bc8:	stmiavs	r5!, {r0, r2, r4, r5, r6, r7, ip, lr, pc}^
   14bcc:	rscsle	r2, r2, r0, lsl #26
   14bd0:			; <UNDEFINED> instruction: 0x46284659
   14bd4:	svc	0x00d8f7ec
   14bd8:	stmdacs	r0, {r7, r9, sl, lr}
   14bdc:	ldmdbmi	r0, {r3, r5, r6, r7, ip, lr, pc}^
   14be0:			; <UNDEFINED> instruction: 0x46284479
   14be4:	svc	0x00d0f7ec
   14be8:	mvnle	r2, r0, lsl #16
   14bec:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   14bf0:	stmiavs	r6!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   14bf4:	adcslt	fp, r6, #483328	; 0x76000
   14bf8:	ldrcs	pc, [r7, #1607]!	; 0x647
   14bfc:			; <UNDEFINED> instruction: 0xf506fb05
   14c00:	strbeq	pc, [r6, #965]	; 0x3c5	; <UNPREDICTABLE>
   14c04:			; <UNDEFINED> instruction: 0xf8539b07
   14c08:			; <UNDEFINED> instruction: 0xf8533028
   14c0c:			; <UNDEFINED> instruction: 0xb12b3025
   14c10:	addsmi	r6, r6, #1703936	; 0x1a0000
   14c14:	ldmdbvs	fp, {r0, r1, r2, r3, r6, r7, ip, lr, pc}
   14c18:	mvnsle	r2, r0, lsl #22
   14c1c:	strbmi	sl, [r8], -sl, lsl #18
   14c20:	stc2	7, cr15, [r2, #1016]!	; 0x3f8
   14c24:	biclt	r9, r8, r8
   14c28:	ldrdls	pc, [r8], -sp	; <UNPREDICTABLE>
   14c2c:	svceq	0x0000f1b9
   14c30:	andscs	sp, r4, sl, lsr #32
   14c34:	stmda	r2, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14c38:	bls	241980 <mbtowc@plt+0x23fa68>
   14c3c:			; <UNDEFINED> instruction: 0xf10960c2
   14c40:	strdvs	r3, [r2], #-47	; 0xffffffd1
   14c44:	bls	26cc64 <mbtowc@plt+0x26ad4c>
   14c48:	eorcs	pc, r8, r2, asr r8	; <UNPREDICTABLE>
   14c4c:	eorne	pc, r5, r2, asr r8	; <UNPREDICTABLE>
   14c50:	tstcs	r0, r1, lsl #2
   14c54:			; <UNDEFINED> instruction: 0xf8426081
   14c58:	str	r0, [ip, r5, lsr #32]!
   14c5c:			; <UNDEFINED> instruction: 0xf85a4b31
   14c60:	blmi	c5cc74 <mbtowc@plt+0xc5ad5c>
   14c64:	andeq	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   14c68:	movwls	r6, #10275	; 0x2823
   14c6c:	blls	2ba478 <mbtowc@plt+0x2b8560>
   14c70:	movwls	r3, #769	; 0x301
   14c74:	bmi	b6ecc8 <mbtowc@plt+0xb6cdb0>
   14c78:	tstcs	r1, sl, ror r4
   14c7c:			; <UNDEFINED> instruction: 0xf7ed6800
   14c80:	mulcs	r1, r8, r8
   14c84:	blx	1512c84 <mbtowc@plt+0x1510d6c>
   14c88:			; <UNDEFINED> instruction: 0xf7ec9808
   14c8c:	ldr	lr, [r2, r6, lsl #30]
   14c90:			; <UNDEFINED> instruction: 0xf85a4b24
   14c94:	bmi	920ca8 <mbtowc@plt+0x91ed90>
   14c98:	andeq	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   14c9c:	andls	r6, r1, #2228224	; 0x220000
   14ca0:	ldmdavs	fp, {r9, sl, ip, pc}
   14ca4:	ldrbtmi	r4, [sl], #-2594	; 0xfffff5de
   14ca8:	stmdavs	r0, {r0, r8, sp}
   14cac:	stm	r0, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14cb0:			; <UNDEFINED> instruction: 0xf7fe2001
   14cb4:			; <UNDEFINED> instruction: 0xf7edfa3c
   14cb8:	bmi	7cf138 <mbtowc@plt+0x7cd220>
   14cbc:	ldmdbvs	r3, {r1, r3, r4, r5, r6, sl, lr}
   14cc0:	tstvs	r3, r1, lsl #6
   14cc4:	andcs	lr, r0, sp, lsl #14
   14cc8:	andcs	lr, r0, r5, asr #14
   14ccc:	andcs	lr, r0, r3, asr #14
   14cd0:			; <UNDEFINED> instruction: 0xf7ece741
   14cd4:	svclt	0x0000ef36
   14cd8:	strdeq	fp, [r1], -r8
   14cdc:	strdeq	fp, [r1], -r4
   14ce0:	andeq	r0, r0, r4, lsr r2
   14ce4:	andeq	r0, r0, r4, asr #4
   14ce8:	andeq	fp, r1, r0, asr #23
   14cec:	andeq	fp, r1, r2, lsr #23
   14cf0:	muleq	r1, r6, fp
   14cf4:	andeq	fp, r1, ip, lsl #23
   14cf8:	andeq	fp, r1, r2, lsl #23
   14cfc:	andeq	fp, r1, sl, ror #22
   14d00:	andeq	r7, r0, r8, asr r1
   14d04:	andeq	fp, r1, r0, rrx
   14d08:	andeq	r7, r0, r0, lsr r1
   14d0c:	andeq	fp, r1, sl, lsr #22
   14d10:	andeq	fp, r1, r0, lsr #22
   14d14:	andeq	r6, r0, r4, lsr #24
   14d18:	andeq	fp, r1, r0, lsl #22
   14d1c:	strdeq	fp, [r1], -sl
   14d20:	ldrdeq	r6, [r0], -r0
   14d24:	andeq	r0, r0, r0, ror #4
   14d28:	andeq	r0, r0, r8, asr #5
   14d2c:	andeq	r8, r0, r8, asr #13
   14d30:	andeq	r8, r0, lr, asr #13
   14d34:	andeq	fp, r1, r8, ror #19
   14d38:	svcmi	0x00f0e92d
   14d3c:			; <UNDEFINED> instruction: 0x4604b0b1
   14d40:	andls	r4, r5, #15728640	; 0xf00000
   14d44:	strthi	pc, [r0], #2271	; 0x8df
   14d48:			; <UNDEFINED> instruction: 0xf8df44f8
   14d4c:	ldrbtmi	r2, [sl], #-1184	; 0xfffffb60
   14d50:	ldrcc	pc, [ip], #2271	; 0x8df
   14d54:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   14d58:			; <UNDEFINED> instruction: 0xf04f932f
   14d5c:			; <UNDEFINED> instruction: 0xf8df0300
   14d60:	ldrbtmi	r3, [fp], #-1172	; 0xfffffb6c
   14d64:	cmplt	fp, #1769472	; 0x1b0000
   14d68:	strcc	pc, [ip], #2271	; 0x8df
   14d6c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   14d70:	blcs	2ede4 <mbtowc@plt+0x2cecc>
   14d74:	andshi	pc, r6, #0
   14d78:	strcc	pc, [r0], #2271	; 0x8df
   14d7c:			; <UNDEFINED> instruction: 0xf8d3447b
   14d80:	blcs	21098 <mbtowc@plt+0x1f180>
   14d84:			; <UNDEFINED> instruction: 0xf647d060
   14d88:	blx	1d06e <mbtowc@plt+0x1b156>
   14d8c:	vaddl.u8	<illegal reg q15.5>, d0, d4
   14d90:	blls	1550b0 <mbtowc@plt+0x153198>
   14d94:			; <UNDEFINED> instruction: 0xf0402b00
   14d98:	lfmne	f0, 1, [fp], #44	; 0x2c
   14d9c:	strbtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   14da0:			; <UNDEFINED> instruction: 0xf852447a
   14da4:			; <UNDEFINED> instruction: 0xf8533023
   14da8:	stccs	0, cr5, [r0, #-128]	; 0xffffff80
   14dac:	andhi	pc, r0, #0
   14db0:	adcmi	r6, r3, #2818048	; 0x2b0000
   14db4:	msrhi	CPSR_fsx, r0
   14db8:	vstrcs.16	s12, [r0, #-90]	; 0xffffffa6	; <UNPREDICTABLE>
   14dbc:	ldrsh	sp, [r7, #24]!
   14dc0:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   14dc4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   14dc8:	blcs	2ee3c <mbtowc@plt+0x2cf24>
   14dcc:			; <UNDEFINED> instruction: 0xf04fbf14
   14dd0:			; <UNDEFINED> instruction: 0xf04f0b04
   14dd4:			; <UNDEFINED> instruction: 0xf8df0b02
   14dd8:	ldrbtmi	r6, [lr], #-1068	; 0xfffffbd4
   14ddc:			; <UNDEFINED> instruction: 0xf04f2500
   14de0:			; <UNDEFINED> instruction: 0xf04f0a04
   14de4:	ldrbmi	r0, [r1], -r0, lsl #19
   14de8:			; <UNDEFINED> instruction: 0xf7ec4648
   14dec:			; <UNDEFINED> instruction: 0xf846edfc
   14df0:	tstlt	r8, r4, lsl #22
   14df4:	strmi	r3, [fp, #1281]!	; 0x501
   14df8:			; <UNDEFINED> instruction: 0xe7b5d1f5
   14dfc:	strcc	pc, [r8], #-2271	; 0xfffff721
   14e00:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   14e04:			; <UNDEFINED> instruction: 0xf8df6818
   14e08:			; <UNDEFINED> instruction: 0xf8583404
   14e0c:	ldmdavs	fp, {r0, r1, ip, sp}
   14e10:	svceq	0x0001f015
   14e14:	bmi	fffc9264 <mbtowc@plt+0xfffc734c>
   14e18:	cfstrscs	mvf4, [r1, #-488]	; 0xfffffe18
   14e1c:	ldmibmi	sp!, {r0, r4, r8, sl, fp, ip, lr, pc}^
   14e20:	tstls	r2, r9, ror r4
   14e24:	vst1.8	{d25-d28}, [pc], r1
   14e28:	andls	r6, r0, #128, 4
   14e2c:	ldrbtmi	r4, [sl], #-2810	; 0xfffff506
   14e30:			; <UNDEFINED> instruction: 0xf7ec2101
   14e34:			; <UNDEFINED> instruction: 0x2001efbe
   14e38:			; <UNDEFINED> instruction: 0xf979f7fe
   14e3c:	ldrbtmi	r4, [sl], #-2807	; 0xfffff509
   14e40:	ldmibmi	r7!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   14e44:			; <UNDEFINED> instruction: 0xe7ec4479
   14e48:	eorscs	r9, ip, #12, 6	; 0x30000000
   14e4c:	movwls	r9, #57869	; 0xe20d
   14e50:	ldrbtmi	r4, [fp], #-3060	; 0xfffff40c
   14e54:	vhsub.s8	d18, d8, d2
   14e58:	vaddw.s8	q11, q8, d16
   14e5c:	ldmmi	r2!, {r0, r8}^
   14e60:			; <UNDEFINED> instruction: 0xf7ec4478
   14e64:			; <UNDEFINED> instruction: 0x4606efbe
   14e68:	stmdacs	r0, {r1, r2, ip, pc}
   14e6c:	adcshi	pc, r9, r0
   14e70:			; <UNDEFINED> instruction: 0xf8584bee
   14e74:	movwls	r3, #28675	; 0x7003
   14e78:	blge	aef88 <mbtowc@plt+0xad070>
   14e7c:	stmdals	sp, {r1, r2, r3, r8, fp, ip, pc}
   14e80:	andeq	lr, r3, r3, lsl #17
   14e84:	movwls	sl, #6924	; 0x1b0c
   14e88:			; <UNDEFINED> instruction: 0xf8584be9
   14e8c:	movwls	r3, #3
   14e90:	movwcs	r6, #2069	; 0x815
   14e94:	tstcs	r4, r7, lsl #20
   14e98:			; <UNDEFINED> instruction: 0x47a84630
   14e9c:	stmdbls	ip, {r4, r5, r6, r8, fp, ip, sp, pc}
   14ea0:			; <UNDEFINED> instruction: 0xf0002900
   14ea4:			; <UNDEFINED> instruction: 0xf8df809a
   14ea8:	ldrbtmi	sl, [sl], #908	; 0x38c
   14eac:	ldrbtmi	r4, [fp], #-3042	; 0xfffff41e
   14eb0:	blmi	ff8b9adc <mbtowc@plt+0xff8b7bc4>
   14eb4:	movwls	r4, #33915	; 0x847b
   14eb8:	ands	r4, fp, r3, lsr #13
   14ebc:	stmdavs	r3, {r1, r2, fp, ip, pc}^
   14ec0:			; <UNDEFINED> instruction: 0x4798691b
   14ec4:			; <UNDEFINED> instruction: 0xf04fe08d
   14ec8:	ands	r0, fp, r2, lsl #18
   14ecc:	ldmdavs	fp, {r2, r3, r8, r9, fp, ip, pc}
   14ed0:	blls	239adc <mbtowc@plt+0x237bc4>
   14ed4:	orrcs	r9, r0, #0, 6
   14ed8:	ldrmi	r2, [r9], -r1, lsl #4
   14edc:			; <UNDEFINED> instruction: 0xf7eda80f
   14ee0:			; <UNDEFINED> instruction: 0xf89de816
   14ee4:	blcs	20fdc <mbtowc@plt+0x1f0c4>
   14ee8:	blls	349404 <mbtowc@plt+0x3474ec>
   14eec:	tstls	ip, r9, lsl r9
   14ef0:	rsbsle	r2, r1, r0, lsl #18
   14ef4:	blcs	1af128 <mbtowc@plt+0x1ad210>
   14ef8:	blcs	489294 <mbtowc@plt+0x48737c>
   14efc:			; <UNDEFINED> instruction: 0xf04fbf08
   14f00:	mvnsle	r0, r3, lsl #18
   14f04:			; <UNDEFINED> instruction: 0xf64768cd
   14f08:	blx	19e9ee <mbtowc@plt+0x19cad6>
   14f0c:	vrsubhn.i16	d31, q3, <illegal reg q2.5>
   14f10:			; <UNDEFINED> instruction: 0xf85a06c6
   14f14:			; <UNDEFINED> instruction: 0xf8533029
   14f18:			; <UNDEFINED> instruction: 0xb12b3026
   14f1c:	addsmi	r6, r5, #1703936	; 0x1a0000
   14f20:	ldmdbvs	fp, {r0, r1, r5, r6, r7, ip, lr, pc}
   14f24:	mvnsle	r2, r0, lsl #22
   14f28:			; <UNDEFINED> instruction: 0xf7ec6808
   14f2c:			; <UNDEFINED> instruction: 0x4603ef72
   14f30:	sbcle	r2, fp, r0, lsl #16
   14f34:	stccs	8, cr6, [r0], {28}
   14f38:	stmdavc	r3!, {r3, r6, r7, ip, lr, pc}
   14f3c:	sbcle	r2, r5, r0, lsl #22
   14f40:	strtmi	sl, [r0], -fp, lsl #18
   14f44:	ldc2	7, cr15, [r0], {254}	; 0xfe
   14f48:	movslt	r9, r7
   14f4c:	cmplt	r4, #2816	; 0xb00
   14f50:			; <UNDEFINED> instruction: 0xf7ec2014
   14f54:	cmplt	r0, #116, 28	; 0x740
   14f58:	sbcvs	r9, r2, r7, lsl #20
   14f5c:	andvs	r6, r5, r4, asr #32
   14f60:			; <UNDEFINED> instruction: 0xf8529a09
   14f64:			; <UNDEFINED> instruction: 0xf8522029
   14f68:	tstvs	r1, r6, lsr #32
   14f6c:	addvs	r2, r1, r0, lsl #2
   14f70:	eoreq	pc, r6, r2, asr #16
   14f74:	stcge	7, cr14, [pc], {185}	; 0xb9
   14f78:	strtmi	lr, [r3], r2, ror #15
   14f7c:			; <UNDEFINED> instruction: 0xf8584ba3
   14f80:	bmi	fe860f94 <mbtowc@plt+0xfe85f07c>
   14f84:	andmi	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   14f88:	bmi	feb6effc <mbtowc@plt+0xfeb6d0e4>
   14f8c:	tstcs	r1, sl, ror r4
   14f90:			; <UNDEFINED> instruction: 0xf7ec6820
   14f94:	andcs	lr, r1, #14, 30	; 0x38
   14f98:	ldrbmi	r6, [r8], -r1, lsr #16
   14f9c:			; <UNDEFINED> instruction: 0xf860f7ff
   14fa0:			; <UNDEFINED> instruction: 0xf7fe2001
   14fa4:	stmdals	r7, {r2, r6, r7, fp, ip, sp, lr, pc}
   14fa8:	ldcl	7, cr15, [r6, #-944]!	; 0xfffffc50
   14fac:	blmi	fe60ee28 <mbtowc@plt+0xfe60cf10>
   14fb0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   14fb4:			; <UNDEFINED> instruction: 0xf8584a94
   14fb8:	ldmdavs	fp, {r1, lr}
   14fbc:	ldrbtmi	r4, [sl], #-2721	; 0xfffff55f
   14fc0:	stmdavs	r0!, {r0, r8, sp}
   14fc4:	cdp	7, 15, cr15, cr4, cr12, {7}
   14fc8:	stmdavs	r1!, {r0, r9, sp}
   14fcc:			; <UNDEFINED> instruction: 0xf7ff9807
   14fd0:	andcs	pc, r1, r7, asr #16
   14fd4:			; <UNDEFINED> instruction: 0xf8abf7fe
   14fd8:	stmdals	r6, {r2, r3, r4, r6, r9, sl, lr}
   14fdc:	ldmdbvs	fp, {r0, r1, r6, fp, sp, lr}
   14fe0:	bmi	fe666e48 <mbtowc@plt+0xfe664f30>
   14fe4:			; <UNDEFINED> instruction: 0xf8d2447a
   14fe8:	movwcc	r3, #4292	; 0x10c4
   14fec:	sbccc	pc, r4, r2, asr #17
   14ff0:	adcscs	pc, r7, r7, asr #12
   14ff4:			; <UNDEFINED> instruction: 0xf004fb00
   14ff8:	sbceq	pc, r6, r0, asr #7
   14ffc:	blcs	3bc18 <mbtowc@plt+0x39d00>
   15000:	sbcshi	pc, r6, r0, asr #32
   15004:			; <UNDEFINED> instruction: 0xf8584b7c
   15008:	ldmdavs	fp, {r0, r1, ip, sp}
   1500c:			; <UNDEFINED> instruction: 0xf47f2b00
   15010:	sbc	sl, sp, r4, asr #29
   15014:	bllt	2ef2c8 <mbtowc@plt+0x2ed3b0>
   15018:			; <UNDEFINED> instruction: 0xf8584b8c
   1501c:	ldmdavs	fp, {r0, r1, ip, sp}
   15020:	movwcs	fp, #307	; 0x133
   15024:			; <UNDEFINED> instruction: 0x4621463a
   15028:	stc2l	7, cr15, [r2, #-1020]	; 0xfffffc04
   1502c:	stmdblt	r0!, {r1, r2, r9, sl, lr}^
   15030:	ldrbtmi	r4, [lr], #-3719	; 0xfffff179
   15034:	strls	r3, [r1], #-1604	; 0xfffff9bc
   15038:	ldrbtmi	r4, [fp], #-2950	; 0xfffff47a
   1503c:	orrcs	r9, r0, #0, 6
   15040:	ldrmi	r2, [r9], -r1, lsl #4
   15044:			; <UNDEFINED> instruction: 0xf7ec4630
   15048:	stmiavs	fp!, {r1, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   1504c:			; <UNDEFINED> instruction: 0x4630b933
   15050:	cdp	7, 4, cr15, cr2, cr12, {7}
   15054:	ldmdblt	r8, {r0, r1, r9, sl, lr}
   15058:	adcvs	r2, fp, r1, lsl #6
   1505c:	eors	r6, r3, r8, ror #17
   15060:	strtmi	r6, [r3], #-2156	; 0xfffff794
   15064:	stmdbeq	r2, {r0, r1, r8, ip, sp, lr, pc}
   15068:			; <UNDEFINED> instruction: 0x46201cdc
   1506c:	stcl	7, cr15, [r6, #944]!	; 0x3b0
   15070:	lsllt	r4, r7, #12
   15074:	movwls	r6, #10475	; 0x28eb
   15078:	blmi	1dfa884 <mbtowc@plt+0x1df896c>
   1507c:	movwls	r4, #1147	; 0x47b
   15080:	mvnscc	pc, #79	; 0x4f
   15084:	strtmi	r2, [r1], -r1, lsl #4
   15088:	svc	0x0040f7ec
   1508c:			; <UNDEFINED> instruction: 0xf7ec68e8
   15090:	rscvs	lr, pc, r4, lsl #26
   15094:	andls	pc, r4, r5, asr #17
   15098:	adcvs	r2, fp, r1, lsl #6
   1509c:	blmi	170f01c <mbtowc@plt+0x170d104>
   150a0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   150a4:			; <UNDEFINED> instruction: 0xf8584a58
   150a8:	stmiavs	sl!, {r1}^
   150ac:	strls	r9, [r1], -r2, lsl #4
   150b0:	ldmdavs	fp, {sl, ip, pc}
   150b4:	ldrbtmi	r4, [sl], #-2665	; 0xfffff597
   150b8:	stmdavs	r0, {r0, r8, sp}
   150bc:	cdp	7, 7, cr15, cr8, cr12, {7}
   150c0:			; <UNDEFINED> instruction: 0xf7fe2001
   150c4:	ldmvs	r8, {r2, r4, r5, fp, ip, sp, lr, pc}^
   150c8:	ldrbtmi	r4, [sl], #-2661	; 0xfffff59b
   150cc:	ldmpl	r3, {r3, r6, r8, r9, fp, lr}^
   150d0:	blls	bef140 <mbtowc@plt+0xbed228>
   150d4:			; <UNDEFINED> instruction: 0xf04f405a
   150d8:			; <UNDEFINED> instruction: 0xf0400300
   150dc:	eorslt	r8, r1, r3, lsl #1
   150e0:	svchi	0x00f0e8bd
   150e4:	ldrtmi	r2, [sl], -r1, lsl #6
   150e8:			; <UNDEFINED> instruction: 0xf7ff4621
   150ec:	strmi	pc, [r6], -r1, ror #25
   150f0:	rsbsle	r2, r2, r0, lsl #16
   150f4:	blcs	33108 <mbtowc@plt+0x311f0>
   150f8:	andscs	sp, r4, pc, rrx
   150fc:	ldc	7, cr15, [lr, #944]	; 0x3b0
   15100:	movtlt	r4, #34433	; 0x8681
   15104:	ldrtmi	sl, [r0], -sp, lsl #18
   15108:	blx	bd310a <mbtowc@plt+0xbd11f2>
   1510c:	eorsle	r2, r4, r0, lsl #16
   15110:	andeq	pc, ip, r9, asr #17
   15114:			; <UNDEFINED> instruction: 0xf8c99b0d
   15118:			; <UNDEFINED> instruction: 0xf8c93004
   1511c:	blmi	1465124 <mbtowc@plt+0x146320c>
   15120:			; <UNDEFINED> instruction: 0xf853447b
   15124:	ldmdbpl	sl, {r0, r1, r2, r5, ip, sp}^
   15128:	andscs	pc, r0, r9, asr #17
   1512c:			; <UNDEFINED> instruction: 0xf8c92200
   15130:			; <UNDEFINED> instruction: 0xf8432008
   15134:	strb	r9, [r7, r5]
   15138:	ldrbtmi	r4, [r8], #-2123	; 0xfffff7b5
   1513c:	strbeq	pc, [r4, #-256]	; 0xffffff00	; <UNPREDICTABLE>
   15140:	blmi	12ba14c <mbtowc@plt+0x12b8234>
   15144:	movwls	r4, #1147	; 0x47b
   15148:	andcs	r2, r1, #128, 6
   1514c:			; <UNDEFINED> instruction: 0x46284619
   15150:	cdp	7, 13, cr15, cr12, cr12, {7}
   15154:	ldr	r4, [r7, r8, lsr #12]!
   15158:			; <UNDEFINED> instruction: 0xf8584b2c
   1515c:	bmi	aa1170 <mbtowc@plt+0xa9f258>
   15160:	andeq	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   15164:	ldmdavs	fp, {sl, ip, pc}
   15168:	ldrbtmi	r4, [sl], #-2625	; 0xfffff5bf
   1516c:	stmdavs	r0, {r0, r8, sp}
   15170:	cdp	7, 1, cr15, cr14, cr12, {7}
   15174:			; <UNDEFINED> instruction: 0xf7fd2001
   15178:	blmi	9550e8 <mbtowc@plt+0x9531d0>
   1517c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   15180:			; <UNDEFINED> instruction: 0xf8584a21
   15184:	ldmdavs	fp, {r1, lr}
   15188:	ldrbtmi	r4, [sl], #-2618	; 0xfffff5c6
   1518c:	stmdavs	r0!, {r0, r8, sp}
   15190:	cdp	7, 0, cr15, cr14, cr12, {7}
   15194:	stmdavs	r1!, {r0, r9, sp}
   15198:			; <UNDEFINED> instruction: 0xf7fe4630
   1519c:	andcs	pc, r1, r1, ror #30
   151a0:			; <UNDEFINED> instruction: 0xffc5f7fd
   151a4:	adcscs	pc, r7, r7, asr #12
   151a8:			; <UNDEFINED> instruction: 0xf004fb00
   151ac:	sbceq	pc, r6, r0, asr #7
   151b0:	blmi	c553cc <mbtowc@plt+0xc534b4>
   151b4:			; <UNDEFINED> instruction: 0xf853447b
   151b8:			; <UNDEFINED> instruction: 0xf8533027
   151bc:	teqlt	r3, r0, lsr #32
   151c0:	adcmi	r6, r2, #1703936	; 0x1a0000
   151c4:	svcge	0x007ff43f
   151c8:	blcs	2f63c <mbtowc@plt+0x2d724>
   151cc:	blmi	8099b4 <mbtowc@plt+0x807a9c>
   151d0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   151d4:	blcs	2f248 <mbtowc@plt+0x2d330>
   151d8:	stfcsd	f5, [r0], {132}	; 0x84
   151dc:	stmdami	r7!, {r2, r3, r5, r7, r8, ip, lr, pc}
   151e0:			; <UNDEFINED> instruction: 0xe7714478
   151e4:	stc	7, cr15, [ip], #944	; 0x3b0
   151e8:	andeq	sl, r1, r0, ror lr
   151ec:	andeq	sl, r1, sl, ror #28
   151f0:	andeq	r0, r0, r4, lsr r2
   151f4:	andeq	fp, r1, r2, asr #18
   151f8:	muleq	r0, r8, r3
   151fc:	andeq	fp, r1, r8, lsr #18
   15200:	andeq	fp, r1, r4, lsl #18
   15204:	andeq	fp, r1, sl, asr #17
   15208:	andeq	r0, r0, r8, asr #5
   1520c:	andeq	r0, r0, r0, ror #4
   15210:	andeq	r6, r0, ip, lsr #19
   15214:	andeq	r8, r0, r8, lsl #11
   15218:	andeq	r8, r0, sl, lsl #11
   1521c:	andeq	r6, r0, r2, ror ip
   15220:	andeq	r8, r0, ip, ror #10
   15224:	andeq	r6, r0, lr, asr #28
   15228:	andeq	r8, r0, ip, lsl #11
   1522c:	andeq	r0, r0, r4, asr #6
   15230:	andeq	r0, r0, r8, lsr #8
   15234:	strdeq	fp, [r1], -sl
   15238:	strdeq	fp, [r1], -r6
   1523c:	andeq	r8, r0, r4, asr #10
   15240:	andeq	r8, r0, r0, ror r4
   15244:	andeq	r8, r0, lr, ror #8
   15248:	andeq	fp, r1, r0, asr #13
   1524c:	andeq	r0, r0, r4, asr #4
   15250:	andeq	fp, r1, r2, ror r6
   15254:	andeq	r5, r0, r2, asr ip
   15258:	andeq	r8, r0, r8, lsl r4
   1525c:	andeq	r8, r0, r6, lsr #7
   15260:	andeq	sl, r1, lr, ror #21
   15264:	andeq	fp, r1, r4, lsl #11
   15268:	andeq	fp, r1, sl, ror #10
   1526c:	andeq	r5, r0, r8, asr #22
   15270:	andeq	r8, r0, r2, lsr r3
   15274:	andeq	r8, r0, r2, asr #6
   15278:	strdeq	fp, [r1], -r0
   1527c:	andeq	r5, r0, r0, lsl #21
   15280:			; <UNDEFINED> instruction: 0x4605b430
   15284:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
   15288:	ldmpl	sl, {r0, r1, r3, r9, fp, lr}
   1528c:	stmdbmi	fp, {r1, r4, fp, sp, lr}
   15290:	ldmdavs	ip, {r0, r1, r3, r4, r6, fp, ip, lr}
   15294:	cmplt	r3, r3, lsl r8
   15298:	strtmi	r1, [r2], #-3155	; 0xfffff3ad
   1529c:	bne	ff526b04 <mbtowc@plt+0xff524bec>
   152a0:	stmdavc	r1, {r0, r8, r9, ip, sp}
   152a4:	mvnsle	r2, r0, lsl #18
   152a8:	ldclt	0, cr6, [r0], #-176	; 0xffffff50
   152ac:			; <UNDEFINED> instruction: 0x46104770
   152b0:	svclt	0x0000e7fa
   152b4:	andeq	sl, r1, r2, lsr r9
   152b8:	andeq	r0, r0, r0, asr #4
   152bc:	andeq	r0, r0, r0, asr r3
   152c0:	svcmi	0x00f0e92d
   152c4:	strmi	fp, [r7], -fp, asr #1
   152c8:	blmi	fe4e6cf0 <mbtowc@plt+0xfe4e4dd8>
   152cc:	movwls	r4, #29819	; 0x747b
   152d0:	ldrbtmi	r4, [sl], #-2706	; 0xfffff56e
   152d4:	ldmpl	r3, {r1, r4, r7, r8, r9, fp, lr}^
   152d8:	movtls	r6, #38939	; 0x981b
   152dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   152e0:	svclt	0x0014290a
   152e4:	stmdbeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   152e8:	ldmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   152ec:	ldrbtmi	r4, [fp], #-2957	; 0xfffff473
   152f0:	ldrdge	pc, [r8], #131	; 0x83
   152f4:	svceq	0x0000f1ba
   152f8:	blmi	fe30c7a0 <mbtowc@plt+0xfe30a888>
   152fc:			; <UNDEFINED> instruction: 0xf8d3447b
   15300:			; <UNDEFINED> instruction: 0xf1c110cc
   15304:	cdpne	14, 4, cr0, cr14, cr0, {0}
   15308:	andcs	r4, r0, lr, asr #8
   1530c:	ldrbmi	lr, [r9, #8]
   15310:	andcc	sp, r1, r9, lsl sp
   15314:			; <UNDEFINED> instruction: 0xf1ae3118
   15318:			; <UNDEFINED> instruction: 0x36180e18
   1531c:	andsle	r4, r5, r0, asr r5
   15320:	stmdbvs	fp, {r1, r2, r8, ip, pc}
   15324:	mvnsle	r4, r3, asr #10
   15328:	b	1bdcd18 <mbtowc@plt+0x1bdae00>
   1532c:			; <UNDEFINED> instruction: 0xf10e030e
   15330:	bl	31833c <mbtowc@plt+0x316424>
   15334:			; <UNDEFINED> instruction: 0xf8120b03
   15338:			; <UNDEFINED> instruction: 0xf8135f01
   1533c:	adcmi	r4, r5, #1, 30
   15340:	adcsmi	sp, r3, #1073741881	; 0x40000039
   15344:	blls	1c9b20 <mbtowc@plt+0x1c7c08>
   15348:	subs	r6, fp, sp, asr r9
   1534c:	bls	1e8130 <mbtowc@plt+0x1e6218>
   15350:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   15354:	cmnle	r3, r0, lsl #22
   15358:	svceq	0x000af1b8
   1535c:			; <UNDEFINED> instruction: 0xf1b8d06b
   15360:			; <UNDEFINED> instruction: 0xf0000f02
   15364:			; <UNDEFINED> instruction: 0xf8cd8097
   15368:	blmi	1c75380 <mbtowc@plt+0x1c73468>
   1536c:	movwls	r4, #1147	; 0x47b
   15370:	orrvc	pc, r0, #1325400064	; 0x4f000000
   15374:	ldrmi	r2, [r9], -r1, lsl #4
   15378:	strtmi	sl, [r0], -r9, lsl #24
   1537c:	stcl	7, cr15, [r6, #944]	; 0x3b0
   15380:	strtmi	r2, [r0], -r0, lsl #2
   15384:			; <UNDEFINED> instruction: 0xf9f0f7fe
   15388:	stmdacs	r0, {r0, r2, r9, sl, lr}
   1538c:	addshi	pc, r6, r0
   15390:	ldrbtmi	r4, [fp], #-2920	; 0xfffff498
   15394:	ldrdmi	pc, [r8], #131	; 0x83
   15398:	ldrsbcc	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
   1539c:	blle	665e14 <mbtowc@plt+0x663efc>
   153a0:	stmdami	r5!, {r6, r8, r9, ip, sp}^
   153a4:			; <UNDEFINED> instruction: 0xf8c04478
   153a8:	andscs	r3, r8, #208	; 0xd0
   153ac:			; <UNDEFINED> instruction: 0xf103fb02
   153b0:	ldrdeq	pc, [ip], #128	; 0x80
   153b4:			; <UNDEFINED> instruction: 0xf0002800
   153b8:			; <UNDEFINED> instruction: 0xf7ec8095
   153bc:	blmi	18102fc <mbtowc@plt+0x180e3e4>
   153c0:			; <UNDEFINED> instruction: 0xf8c3447b
   153c4:	blmi	17956fc <mbtowc@plt+0x17937e4>
   153c8:			; <UNDEFINED> instruction: 0xf8d3447b
   153cc:	blcs	21704 <mbtowc@plt+0x1f7ec>
   153d0:	addshi	pc, r0, r0
   153d4:	ldrbtmi	r4, [fp], #-2907	; 0xfffff4a5
   153d8:	ldrdcc	pc, [ip], #131	; 0x83
   153dc:	blx	5d846 <mbtowc@plt+0x5b92e>
   153e0:			; <UNDEFINED> instruction: 0xf8c13104
   153e4:	svccc	0x00018010
   153e8:	ldrtmi	r1, [r9], #3659	; 0xe4b
   153ec:	svccs	0x0001f817
   153f0:	svccs	0x0001f803
   153f4:	mvnsle	r4, pc, asr #10
   153f8:	blmi	14e2404 <mbtowc@plt+0x14e04ec>
   153fc:			; <UNDEFINED> instruction: 0xf8c3447b
   15400:	smlalbtvs	r4, sp, r8, r0
   15404:	ldrbtmi	r4, [sl], #-2641	; 0xfffff5af
   15408:	ldmpl	r3, {r0, r2, r6, r8, r9, fp, lr}^
   1540c:	blls	126f47c <mbtowc@plt+0x126d564>
   15410:			; <UNDEFINED> instruction: 0xf04f405a
   15414:	cmnle	ip, r0, lsl #6
   15418:	sublt	r4, fp, r8, lsr #12
   1541c:	svchi	0x00f0e8bd
   15420:	strbmi	r4, [r9], -r2, asr #12
   15424:			; <UNDEFINED> instruction: 0xf7ec4638
   15428:	stmdacs	r0, {r1, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   1542c:	stmdavs	r4, {r2, r4, r7, ip, lr, pc}
   15430:			; <UNDEFINED> instruction: 0xd1a52c00
   15434:	subscs	lr, fp, #144, 14	; 0x2400000
   15438:	eorcs	pc, r4, sp, lsl #17
   1543c:			; <UNDEFINED> instruction: 0xf10d23fd
   15440:	ldrtmi	r0, [r9], -r5, lsr #4
   15444:			; <UNDEFINED> instruction: 0xf7ec200a
   15448:	cmplt	r8, r4, lsl sp
   1544c:	strtmi	sl, [r0], -r9, lsl #24
   15450:	mcrr	7, 14, pc, r2, cr12	; <UNPREDICTABLE>
   15454:	ldrbtmi	r4, [sl], #-2622	; 0xfffff5c2
   15458:	orrvc	pc, r0, r0, asr #11
   1545c:			; <UNDEFINED> instruction: 0xf7ec4420
   15460:	str	lr, [sp, r6, ror #24]
   15464:	ldrbtmi	r4, [ip], #-3131	; 0xfffff3c5
   15468:			; <UNDEFINED> instruction: 0xf8cdcc0f
   1546c:			; <UNDEFINED> instruction: 0xf8cd0025
   15470:			; <UNDEFINED> instruction: 0xf8cd1029
   15474:			; <UNDEFINED> instruction: 0xf8cd202d
   15478:	stcgt	0, cr3, [r3], {49}	; 0x31
   1547c:	eorseq	pc, r5, sp, asr #17
   15480:	eorsne	pc, r9, sp, asr #17
   15484:	stmiavc	r3!, {r1, r5, fp, pc}
   15488:	eorscs	pc, sp, sp, lsr #17
   1548c:	eorscc	pc, pc, sp, lsl #17
   15490:	ldrb	sl, [r5, -r9, lsl #24]!
   15494:	movwls	r7, #18683	; 0x48fb
   15498:	movwls	r7, #14523	; 0x38bb
   1549c:	movwls	r7, #10363	; 0x287b
   154a0:	movwls	r7, #6203	; 0x183b
   154a4:	ldrbtmi	r4, [fp], #-2860	; 0xfffff4d4
   154a8:	vst2.8	{d25-d28}, [pc], r0
   154ac:	andcs	r7, r1, #128, 6
   154b0:	stcge	6, cr4, [r9], {25}
   154b4:			; <UNDEFINED> instruction: 0xf7ec4620
   154b8:	strb	lr, [r1, -sl, lsr #26]!
   154bc:	stmdbls	r7, {r0, r1, r2, r5, r8, r9, fp, lr}
   154c0:	bmi	9eb7f4 <mbtowc@plt+0x9e98dc>
   154c4:	ldmdavs	fp, {r0, r2, r3, r7, fp, ip, lr}
   154c8:	ldrbtmi	r4, [sl], #-2598	; 0xfffff5da
   154cc:	stmdavs	r8!, {r0, r8, sp}
   154d0:	stcl	7, cr15, [lr], #-944	; 0xfffffc50
   154d4:	stmdavs	r9!, {r0, r9, sp}
   154d8:			; <UNDEFINED> instruction: 0xf7fe4620
   154dc:	andcs	pc, r1, r1, asr #27
   154e0:	mcr2	7, 1, pc, cr5, cr13, {7}	; <UNPREDICTABLE>
   154e4:			; <UNDEFINED> instruction: 0xf7ec4608
   154e8:	blmi	810398 <mbtowc@plt+0x80e480>
   154ec:			; <UNDEFINED> instruction: 0xf8c3447b
   154f0:	strb	r0, [r8, -ip, asr #1]!
   154f4:	stmdbls	r7, {r0, r3, r4, r8, r9, fp, lr}
   154f8:	bmi	66b82c <mbtowc@plt+0x669914>
   154fc:	ldmdavs	fp, {r3, r7, fp, ip, lr}
   15500:	ldrbtmi	r4, [sl], #-2586	; 0xfffff5e6
   15504:	stmdavs	r0, {r0, r8, sp}
   15508:	mrrc	7, 14, pc, r2, cr12	; <UNPREDICTABLE>
   1550c:			; <UNDEFINED> instruction: 0xf7fd2001
   15510:			; <UNDEFINED> instruction: 0xf7ecfe0e
   15514:	svclt	0x0000eb16
   15518:	andeq	sl, r1, ip, ror #17
   1551c:	andeq	sl, r1, r6, ror #17
   15520:	andeq	r0, r0, r4, lsr r2
   15524:			; <UNDEFINED> instruction: 0x0001b3b6
   15528:	andeq	fp, r1, r8, lsr #7
   1552c:	andeq	r0, r0, r8, ror #7
   15530:			; <UNDEFINED> instruction: 0x000081b4
   15534:	andeq	fp, r1, r2, lsl r3
   15538:	andeq	fp, r1, r0, lsl #6
   1553c:	andeq	fp, r1, r4, ror #5
   15540:	ldrdeq	fp, [r1], -ip
   15544:	andeq	fp, r1, lr, asr #5
   15548:	andeq	fp, r1, r8, lsr #5
   1554c:			; <UNDEFINED> instruction: 0x0001a7b2
   15550:	strheq	r9, [r0], -r2
   15554:	muleq	r0, r2, r0
   15558:	andeq	r8, r0, lr, rrx
   1555c:	andeq	r0, r0, r0, ror #4
   15560:	andeq	r0, r0, r8, asr #5
   15564:	andeq	r8, r0, lr, rrx
   15568:			; <UNDEFINED> instruction: 0x0001b1b8
   1556c:	andeq	r8, r0, r6, asr r0
   15570:	ldrbtmi	r4, [fp], #-2872	; 0xfffff4c8
   15574:	ldmpl	sl, {r3, r4, r5, r9, fp, lr}
   15578:	ldmdapl	r8, {r3, r4, r5, r8, fp, lr}^
   1557c:	ldmdapl	r9, {r3, r4, r5, r8, fp, lr}^
   15580:	stmdavs	r9, {fp, sp, lr}
   15584:	svclt	0x00144301
   15588:	tstcs	r0, r1, lsl #2
   1558c:	bmi	d6d5d8 <mbtowc@plt+0xd6b6c0>
   15590:			; <UNDEFINED> instruction: 0xf04f589a
   15594:			; <UNDEFINED> instruction: 0x601131ff
   15598:	ldmpl	r9, {r0, r1, r4, r5, r9, fp, lr}
   1559c:	andvs	r2, sl, r0, lsl #4
   155a0:	ldmdapl	r9, {r1, r4, r5, r8, fp, lr}^
   155a4:	bmi	cad5d4 <mbtowc@plt+0xcab6bc>
   155a8:			; <UNDEFINED> instruction: 0x2107589a
   155ac:	bmi	c6d5f8 <mbtowc@plt+0xc6b6e0>
   155b0:			; <UNDEFINED> instruction: 0x2106589a
   155b4:	bmi	c2d600 <mbtowc@plt+0xc2b6e8>
   155b8:			; <UNDEFINED> instruction: 0x2102589a
   155bc:	bmi	bed608 <mbtowc@plt+0xbeb6f0>
   155c0:	ldmdavs	r2, {r1, r3, r4, r7, fp, ip, lr}
   155c4:	bmi	bc1a34 <mbtowc@plt+0xbbfb1c>
   155c8:			; <UNDEFINED> instruction: 0x2105589a
   155cc:	bmi	b6d618 <mbtowc@plt+0xb6b700>
   155d0:	andcs	r5, r4, #10027008	; 0x990000
   155d4:	stmdbmi	ip!, {r1, r3, sp, lr}
   155d8:	andvs	r5, sl, r9, asr r8
   155dc:	ldmdapl	r9, {r0, r1, r3, r5, r8, fp, lr}^
   155e0:	stmdbmi	fp!, {r1, r3, sp, lr}
   155e4:	andcs	r5, r3, r9, asr r8
   155e8:	stmdbmi	sl!, {r3, sp, lr}
   155ec:	andvs	r5, sl, r9, asr r8
   155f0:	ldmpl	sl, {r0, r3, r5, r9, fp, lr}
   155f4:	mvnslt	r6, r2, lsl r8
   155f8:	ldmpl	sl, {r3, r5, r9, fp, lr}
   155fc:	andsvs	r2, r1, r4, lsl #2
   15600:	ldmpl	sl, {r0, r1, r2, r5, r9, fp, lr}
   15604:	andsvs	r2, r1, r7, lsl #2
   15608:	ldmpl	sl, {r1, r2, r5, r9, fp, lr}
   1560c:	andsvs	r2, r1, r3, lsl #2
   15610:	ldmpl	r9, {r0, r2, r5, r9, fp, lr}
   15614:	andvs	r2, sl, r4, lsl #4
   15618:	ldmdapl	r9, {r2, r5, r8, fp, lr}^
   1561c:	bmi	92d64c <mbtowc@plt+0x92b734>
   15620:			; <UNDEFINED> instruction: 0x2109589a
   15624:	bmi	8ed670 <mbtowc@plt+0x8eb758>
   15628:	ldmdavs	r2, {r1, r3, r4, r7, fp, ip, lr}
   1562c:	bmi	8c1a9c <mbtowc@plt+0x8bfb84>
   15630:	andscs	r5, r0, #10158080	; 0x9b0000
   15634:			; <UNDEFINED> instruction: 0x4770601a
   15638:	ldmpl	sl, {r5, r9, fp, lr}
   1563c:			; <UNDEFINED> instruction: 0xb1226812
   15640:	ldmpl	sl, {r1, r2, r4, r9, fp, lr}
   15644:	andsvs	r2, r1, r6, lsl #2
   15648:	bmi	54f5b8 <mbtowc@plt+0x54d6a0>
   1564c:			; <UNDEFINED> instruction: 0x2108589a
   15650:	bfi	r6, r1, #0, #22
   15654:	andeq	sl, r1, r6, asr #12
   15658:	andeq	r0, r0, r4, lsr #5
   1565c:	andeq	r0, r0, ip, ror #7
   15660:	andeq	r0, r0, r8, lsr r2
   15664:			; <UNDEFINED> instruction: 0x000003b4
   15668:	andeq	r0, r0, r4, lsr r3
   1566c:	andeq	r0, r0, r0, lsl #4
   15670:	ldrdeq	r0, [r0], -ip
   15674:	andeq	r0, r0, r8, lsr #4
   15678:			; <UNDEFINED> instruction: 0x000003b8
   1567c:	andeq	r0, r0, ip, lsl #7
   15680:	andeq	r0, r0, r4, lsl #8
   15684:	andeq	r0, r0, r0, lsr r3
   15688:	andeq	r0, r0, r0, lsr #6
   1568c:	andeq	r0, r0, r0, ror #5
   15690:	andeq	r0, r0, r4, lsl #5
   15694:	andeq	r0, r0, ip, lsl #6
   15698:	andeq	r0, r0, r0, lsl #7
   1569c:	andeq	r0, r0, r4, ror #6
   156a0:	andeq	r0, r0, r8, asr #7
   156a4:	andeq	r0, r0, r8, lsl r2
   156a8:	andeq	r0, r0, ip, ror r3
   156ac:	andeq	r0, r0, r4, ror #3
   156b0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   156b4:	andeq	r0, r0, r8, lsr #6
   156b8:	strdeq	r0, [r0], -r8
   156bc:	strdeq	r0, [r0], -r8
   156c0:	addlt	fp, r4, r0, lsl r5
   156c4:	ldrbtmi	r4, [sl], #-2660	; 0xfffff59c
   156c8:	ldcle	8, cr2, [r9], #-368	; 0xfffffe90
   156cc:	vmlal.s8	q9, d0, d0
   156d0:	ldmdacs	ip, {r3, r7, pc}^
   156d4:	addhi	pc, r5, r0, lsl #4
   156d8:			; <UNDEFINED> instruction: 0xf000e8df
   156dc:	movthi	r4, #55129	; 0xd759
   156e0:	orrhi	r8, r0, #92, 6	; 0x70000001
   156e4:	orrhi	r8, r3, #80, 6	; 0x40000001
   156e8:	orrhi	r8, r3, #1275068417	; 0x4c000001
   156ec:	orrhi	r2, r3, #524	; 0x20c
   156f0:	cmphi	r6, #201326594	; 0xc000002
   156f4:	orrhi	r8, r3, #201326594	; 0xc000002
   156f8:	orrhi	r5, r3, #524	; 0x20c
   156fc:	orrhi	r8, r3, #201326594	; 0xc000002
   15700:	orrhi	r8, r3, #201326594	; 0xc000002
   15704:	strvs	r6, [r3, #643]	; 0x283
   15708:	cdpvs	3, 6, cr8, cr11, cr8, {3}
   1570c:	ldrbtvc	r8, [r1], #-899	; 0xfffffc7d
   15710:	orrhi	r8, r3, #201326594	; 0xc000002
   15714:	strbvc	r8, [sl, -r3, lsl #7]
   15718:	orrhi	r8, r3, #-402653183	; 0xe8000001
   1571c:	orrhi	r8, r3, #201326594	; 0xc000002
   15720:	orrhi	r8, r3, #201326594	; 0xc000002
   15724:	orrhi	r8, r3, #201326594	; 0xc000002
   15728:	orrhi	r8, r3, #201326594	; 0xc000002
   1572c:	orrhi	r8, r3, #201326594	; 0xc000002
   15730:	orrhi	r8, r3, #201326594	; 0xc000002
   15734:	orrhi	r8, r3, #201326594	; 0xc000002
   15738:	blmi	1215934 <mbtowc@plt+0x1213a1c>
   1573c:	and	r4, r3, fp, ror r4
   15740:	strdle	r2, [lr, #-143]	; 0xffffff71
   15744:	ldrbtmi	r4, [fp], #-2886	; 0xfffff4ba
   15748:	ldmdapl	r2, {r1, r2, r6, r8, fp, lr}^
   1574c:	movwls	r6, #10256	; 0x2810
   15750:	movwls	r2, #4871	; 0x1307
   15754:	ldrbtmi	r4, [fp], #-2884	; 0xfffff4bc
   15758:	movwcs	r9, #33536	; 0x8300
   1575c:	ldrmi	r2, [r9], -r1, lsl #4
   15760:			; <UNDEFINED> instruction: 0xf7ec301b
   15764:	ldrdlt	lr, [r4], -r4
   15768:	blmi	1044bb0 <mbtowc@plt+0x1042c98>
   1576c:			; <UNDEFINED> instruction: 0xe7eb447b
   15770:	ldrbtmi	r4, [fp], #-2879	; 0xfffff4c1
   15774:	blmi	100f71c <mbtowc@plt+0x100d804>
   15778:			; <UNDEFINED> instruction: 0xe7e5447b
   1577c:	ldrbtmi	r4, [fp], #-2878	; 0xfffff4c2
   15780:	blmi	fcf710 <mbtowc@plt+0xfcd7f8>
   15784:			; <UNDEFINED> instruction: 0xe7df447b
   15788:	ldrbtmi	r4, [fp], #-2877	; 0xfffff4c3
   1578c:	blmi	f8f704 <mbtowc@plt+0xf8d7ec>
   15790:			; <UNDEFINED> instruction: 0xe7d9447b
   15794:	ldrbtmi	r4, [fp], #-2876	; 0xfffff4c4
   15798:	blmi	f4f6f8 <mbtowc@plt+0xf4d7e0>
   1579c:			; <UNDEFINED> instruction: 0xe7d3447b
   157a0:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
   157a4:	blmi	f0f6ec <mbtowc@plt+0xf0d7d4>
   157a8:			; <UNDEFINED> instruction: 0xe7cd447b
   157ac:	ldrbtmi	r4, [fp], #-2874	; 0xfffff4c6
   157b0:	blmi	ecf6e0 <mbtowc@plt+0xecd7c8>
   157b4:			; <UNDEFINED> instruction: 0xe7c7447b
   157b8:	ldrbtmi	r4, [fp], #-2873	; 0xfffff4c7
   157bc:	blmi	e8f6d4 <mbtowc@plt+0xe8d7bc>
   157c0:			; <UNDEFINED> instruction: 0xe7c1447b
   157c4:	ldrbtmi	r4, [fp], #-2872	; 0xfffff4c8
   157c8:	blmi	e4f6c8 <mbtowc@plt+0xe4d7b0>
   157cc:			; <UNDEFINED> instruction: 0xe7bb447b
   157d0:	ldrbtmi	r4, [fp], #-2871	; 0xfffff4c9
   157d4:	blmi	e0f6bc <mbtowc@plt+0xe0d7a4>
   157d8:			; <UNDEFINED> instruction: 0xe7b5447b
   157dc:	ldrbtmi	r4, [fp], #-2870	; 0xfffff4ca
   157e0:	blmi	dcf6b0 <mbtowc@plt+0xdcd798>
   157e4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   157e8:	blle	4e03f0 <mbtowc@plt+0x4de4d8>
   157ec:	ldrbtmi	r4, [fp], #-2868	; 0xfffff4cc
   157f0:	addmi	r6, r3, #1769472	; 0x1b0000
   157f4:	blmi	70cc54 <mbtowc@plt+0x70ad3c>
   157f8:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
   157fc:	blmi	c79808 <mbtowc@plt+0xc778f0>
   15800:	movwls	r4, #1147	; 0x47b
   15804:	andcs	r2, r1, #8, 6	; 0x20000000
   15808:			; <UNDEFINED> instruction: 0xf1044619
   1580c:			; <UNDEFINED> instruction: 0xf7ec001b
   15810:			; <UNDEFINED> instruction: 0xe7a8eb7e
   15814:	movtcs	pc, #580	; 0x244	; <UNPREDICTABLE>
   15818:	movweq	pc, #62144	; 0xf2c0	; <UNPREDICTABLE>
   1581c:	ldrbtmi	r4, [r9], #-2346	; 0xfffff6d6
   15820:	strb	r6, [r3, fp]!
   15824:	ldmdapl	r2, {r0, r1, r2, r3, r8, fp, lr}^
   15828:	ldrcc	r6, [fp], #-2068	; 0xfffff7ec
   1582c:	msrvs	(UNDEF: 103), r6
   15830:	msrvs	(UNDEF: 102), r6
   15834:	smlabbcs	r3, r1, fp, pc	; <UNPREDICTABLE>
   15838:	bl	ff0db7ac <mbtowc@plt+0xff0d9894>
   1583c:			; <UNDEFINED> instruction: 0xf00401a1
   15840:			; <UNDEFINED> instruction: 0x9101fcb5
   15844:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
   15848:	movwcs	r9, #33536	; 0x8300
   1584c:	ldrmi	r2, [r9], -r1, lsl #4
   15850:			; <UNDEFINED> instruction: 0xf7ec4620
   15854:			; <UNDEFINED> instruction: 0xe786eb5c
   15858:	strdeq	sl, [r1], -r2
   1585c:	andeq	r6, r0, r4, ror r3
   15860:	strdeq	r5, [r0], -r2
   15864:	ldrdeq	r0, [r0], -ip
   15868:	strdeq	r6, [r0], -r2
   1586c:	andeq	r7, r0, r0, lsl lr
   15870:	andeq	r7, r0, r2, lsl lr
   15874:	andeq	r7, r0, r4, lsl lr
   15878:	andeq	r7, r0, r6, lsl lr
   1587c:	andeq	r6, r0, r0, ror #3
   15880:	andeq	r7, r0, lr, lsl #28
   15884:	andeq	r7, r0, ip, lsl #28
   15888:	andeq	r7, r0, lr, lsl #28
   1588c:	andeq	r7, r0, r0, lsl lr
   15890:	andeq	r6, r0, lr, lsr #4
   15894:	andeq	r7, r0, r8, lsl #28
   15898:	andeq	r7, r0, sl, lsl #28
   1589c:	andeq	r7, r0, ip, lsl #28
   158a0:	andeq	r7, r0, lr, lsl #28
   158a4:	andeq	r7, r0, ip, lsl #28
   158a8:	andeq	r7, r0, sl, lsl #28
   158ac:	andeq	r7, r0, r8, lsl #28
   158b0:	andeq	r7, r0, sl, lsl #28
   158b4:	andeq	r7, r0, r0, lsr #27
   158b8:	andeq	r5, r0, r6, ror #31
   158bc:	andeq	sl, r1, ip, asr #17
   158c0:	andeq	sl, r1, r2, asr #17
   158c4:	andeq	r7, r0, r4, ror #27
   158c8:	muleq	r1, r2, r8
   158cc:	andeq	r7, r0, r2, lsr #27
   158d0:	svcmi	0x00f0e92d
   158d4:	mulls	r3, r3, r0
   158d8:	strmi	pc, [r8, #2271]	; 0x8df
   158dc:			; <UNDEFINED> instruction: 0xf8df447c
   158e0:	ldrbtmi	r2, [sl], #-1416	; 0xfffffa78
   158e4:	strcc	pc, [r4, #2271]	; 0x8df
   158e8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   158ec:			; <UNDEFINED> instruction: 0xf04f9311
   158f0:			; <UNDEFINED> instruction: 0xf8df0300
   158f4:	stmiapl	r3!, {r2, r3, r4, r5, r6, r8, sl, ip, sp}^
   158f8:			; <UNDEFINED> instruction: 0xf8d5681d
   158fc:	ldrhlt	r0, [r0, -r4]
   15900:	blcs	33914 <mbtowc@plt+0x319fc>
   15904:	svcvs	0x002fd156
   15908:	cmnle	lr, r0, lsl #30
   1590c:	ldrdvs	pc, [r8], r5
   15910:	cmnle	fp, r0, lsl #28
   15914:	svcne	0x009a6b6b
   15918:	andeq	pc, r4, #50	; 0x32
   1591c:	stmiavc	sl!, {r0, r2, r8, ip, lr, pc}
   15920:	stfvcd	f3, [sl], #-104	; 0xffffff98
   15924:			; <UNDEFINED> instruction: 0xf0402a00
   15928:			; <UNDEFINED> instruction: 0xf8df8231
   1592c:	stmiapl	r3!, {r2, r6, r8, sl, ip, sp}^
   15930:	ldmdbvc	sl, {r0, r1, r3, r4, fp, sp, lr}
   15934:			; <UNDEFINED> instruction: 0xf0402a00
   15938:	ldmibvc	fp, {r0, r2, r4, r5, r9, pc}^
   1593c:			; <UNDEFINED> instruction: 0xf0402b00
   15940:			; <UNDEFINED> instruction: 0xf8df823c
   15944:	stmiapl	r3!, {r2, r3, r5, r8, sl, ip, sp}^
   15948:	mrcvs	8, 4, r6, cr8, cr11, {0}
   1594c:			; <UNDEFINED> instruction: 0xf0002800
   15950:			; <UNDEFINED> instruction: 0xf8df8251
   15954:	stmiapl	r3!, {r5, r8, sl, ip, sp}^
   15958:	ldmdavs	r9, {r9, sp}
   1595c:	blx	fe05395e <mbtowc@plt+0xfe051a46>
   15960:	strcc	pc, [ip, #-2271]	; 0xfffff721
   15964:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   15968:	bcs	314d8 <mbtowc@plt+0x2f5c0>
   1596c:	rsbhi	pc, sp, #0
   15970:	blcs	313e4 <mbtowc@plt+0x2f4cc>
   15974:	subhi	pc, sl, #0
   15978:	ldrbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   1597c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   15980:	tstcs	r1, r2, lsl #4
   15984:	ldrbteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   15988:			; <UNDEFINED> instruction: 0xf7ec4478
   1598c:	strcs	lr, [r1], -r2, lsr #18
   15990:	strbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   15994:			; <UNDEFINED> instruction: 0xf8df58e5
   15998:	stmiapl	r3!, {r3, r4, r6, r7, sl, ip, sp}^
   1599c:	andcs	r6, r0, #1769472	; 0x1b0000
   159a0:	cdpvs	8, 13, cr6, cr8, cr9, {1}
   159a4:	blx	17539a6 <mbtowc@plt+0x1751a8e>
   159a8:	eorcs	r6, r9, r9, lsr #16
   159ac:	b	13d3964 <mbtowc@plt+0x13d1a4c>
   159b0:	bics	r1, sp, r7, ror ip
   159b4:	ldrtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   159b8:	andcs	r5, r0, #14876672	; 0xe30000
   159bc:			; <UNDEFINED> instruction: 0xf7fe6819
   159c0:			; <UNDEFINED> instruction: 0xf8dffb4f
   159c4:	stmiapl	r3!, {r2, r3, r5, r7, sl, ip, sp}^
   159c8:	svcvs	0x001a681b
   159cc:			; <UNDEFINED> instruction: 0xf8d3b922
   159d0:	blcs	21bf8 <mbtowc@plt+0x1fce0>
   159d4:	eorshi	pc, r2, #0
   159d8:	ldrcc	pc, [r8], #2271	; 0x8df
   159dc:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
   159e0:			; <UNDEFINED> instruction: 0xf7ec2020
   159e4:	smladxcs	r1, r4, sl, lr
   159e8:	strcs	lr, [r0, -r0]
   159ec:	strcc	pc, [ip], #2271	; 0x8df
   159f0:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
   159f4:			; <UNDEFINED> instruction: 0xf8df3e01
   159f8:	stmiapl	r3!, {r3, r7, sl, ip, sp}^
   159fc:	ldrdhi	pc, [r0], -r3
   15a00:			; <UNDEFINED> instruction: 0xf8882500
   15a04:			; <UNDEFINED> instruction: 0xf8df5000
   15a08:	stmiapl	r3!, {r3, r5, r6, sl, ip, sp}^
   15a0c:	ldrbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   15a10:	andls	r4, r5, #2046820352	; 0x7a000000
   15a14:	ldrbtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   15a18:	andls	r4, r6, #2046820352	; 0x7a000000
   15a1c:	strtmi	r9, [r3], r4, lsl #14
   15a20:	adds	r4, r0, pc, lsl r6
   15a24:	ldrbmi	r9, [ip], -r4, lsl #30
   15a28:	ldrbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   15a2c:	andne	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   15a30:	strbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   15a34:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   15a38:	ldrbcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   15a3c:	stmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
   15a40:			; <UNDEFINED> instruction: 0xf7ec6818
   15a44:	orrs	lr, r2, r4, ror r9
   15a48:	blx	de6b2 <mbtowc@plt+0xdc79a>
   15a4c:	svcvs	0x009b0305
   15a50:			; <UNDEFINED> instruction: 0xf0402b00
   15a54:	tstcs	r8, #160	; 0xa0
   15a58:	movweq	pc, #23299	; 0x5b03	; <UNPREDICTABLE>
   15a5c:	blcs	319d0 <mbtowc@plt+0x2fab8>
   15a60:	addshi	pc, r9, r0, asr #32
   15a64:	blx	de6ce <mbtowc@plt+0xdc7b6>
   15a68:			; <UNDEFINED> instruction: 0xf8d30305
   15a6c:	blcs	21c74 <mbtowc@plt+0x1fd5c>
   15a70:	addshi	pc, r1, r0, asr #32
   15a74:	blx	de6de <mbtowc@plt+0xdc7c6>
   15a78:			; <UNDEFINED> instruction: 0xf8d30305
   15a7c:	blcs	21c94 <mbtowc@plt+0x1fd7c>
   15a80:	addhi	pc, r9, r0, asr #32
   15a84:	strls	pc, [r8], #-2271	; 0xfffff721
   15a88:	strd	r4, [fp], r9
   15a8c:	strls	pc, [r4], #-2271	; 0xfffff721
   15a90:	strd	r4, [r7], r9
   15a94:			; <UNDEFINED> instruction: 0xf0002d00
   15a98:	blmi	ffff5e74 <mbtowc@plt+0xffff3f5c>
   15a9c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   15aa0:	blcs	2fb14 <mbtowc@plt+0x2dbfc>
   15aa4:	addshi	pc, r9, r0, asr #32
   15aa8:			; <UNDEFINED> instruction: 0xf1029507
   15aac:	ldmibmi	fp!, {r0, r1, r3, r4, r9, fp}^
   15ab0:			; <UNDEFINED> instruction: 0x46504479
   15ab4:	stmda	r8!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15ab8:			; <UNDEFINED> instruction: 0xf0002800
   15abc:	ldmibmi	r8!, {r0, r1, r3, r5, r6, r7, pc}^
   15ac0:			; <UNDEFINED> instruction: 0x46504479
   15ac4:	stmda	r0!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15ac8:			; <UNDEFINED> instruction: 0xf0002800
   15acc:	blmi	ffa35e88 <mbtowc@plt+0xffa33f70>
   15ad0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   15ad4:	tstcs	r8, #1703936	; 0x1a0000
   15ad8:	movwcs	pc, #23299	; 0x5b03	; <UNPREDICTABLE>
   15adc:	movwls	r6, #8027	; 0x1f5b
   15ae0:	ldrbtmi	r4, [fp], #-3056	; 0xfffff410
   15ae4:	nopcs	{0}	; <UNPREDICTABLE>
   15ae8:	ldrmi	r2, [r9], -r1, lsl #4
   15aec:	strtmi	sl, [r0], -r9, lsl #24
   15af0:	b	353aa8 <mbtowc@plt+0x351b90>
   15af4:	svceq	0x0000f1b9
   15af8:	strbmi	sp, [r8], -r9
   15afc:	stmia	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15b00:	adcsmi	r4, r0, #136314880	; 0x8200000
   15b04:	stmdacs	r0, {r1, r2, r3, r7, sl, fp, ip, lr, pc}
   15b08:	sbcshi	pc, lr, r0, asr #32
   15b0c:			; <UNDEFINED> instruction: 0x4620b1bc
   15b10:	stmia	r2!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15b14:	mcrrne	6, 8, r4, r3, cr1
   15b18:	ble	fe0e65ec <mbtowc@plt+0xfe0e46d4>
   15b1c:	blls	17ab28 <mbtowc@plt+0x178c10>
   15b20:			; <UNDEFINED> instruction: 0xf04f9300
   15b24:	andcs	r3, r1, #-67108861	; 0xfc000003
   15b28:			; <UNDEFINED> instruction: 0x46404631
   15b2c:	stmib	lr!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15b30:	movweq	pc, #4361	; 0x1109	; <UNPREDICTABLE>
   15b34:			; <UNDEFINED> instruction: 0xf1094498
   15b38:	bl	fe9a433c <mbtowc@plt+0xfe9a2424>
   15b3c:	strcc	r0, [r1, #-1545]	; 0xfffff9f7
   15b40:			; <UNDEFINED> instruction: 0xf0002d02
   15b44:	ldmdavs	sl!, {r0, r1, r3, r6, r7, pc}
   15b48:	blx	de7b2 <mbtowc@plt+0xdc89a>
   15b4c:	svcvs	0x001b2305
   15b50:	rscsle	r2, r4, r0, lsl #22
   15b54:	mcrcs	1, 0, fp, cr1, cr13, {2}
   15b58:	svcge	0x0064f77f
   15b5c:	ldrbtmi	r4, [sl], #-2770	; 0xfffff52e
   15b60:			; <UNDEFINED> instruction: 0x46404631
   15b64:	stmia	r2!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15b68:	stmdaeq	r2, {r3, r8, ip, sp, lr, pc}
   15b6c:	blmi	ff02537c <mbtowc@plt+0xff023464>
   15b70:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   15b74:	tstcs	r8, #24, 16	; 0x180000
   15b78:	movweq	pc, #23299	; 0x5b03	; <UNPREDICTABLE>
   15b7c:	stmdbcs	sl, {r0, r3, r4, r8, r9, sl, fp, sp, lr}
   15b80:	svcge	0x0062f43f
   15b84:	tstle	r6, r2, lsl #18
   15b88:	blx	de7f2 <mbtowc@plt+0xdc8da>
   15b8c:	svcvs	0x009b0305
   15b90:			; <UNDEFINED> instruction: 0xf43f2b00
   15b94:	tstcs	r8, #492	; 0x1ec
   15b98:	andeq	pc, r5, r3, lsl #22
   15b9c:			; <UNDEFINED> instruction: 0xf7ff3078
   15ba0:	strmi	pc, [r1], pc, lsl #23
   15ba4:			; <UNDEFINED> instruction: 0xf85b4bb2
   15ba8:	ldmdavs	sl, {r0, r1, ip, sp}
   15bac:	blx	de816 <mbtowc@plt+0xdc8fe>
   15bb0:	svcvs	0x005c2305
   15bb4:	ldclle	12, cr2, [lr, #-0]
   15bb8:			; <UNDEFINED> instruction: 0xf85b4bbc
   15bbc:	ldmdavs	fp, {r0, r1, ip, sp}
   15bc0:			; <UNDEFINED> instruction: 0xf47f2b00
   15bc4:	blmi	fed41968 <mbtowc@plt+0xfed3fa50>
   15bc8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   15bcc:	blcs	2fc40 <mbtowc@plt+0x2dd28>
   15bd0:	svcge	0x007df43f
   15bd4:			; <UNDEFINED> instruction: 0xf0002d00
   15bd8:	svcvs	0x00138136
   15bdc:	andsle	r2, r6, sl, lsl #22
   15be0:	svclt	0x00182b02
   15be4:			; <UNDEFINED> instruction: 0xf47f9507
   15be8:	tstcs	r8, #96, 30	; 0x180
   15bec:	movwcs	pc, #23299	; 0x5b03	; <UNPREDICTABLE>
   15bf0:	vbic.i32	q9, #15	; 0x0000000f
   15bf4:	svcvs	0x009b1100
   15bf8:	suble	r4, r8, fp, lsl #5
   15bfc:			; <UNDEFINED> instruction: 0xf8d26f91
   15c00:	addsmi	r3, r9, #144	; 0x90
   15c04:	qadd16mi	fp, fp, r4
   15c08:	movwls	r2, #29440	; 0x7300
   15c0c:	tstcs	r8, #20185088	; 0x1340000
   15c10:	movwcs	pc, #23299	; 0x5b03	; <UNPREDICTABLE>
   15c14:	ldmiblt	r3, {r0, r1, r3, r4, r7, r8, r9, sl, fp, sp, lr}
   15c18:	blx	de882 <mbtowc@plt+0xdc96a>
   15c1c:	svcvs	0x00db2305
   15c20:	tstcs	r8, #1753088	; 0x1ac000
   15c24:	movwcs	pc, #23299	; 0x5b03	; <UNPREDICTABLE>
   15c28:	ldrdcc	pc, [r0], r3
   15c2c:	tstcs	r8, #966656	; 0xec000
   15c30:	movwcs	pc, #23299	; 0x5b03	; <UNPREDICTABLE>
   15c34:	ldrdcc	pc, [r4], r3
   15c38:	svcvc	0x0080f1b3
   15c3c:	svcvs	0x0091d024
   15c40:			; <UNDEFINED> instruction: 0x3090f8d2
   15c44:	svclt	0x00184299
   15c48:			; <UNDEFINED> instruction: 0xf47f9507
   15c4c:	svcvs	0x00d1af2e
   15c50:			; <UNDEFINED> instruction: 0x3094f8d2
   15c54:	svclt	0x00184299
   15c58:			; <UNDEFINED> instruction: 0xf47f9507
   15c5c:			; <UNDEFINED> instruction: 0xf8d2af26
   15c60:			; <UNDEFINED> instruction: 0xf8d21080
   15c64:	addsmi	r3, r9, #152	; 0x98
   15c68:	strls	fp, [r7, #-3864]	; 0xfffff0e8
   15c6c:	svcge	0x001df47f
   15c70:	ldrdne	pc, [r4], r2
   15c74:			; <UNDEFINED> instruction: 0x309cf8d2
   15c78:	svclt	0x00144299
   15c7c:	movwcs	r4, #1579	; 0x62b
   15c80:	ldr	r9, [r2, -r7, lsl #6]
   15c84:	ldr	r9, [r0, -r7, lsl #10]
   15c88:	movwls	r2, #29440	; 0x7300
   15c8c:	movwcs	lr, #1805	; 0x70d
   15c90:	str	r9, [sl, -r7, lsl #6]
   15c94:	tstcs	r0, r7, lsl #20
   15c98:			; <UNDEFINED> instruction: 0xf7ff4620
   15c9c:	strmi	pc, [r4], -sp, asr #16
   15ca0:			; <UNDEFINED> instruction: 0xf47f2c00
   15ca4:	ldr	sl, [r2, -r7, lsr #30]
   15ca8:	tstcs	r1, r7, lsl #20
   15cac:			; <UNDEFINED> instruction: 0xf7ff4620
   15cb0:	strmi	pc, [r4], -r3, asr #16
   15cb4:	stccs	7, cr14, [r0], {244}	; 0xf4
   15cb8:	sbchi	pc, r2, r0
   15cbc:			; <UNDEFINED> instruction: 0xf1b92400
   15cc0:			; <UNDEFINED> instruction: 0xf47f0f00
   15cc4:			; <UNDEFINED> instruction: 0xe73aaf1a
   15cc8:	bls	1a75fc <mbtowc@plt+0x1a56e4>
   15ccc:			; <UNDEFINED> instruction: 0x46404631
   15cd0:	stmda	ip!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15cd4:	bl	fe9a701c <mbtowc@plt+0xfe9a5104>
   15cd8:	ldr	r0, [r7, -sl, lsl #12]
   15cdc:	ldrbmi	r9, [ip], -r4, lsl #30
   15ce0:			; <UNDEFINED> instruction: 0xf85b4b67
   15ce4:	ldmdavs	r8, {r0, r1, ip, sp}
   15ce8:	blcs	33cfc <mbtowc@plt+0x31de4>
   15cec:	blmi	184a1d4 <mbtowc@plt+0x18482bc>
   15cf0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   15cf4:	ldrsbtcc	pc, [r8], r3	; <UNPREDICTABLE>
   15cf8:	svccs	0x0000b16b
   15cfc:	blmi	178a200 <mbtowc@plt+0x17882e8>
   15d00:	blmi	16ec08c <mbtowc@plt+0x16ea174>
   15d04:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   15d08:	stmdavs	r9, {r9, sp}
   15d0c:	ldrsbteq	pc, [r8], r3	; <UNPREDICTABLE>
   15d10:			; <UNDEFINED> instruction: 0xf9a6f7fe
   15d14:	blmi	19a3920 <mbtowc@plt+0x19a1a08>
   15d18:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   15d1c:	blmi	1984310 <mbtowc@plt+0x19823f8>
   15d20:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   15d24:	bmi	14c2298 <mbtowc@plt+0x14c0380>
   15d28:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   15d2c:	ldrdne	pc, [r0], r2	; <UNPREDICTABLE>
   15d30:	blle	1b60138 <mbtowc@plt+0x1b5e220>
   15d34:	cmnle	r3, r0, lsl #30
   15d38:			; <UNDEFINED> instruction: 0xf7f52000
   15d3c:	blls	114298 <mbtowc@plt+0x112380>
   15d40:	cmnle	r4, r0, lsl #22
   15d44:	ldrbtmi	r4, [sl], #-2652	; 0xfffff5a4
   15d48:	ldmpl	r3, {r3, r6, r8, r9, fp, lr}^
   15d4c:	blls	46fdbc <mbtowc@plt+0x46dea4>
   15d50:			; <UNDEFINED> instruction: 0xf04f405a
   15d54:			; <UNDEFINED> instruction: 0xf0400300
   15d58:	andslt	r8, r3, r3, lsl #1
   15d5c:	svchi	0x00f0e8bd
   15d60:			; <UNDEFINED> instruction: 0xf85b4b44
   15d64:	andcs	r3, r0, #3
   15d68:			; <UNDEFINED> instruction: 0xf7fe6819
   15d6c:	smusdxcc	r1, r9, r9
   15d70:	stmiapl	r3!, {r0, r1, r2, r3, r4, r5, r8, r9, fp, lr}^
   15d74:			; <UNDEFINED> instruction: 0xf8d3681b
   15d78:	blcs	22060 <mbtowc@plt+0x20148>
   15d7c:	blmi	f8a0b0 <mbtowc@plt+0xf88198>
   15d80:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
   15d84:			; <UNDEFINED> instruction: 0xf7ec2020
   15d88:	ldr	lr, [r8, r2, ror #16]!
   15d8c:			; <UNDEFINED> instruction: 0xf1052200
   15d90:			; <UNDEFINED> instruction: 0xf1050150
   15d94:			; <UNDEFINED> instruction: 0xf7ec0048
   15d98:	stmdacs	r0, {r0, r1, r3, r6, r7, sl, fp, ip, sp, lr, pc}
   15d9c:	cfstrdge	mvd15, [r5, #252]	; 0xfc
   15da0:	strb	r2, [r5, r1, lsl #14]!
   15da4:	stmiapl	r3!, {r0, r1, r4, r5, r8, r9, fp, lr}^
   15da8:	andcs	r6, r8, #1769472	; 0x1b0000
   15dac:	stmdami	r3, {r0, r8, sp}^
   15db0:			; <UNDEFINED> instruction: 0xf7eb4478
   15db4:	strcs	lr, [r1, -lr, lsl #30]
   15db8:			; <UNDEFINED> instruction: 0xf7ece7da
   15dbc:			; <UNDEFINED> instruction: 0x4601fdd3
   15dc0:	blmi	b02408 <mbtowc@plt+0xb004f0>
   15dc4:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   15dc8:	ldmdbhi	r2, {r4, r6, r7, r8, fp, sp, lr, pc}
   15dcc:	movwcs	lr, #18897	; 0x49d1
   15dd0:	svclt	0x00084599
   15dd4:	mulle	r3, r0, r5
   15dd8:	stmdbcs	r0, {r0, r3, r7, r8, r9, fp, sp, lr}
   15ddc:	strd	sp, [r3], -r6
   15de0:	strvs	r6, [r3], fp, lsl #16
   15de4:	strbvs	r6, [r3], fp, asr #16
   15de8:	stmiapl	r3!, {r0, r5, r8, r9, fp, lr}^
   15dec:	andcs	r6, r0, #1769472	; 0x1b0000
   15df0:	str	r7, [r6, #474]!	; 0x1da
   15df4:			; <UNDEFINED> instruction: 0x46376edb
   15df8:			; <UNDEFINED> instruction: 0xf43f2b00
   15dfc:	blmi	781be4 <mbtowc@plt+0x77fccc>
   15e00:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
   15e04:			; <UNDEFINED> instruction: 0xf7ec2028
   15e08:	strb	lr, [r1, #2082]	; 0x822
   15e0c:	ldrb	r2, [r6, r1, lsl #12]!
   15e10:	svceq	0x0002f013
   15e14:			; <UNDEFINED> instruction: 0xf8b2d093
   15e18:	blcs	220e0 <mbtowc@plt+0x201c8>
   15e1c:	str	sp, [r9, pc, lsl #1]
   15e20:	stmiapl	r3!, {r2, r4, r8, r9, fp, lr}^
   15e24:	eorcs	r6, r0, r9, lsl r8
   15e28:	ldmda	r0, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15e2c:	blmi	48fc44 <mbtowc@plt+0x48dd2c>
   15e30:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
   15e34:			; <UNDEFINED> instruction: 0xf7ec200a
   15e38:	str	lr, [r3, sl, lsl #16]
   15e3c:	ldr	r2, [r7, r1, lsl #14]
   15e40:	ldrbtmi	r4, [ip], #-3103	; 0xfffff3e1
   15e44:	strls	lr, [r7, #-1622]	; 0xfffff9aa
   15e48:	blmi	28f70c <mbtowc@plt+0x28d7f4>
   15e4c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   15e50:	ldrsbtcc	pc, [r8], r3	; <UNPREDICTABLE>
   15e54:	blcs	1fa60 <mbtowc@plt+0x1db48>
   15e58:	svcge	0x005df43f
   15e5c:	str	r2, [lr, r1, lsl #14]
   15e60:	cdp	7, 6, cr15, cr14, cr11, {7}
   15e64:	ldrdeq	sl, [r1], -ip
   15e68:	ldrdeq	sl, [r1], -r6
   15e6c:	andeq	r0, r0, r4, lsr r2
   15e70:	ldrdeq	r0, [r0], -ip
   15e74:	andeq	r0, r0, r8, lsl #7
   15e78:	muleq	r0, r4, ip
   15e7c:	andeq	r0, r0, r0, asr r3
   15e80:	andeq	r0, r0, r0, asr #4
   15e84:	strdeq	r7, [r0], -ip
   15e88:	strdeq	r7, [r0], -ip
   15e8c:			; <UNDEFINED> instruction: 0x00007bb4
   15e90:	ldrdeq	r5, [r0], -r8
   15e94:	ldrdeq	r5, [r0], -r0
   15e98:	muleq	r0, r8, r3
   15e9c:	andeq	r5, r0, r4, lsl sp
   15ea0:	strdeq	r5, [r0], -r0
   15ea4:	andeq	r5, r0, sl, lsr #3
   15ea8:	muleq	r0, sl, fp
   15eac:	andeq	r0, r0, r4, asr #4
   15eb0:	andeq	r0, r0, ip, ror #7
   15eb4:			; <UNDEFINED> instruction: 0x000003bc
   15eb8:	andeq	r9, r1, r2, ror lr
   15ebc:	andeq	r7, r0, r0, ror #16
   15ec0:	andeq	r4, r0, lr, lsl lr
   15ec4:	addslt	fp, r2, r0, lsl r5
   15ec8:	bmi	8276e0 <mbtowc@plt+0x8257c8>
   15ecc:	blmi	8270bc <mbtowc@plt+0x8251a4>
   15ed0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   15ed4:			; <UNDEFINED> instruction: 0xf04f9311
   15ed8:	ldmdage	r0, {r8, r9}
   15edc:			; <UNDEFINED> instruction: 0xf9d0f7ff
   15ee0:	movwls	r7, #64483	; 0xfbe3
   15ee4:	movwls	r7, #60323	; 0xeba3
   15ee8:	movwls	r7, #56163	; 0xdb63
   15eec:	movwls	r7, #52003	; 0xcb23
   15ef0:	movwls	r7, #47843	; 0xbae3
   15ef4:	movwls	r7, #43683	; 0xaaa3
   15ef8:	movwls	r7, #39523	; 0x9a63
   15efc:	movwls	r7, #35363	; 0x8a23
   15f00:	movwls	r7, #31203	; 0x79e3
   15f04:	movwls	r7, #27043	; 0x69a3
   15f08:	movwls	r7, #22883	; 0x5963
   15f0c:	movwls	r7, #18723	; 0x4923
   15f10:	movwls	r7, #14563	; 0x38e3
   15f14:	movwls	r7, #10403	; 0x28a3
   15f18:	movwls	r8, #6179	; 0x1823
   15f1c:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
   15f20:			; <UNDEFINED> instruction: 0xf04f9300
   15f24:	andcs	r3, r1, #-67108861	; 0xfc000003
   15f28:			; <UNDEFINED> instruction: 0xf7eb9910
   15f2c:	bmi	2d1ef4 <mbtowc@plt+0x2cffdc>
   15f30:	blmi	1e7120 <mbtowc@plt+0x1e5208>
   15f34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15f38:	subsmi	r9, sl, r1, lsl fp
   15f3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   15f40:	andslt	sp, r2, r1, lsl #2
   15f44:			; <UNDEFINED> instruction: 0xf7ebbd10
   15f48:	svclt	0x0000edfc
   15f4c:	andeq	r9, r1, ip, ror #25
   15f50:	andeq	r0, r0, r4, lsr r2
   15f54:	andeq	r7, r0, r2, lsl #14
   15f58:	andeq	r9, r1, r8, lsl #25
   15f5c:	addlt	fp, r3, r0, lsl #10
   15f60:	blcs	11d874 <mbtowc@plt+0x11b95c>
   15f64:	ldm	pc, {r1, r2, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   15f68:	msreq	CPSR_fx, #3
   15f6c:	andseq	r1, sl, sp, lsr #14
   15f70:	ldrbtmi	r4, [fp], #-2838	; 0xfffff4ea
   15f74:	blmi	5bab80 <mbtowc@plt+0x5b8c68>
   15f78:	movwls	r4, #1147	; 0x47b
   15f7c:	andcs	r2, r1, #64, 6
   15f80:	ldmdami	r4, {r0, r3, r4, r9, sl, lr}
   15f84:	sbcscc	r4, r4, r8, ror r4
   15f88:	svc	0x00c0f7eb
   15f8c:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   15f90:	ldrdlt	r3, [r3], -r4
   15f94:	blx	154112 <mbtowc@plt+0x1521fa>
   15f98:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
   15f9c:	blmi	44ff4c <mbtowc@plt+0x44e034>
   15fa0:			; <UNDEFINED> instruction: 0xe7e7447b
   15fa4:	blmi	3f9fb0 <mbtowc@plt+0x3f8098>
   15fa8:	movwls	r4, #1147	; 0x47b
   15fac:	andcs	r2, r1, #64, 6
   15fb0:	stmdami	sp, {r0, r3, r4, r9, sl, lr}
   15fb4:	sbcscc	r4, r4, r8, ror r4
   15fb8:	svc	0x00a8f7eb
   15fbc:	blmi	30ff5c <mbtowc@plt+0x30e044>
   15fc0:			; <UNDEFINED> instruction: 0xe7d7447b
   15fc4:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
   15fc8:	svclt	0x0000e7d4
   15fcc:	andeq	r4, r0, r2, ror #25
   15fd0:	andeq	r7, r0, r4, ror #13
   15fd4:	andeq	sl, r1, r0, lsr #14
   15fd8:	andeq	sl, r1, r6, lsl r7
   15fdc:	andeq	r4, r0, r2, lsr #25
   15fe0:	andeq	r4, r0, r0, lsr #25
   15fe4:	andeq	r7, r0, r8, lsr #13
   15fe8:	strdeq	sl, [r1], -r0
   15fec:	andeq	r4, r0, r0, ror ip
   15ff0:	andeq	r4, r0, r2, ror ip
   15ff4:	svcmi	0x00f0e92d
   15ff8:	strmi	fp, [r1], r1, lsr #1
   15ffc:			; <UNDEFINED> instruction: 0xf8df468b
   16000:	ldrbtmi	sl, [sl], #656	; 0x290
   16004:	ldrbtmi	r4, [sl], #-2723	; 0xfffff55d
   16008:	ldmpl	r3, {r0, r1, r5, r7, r8, r9, fp, lr}^
   1600c:	tstls	pc, #1769472	; 0x1b0000
   16010:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   16014:			; <UNDEFINED> instruction: 0xf85a4ba1
   16018:	ldmdavs	fp, {r0, r1, ip, sp}
   1601c:			; <UNDEFINED> instruction: 0xf0002b00
   16020:	blmi	fe7f63b4 <mbtowc@plt+0xfe7f449c>
   16024:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   16028:	bllt	af009c <mbtowc@plt+0xaee184>
   1602c:	ldrbtmi	r4, [fp], #-2973	; 0xfffff463
   16030:	ldrdcc	pc, [r0, -r3]!
   16034:			; <UNDEFINED> instruction: 0xf0402b00
   16038:	swpcs	r8, r1, [r4]
   1603c:	addvs	pc, r0, pc, asr #8
   16040:	ldcl	7, cr15, [r0], {235}	; 0xeb
   16044:	ldrbtmi	r4, [sl], #-2712	; 0xfffff568
   16048:	smlawteq	r0, r2, r8, pc	; <UNPREDICTABLE>
   1604c:	suble	r2, sl, r0, lsl #16
   16050:			; <UNDEFINED> instruction: 0xf85a4b93
   16054:	ldmdavs	fp, {r0, r1, ip, sp}
   16058:	rsbsle	r2, pc, r0, lsl #22
   1605c:	stmdbge	r4, {r3, r5, r6, r9, sp}
   16060:	ldrbtmi	r4, [r8], #-2194	; 0xfffff76e
   16064:	addsvc	pc, r4, r0, lsl #10
   16068:	ldc	7, cr15, [r4, #-940]!	; 0xfffffc54
   1606c:			; <UNDEFINED> instruction: 0xf85a4b8c
   16070:	andcs	r3, r0, #3
   16074:	rsbs	r6, r1, sl, lsl r0
   16078:	stmibmi	sp, {r2, r9, fp, sp, pc}
   1607c:	andcs	r4, r3, r9, ror r4
   16080:	svc	0x0008f7eb
   16084:	blmi	fe30476c <mbtowc@plt+0xfe302854>
   16088:			; <UNDEFINED> instruction: 0xf8d3447b
   1608c:	adfcssp	f6, f0, f0
   16090:	blmi	fe10a3e4 <mbtowc@plt+0xfe1084cc>
   16094:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   16098:	blcs	3010c <mbtowc@plt+0x2e1f4>
   1609c:	blmi	fe1ca21c <mbtowc@plt+0xfe1c8304>
   160a0:			; <UNDEFINED> instruction: 0xf8d3447b
   160a4:	blls	61e68c <mbtowc@plt+0x61c774>
   160a8:	svclt	0x0018429a
   160ac:	eorle	r2, sp, r0, lsl #10
   160b0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   160b4:	blmi	fe08e1a4 <mbtowc@plt+0xfe08c28c>
   160b8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   160bc:	blmi	fe030134 <mbtowc@plt+0xfe02e21c>
   160c0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   160c4:			; <UNDEFINED> instruction: 0xf7eb681d
   160c8:	stmdavs	r0, {r1, r3, r4, r9, sl, fp, sp, lr, pc}
   160cc:	stcl	7, cr15, [r2, #940]	; 0x3ac
   160d0:	strtmi	r9, [fp], -r0
   160d4:	ldrbtmi	r4, [sl], #-2683	; 0xfffff585
   160d8:	strtmi	r2, [r0], -r1, lsl #2
   160dc:	cdp	7, 6, cr15, cr8, cr11, {7}
   160e0:			; <UNDEFINED> instruction: 0xf7fd2001
   160e4:	blmi	1dd417c <mbtowc@plt+0x1dd2264>
   160e8:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   160ec:			; <UNDEFINED> instruction: 0xf85a4a73
   160f0:	vst4.8	{d16-d19}, [pc], r2
   160f4:	andls	r5, r0, #128, 4
   160f8:	bmi	1cf016c <mbtowc@plt+0x1cee254>
   160fc:	tstcs	r1, sl, ror r4
   16100:			; <UNDEFINED> instruction: 0xf7eb6800
   16104:	andcs	lr, r1, r6, asr lr
   16108:			; <UNDEFINED> instruction: 0xf811f7fd
   1610c:	ldrbtmi	r4, [fp], #-2927	; 0xfffff491
   16110:	ldrdcs	pc, [r0, r3]
   16114:	addsmi	r9, sl, #26624	; 0x6800
   16118:	strcs	fp, [r0, #-3864]	; 0xfffff0e8
   1611c:	ands	sp, r8, r8, asr #3
   16120:	andhi	pc, r0, r7, asr #17
   16124:			; <UNDEFINED> instruction: 0xf5b53504
   16128:	andle	r5, sl, r0, lsl #31
   1612c:	ldmdbpl	r4!, {r0, r1, r2, r4, r5, r6, r8, fp, ip}^
   16130:	rscsle	r2, r7, r0, lsl #24
   16134:	bvs	fe9279bc <mbtowc@plt+0xfe925aa4>
   16138:	stc	7, cr15, [lr], #940	; 0x3ac
   1613c:	mvnsle	r2, r0, lsl #24
   16140:	rsbcs	lr, r8, #62390272	; 0x3b80000
   16144:	stmdami	r2!, {r2, r8, fp, sp, pc}^
   16148:			; <UNDEFINED> instruction: 0xf5004478
   1614c:			; <UNDEFINED> instruction: 0xf7eb7094
   16150:	blmi	1511460 <mbtowc@plt+0x150f548>
   16154:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   16158:	andsvs	r2, sl, r0, lsl #4
   1615c:	ldrcs	pc, [r7, #1607]!	; 0x647
   16160:			; <UNDEFINED> instruction: 0xf509fb05
   16164:	strbne	pc, [r9, #965]	; 0x3c5	; <UNPREDICTABLE>
   16168:	ldrbtmi	r4, [fp], #-2906	; 0xfffff4a6
   1616c:	ldrdcc	pc, [r0, -r3]!
   16170:	eormi	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   16174:	stmdavs	r2!, {r2, r3, r5, r8, ip, sp, pc}
   16178:	eorle	r4, r8, sl, asr #10
   1617c:			; <UNDEFINED> instruction: 0x2c006aa4
   16180:			; <UNDEFINED> instruction: 0x4648d1f9
   16184:	mrrc	7, 14, pc, lr, cr11	; <UNPREDICTABLE>
   16188:	movtlt	r4, #1543	; 0x607
   1618c:			; <UNDEFINED> instruction: 0xf7eb202c
   16190:			; <UNDEFINED> instruction: 0x4606ed56
   16194:	subsle	r2, pc, r0, lsl #16
   16198:	eorcs	r1, r0, #4, 26	; 0x100
   1619c:			; <UNDEFINED> instruction: 0x46206839
   161a0:	stcl	7, cr15, [r8, #940]!	; 0x3ac
   161a4:			; <UNDEFINED> instruction: 0xf8862300
   161a8:			; <UNDEFINED> instruction: 0xf8c63024
   161ac:	blmi	12ba1b4 <mbtowc@plt+0x12b829c>
   161b0:			; <UNDEFINED> instruction: 0xf8d3447b
   161b4:			; <UNDEFINED> instruction: 0xf8533120
   161b8:	adcsvs	r2, r2, #37	; 0x25
   161bc:	eorvs	pc, r5, r3, asr #16
   161c0:	svceq	0x0000f1bb
   161c4:	movwcs	sp, #42	; 0x2a
   161c8:	andcc	pc, r0, fp, asr #17
   161cc:			; <UNDEFINED> instruction: 0xf1bbe026
   161d0:	andle	r0, r2, r0, lsl #30
   161d4:			; <UNDEFINED> instruction: 0xf8cb2200
   161d8:	strcc	r2, [r4], #-0
   161dc:	blmi	100e25c <mbtowc@plt+0x100c344>
   161e0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   161e4:	teqlt	fp, #1769472	; 0x1b0000
   161e8:	andls	pc, r8, sp, asr #17
   161ec:	movwls	r2, #4872	; 0x1308
   161f0:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
   161f4:	movwcs	r9, #37632	; 0x9300
   161f8:	ldrmi	r2, [r9], -r1, lsl #4
   161fc:	ldrbtmi	r4, [r8], #-2105	; 0xfffff7c7
   16200:	addvc	pc, sl, r0, lsl #10
   16204:	cdp	7, 8, cr15, cr2, cr11, {7}
   16208:	svceq	0x0000f1bb
   1620c:	movwcs	sp, #4152	; 0x1038
   16210:	andcc	pc, r0, fp, asr #17
   16214:	ldrbtmi	r4, [fp], #-2868	; 0xfffff4cc
   16218:	strvc	pc, [sl], #1283	; 0x503
   1621c:	ldrbtmi	r4, [sl], #-2611	; 0xfffff5cd
   16220:	ldmpl	r3, {r0, r2, r3, r4, r8, r9, fp, lr}^
   16224:	blls	7f0294 <mbtowc@plt+0x7ee37c>
   16228:			; <UNDEFINED> instruction: 0xf04f405a
   1622c:			; <UNDEFINED> instruction: 0xd12c0300
   16230:	eorlt	r4, r1, r0, lsr #12
   16234:	svchi	0x00f0e8bd
   16238:			; <UNDEFINED> instruction: 0xf85a4b21
   1623c:	ldmdavs	fp, {r0, r1, ip, sp}
   16240:			; <UNDEFINED> instruction: 0xf85a4a1e
   16244:	ldmdavs	r0, {r1, sp}
   16248:	andls	pc, r0, sp, asr #17
   1624c:	ldrbtmi	r4, [sl], #-2600	; 0xfffff5d8
   16250:			; <UNDEFINED> instruction: 0xf7eb2101
   16254:	strb	lr, [r7, lr, lsr #27]
   16258:			; <UNDEFINED> instruction: 0xf85a4b19
   1625c:	bmi	5e2270 <mbtowc@plt+0x5e0358>
   16260:	andeq	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   16264:	andls	r6, r1, #3801088	; 0x3a0000
   16268:	andls	pc, r0, sp, asr #17
   1626c:	bmi	8702e0 <mbtowc@plt+0x86e3c8>
   16270:	tstcs	r1, sl, ror r4
   16274:			; <UNDEFINED> instruction: 0xf7eb6800
   16278:	mulcs	r1, ip, sp
   1627c:			; <UNDEFINED> instruction: 0xff57f7fc
   16280:	ldrbtmi	r4, [fp], #-2845	; 0xfffff4e3
   16284:	strvc	pc, [sl], #1283	; 0x503
   16288:			; <UNDEFINED> instruction: 0xf7ebe7c8
   1628c:	svclt	0x0000ec5a
   16290:			; <UNDEFINED> instruction: 0x00019bb6
   16294:			; <UNDEFINED> instruction: 0x00019bb2
   16298:	andeq	r0, r0, r4, lsr r2
   1629c:	andeq	r0, r0, r0, asr #6
   162a0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   162a4:	andeq	sl, r1, r6, ror r6
   162a8:	andeq	sl, r1, lr, asr r6
   162ac:	andeq	sl, r1, r2, asr #12
   162b0:	andeq	r7, r0, r8, ror #11
   162b4:	andeq	sl, r1, ip, lsl r6
   162b8:	andeq	sl, r1, r4, lsl #12
   162bc:	andeq	r0, r0, r8, asr #5
   162c0:	andeq	r0, r0, r0, ror #4
   162c4:	muleq	r0, sl, r5
   162c8:	muleq	r0, r8, r5
   162cc:	muleq	r1, r6, r5
   162d0:	andeq	sl, r1, ip, asr r5
   162d4:	andeq	sl, r1, sl, lsr r5
   162d8:	strdeq	sl, [r1], -r4
   162dc:	muleq	r0, r8, r2
   162e0:	andeq	r7, r0, r6, lsr #10
   162e4:	andeq	sl, r1, r6, lsr #9
   162e8:	andeq	sl, r1, lr, lsl #9
   162ec:	muleq	r1, sl, r9
   162f0:	andeq	r7, r0, sl, ror r4
   162f4:	andeq	r7, r0, r8, ror r4
   162f8:	andeq	sl, r1, r2, lsr #8
   162fc:	strdlt	fp, [r7], r0	; <UNPREDICTABLE>
   16300:	bmi	fff54684 <mbtowc@plt+0xfff5276c>
   16304:			; <UNDEFINED> instruction: 0xf8df447c
   16308:	ldrbtmi	r2, [sl], #-2812	; 0xfffff504
   1630c:	bcc	ffe54690 <mbtowc@plt+0xffe52778>
   16310:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   16314:			; <UNDEFINED> instruction: 0xf04f9325
   16318:			; <UNDEFINED> instruction: 0xf8df0300
   1631c:	stmiapl	r3!, {r4, r5, r6, r7, r9, fp, ip, sp}^
   16320:	blcs	30394 <mbtowc@plt+0x2e47c>
   16324:	strhi	pc, [sp, #-0]!
   16328:	bcc	ff9546ac <mbtowc@plt+0xff952794>
   1632c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   16330:			; <UNDEFINED> instruction: 0xf8dfb16b
   16334:	stmiapl	r3!, {r5, r6, r7, r9, fp, ip, sp}^
   16338:	ldmdavs	r8, {r0, r1, r3, r4, fp, sp, lr}
   1633c:			; <UNDEFINED> instruction: 0xf0002800
   16340:	stmdavc	r3, {r0, r1, r2, r3, r6, r9, sl, pc}
   16344:			; <UNDEFINED> instruction: 0xf0402b00
   16348:			; <UNDEFINED> instruction: 0xf000852f
   1634c:			; <UNDEFINED> instruction: 0xf8dfbd25
   16350:	stmiapl	r3!, {r3, r6, r7, r9, fp, ip, sp}^
   16354:			; <UNDEFINED> instruction: 0xf8df681a
   16358:	ldrbtmi	r3, [fp], #-2756	; 0xfffff53c
   1635c:			; <UNDEFINED> instruction: 0xf8df9302
   16360:	stmiapl	r3!, {r6, r7, r9, fp, ip, sp}^
   16364:	movwls	r6, #6171	; 0x181b
   16368:	bcc	fee546ec <mbtowc@plt+0xfee527d4>
   1636c:	movwls	r4, #1147	; 0x47b
   16370:			; <UNDEFINED> instruction: 0xf8df4613
   16374:	ldrbtmi	r1, [r9], #-2740	; 0xfffff54c
   16378:			; <UNDEFINED> instruction: 0xf7eb2001
   1637c:			; <UNDEFINED> instruction: 0xf8dfed0e
   16380:	stmiapl	r3!, {r2, r3, r5, r7, r9, fp, ip, sp}^
   16384:	blcs	303f8 <mbtowc@plt+0x2e4e0>
   16388:	addshi	pc, r9, r0, asr #32
   1638c:	bcc	fe854710 <mbtowc@plt+0xfe8527f8>
   16390:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   16394:			; <UNDEFINED> instruction: 0xf0402b00
   16398:			; <UNDEFINED> instruction: 0xf8df80a0
   1639c:	stmiapl	r3!, {r3, r4, r7, r9, fp, ip, sp}^
   163a0:	blcs	30414 <mbtowc@plt+0x2e4fc>
   163a4:	adchi	pc, r9, r0, asr #32
   163a8:	bcc	fe35472c <mbtowc@plt+0xfe352814>
   163ac:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   163b0:			; <UNDEFINED> instruction: 0xf0402b00
   163b4:			; <UNDEFINED> instruction: 0xf8df80b0
   163b8:	stmiapl	r3!, {r2, r7, r9, fp, ip, sp}^
   163bc:	blcs	30430 <mbtowc@plt+0x2e518>
   163c0:	adcshi	pc, r7, r0, asr #32
   163c4:	bcc	1e54748 <mbtowc@plt+0x1e52830>
   163c8:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
   163cc:	bcc	1d54750 <mbtowc@plt+0x1d52838>
   163d0:	movwls	r4, #13435	; 0x347b
   163d4:	bcc	1c54758 <mbtowc@plt+0x1c52840>
   163d8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   163dc:			; <UNDEFINED> instruction: 0xf8df9302
   163e0:	ldrbtmi	r3, [fp], #-2668	; 0xfffff594
   163e4:			; <UNDEFINED> instruction: 0xf8df9301
   163e8:	stmiapl	r3!, {r3, r5, r6, r9, fp, ip, sp}^
   163ec:	blcc	b0460 <mbtowc@plt+0xae548>
   163f0:			; <UNDEFINED> instruction: 0xf8df9300
   163f4:	ldrbtmi	r3, [fp], #-2656	; 0xfffff5a0
   163f8:	bne	175477c <mbtowc@plt+0x1752864>
   163fc:	andcs	r4, r1, r9, ror r4
   16400:	stcl	7, cr15, [sl], {235}	; 0xeb
   16404:	bcc	1554788 <mbtowc@plt+0x1552870>
   16408:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1640c:			; <UNDEFINED> instruction: 0xf013b11b
   16410:			; <UNDEFINED> instruction: 0xf0400f04
   16414:			; <UNDEFINED> instruction: 0xf8df809c
   16418:	stmiapl	r2!, {r3, r6, r9, fp, ip, sp}^
   1641c:	bcc	11547a0 <mbtowc@plt+0x1152888>
   16420:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
   16424:	bne	10547a8 <mbtowc@plt+0x1052890>
   16428:	andcs	r4, r1, r9, ror r4
   1642c:	ldc	7, cr15, [r4], #940	; 0x3ac
   16430:	bcc	e547b4 <mbtowc@plt+0xe5289c>
   16434:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   16438:			; <UNDEFINED> instruction: 0xf0402b00
   1643c:			; <UNDEFINED> instruction: 0xf8df8096
   16440:	stmiapl	r3!, {r4, r5, r9, fp, ip, sp}^
   16444:	blcs	304b8 <mbtowc@plt+0x2e5a0>
   16448:	addshi	pc, sp, r0
   1644c:	bcc	9547d0 <mbtowc@plt+0x9528b8>
   16450:			; <UNDEFINED> instruction: 0xf8df58e2
   16454:	ldrbtmi	r3, [fp], #-2596	; 0xfffff5dc
   16458:			; <UNDEFINED> instruction: 0xf8df6812
   1645c:	ldrbtmi	r1, [r9], #-2592	; 0xfffff5e0
   16460:			; <UNDEFINED> instruction: 0xf7eb2001
   16464:			; <UNDEFINED> instruction: 0xf8dfec9a
   16468:	stmiapl	r3!, {r3, r4, r9, fp, ip, sp}^
   1646c:	blcs	304e0 <mbtowc@plt+0x2e5c8>
   16470:	addshi	pc, r7, r0, asr #32
   16474:	bcc	3547f8 <mbtowc@plt+0x3528e0>
   16478:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
   1647c:	bcc	254800 <mbtowc@plt+0x2528e8>
   16480:	movwls	r4, #1147	; 0x47b
   16484:	bcc	154808 <mbtowc@plt+0x1528f0>
   16488:			; <UNDEFINED> instruction: 0xf8df447b
   1648c:	ldrbtmi	r1, [r9], #-2564	; 0xfffff5fc
   16490:			; <UNDEFINED> instruction: 0xf7eb2001
   16494:			; <UNDEFINED> instruction: 0xf8dfec82
   16498:	stmiapl	r2!, {r3, r4, r5, r6, r8, fp, ip, sp}^
   1649c:	movwcc	r6, #6163	; 0x1813
   164a0:			; <UNDEFINED> instruction: 0xf8df6013
   164a4:	stmiapl	r3!, {r4, r5, r6, r8, fp, ip, sp}^
   164a8:	ldmdavs	r8, {r0, r1, r3, r4, fp, sp, lr}
   164ac:			; <UNDEFINED> instruction: 0xf0002800
   164b0:	stmdavc	r3, {r1, r2, r7, pc}
   164b4:			; <UNDEFINED> instruction: 0xf0402b00
   164b8:			; <UNDEFINED> instruction: 0xf0008471
   164bc:			; <UNDEFINED> instruction: 0xf8dfbc6d
   164c0:	stmiapl	r2!, {r2, r4, r6, r7, r8, fp, ip, sp}^
   164c4:	ldmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   164c8:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
   164cc:	stmibne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   164d0:	andcs	r4, r1, r9, ror r4
   164d4:	stcl	7, cr15, [r0], #-940	; 0xfffffc54
   164d8:			; <UNDEFINED> instruction: 0xf8dfe758
   164dc:	stmiapl	r3!, {r2, r6, r7, r8, fp, ip, sp}^
   164e0:			; <UNDEFINED> instruction: 0xf8df681a
   164e4:	ldrbtmi	r3, [fp], #-2496	; 0xfffff640
   164e8:	ldrmi	r9, [r3], -r0, lsl #6
   164ec:	ldmibne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   164f0:	andcs	r4, r1, r9, ror r4
   164f4:	mrrc	7, 14, pc, r0, cr11	; <UNPREDICTABLE>
   164f8:			; <UNDEFINED> instruction: 0xf8dfe74f
   164fc:	stmiapl	r2!, {r4, r5, r7, r8, fp, ip, sp}^
   16500:	stmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   16504:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
   16508:	stmibne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1650c:	andcs	r4, r1, r9, ror r4
   16510:	mcrr	7, 14, pc, r2, cr11	; <UNPREDICTABLE>
   16514:			; <UNDEFINED> instruction: 0xf8dfe748
   16518:	stmiapl	r2!, {r5, r7, r8, fp, ip, sp}^
   1651c:	ldmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   16520:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
   16524:	ldmibne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   16528:	andcs	r4, r1, r9, ror r4
   1652c:	ldc	7, cr15, [r4], #-940	; 0xfffffc54
   16530:			; <UNDEFINED> instruction: 0xf8dfe741
   16534:	stmiapl	r2!, {r4, r7, r8, fp, ip, sp}^
   16538:	stmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1653c:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
   16540:	stmibne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   16544:	andcs	r4, r1, r9, ror r4
   16548:	stc	7, cr15, [r6], #-940	; 0xfffffc54
   1654c:			; <UNDEFINED> instruction: 0xf8dfe73a
   16550:	stmiapl	r2!, {r7, r8, fp, ip, sp}^
   16554:	ldmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   16558:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
   1655c:	ldmdbne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   16560:	andcs	r4, r1, r9, ror r4
   16564:	ldc	7, cr15, [r8], {235}	; 0xeb
   16568:			; <UNDEFINED> instruction: 0xf8dfe755
   1656c:	stmiapl	r2!, {r3, r8, fp, ip, sp}^
   16570:	stmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   16574:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
   16578:	stmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1657c:	andcs	r4, r1, r9, ror r4
   16580:	stc	7, cr15, [sl], {235}	; 0xeb
   16584:			; <UNDEFINED> instruction: 0xf8dfe76f
   16588:	stmiapl	r2!, {r2, r3, r5, r6, r7, fp, ip, sp}^
   1658c:	ldmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   16590:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
   16594:	ldmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   16598:	andcs	r4, r1, r9, ror r4
   1659c:	bl	fff54550 <mbtowc@plt+0xfff52638>
   165a0:			; <UNDEFINED> instruction: 0xf8dfe761
   165a4:	stmiapl	r2!, {r3, r6, r8, fp, ip, sp}^
   165a8:	stmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   165ac:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
   165b0:	stmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   165b4:	andcs	r4, r1, r9, ror r4
   165b8:	bl	ffbd456c <mbtowc@plt+0xffbd2654>
   165bc:			; <UNDEFINED> instruction: 0xf8dfe75a
   165c0:	ldrbtmi	r0, [r8], #-2360	; 0xfffff6c8
   165c4:			; <UNDEFINED> instruction: 0xf8dfe3ea
   165c8:	stmiapl	r3!, {r2, r3, r6, fp, ip, sp}^
   165cc:			; <UNDEFINED> instruction: 0xf8df681b
   165d0:	stmiapl	r2!, {r4, r6, fp, sp}
   165d4:	ldmdavs	r2, {r0, r1, r3, r4, r8, fp, sp, lr}
   165d8:	stmdbne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   165dc:	andcs	r4, r1, r9, ror r4
   165e0:	bl	ff6d4594 <mbtowc@plt+0xff6d267c>
   165e4:	stmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   165e8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   165ec:			; <UNDEFINED> instruction: 0xf0402b00
   165f0:			; <UNDEFINED> instruction: 0xf8df8094
   165f4:	stmiapl	r3!, {r5, fp, ip, sp}^
   165f8:	ldmibvs	r8, {r0, r1, r3, r4, fp, sp, lr}
   165fc:	smlabtcs	r2, r8, r1, fp
   16600:	ldc2l	7, cr15, [ip], #1012	; 0x3f4
   16604:	ldmcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   16608:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1660c:	addsmi	fp, r8, #-1073741820	; 0xc0000004
   16610:	ldrmi	fp, [r8], -r8, lsr #31
   16614:	stmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   16618:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1661c:	ble	e7030 <mbtowc@plt+0xe5118>
   16620:	ldmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   16624:	andsvs	r5, r8, r3, ror #17
   16628:	stmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1662c:	andcs	r5, r1, #14876672	; 0xe30000
   16630:			; <UNDEFINED> instruction: 0xf8df601a
   16634:	stmiapl	r3!, {r5, r6, r7, r8, r9, sl, ip, sp}^
   16638:	ldmdbvs	fp, {r0, r1, r3, r4, fp, sp, lr}^
   1663c:	cmple	sp, r0, lsl #22
   16640:	ubfxcc	pc, pc, #17, #17
   16644:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   16648:			; <UNDEFINED> instruction: 0xf0002b00
   1664c:			; <UNDEFINED> instruction: 0xf8df80bb
   16650:	stmiapl	r3!, {r2, r3, r4, r5, r7, r8, r9, sl, ip, sp}^
   16654:	blcs	306c8 <mbtowc@plt+0x2e7b0>
   16658:	adchi	pc, r3, r0, asr #32
   1665c:	sbfxcc	pc, pc, #17, #21
   16660:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   16664:	cmplt	r8, r8, asr r8
   16668:	bl	dd461c <mbtowc@plt+0xdd2704>
   1666c:	ldmdacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   16670:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   16674:	ble	e7088 <mbtowc@plt+0xe5170>
   16678:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1667c:	andsvs	r5, r8, r3, ror #17
   16680:	sbfxcc	pc, pc, #17, #21
   16684:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   16688:			; <UNDEFINED> instruction: 0xf0402b00
   1668c:			; <UNDEFINED> instruction: 0xf8df80ef
   16690:	stmiapl	r3!, {r2, r3, r5, r7, r8, r9, sl, ip, sp}^
   16694:	blcs	30708 <mbtowc@plt+0x2e7f0>
   16698:	sbchi	pc, r9, r0
   1669c:			; <UNDEFINED> instruction: 0x3774f8df
   166a0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   166a4:	movwls	r6, #6619	; 0x19db
   166a8:	ldmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   166ac:	movwls	r4, #1147	; 0x47b
   166b0:	andcs	r2, r1, #128, 6
   166b4:	stcge	6, cr4, [r5, #-100]	; 0xffffff9c
   166b8:			; <UNDEFINED> instruction: 0xf7eb4628
   166bc:	strtmi	lr, [r8], -r8, lsr #24
   166c0:	bl	2d4674 <mbtowc@plt+0x2d275c>
   166c4:	ubfxcc	pc, pc, #17, #29
   166c8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   166cc:	vsubl.s8	q2, d16, d3
   166d0:			; <UNDEFINED> instruction: 0xf8df80ae
   166d4:	stmiapl	r3!, {r4, r5, r6, r7, r8, r9, sl, ip, sp}^
   166d8:	adc	r6, r8, r8, lsl r0
   166dc:			; <UNDEFINED> instruction: 0xf8df9301
   166e0:	ldrbtmi	r3, [fp], #-2088	; 0xfffff7d8
   166e4:	orrcs	r9, r0, #0, 6
   166e8:	ldrmi	r2, [r9], -r1, lsl #4
   166ec:	strtmi	sl, [r8], -r5, lsl #26
   166f0:	stc	7, cr15, [ip], {235}	; 0xeb
   166f4:			; <UNDEFINED> instruction: 0xf7eb4628
   166f8:			; <UNDEFINED> instruction: 0xf8dfeaf0
   166fc:	stmiapl	r3!, {r3, r4, r7, r8, r9, sl, ip, sp}^
   16700:	addmi	r6, r3, #1769472	; 0x1b0000
   16704:			; <UNDEFINED> instruction: 0xf8dfda03
   16708:	stmiapl	r3!, {r2, r3, r7, r8, r9, sl, ip, sp}^
   1670c:			; <UNDEFINED> instruction: 0xf8df6018
   16710:	stmiapl	r3!, {r2, r3, r4, r8, r9, sl, ip, sp}^
   16714:	andsvs	r2, sl, r1, lsl #4
   16718:			; <UNDEFINED> instruction: 0xf8dfe792
   1671c:	stmiapl	r3!, {r4, r8, r9, sl, ip, sp}^
   16720:	cmnlt	fp, fp, lsl r8
   16724:	usatcc	pc, #12, pc, asr #17	; <UNPREDICTABLE>
   16728:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1672c:	teqlt	r3, #1490944	; 0x16c000
   16730:			; <UNDEFINED> instruction: 0x2760f8df
   16734:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   16738:			; <UNDEFINED> instruction: 0x17d0f8df
   1673c:	andcs	r4, r1, r9, ror r4
   16740:	bl	ad46f4 <mbtowc@plt+0xad27dc>
   16744:	usatcc	pc, #8, pc, asr #17	; <UNPREDICTABLE>
   16748:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1674c:			; <UNDEFINED> instruction: 0xf43f2b00
   16750:			; <UNDEFINED> instruction: 0xf8dfaf77
   16754:	stmiapl	r3!, {r6, r7, r9, sl, ip, sp}^
   16758:	ldmibvs	sp, {r0, r1, r3, r4, fp, sp, lr}
   1675c:	eorcs	fp, r0, sp, ror #3
   16760:	bl	d4714 <mbtowc@plt+0xd27fc>
   16764:	sbfxcc	pc, pc, #17, #9
   16768:			; <UNDEFINED> instruction: 0xf8df58e2
   1676c:	stmiapl	r1!, {r2, r4, r5, r8, r9, sl, ip, sp}^
   16770:	ldmdavs	r2, {r1, r8, r9, sp}
   16774:	strtmi	r6, [r8], -r9, lsl #16
   16778:			; <UNDEFINED> instruction: 0xffd0f7fd
   1677c:			; <UNDEFINED> instruction: 0xf8dfe760
   16780:	stmiapl	r2!, {r2, r4, r8, r9, sl, ip, sp}^
   16784:			; <UNDEFINED> instruction: 0x378cf8df
   16788:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
   1678c:			; <UNDEFINED> instruction: 0x1788f8df
   16790:	andcs	r4, r1, r9, ror r4
   16794:	bl	54748 <mbtowc@plt+0x52830>
   16798:			; <UNDEFINED> instruction: 0xf8dfe7d4
   1679c:	ldrbtmi	r5, [sp], #-1920	; 0xfffff880
   167a0:			; <UNDEFINED> instruction: 0xf8dfe7dd
   167a4:	stmiapl	r3!, {r3, r8, r9, sl, ip, sp}^
   167a8:			; <UNDEFINED> instruction: 0xf8df681a
   167ac:	stmiapl	r3!, {r3, r5, r6, r9, sl, ip, sp}^
   167b0:	ldmdavs	fp, {r0, r1, r3, r4, fp, sp, lr}^
   167b4:	subsle	r2, r5, r0, lsl #22
   167b8:			; <UNDEFINED> instruction: 0x1764f8df
   167bc:	andcs	r4, r1, r9, ror r4
   167c0:	b	ffad4774 <mbtowc@plt+0xffad285c>
   167c4:			; <UNDEFINED> instruction: 0x3670f8df
   167c8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   167cc:			; <UNDEFINED> instruction: 0xf8dfb1a3
   167d0:	stmiapl	r3!, {r2, r3, r4, r5, r9, sl, ip, sp}^
   167d4:	blcs	30848 <mbtowc@plt+0x2e930>
   167d8:			; <UNDEFINED> instruction: 0xf8dfd048
   167dc:	stmiapl	r3!, {r3, r4, r5, r9, sl, ip, sp}^
   167e0:			; <UNDEFINED> instruction: 0xf8df681b
   167e4:	stmiapl	r2!, {r2, r4, r6, r7, r9, sl, sp}
   167e8:	ldmdavs	r2, {r0, r1, r3, r4, r9, fp, sp, lr}
   167ec:			; <UNDEFINED> instruction: 0x1734f8df
   167f0:	andcs	r4, r1, r9, ror r4
   167f4:	b	ff4547a8 <mbtowc@plt+0xff452890>
   167f8:			; <UNDEFINED> instruction: 0x3640f8df
   167fc:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   16800:			; <UNDEFINED> instruction: 0xf8dfb1ab
   16804:	stmiapl	r3!, {r3, r9, sl, ip, sp}^
   16808:	blcs	3087c <mbtowc@plt+0x2e964>
   1680c:	svcge	0x0046f43f
   16810:			; <UNDEFINED> instruction: 0x3600f8df
   16814:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   16818:	ssatcs	pc, #9, pc, asr #17	; <UNPREDICTABLE>
   1681c:	ldmibvs	fp, {r1, r5, r7, fp, ip, lr}^
   16820:			; <UNDEFINED> instruction: 0xf8df6812
   16824:	ldrbtmi	r1, [r9], #-1796	; 0xfffff8fc
   16828:			; <UNDEFINED> instruction: 0xf7eb2001
   1682c:			; <UNDEFINED> instruction: 0xf8dfeab6
   16830:	stmiapl	r3!, {r2, r3, r4, r6, r7, r8, sl, ip, sp}^
   16834:	blcs	308a8 <mbtowc@plt+0x2e990>
   16838:			; <UNDEFINED> instruction: 0xf8dfd137
   1683c:	stmiapl	r3!, {r3, r4, r6, r7, r8, sl, ip, sp}^
   16840:	tstcs	r0, fp, lsl r8
   16844:			; <UNDEFINED> instruction: 0xf7ff6a58
   16848:			; <UNDEFINED> instruction: 0xf7ebfbd5
   1684c:			; <UNDEFINED> instruction: 0xf8dfea46
   16850:	stmiapl	r3!, {r4, r5, r6, r7, r8, sl, ip, sp}^
   16854:	addmi	r6, r3, #1769472	; 0x1b0000
   16858:			; <UNDEFINED> instruction: 0xf8dfda3c
   1685c:	stmiapl	r3!, {r2, r5, r6, r7, r8, sl, ip, sp}^
   16860:	eors	r6, r7, r8, lsl r0
   16864:			; <UNDEFINED> instruction: 0x36c4f8df
   16868:			; <UNDEFINED> instruction: 0xe7a5447b
   1686c:	strcc	pc, [r4, #2271]!	; 0x8df
   16870:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   16874:	movwls	r6, #6683	; 0x1a1b
   16878:	ssatcc	pc, #21, pc, asr #17	; <UNPREDICTABLE>
   1687c:	movwls	r4, #1147	; 0x47b
   16880:	andcs	r2, r1, #128, 6
   16884:	stcge	6, cr4, [r5, #-100]	; 0xffffff9c
   16888:			; <UNDEFINED> instruction: 0xf7eb4628
   1688c:	strtmi	lr, [r8], -r0, asr #22
   16890:	b	8d4844 <mbtowc@plt+0x8d292c>
   16894:			; <UNDEFINED> instruction: 0x3620f8df
   16898:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1689c:	ble	feae72b0 <mbtowc@plt+0xfeae5398>
   168a0:			; <UNDEFINED> instruction: 0x3614f8df
   168a4:	andsvs	r5, r8, r3, ror #17
   168a8:			; <UNDEFINED> instruction: 0xf8dfe7a6
   168ac:	stmiapl	r3!, {r2, r4, r7, r8, sl, ip, sp}^
   168b0:			; <UNDEFINED> instruction: 0xf8df681d
   168b4:	stmiapl	r3!, {r5, r6, r8, sl, ip, sp}^
   168b8:	tstcs	r0, fp, lsl r8
   168bc:			; <UNDEFINED> instruction: 0xf7ff6a58
   168c0:	mulls	r0, r9, fp
   168c4:	strtmi	r4, [sl], -fp, lsr #12
   168c8:			; <UNDEFINED> instruction: 0x1668f8df
   168cc:	andcs	r4, r1, r9, ror r4
   168d0:	b	18d4884 <mbtowc@plt+0x18d296c>
   168d4:	ldrcc	pc, [r4, #-2271]!	; 0xfffff721
   168d8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   168dc:			; <UNDEFINED> instruction: 0xf8dfbb53
   168e0:	stmiapl	r3!, {r3, r4, r6, r9, sl, ip, sp}^
   168e4:			; <UNDEFINED> instruction: 0xf103681b
   168e8:	ldmdavc	sl, {r0, r1, r4, r8}^
   168ec:	svclt	0x00082a20
   168f0:	andle	r7, r3, fp, lsl r8
   168f4:	blcs	834968 <mbtowc@plt+0x832a50>
   168f8:			; <UNDEFINED> instruction: 0x232dbf08
   168fc:	movwls	r9, #8707	; 0x2203
   16900:			; <UNDEFINED> instruction: 0xf8df9101
   16904:	ldrbtmi	r3, [fp], #-1592	; 0xfffff9c8
   16908:	orrcs	r9, r0, #0, 6
   1690c:	ldrmi	r2, [r9], -r1, lsl #4
   16910:	strtmi	sl, [r8], -r5, lsl #26
   16914:	b	ffed48c8 <mbtowc@plt+0xffed29b0>
   16918:			; <UNDEFINED> instruction: 0xf7eb4628
   1691c:			; <UNDEFINED> instruction: 0xf8dfe9de
   16920:	stmiapl	r3!, {r4, r5, r8, sl, ip, sp}^
   16924:	addmi	r6, r3, #1769472	; 0x1b0000
   16928:			; <UNDEFINED> instruction: 0xf8dfda22
   1692c:	stmiapl	r3!, {r2, r5, r8, sl, ip, sp}^
   16930:	ands	r6, sp, r8, lsl r0
   16934:	ldrcc	pc, [r8, #-2271]	; 0xfffff721
   16938:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
   1693c:			; <UNDEFINED> instruction: 0xf8df3a02
   16940:	stmiapl	r3!, {r3, r4, r5, r6, r7, r8, sl, ip, sp}^
   16944:			; <UNDEFINED> instruction: 0xf103681b
   16948:	ldmdavc	r9, {r0, r1, r4}^
   1694c:	svclt	0x00082920
   16950:	andle	r7, r3, fp, lsl r8
   16954:	blcs	8349c8 <mbtowc@plt+0x832ab0>
   16958:			; <UNDEFINED> instruction: 0x232dbf08
   1695c:	movwls	r9, #4354	; 0x1102
   16960:	ldrmi	r9, [r3], -r0
   16964:	ldrbne	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
   16968:	andcs	r4, r1, r9, ror r4
   1696c:	b	554920 <mbtowc@plt+0x552a08>
   16970:	ldrcc	pc, [r8], #2271	; 0x8df
   16974:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   16978:	teqle	r4, r0, lsl #22
   1697c:	ldrcc	pc, [r8, #2271]!	; 0x8df
   16980:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   16984:			; <UNDEFINED> instruction: 0xf7eb3023
   16988:			; <UNDEFINED> instruction: 0xf8dfe9a8
   1698c:	stmiapl	r3!, {r2, r3, r4, r5, r7, sl, ip, sp}^
   16990:	addmi	r6, r3, #1769472	; 0x1b0000
   16994:			; <UNDEFINED> instruction: 0xf8dfda03
   16998:	stmiapl	r3!, {r4, r5, r7, sl, ip, sp}^
   1699c:			; <UNDEFINED> instruction: 0xf8df6018
   169a0:	stmiapl	r3!, {r2, r3, r4, r5, r7, sl, ip, sp}^
   169a4:	blcs	30a18 <mbtowc@plt+0x2eb00>
   169a8:			; <UNDEFINED> instruction: 0xf013d043
   169ac:	suble	r0, r0, r4, lsl #30
   169b0:	strcc	pc, [r4, #2271]	; 0x8df
   169b4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   169b8:			; <UNDEFINED> instruction: 0xf0127c9a
   169bc:	eorle	r0, r4, r4, lsl #30
   169c0:	strcs	pc, [r0, #2271]	; 0x8df
   169c4:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   169c8:			; <UNDEFINED> instruction: 0xf8d3b932
   169cc:	ldmdblt	sl, {r2, r6, r7, sp}
   169d0:	ldrdcs	pc, [r8], #131	; 0x83
   169d4:	rsble	r2, r0, r0, lsl #20
   169d8:	ldrdne	pc, [r8], #131	; 0x83
   169dc:	ldrdeq	pc, [r4], #131	; 0x83
   169e0:	ldc2	0, cr15, [ip], {1}
   169e4:			; <UNDEFINED> instruction: 0xf8dfe014
   169e8:	stmiapl	r3!, {r5, r6, sl, ip, sp}^
   169ec:			; <UNDEFINED> instruction: 0xf8df681a
   169f0:	stmiapl	r3!, {r3, r6, r8, sl, ip, sp}^
   169f4:			; <UNDEFINED> instruction: 0x31236819
   169f8:	ldrmi	r9, [r3], -r0, lsl #2
   169fc:	strbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   16a00:	andcs	r4, r1, r9, ror r4
   16a04:	stmib	r8, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16a08:			; <UNDEFINED> instruction: 0xf8dfe7c9
   16a0c:	ldrbtmi	r0, [r8], #-1344	; 0xfffffac0
   16a10:	stmiapl	r3!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, lr}^
   16a14:	blcs	30a88 <mbtowc@plt+0x2eb70>
   16a18:			; <UNDEFINED> instruction: 0xf7ebd143
   16a1c:			; <UNDEFINED> instruction: 0xf8dfe95e
   16a20:	stmiapl	r3!, {r4, r5, r7, sl, ip, sp}^
   16a24:	addmi	r6, r3, #1769472	; 0x1b0000
   16a28:			; <UNDEFINED> instruction: 0xf8dfda03
   16a2c:	stmiapl	r3!, {r2, r5, r7, sl, ip, sp}^
   16a30:			; <UNDEFINED> instruction: 0xf8df6018
   16a34:	stmiapl	r3!, {r2, r8, sl, ip, sp}^
   16a38:	ldcvc	8, cr6, [r3], {26}
   16a3c:	eorsle	r2, sp, r0, lsl #22
   16a40:	ldclvs	13, cr6, [r2, #-76]	; 0xffffffb4
   16a44:	smlabtcs	fp, r3, r3, pc	; <UNPREDICTABLE>
   16a48:	bleq	7035b0 <mbtowc@plt+0x701698>
   16a4c:	movwpl	lr, #10819	; 0x2a43
   16a50:	mvnseq	pc, #35	; 0x23
   16a54:	movwls	r4, #8963	; 0x2303
   16a58:	cmnvs	pc, #570425344	; 0x22000000	; <UNPREDICTABLE>
   16a5c:	movweq	pc, #61475	; 0xf023	; <UNPREDICTABLE>
   16a60:	movwls	r4, #4875	; 0x130b
   16a64:	strbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   16a68:	movwls	r4, #1147	; 0x47b
   16a6c:	andcs	r2, r1, #128, 6
   16a70:	stmdage	r5, {r0, r3, r4, r9, sl, lr}
   16a74:	b	12d4a28 <mbtowc@plt+0x12d2b10>
   16a78:	stmiapl	r3!, {r2, r5, r6, r7, r8, r9, fp, lr}^
   16a7c:			; <UNDEFINED> instruction: 0xb323681b
   16a80:	stmiapl	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, fp, lr}^
   16a84:	blge	170af4 <mbtowc@plt+0x16ebdc>
   16a88:	ldrmi	r9, [r3], -r0, lsl #6
   16a8c:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   16a90:	andcs	r4, r1, r9, ror r4
   16a94:	stmib	r0, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16a98:			; <UNDEFINED> instruction: 0xf8dfe2bd
   16a9c:	ldrbtmi	r0, [r8], #-1212	; 0xfffffb44
   16aa0:			; <UNDEFINED> instruction: 0xf8dfe7b6
   16aa4:	stmiapl	r3!, {r2, r3, r5, sl, ip, sp}^
   16aa8:	andls	r6, r0, sl, lsl r8
   16aac:			; <UNDEFINED> instruction: 0xf8df4613
   16ab0:	ldrbtmi	r1, [r9], #-1196	; 0xfffffb54
   16ab4:			; <UNDEFINED> instruction: 0xf7eb2001
   16ab8:			; <UNDEFINED> instruction: 0xe7bae970
   16abc:	blcs	34d10 <mbtowc@plt+0x32df8>
   16ac0:	cmphi	r1, r0	; <UNPREDICTABLE>
   16ac4:	ldclvs	12, cr6, [r2], {147}	; 0x93
   16ac8:	stmdage	r5, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   16acc:	stmdb	r4, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16ad0:	bmi	ff8e82e4 <mbtowc@plt+0xff8e63cc>
   16ad4:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   16ad8:	ble	a7548 <mbtowc@plt+0xa5630>
   16adc:	stmiapl	r2!, {r5, r6, r7, r9, fp, lr}
   16ae0:			; <UNDEFINED> instruction: 0xf8df6013
   16ae4:	stmiapl	r3!, {r2, r4, r6, sl, ip, sp}^
   16ae8:	mrrcvc	8, 1, r6, sl, cr11
   16aec:	cmple	r9, r0, lsl #20
   16af0:	andcs	r7, r0, sl, asr sl
   16af4:	cmple	r8, r0, lsl #20
   16af8:	stmiapl	r3!, {r1, r2, r3, r4, r6, r7, r8, r9, fp, lr}^
   16afc:	addmi	r6, r3, #1769472	; 0x1b0000
   16b00:	blmi	ff74d310 <mbtowc@plt+0xff74b3f8>
   16b04:	andsvs	r5, r8, r3, ror #17
   16b08:	stmiapl	r3!, {r0, r2, r3, r4, r6, r7, r8, r9, fp, lr}^
   16b0c:	blcs	30b80 <mbtowc@plt+0x2ec68>
   16b10:	adcshi	pc, pc, r0
   16b14:	strtcc	pc, [r0], #-2271	; 0xfffff721
   16b18:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   16b1c:	bcs	3538c <mbtowc@plt+0x33474>
   16b20:	adchi	pc, r0, r0, asr #32
   16b24:	ldrteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   16b28:	blmi	fee27d10 <mbtowc@plt+0xfee25df8>
   16b2c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   16b30:			; <UNDEFINED> instruction: 0xf0402b00
   16b34:			; <UNDEFINED> instruction: 0xf7eb80a5
   16b38:	blmi	ffb50e80 <mbtowc@plt+0xffb4ef68>
   16b3c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   16b40:	ble	a7554 <mbtowc@plt+0xa563c>
   16b44:	stmiapl	r3!, {r0, r3, r5, r6, r7, r8, r9, fp, lr}^
   16b48:	blmi	ffeeebb0 <mbtowc@plt+0xffeecc98>
   16b4c:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   16b50:	blcs	b4e64 <mbtowc@plt+0xb2f4c>
   16b54:	subhi	pc, r7, #0
   16b58:			; <UNDEFINED> instruction: 0xf0002b03
   16b5c:	blcs	76ec0 <mbtowc@plt+0x74fa8>
   16b60:	adcshi	pc, pc, r0
   16b64:	ldrbtmi	r4, [r8], #-2303	; 0xfffff701
   16b68:	blmi	fef8ee00 <mbtowc@plt+0xfef8cee8>
   16b6c:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
   16b70:	ldrbtmi	r4, [fp], #-3069	; 0xfffff403
   16b74:	ldrmi	r9, [r3], -r0, lsl #6
   16b78:	ldrbtmi	r4, [r9], #-2556	; 0xfffff604
   16b7c:			; <UNDEFINED> instruction: 0xf7eb2001
   16b80:	sub	lr, r8, #12, 18	; 0x30000
   16b84:	tstcs	r0, #3457024	; 0x34c000
   16b88:	movwcs	lr, #10701	; 0x29cd
   16b8c:	stmiapl	r3!, {r3, r4, r5, r6, r7, r8, r9, fp, lr}^
   16b90:	movwls	r6, #2075	; 0x81b
   16b94:	andcs	r2, r1, #128, 6
   16b98:	stcge	6, cr4, [r5, #-100]	; 0xffffff9c
   16b9c:			; <UNDEFINED> instruction: 0xf7eb4628
   16ba0:			; <UNDEFINED> instruction: 0x4628e9b6
   16ba4:	ldm	r8, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16ba8:	ldmib	r3, {r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}^
   16bac:	stmib	sp, {r1, r2, r3, r8, r9, sp}^
   16bb0:	blmi	ffc1f7c0 <mbtowc@plt+0xffc1d8a8>
   16bb4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   16bb8:	orrcs	r9, r0, #0, 6
   16bbc:	ldrmi	r2, [r9], -r1, lsl #4
   16bc0:	strtmi	sl, [r8], -r5, lsl #26
   16bc4:	stmib	r2!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16bc8:			; <UNDEFINED> instruction: 0xf7eb4628
   16bcc:	bmi	ffad0dec <mbtowc@plt+0xffaceed4>
   16bd0:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   16bd4:	addle	r2, pc, r0, lsl #20
   16bd8:	addmi	r3, r2, #536870912	; 0x20000000
   16bdc:	blmi	ff5cd614 <mbtowc@plt+0xff5cb6fc>
   16be0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   16be4:	movwcs	lr, #59859	; 0xe9d3
   16be8:	movwcs	lr, #10701	; 0x29cd
   16bec:	stmiapl	r3!, {r0, r1, r5, r6, r7, r8, r9, fp, lr}^
   16bf0:	movwls	r6, #2075	; 0x81b
   16bf4:	andcs	r2, r1, #128, 6
   16bf8:	stcge	6, cr4, [r5, #-100]	; 0xffffff9c
   16bfc:			; <UNDEFINED> instruction: 0xf7eb4628
   16c00:	strtmi	lr, [r8], -r6, lsl #19
   16c04:	stmda	r8!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16c08:	bmi	fe6d09e8 <mbtowc@plt+0xfe6cead0>
   16c0c:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   16c10:	stmdapl	r1!, {r0, r1, r3, r4, r6, r7, r8, fp, lr}^
   16c14:	ldmib	r3, {r0, r3, fp, sp, lr}^
   16c18:	stmib	sp, {r4, r8, r9, sl, sp, lr}^
   16c1c:	andcs	r6, r1, r0, lsl #14
   16c20:	ldm	sl!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16c24:	blmi	ff1509ec <mbtowc@plt+0xff14ead4>
   16c28:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   16c2c:	movwcs	lr, #59859	; 0xe9d3
   16c30:	movwcs	lr, #10701	; 0x29cd
   16c34:	stmiapl	r3!, {r0, r4, r6, r7, r8, r9, fp, lr}^
   16c38:	movwls	r6, #2075	; 0x81b
   16c3c:	andcs	r2, r1, #128, 6
   16c40:	stmdage	r5, {r0, r3, r4, r9, sl, lr}
   16c44:	stmdb	r2!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16c48:	blmi	fe2cf4a4 <mbtowc@plt+0xfe2cd58c>
   16c4c:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
   16c50:	ldrbtmi	r4, [fp], #-3020	; 0xfffff434
   16c54:	ldrmi	r9, [r3], -r0, lsl #6
   16c58:	ldrbtmi	r4, [r9], #-2507	; 0xfffff635
   16c5c:			; <UNDEFINED> instruction: 0xf7eb2001
   16c60:			; <UNDEFINED> instruction: 0xe751e89c
   16c64:	movwls	r6, #7707	; 0x1e1b
   16c68:	ldrbtmi	r4, [fp], #-3016	; 0xfffff438
   16c6c:	orrcs	r9, r0, #0, 6
   16c70:	ldrmi	r2, [r9], -r1, lsl #4
   16c74:	strtmi	sl, [r8], -r5, lsl #26
   16c78:	stmdb	r8, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16c7c:	ldrb	r4, [r4, -r8, lsr #12]
   16c80:	stmiapl	r2!, {r1, r3, r4, r7, r8, r9, fp, lr}^
   16c84:	ldmdavs	r2, {r0, r1, r9, sl, lr}
   16c88:	ldrbtmi	r4, [r9], #-2497	; 0xfffff63f
   16c8c:			; <UNDEFINED> instruction: 0xf7eb2001
   16c90:	blmi	fea90ea8 <mbtowc@plt+0xfea8ef90>
   16c94:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   16c98:	blcs	b4fac <mbtowc@plt+0xb3094>
   16c9c:	blcs	10ad6c <mbtowc@plt+0x108e54>
   16ca0:	blcs	8ad78 <mbtowc@plt+0x88e60>
   16ca4:	ldmmi	fp!, {r0, r2, r3, r4, ip, lr, pc}
   16ca8:	blmi	1627e90 <mbtowc@plt+0x1625f78>
   16cac:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   16cb0:	teqle	pc, r0, lsl #22
   16cb4:	ldmda	r0, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16cb8:	stmiapl	r3!, {r1, r4, r5, r6, r8, r9, fp, lr}^
   16cbc:	addmi	r6, r3, #1769472	; 0x1b0000
   16cc0:	blmi	1c4d4d0 <mbtowc@plt+0x1c4b5b8>
   16cc4:	andsvs	r5, r8, r3, ror #17
   16cc8:	ldrbtmi	r4, [sl], #-2739	; 0xfffff54d
   16ccc:	ldmpl	r3, {r1, r2, r3, r6, r8, r9, fp, lr}^
   16cd0:	blls	970d40 <mbtowc@plt+0x96ee28>
   16cd4:			; <UNDEFINED> instruction: 0xf04f405a
   16cd8:			; <UNDEFINED> instruction: 0xf0400300
   16cdc:	ldrdlt	r8, [r7], -r8	; <UNPREDICTABLE>
   16ce0:	ldmib	r0, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
   16ce4:	stmib	sp, {r1, r2, r4, r8, r9, sp}^
   16ce8:	blmi	feb1f8f8 <mbtowc@plt+0xfeb1d9e0>
   16cec:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   16cf0:	orrcs	r9, r0, #0, 6
   16cf4:	ldrmi	r2, [r9], -r1, lsl #4
   16cf8:	strtmi	sl, [r8], -r5, lsl #26
   16cfc:	stmdb	r6, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16d00:	ldrb	r4, [r2, r8, lsr #12]
   16d04:	orrslt	r7, r3, r3, asr #29
   16d08:	bfi	r3, fp, #0, #15
   16d0c:	tstcs	r6, #208, 18	; 0x340000
   16d10:	movwcs	lr, #10701	; 0x29cd
   16d14:	stmiapl	r3!, {r1, r5, r7, r8, r9, fp, lr}^
   16d18:	movwls	r6, #2075	; 0x81b
   16d1c:	andcs	r2, r1, #128, 6
   16d20:	stcge	6, cr4, [r5, #-100]	; 0xffffff9c
   16d24:			; <UNDEFINED> instruction: 0xf7eb4628
   16d28:			; <UNDEFINED> instruction: 0x4628e8f2
   16d2c:	ldmmi	sp, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   16d30:			; <UNDEFINED> instruction: 0xe7ba4478
   16d34:	stmiapl	r3!, {r0, r1, r4, r6, r8, r9, fp, lr}^
   16d38:	andls	r6, r0, sl, lsl r8
   16d3c:	ldmibmi	sl, {r0, r1, r4, r9, sl, lr}
   16d40:	andcs	r4, r1, r9, ror r4
   16d44:	stmda	r8!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16d48:	stmiapl	r3!, {r4, r5, r8, r9, fp, lr}^
   16d4c:	blcs	30dc0 <mbtowc@plt+0x2eea8>
   16d50:	blmi	1c0b040 <mbtowc@plt+0x1c09128>
   16d54:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
   16d58:			; <UNDEFINED> instruction: 0xf7eb2020
   16d5c:	andcs	lr, r1, r8, ror r8
   16d60:	ldc2	7, cr15, [r6, #1016]!	; 0x3f8
   16d64:	blmi	a90c2c <mbtowc@plt+0xa8ed14>
   16d68:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   16d6c:			; <UNDEFINED> instruction: 0xf0402b00
   16d70:	logvssm	f0, f1
   16d74:			; <UNDEFINED> instruction: 0xf43f2800
   16d78:			; <UNDEFINED> instruction: 0xf7eaaeac
   16d7c:	strmi	lr, [r3], -lr, lsr #31
   16d80:	blmi	950824 <mbtowc@plt+0x94e90c>
   16d84:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   16d88:	stmdacs	r0, {r3, r4, fp, sp, lr}
   16d8c:	tsthi	r2, r0	; <UNPREDICTABLE>
   16d90:	blcs	34da4 <mbtowc@plt+0x32e8c>
   16d94:	tsthi	r0, r0, asr #32	; <UNPREDICTABLE>
   16d98:	ldrbtmi	r4, [r8], #-2180	; 0xfffff77c
   16d9c:	stmiapl	r3!, {r0, r1, r3, r4, r8, r9, fp, lr}^
   16da0:	blcs	30e14 <mbtowc@plt+0x2eefc>
   16da4:	mrshi	pc, (UNDEF: 8)	; <UNPREDICTABLE>
   16da8:	stmiapl	r2!, {r0, r3, r4, r6, r8, r9, fp, lr}^
   16dac:	stmiapl	r1!, {r1, r3, r4, r8, r9, fp, lr}^
   16db0:	ldmdavs	r2, {r1, r8, r9, sp}
   16db4:			; <UNDEFINED> instruction: 0xf7fd6809
   16db8:	blmi	556084 <mbtowc@plt+0x55416c>
   16dbc:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   16dc0:			; <UNDEFINED> instruction: 0xf47f2b00
   16dc4:	blmi	501dcc <mbtowc@plt+0x4ffeb4>
   16dc8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   16dcc:	movwls	r6, #6427	; 0x191b
   16dd0:	ldrbtmi	r4, [fp], #-2935	; 0xfffff489
   16dd4:	orrcs	r9, r0, #0, 6
   16dd8:	ldrmi	r2, [r9], -r1, lsl #4
   16ddc:	strtmi	sl, [r8], -r5, lsl #26
   16de0:	ldm	r4, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16de4:			; <UNDEFINED> instruction: 0xf7ea4628
   16de8:	blmi	392bd0 <mbtowc@plt+0x390cb8>
   16dec:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   16df0:			; <UNDEFINED> instruction: 0xf6bf4283
   16df4:	blmi	2c1dd8 <mbtowc@plt+0x2bfec0>
   16df8:	andsvs	r5, r8, r3, ror #17
   16dfc:	bllt	ffcd4e00 <mbtowc@plt+0xffcd2ee8>
   16e00:			; <UNDEFINED> instruction: 0x000198b4
   16e04:	andeq	r9, r1, lr, lsr #17
   16e08:	andeq	r0, r0, r4, lsr r2
   16e0c:	andeq	r0, r0, r4, lsr #5
   16e10:	andeq	r0, r0, r8, asr #4
   16e14:	ldrdeq	r0, [r0], -r4
   16e18:	ldrdeq	r0, [r0], -ip
   16e1c:	ldrdeq	r7, [r0], -r2
   16e20:	andeq	r0, r0, r4, lsl #5
   16e24:	andeq	r7, r0, r4, asr #7
   16e28:	andeq	r7, r0, sl, lsr #7
   16e2c:	andeq	r0, r0, r4, lsr r3
   16e30:	andeq	r0, r0, r0, lsl #4
   16e34:	andeq	r0, r0, r8, lsr #6
   16e38:	andeq	r0, r0, ip, lsr #4
   16e3c:	strdeq	r0, [r0], -ip
   16e40:	andeq	r0, r0, r4, ror #3
   16e44:	andeq	r7, r0, r8, asr #7
   16e48:	andeq	r0, r0, ip, ror r3
   16e4c:			; <UNDEFINED> instruction: 0x000073be
   16e50:			; <UNDEFINED> instruction: 0x000003b8
   16e54:	andeq	r7, r0, sl, lsl #7
   16e58:	andeq	r7, r0, ip, lsl #7
   16e5c:	andeq	r0, r0, r8, ror #6
   16e60:	andeq	r0, r0, r8, lsr #4
   16e64:	muleq	r0, r0, r3
   16e68:	andeq	r7, r0, r4, lsl r3
   16e6c:	strdeq	r0, [r0], -r8
   16e70:	andeq	r0, r0, r0, lsl #7
   16e74:	andeq	r0, r0, r4, ror #6
   16e78:	andeq	r7, r0, sl, ror #6
   16e7c:	ldrdeq	r7, [r0], -lr
   16e80:	andeq	r0, r0, ip, lsl #7
   16e84:	andeq	r0, r0, r0, lsr #6
   16e88:	andeq	r7, r0, r0, ror r3
   16e8c:	andeq	r7, r0, r4, asr r3
   16e90:	andeq	r7, r0, r6, asr r3
   16e94:	andeq	r0, r0, r8, lsl r2
   16e98:	andeq	r7, r0, r0, ror r2
   16e9c:	andeq	r7, r0, ip, ror #4
   16ea0:	andeq	r0, r0, r8, asr #7
   16ea4:	andeq	r7, r0, r6, ror #4
   16ea8:	andeq	r7, r0, r4, asr r2
   16eac:	strdeq	r0, [r0], -r8
   16eb0:	andeq	r7, r0, r0, asr r2
   16eb4:	andeq	r7, r0, ip, asr r2
   16eb8:	andeq	r0, r0, ip, lsl #6
   16ebc:	andeq	r7, r0, r0, asr r2
   16ec0:	andeq	r7, r0, r4, lsl r2
   16ec4:	andeq	r0, r0, r0, ror #5
   16ec8:	andeq	r7, r0, ip, lsr r2
   16ecc:	strdeq	r7, [r0], -r8
   16ed0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   16ed4:	andeq	r7, r0, ip, asr #4
   16ed8:	ldrdeq	r7, [r0], -ip
   16edc:	andeq	r7, r0, r4, asr #4
   16ee0:	andeq	r7, r0, r0, asr #3
   16ee4:	andeq	r7, r0, r8, lsr r2
   16ee8:	andeq	r7, r0, r4, lsr #3
   16eec:	andeq	r0, r0, r4, lsl #8
   16ef0:	andeq	r7, r0, r8, lsr #4
   16ef4:	andeq	r7, r0, r8, lsl #3
   16ef8:	andeq	r4, r0, r6, lsl r6
   16efc:	andeq	r7, r0, ip, lsl r2
   16f00:	andeq	r0, r0, ip, ror #5
   16f04:	andeq	r4, r0, r0, ror #11
   16f08:	andeq	r4, r0, sl, lsr #11
   16f0c:	strheq	r7, [r0], -ip
   16f10:	andeq	r0, r0, r8, lsl #7
   16f14:	andeq	r6, r0, ip, lsl #7
   16f18:	andeq	r6, r0, ip, lsr #31
   16f1c:	andeq	r6, r0, r6, ror r3
   16f20:	andeq	r6, r0, ip, lsr #31
   16f24:	andeq	r7, r0, r8
   16f28:	ldrdeq	r6, [r0], -r2
   16f2c:	andeq	r6, r0, ip, lsr #5
   16f30:	andeq	r4, r0, r0, lsl r4
   16f34:	andeq	r6, r0, r4, lsr pc
   16f38:	ldrdeq	r0, [r0], -ip
   16f3c:	andeq	r6, r0, r2, lsl #30
   16f40:	andeq	r6, r0, r8, lsr #29
   16f44:	andeq	r0, r0, ip, asr r2
   16f48:	andeq	r6, r0, r0, lsl #28
   16f4c:	andeq	r6, r0, r6, lsl #2
   16f50:			; <UNDEFINED> instruction: 0x00006db4
   16f54:	andeq	r6, r0, r0, ror sp
   16f58:	andeq	r6, r0, r6, ror r0
   16f5c:	andeq	r6, r0, lr, asr #26
   16f60:	andeq	r5, r0, ip, ror #31
   16f64:	andeq	r5, r0, lr, lsr #31
   16f68:	andeq	r5, r0, r2, lsr #31
   16f6c:	andeq	r6, r0, r6, lsl #25
   16f70:			; <UNDEFINED> instruction: 0x000002b8
   16f74:	andeq	r0, r0, r0, ror r3
   16f78:			; <UNDEFINED> instruction: 0x000002bc
   16f7c:			; <UNDEFINED> instruction: 0x000002b0
   16f80:	andeq	r0, r0, r8, asr #6
   16f84:	andeq	r5, r0, r2, asr #29
   16f88:	andeq	r6, r0, sl, asr #23
   16f8c:	andeq	r6, r0, r2, asr #23
   16f90:			; <UNDEFINED> instruction: 0x00006ab2
   16f94:	andeq	r5, r0, ip, ror #28
   16f98:	andeq	r8, r1, lr, ror #29
   16f9c:	andeq	r0, r0, r8, lsr r3
   16fa0:	andeq	r0, r0, r4, ror #5
   16fa4:	andeq	r5, r0, r4, ror #27
   16fa8:	andeq	r6, r0, r0, asr #21
   16fac:	andeq	r3, r0, lr, lsr lr
   16fb0:			; <UNDEFINED> instruction: 0x00003eba
   16fb4:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
   16fb8:			; <UNDEFINED> instruction: 0xf7fd2102
   16fbc:	blmi	dd5040 <mbtowc@plt+0xdd3128>
   16fc0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   16fc4:	addsmi	fp, r8, #-1073741820	; 0xc0000004
   16fc8:	ldrmi	fp, [r8], -r8, lsr #31
   16fcc:	stmiapl	r3!, {r0, r1, r4, r5, r8, r9, fp, lr}^
   16fd0:	addmi	r6, r3, #1769472	; 0x1b0000
   16fd4:	mrcge	6, 7, APSR_nzcv, cr1, cr15, {5}
   16fd8:	stmiapl	r3!, {r4, r5, r8, r9, fp, lr}^
   16fdc:	usat	r6, #12, r8
   16fe0:	ldrbtmi	r4, [r8], #-2095	; 0xfffff7d1
   16fe4:	cdpvc	6, 12, cr14, cr3, cr0, {7}
   16fe8:			; <UNDEFINED> instruction: 0xf47f2b00
   16fec:	stmdami	sp!, {r0, r2, r3, r7, r9, sl, fp, sp, pc}
   16ff0:			; <UNDEFINED> instruction: 0xe65f4478
   16ff4:	stmiapl	r3!, {r2, r3, r5, r8, r9, fp, lr}^
   16ff8:	mrcvs	8, 2, r6, cr9, cr11, {0}
   16ffc:			; <UNDEFINED> instruction: 0xf43f2900
   17000:	blmi	ac26d8 <mbtowc@plt+0xac07c0>
   17004:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
   17008:	ldrmi	r9, [r3], -r0, lsl #2
   1700c:	ldrbtmi	r4, [r9], #-2344	; 0xfffff6d8
   17010:			; <UNDEFINED> instruction: 0xf7ea2001
   17014:	blmi	a12b24 <mbtowc@plt+0xa10c0c>
   17018:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1701c:			; <UNDEFINED> instruction: 0xf43f2b00
   17020:	blmi	9825a8 <mbtowc@plt+0x980690>
   17024:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
   17028:			; <UNDEFINED> instruction: 0xf7ea2020
   1702c:	blmi	7d2c74 <mbtowc@plt+0x7d0d5c>
   17030:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   17034:	bcs	361a4 <mbtowc@plt+0x3428c>
   17038:	cfstrdge	mvd15, [r7, #508]!	; 0x1fc
   1703c:	bcs	359ac <mbtowc@plt+0x33a94>
   17040:	cfmvdhrge	mvd3, pc
   17044:	movwcs	lr, #59859	; 0xe9d3
   17048:	movwcs	lr, #10701	; 0x29cd
   1704c:	stmiapl	r3!, {r0, r1, r3, r4, r8, r9, fp, lr}^
   17050:	movwls	r6, #2075	; 0x81b
   17054:	andcs	r2, r1, #128, 6
   17058:	stmdage	r5, {r0, r3, r4, r9, sl, lr}
   1705c:	svc	0x0056f7ea
   17060:	stmiapl	r3!, {r0, r1, r2, r4, r8, r9, fp, lr}^
   17064:	teqlt	r5, sp, lsl r8
   17068:			; <UNDEFINED> instruction: 0xf7eaa805
   1706c:	strcc	lr, [r2, #-3638]	; 0xfffff1ca
   17070:			; <UNDEFINED> instruction: 0xf73f42a8
   17074:	blmi	5027dc <mbtowc@plt+0x5008c4>
   17078:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
   1707c:	movwls	sl, #2821	; 0xb05
   17080:	ldmdbmi	r1, {r0, r1, r4, r9, sl, lr}
   17084:	andcs	r4, r1, r9, ror r4
   17088:	cdp	7, 8, cr15, cr6, cr10, {7}
   1708c:			; <UNDEFINED> instruction: 0xf7eae53c
   17090:	svclt	0x0000ed58
   17094:	andeq	r3, r0, r2, lsr #24
   17098:	andeq	r0, r0, r4, lsl #4
   1709c:	ldrdeq	r0, [r0], -ip
   170a0:	strdeq	r3, [r0], -r6
   170a4:	andeq	r5, r0, r4, lsr #22
   170a8:	ldrdeq	r0, [r0], -ip
   170ac:	andeq	r0, r0, r8, lsr #4
   170b0:	strdeq	r6, [r0], -r2
   170b4:	andeq	r0, r0, r4, lsr #5
   170b8:	andeq	r0, r0, r8, lsl #7
   170bc:	andeq	r0, r0, r0, ror r3
   170c0:			; <UNDEFINED> instruction: 0x000002bc
   170c4:	andeq	r0, r0, r4, ror #6
   170c8:	andeq	r6, r0, r0, lsr #15
   170cc:	addlt	fp, r4, r0, lsl r5
   170d0:	ldrbtmi	r4, [fp], #-2878	; 0xfffff4c2
   170d4:	stmdale	r8!, {r1, r2, r4, fp, sp}
   170d8:			; <UNDEFINED> instruction: 0xf000e8df
   170dc:	strbcs	r0, [r1, -sl, asr #24]!
   170e0:	strcs	r1, [r7, -r1, lsr #16]!
   170e4:	strcs	r1, [pc, -r7, lsr #28]
   170e8:	strtcs	r2, [r7], #-1813	; 0xfffff8eb
   170ec:			; <UNDEFINED> instruction: 0x2727271b
   170f0:	andseq	r2, r2, r7, lsr #14
   170f4:	ldrbtmi	r4, [sl], #-2614	; 0xfffff5ca
   170f8:	bmi	dcf1f0 <mbtowc@plt+0xdcd2d8>
   170fc:	eors	r4, r9, sl, ror r4
   17100:	ldrbtmi	r4, [sl], #-2613	; 0xfffff5cb
   17104:	bmi	d8f1e4 <mbtowc@plt+0xd8d2cc>
   17108:	eors	r4, r3, sl, ror r4
   1710c:	ldrbtmi	r4, [sl], #-2612	; 0xfffff5cc
   17110:	bmi	d4f1d8 <mbtowc@plt+0xd4d2c0>
   17114:	eor	r4, sp, sl, ror r4
   17118:	ldrbtmi	r4, [sl], #-2611	; 0xfffff5cd
   1711c:	bmi	d0f1cc <mbtowc@plt+0xd0d2b4>
   17120:	eor	r4, r7, sl, ror r4
   17124:	ldrbtmi	r4, [sl], #-2610	; 0xfffff5ce
   17128:	stmiblt	r1, {r2, r5, sp, lr, pc}
   1712c:	ldmpl	sl, {r0, r4, r5, r9, fp, lr}
   17130:	bmi	c7117c <mbtowc@plt+0xc6f264>
   17134:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
   17138:	blmi	c3b144 <mbtowc@plt+0xc3922c>
   1713c:	movwls	r4, #1147	; 0x47b
   17140:	mvnscc	pc, #79	; 0x4f
   17144:	strtmi	r2, [r0], -r1, lsl #4
   17148:	cdp	7, 14, cr15, cr0, cr10, {7}
   1714c:	bmi	a8f1e8 <mbtowc@plt+0xa8d2d0>
   17150:	ldmdavs	r1, {r1, r3, r4, r7, fp, ip, lr}
   17154:	ldmpl	fp, {r3, r5, r9, fp, lr}
   17158:	andls	r6, r1, ip, lsl r8
   1715c:	ldrbtmi	r4, [fp], #-2856	; 0xfffff4d8
   17160:			; <UNDEFINED> instruction: 0xf04f9300
   17164:	andcs	r3, r1, #-67108861	; 0xfc000003
   17168:			; <UNDEFINED> instruction: 0xf7ea4620
   1716c:			; <UNDEFINED> instruction: 0xe014eed0
   17170:	ldrbtmi	r4, [sl], #-2596	; 0xfffff5dc
   17174:	ldmdbmi	pc, {r0, r4, r5, r7, r8, fp, ip, sp, pc}	; <UNPREDICTABLE>
   17178:	stmdavs	r9, {r0, r3, r4, r6, fp, ip, lr}
   1717c:	ldmdapl	fp, {r1, r2, r3, r4, fp, lr}
   17180:	andls	r6, r2, #24, 16	; 0x180000
   17184:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
   17188:	blmi	83bd94 <mbtowc@plt+0x839e7c>
   1718c:	movwls	r4, #1147	; 0x47b
   17190:	mvnscc	pc, #79	; 0x4f
   17194:			; <UNDEFINED> instruction: 0xf7ea2201
   17198:			; <UNDEFINED> instruction: 0xb004eeba
   1719c:	bmi	7465e4 <mbtowc@plt+0x7446cc>
   171a0:			; <UNDEFINED> instruction: 0xe7e7447a
   171a4:	ldmdapl	r9, {r0, r1, r4, r8, fp, lr}^
   171a8:	ldmdami	r3, {r0, r3, fp, sp, lr}
   171ac:	ldmdavs	r8, {r0, r1, r3, r4, fp, ip, lr}
   171b0:	blmi	63b9c0 <mbtowc@plt+0x639aa8>
   171b4:	movwls	r4, #5243	; 0x147b
   171b8:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
   171bc:			; <UNDEFINED> instruction: 0xf04f9300
   171c0:	andcs	r3, r1, #-67108861	; 0xfc000003
   171c4:	cdp	7, 10, cr15, cr2, cr10, {7}
   171c8:	svclt	0x0000e7e7
   171cc:	andeq	r8, r1, r6, ror #21
   171d0:	andeq	r6, r0, r2, ror r7
   171d4:	andeq	r6, r0, ip, asr #14
   171d8:	andeq	r6, r0, lr, asr #14
   171dc:	andeq	r6, r0, ip, asr #14
   171e0:	andeq	r6, r0, lr, asr #14
   171e4:	andeq	r4, r0, r0, ror r7
   171e8:	andeq	r4, r0, lr, lsr #16
   171ec:	muleq	r0, r8, r8
   171f0:	andeq	r6, r0, lr, lsl #14
   171f4:	andeq	r0, r0, r0, asr r3
   171f8:	andeq	r0, r0, r0, asr #4
   171fc:	andeq	r6, r0, r4, lsr r7
   17200:	andeq	r6, r0, r6, lsl r7
   17204:	andeq	r6, r0, r6, asr #13
   17208:	andeq	r5, r0, lr, lsl #19
   1720c:	andeq	r6, r0, r0, lsl r7
   17210:	andeq	r6, r0, r0, lsr #13
   17214:	andeq	r5, r0, r0, ror #18
   17218:	andeq	r6, r0, sl, ror #13
   1721c:	strdlt	fp, [r3], r0
   17220:	strmi	r4, [lr], -r4, lsl #12
   17224:	ldrbtmi	r4, [pc], #-3858	; 1722c <mbtowc@plt+0x15314>
   17228:	stmdavs	r0, {r0, r2, r4, r6, sl, fp, ip}
   1722c:	stmdavs	fp, {r5, r6, r8, ip, sp, pc}
   17230:	ble	1e7ce4 <mbtowc@plt+0x1e5dcc>
   17234:			; <UNDEFINED> instruction: 0xf7ea4629
   17238:	mlavs	r0, r0, ip, lr
   1723c:	cmplt	r3, r3, lsr #16
   17240:	stmdavs	r0!, {r0, r2, r4, r5, sp, lr}
   17244:	ldcllt	0, cr11, [r0, #12]!
   17248:			; <UNDEFINED> instruction: 0xf7ea4628
   1724c:	strdvs	lr, [r0], -r8	; <UNPREDICTABLE>
   17250:	blmi	251228 <mbtowc@plt+0x24f310>
   17254:	bmi	22d648 <mbtowc@plt+0x22b730>
   17258:	strls	r5, [r0, #-2232]	; 0xfffff748
   1725c:	bmi	1f12d0 <mbtowc@plt+0x1ef3b8>
   17260:	tstcs	r1, sl, ror r4
   17264:			; <UNDEFINED> instruction: 0xf7ea6800
   17268:	andcs	lr, r1, r4, lsr #27
   1726c:			; <UNDEFINED> instruction: 0xff5ff7fb
   17270:	muleq	r1, r2, r9
   17274:	andeq	r0, r0, r0, ror #4
   17278:	andeq	r0, r0, r8, asr #5
   1727c:	andeq	r6, r0, r8, ror #12
   17280:	mvnsmi	lr, #737280	; 0xb4000
   17284:	ldcmi	0, cr11, [r0], #-524	; 0xfffffdf4
   17288:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
   1728c:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   17290:	strmi	sp, [r0], pc, lsr #32
   17294:	blmi	b68ad4 <mbtowc@plt+0xb66bbc>
   17298:	ldmdavs	pc, {r0, r1, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
   1729c:	ldrsbtls	pc, [r8], r7	; <UNPREDICTABLE>
   172a0:	svceq	0x0000f1b9
   172a4:	strbmi	sp, [r8], -r8, lsr #32
   172a8:	ldc	7, cr15, [r6, #-936]	; 0xfffffc58
   172ac:	ldmdane	r1!, {r0, r2, r9, sl, lr}
   172b0:	strbmi	r3, [r8], -r2, lsl #2
   172b4:	mrrc	7, 14, pc, r0, cr10	; <UNPREDICTABLE>
   172b8:	adcseq	pc, r8, r7, asr #17
   172bc:	stmiapl	r3!, {r0, r1, r5, r8, r9, fp, lr}^
   172c0:			; <UNDEFINED> instruction: 0xf8d7681f
   172c4:	movtlt	r0, #32952	; 0x80b8
   172c8:			; <UNDEFINED> instruction: 0x2320b1e5
   172cc:	blmi	7ec7e0 <mbtowc@plt+0x7ea8c8>
   172d0:	stmdavs	r2!, {r2, r5, r6, r7, fp, ip, lr}
   172d4:			; <UNDEFINED> instruction: 0xf8d21c6b
   172d8:			; <UNDEFINED> instruction: 0x463200b8
   172dc:	ldrmi	r4, [r8], #-1601	; 0xfffff9bf
   172e0:	stcl	7, cr15, [r8, #-936]	; 0xfffffc58
   172e4:			; <UNDEFINED> instruction: 0xf8d36823
   172e8:	strmi	r0, [r5], #-184	; 0xffffff48
   172ec:	movwcs	r4, #1070	; 0x42e
   172f0:	andlt	r7, r3, r3, ror r0
   172f4:	mvnshi	lr, #12386304	; 0xbd0000
   172f8:			; <UNDEFINED> instruction: 0xf7ea1c48
   172fc:			; <UNDEFINED> instruction: 0xf8c7eca0
   17300:	ldrhlt	r0, [r8, #-8]
   17304:			; <UNDEFINED> instruction: 0x46414632
   17308:	ldc	7, cr15, [r4, #-936]!	; 0xfffffc58
   1730c:	stmiapl	r3!, {r0, r1, r2, r3, r8, r9, fp, lr}^
   17310:			; <UNDEFINED> instruction: 0xf8d3681b
   17314:	andcs	r3, r0, #184	; 0xb8
   17318:			; <UNDEFINED> instruction: 0xe7ea559a
   1731c:	stmiapl	r3!, {r2, r3, r8, r9, fp, lr}^
   17320:	stmiapl	r0!, {r2, r3, r9, fp, lr}
   17324:	smladls	r1, r3, r7, r3
   17328:	stmiapl	r2!, {r0, r1, r3, r9, fp, lr}
   1732c:	ldmdbvs	r2, {r1, r4, fp, sp, lr}
   17330:	ldmdavs	fp, {r9, ip, pc}
   17334:	ldrbtmi	r4, [sl], #-2569	; 0xfffff5f7
   17338:	stmdavs	r0, {r0, r8, sp}
   1733c:	ldc	7, cr15, [r8, #-936]!	; 0xfffffc58
   17340:			; <UNDEFINED> instruction: 0xf7fb2001
   17344:	svclt	0x0000fef4
   17348:	andeq	r8, r1, r0, lsr r9
   1734c:	ldrdeq	r0, [r0], -ip
   17350:	andeq	r0, r0, r0, ror #4
   17354:	andeq	r0, r0, r8, asr #5
   17358:	ldrdeq	r0, [r0], -r4
   1735c:			; <UNDEFINED> instruction: 0x000065b6
   17360:	vshl.s64	<illegal reg q5.5>, q8, #45	; 0x2d
   17364:	strmi	r4, [lr], ip, lsr #26
   17368:			; <UNDEFINED> instruction: 0xf8df4615
   1736c:	ldrbtmi	ip, [ip], #244	; 0xf4
   17370:	ldrbtmi	r4, [sl], #-2620	; 0xfffff5c4
   17374:	ldmpl	r3, {r2, r3, r4, r5, r8, r9, fp, lr}^
   17378:			; <UNDEFINED> instruction: 0xf8cd681b
   1737c:			; <UNDEFINED> instruction: 0xf04f3424
   17380:	blmi	e97f88 <mbtowc@plt+0xe96070>
   17384:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   17388:	strcs	r6, [ip, -r2, asr #17]!
   1738c:			; <UNDEFINED> instruction: 0xf702fb07
   17390:	stmibne	lr, {r0, r3, r4, fp, sp, lr}^
   17394:			; <UNDEFINED> instruction: 0xf1046884
   17398:	movwcs	r0, #531	; 0x213
   1739c:	bleq	953ec <mbtowc@plt+0x934d4>
   173a0:	tstle	r2, r0, lsr #16
   173a4:	blcs	1e3fb0 <mbtowc@plt+0x1e2098>
   173a8:			; <UNDEFINED> instruction: 0xf1bed1f8
   173ac:	eorsle	r0, fp, r0, lsl #30
   173b0:	andls	r7, r6, #2228224	; 0x220000
   173b4:	strtmi	r3, [r3], #-787	; 0xfffffced
   173b8:	stmibpl	fp, {r0, r2, r8, r9, ip, pc}^
   173bc:	blmi	b3bfd4 <mbtowc@plt+0xb3a0bc>
   173c0:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   173c4:	movwls	r6, #14363	; 0x381b
   173c8:	movwls	r6, #10547	; 0x2933
   173cc:			; <UNDEFINED> instruction: 0xf85c4b29
   173d0:	ldmdavs	fp, {r0, r1, ip, sp}
   173d4:	movwls	r6, #6363	; 0x18db
   173d8:	ldrbtmi	r4, [fp], #-2855	; 0xfffff4d9
   173dc:	vst2.8	{d25-d28}, [pc], r0
   173e0:	andcs	r6, r1, #128, 6
   173e4:	mvnscc	pc, r0, asr #4
   173e8:			; <UNDEFINED> instruction: 0xf7eaa809
   173ec:	svcge	0x0009ed90
   173f0:			; <UNDEFINED> instruction: 0xf7ea4638
   173f4:			; <UNDEFINED> instruction: 0x4601ec72
   173f8:			; <UNDEFINED> instruction: 0xf7ff4638
   173fc:	msrlt	SP_mon, r1
   17400:	adcvc	r2, r3, #134217728	; 0x8000000
   17404:			; <UNDEFINED> instruction: 0xf04389b3
   17408:			; <UNDEFINED> instruction: 0x81b30308
   1740c:	ldrbtmi	r4, [sl], #-2587	; 0xfffff5e5
   17410:	ldmpl	r3, {r0, r2, r4, r8, r9, fp, lr}^
   17414:			; <UNDEFINED> instruction: 0xf8dd681a
   17418:	subsmi	r3, sl, r4, lsr #8
   1741c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17420:	vand	d13, d13, d12
   17424:	ldcllt	13, cr4, [r0, #176]!	; 0xb0
   17428:	andls	r7, r5, #2228224	; 0x220000
   1742c:	strtmi	r3, [r3], #-787	; 0xfffffced
   17430:	stmibpl	fp, {r2, r8, r9, ip, pc}^
   17434:	blmi	3bc048 <mbtowc@plt+0x3ba130>
   17438:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   1743c:	movwls	r6, #10267	; 0x281b
   17440:	movwls	r6, #6451	; 0x1933
   17444:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
   17448:	vst2.8	{d25-d28}, [pc], r0
   1744c:	andcs	r6, r1, #128, 6
   17450:	mvnscc	pc, r0, asr #4
   17454:			; <UNDEFINED> instruction: 0xf7eaa809
   17458:			; <UNDEFINED> instruction: 0xe7c8ed5a
   1745c:	bl	1c5540c <mbtowc@plt+0x1c534f4>
   17460:	andeq	r8, r1, sl, asr #16
   17464:	andeq	r8, r1, r6, asr #16
   17468:	andeq	r0, r0, r4, lsr r2
   1746c:	andeq	r0, r0, r0, lsr #5
   17470:	andeq	r0, r0, r4, lsl #4
   17474:	ldrdeq	r0, [r0], -ip
   17478:	andeq	r6, r0, lr, lsr r5
   1747c:	andeq	r8, r1, sl, lsr #15
   17480:	andeq	r4, r0, lr, ror #2
   17484:	svcmi	0x00f0e92d
   17488:	strmi	fp, [r7], -r3, lsl #1
   1748c:	ldrmi	r4, [r1], sl, lsl #13
   17490:	stclmi	6, cr4, [r6, #-608]	; 0xfffffda0
   17494:	blmi	11a8690 <mbtowc@plt+0x11a6778>
   17498:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   1749c:	eorsle	r2, r7, r0, lsl #16
   174a0:	ldrbtmi	r4, [fp], #-2884	; 0xfffff4bc
   174a4:	bmi	113151c <mbtowc@plt+0x112f604>
   174a8:	ldmdavs	r2, {r1, r3, r5, r7, fp, ip, lr}
   174ac:	ble	1327f3c <mbtowc@plt+0x1326024>
   174b0:	stmiapl	fp!, {r0, r1, r2, r3, r4, r5, r8, r9, fp, lr}^
   174b4:	ldrdlt	pc, [r0], -r3
   174b8:	stmiapl	sl!, {r0, r1, r2, r3, r4, r5, r8, r9, fp, lr}^
   174bc:	mrrcne	8, 1, r6, r9, cr3
   174c0:			; <UNDEFINED> instruction: 0x262c6011
   174c4:			; <UNDEFINED> instruction: 0xf603fb06
   174c8:	streq	lr, [r6], #-2827	; 0xfffff4f5
   174cc:	stmiapl	fp!, {r0, r1, r3, r4, r5, r8, r9, fp, lr}^
   174d0:			; <UNDEFINED> instruction: 0x6127601c
   174d4:			; <UNDEFINED> instruction: 0x81a12100
   174d8:			; <UNDEFINED> instruction: 0x61a16161
   174dc:	andsge	pc, ip, r4, asr #17
   174e0:	eorls	pc, r0, r4, asr #17
   174e4:	blls	3aff70 <mbtowc@plt+0x3ae058>
   174e8:	blls	37797c <mbtowc@plt+0x375a64>
   174ec:			; <UNDEFINED> instruction: 0xf8c48163
   174f0:	stmdals	ip, {r2, r5, pc}
   174f4:			; <UNDEFINED> instruction: 0xf938f7fc
   174f8:	andeq	pc, r6, fp, asr #16
   174fc:	suble	r2, r1, r0, lsl #16
   17500:	stmiapl	fp!, {r1, r2, r3, r5, r8, r9, fp, lr}^
   17504:	andcs	r6, r0, #1769472	; 0x1b0000
   17508:	andlt	r6, r3, sl, asr r0
   1750c:	svchi	0x00f0e8bd
   17510:	adcspl	pc, r0, pc, asr #8
   17514:	bl	fe4d54c4 <mbtowc@plt+0xfe4d35ac>
   17518:	stmiapl	fp!, {r0, r2, r5, r8, r9, fp, lr}^
   1751c:			; <UNDEFINED> instruction: 0xb1206018
   17520:	ldrbtmi	r4, [fp], #-2855	; 0xfffff4d9
   17524:	andsvs	r2, sl, r0, lsl #5
   17528:	blmi	9d1438 <mbtowc@plt+0x9cf520>
   1752c:	bmi	9ad8e0 <mbtowc@plt+0x9ab9c8>
   17530:	addcs	r5, r0, #168, 16	; 0xa80000
   17534:	ldmdavs	fp, {r9, ip, pc}
   17538:	ldrbtmi	r4, [sl], #-2596	; 0xfffff5dc
   1753c:	stmdavs	r0, {r0, r8, sp}
   17540:	ldc	7, cr15, [r6], #-936	; 0xfffffc58
   17544:			; <UNDEFINED> instruction: 0xf7fb2001
   17548:	strcc	pc, [r0], #3570	; 0xdf2
   1754c:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
   17550:			; <UNDEFINED> instruction: 0x212c601c
   17554:			; <UNDEFINED> instruction: 0xf104fb01
   17558:	b	fffd5508 <mbtowc@plt+0xfffd35f0>
   1755c:	stmiapl	fp!, {r2, r4, r8, r9, fp, lr}^
   17560:	stmdacs	r0, {r3, r4, sp, lr}
   17564:	blmi	60bbfc <mbtowc@plt+0x609ce4>
   17568:	bmi	5ed91c <mbtowc@plt+0x5eba04>
   1756c:	strls	r5, [r0], #-2216	; 0xfffff758
   17570:	bmi	6315e4 <mbtowc@plt+0x62f6cc>
   17574:	tstcs	r1, sl, ror r4
   17578:			; <UNDEFINED> instruction: 0xf7ea6800
   1757c:	andcs	lr, r1, sl, lsl ip
   17580:	ldc2l	7, cr15, [r5, #1004]	; 0x3ec
   17584:	stmiapl	fp!, {r0, r1, r2, r3, r8, r9, fp, lr}^
   17588:	stmiapl	ip!, {r0, r1, r2, r3, r9, fp, lr}
   1758c:	ldmdavs	fp, {r8, r9, sl, ip, pc}
   17590:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
   17594:	stmdavs	r0!, {r0, r8, sp}
   17598:	stc	7, cr15, [sl], {234}	; 0xea
   1759c:	stmdavs	r1!, {r0, r9, sp}
   175a0:			; <UNDEFINED> instruction: 0xf7fc980c
   175a4:	andcs	pc, r1, sp, asr sp	; <UNPREDICTABLE>
   175a8:	stc2l	7, cr15, [r1, #1004]	; 0x3ec
   175ac:	andeq	r8, r1, r4, lsr #14
   175b0:	andeq	r0, r0, r0, lsr #5
   175b4:	muleq	r1, r2, r3
   175b8:	andeq	r0, r0, r0, asr r2
   175bc:	ldrdeq	r0, [r0], -r4
   175c0:	andeq	r9, r1, r2, lsl r3
   175c4:	andeq	r0, r0, r0, ror #4
   175c8:	andeq	r0, r0, r8, asr #5
   175cc:	strdeq	r6, [r0], -sl
   175d0:	andeq	r9, r1, r6, ror #5
   175d4:	strdeq	r6, [r0], -r4
   175d8:	andeq	r6, r0, sl, lsl #8
   175dc:	bmi	9c4dc4 <mbtowc@plt+0x9c2eac>
   175e0:	blmi	9a87d0 <mbtowc@plt+0x9a68b8>
   175e4:	ldmdavs	sp, {r0, r1, r4, r6, r7, fp, ip, lr}
   175e8:	stccs	7, cr2, [r0, #-0]
   175ec:			; <UNDEFINED> instruction: 0x4604d03d
   175f0:	svceq	0x00cb460e
   175f4:	svclt	0x00182800
   175f8:	strcs	r2, [r0, -r0, lsl #6]
   175fc:	teqle	r4, r0, lsl #22
   17600:	stmdavc	r3, {r4, r5, r8, ip, sp, pc}
   17604:	tstle	r3, r0, lsr #22
   17608:	svccc	0x0001f814
   1760c:	rscsle	r2, fp, r0, lsr #22
   17610:	ldmpl	r3, {r0, r1, r3, r4, r8, r9, fp, lr}^
   17614:	svccs	0x0001681f
   17618:	and	sp, r7, ip, lsl r1
   1761c:	adcsmi	r6, r3, #7012352	; 0x6b0000
   17620:	stmiavs	fp!, {r1, sl, fp, ip, lr, pc}
   17624:	ble	8280f8 <mbtowc@plt+0x8261e0>
   17628:	smlalttlt	r6, sp, sp, r8
   1762c:	rscsle	r2, r5, r0, lsl #24
   17630:	stmdacs	r0, {r3, r5, fp, sp, lr}
   17634:			; <UNDEFINED> instruction: 0x4621d0f8
   17638:	stmib	ip!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1763c:	ldrb	fp, [r3, r8, lsr #3]!
   17640:	ands	r2, r2, r0, lsl #14
   17644:	adcsmi	r6, r3, #7012352	; 0x6b0000
   17648:	stmiavs	fp!, {r1, sl, fp, ip, lr, pc}
   1764c:	ble	428120 <mbtowc@plt+0x426208>
   17650:	cmnlt	r5, sp, ror #17
   17654:	rscsle	r2, r5, r0, lsl #24
   17658:	stmdacs	r0, {r3, r5, fp, sp, lr}
   1765c:			; <UNDEFINED> instruction: 0x4621d0f8
   17660:	ldmib	r8, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17664:	mvnsle	r2, r0, lsl #16
   17668:	ldrtmi	r2, [r8], -r2, lsl #14
   1766c:			; <UNDEFINED> instruction: 0x2700bdf8
   17670:			; <UNDEFINED> instruction: 0x2702e7fb
   17674:	svclt	0x0000e7f9
   17678:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   1767c:	andeq	r0, r0, r8, lsl #4
   17680:	strdeq	r0, [r0], -r8
   17684:	strdlt	fp, [r3], r0
   17688:	strmi	r4, [pc], -r6, lsl #12
   1768c:	ldrbtmi	r4, [sp], #-3445	; 0xfffff28b
   17690:	stmiapl	fp!, {r0, r2, r4, r5, r6, r8, r9, fp, lr}^
   17694:	blcs	31708 <mbtowc@plt+0x2f7f0>
   17698:	addhi	pc, r3, r0
   1769c:	tstlt	r8, r8, asr lr
   176a0:	ldmib	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   176a4:	stmiapl	fp!, {r4, r5, r6, r8, r9, fp, lr}^
   176a8:			; <UNDEFINED> instruction: 0xf8d3681b
   176ac:	strhlt	r0, [r8, -r4]
   176b0:	ldmib	r2!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   176b4:	stmiapl	fp!, {r2, r3, r5, r6, r8, r9, fp, lr}^
   176b8:			; <UNDEFINED> instruction: 0xf8d3681b
   176bc:	strhlt	r0, [r8, -r8]
   176c0:	stmib	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   176c4:	stmiapl	r9!, {r3, r5, r6, r8, r9, fp, lr}^
   176c8:			; <UNDEFINED> instruction: 0x2320680a
   176cc:	stmdavs	sl, {r0, r1, r4, r6, ip, sp, lr}
   176d0:	stmdavs	sl, {r0, r1, r4, ip, sp, lr}
   176d4:	ldrvc	r2, [r3], #-768	; 0xfffffd00
   176d8:	subsvc	r7, r3, #1392508928	; 0x53000000
   176dc:	bicsvc	r7, r3, r3, lsl r2
   176e0:			; <UNDEFINED> instruction: 0x71537193
   176e4:	sbcsvc	r7, r3, r3, lsl r1
   176e8:	addsvc	r6, r3, sl, lsl #16
   176ec:			; <UNDEFINED> instruction: 0xf8c4680c
   176f0:	strvs	r3, [r3, -r8, lsl #1]!
   176f4:	rscscc	pc, pc, #79	; 0x4f
   176f8:	adccs	pc, r0, r4, asr #17
   176fc:	adcvc	r6, r3, #36700160	; 0x2300000
   17700:	adcscc	pc, r1, r4, lsl #17
   17704:	adcscc	pc, r0, r4, lsl #17
   17708:	movwcs	r2, #512	; 0x200
   1770c:	tstcs	r6, #196, 18	; 0x310000
   17710:	movwcs	lr, #59844	; 0xe9c4
   17714:	stmiapl	fp!, {r0, r2, r4, r6, r8, r9, fp, lr}^
   17718:	ldmdbhi	sl, {r0, r1, r3, r4, fp, sp, lr}^
   1771c:	svceq	0x0001f012
   17720:			; <UNDEFINED> instruction: 0xf9b3bf14
   17724:	movwcs	r3, #8
   17728:	movwcs	r6, #739	; 0x2e3
   1772c:	eorcc	pc, r3, r4, lsl #17
   17730:	cfmadd32cs	mvax7, mvfx7, mvfx0, mvfx3
   17734:	andcs	sp, r7, #80	; 0x50
   17738:			; <UNDEFINED> instruction: 0xf1044631
   1773c:			; <UNDEFINED> instruction: 0xf7ea0013
   17740:	movwcs	lr, #2842	; 0xb1a
   17744:	blmi	12351d8 <mbtowc@plt+0x12332c0>
   17748:	stmdavs	sl, {r0, r3, r5, r6, r7, fp, ip, lr}
   1774c:			; <UNDEFINED> instruction: 0xf8c22300
   17750:			; <UNDEFINED> instruction: 0xf8c230b8
   17754:			; <UNDEFINED> instruction: 0x66d330b4
   17758:			; <UNDEFINED> instruction: 0x66536693
   1775c:	rscscc	pc, pc, pc, asr #32
   17760:			; <UNDEFINED> instruction: 0xf8c26310
   17764:	stmdami	r2, {r4, r6, r7, ip, sp}^
   17768:	andvs	r5, r3, r8, lsr #16
   1776c:	bmi	10704c0 <mbtowc@plt+0x106e5a8>
   17770:	ldmdavs	r2, {r1, r3, r5, r7, fp, ip, lr}
   17774:	stmdavs	ip, {r0, r1, r4, ip, sp, lr}
   17778:	sbccc	pc, r8, r4, asr #17
   1777c:	sbccc	pc, r4, r4, asr #17
   17780:	sbccc	pc, r0, r4, asr #17
   17784:	sbccc	pc, ip, r4, asr #17
   17788:	blmi	ef4a1c <mbtowc@plt+0xef2b04>
   1778c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   17790:	svceq	0x00fbb12b
   17794:	svclt	0x00182e00
   17798:	blcs	203a0 <mbtowc@plt+0x1e488>
   1779c:	andlt	sp, r3, sl, asr #32
   177a0:	ldrshcs	fp, [r8], #208	; 0xd0
   177a4:	b	12d5754 <mbtowc@plt+0x12d383c>
   177a8:	stmiapl	fp!, {r0, r1, r2, r3, r5, r8, r9, fp, lr}^
   177ac:	stmdacs	r0, {r3, r4, sp, lr}
   177b0:	blmi	ccbdd8 <mbtowc@plt+0xcc9ec0>
   177b4:	bmi	cadb68 <mbtowc@plt+0xcabc50>
   177b8:	bmi	b2da60 <mbtowc@plt+0xb2bb48>
   177bc:	ldmdavs	r2, {r1, r3, r5, r7, fp, ip, lr}
   177c0:	andls	r6, r0, #294912	; 0x48000
   177c4:	bmi	bf1838 <mbtowc@plt+0xbef920>
   177c8:	tstcs	r1, sl, ror r4
   177cc:			; <UNDEFINED> instruction: 0xf7ea6800
   177d0:	strdcs	lr, [r1], -r0
   177d4:	stc2	7, cr15, [fp], #1004	; 0x3ec
   177d8:	svclt	0x00bc2f00
   177dc:	strbtvc	r2, [r3], #768	; 0x300
   177e0:	vpadd.i8	d29, d18, d17
   177e4:	addsmi	r7, pc, #1006632960	; 0x3c000000
   177e8:	strls	sp, [r1, -fp, lsl #24]
   177ec:	ldrbtmi	r4, [fp], #-2854	; 0xfffff4da
   177f0:	movwcs	r9, #33536	; 0x8300
   177f4:	ldrmi	r2, [r9], -r1, lsl #4
   177f8:	andseq	pc, r3, r4, lsl #2
   177fc:	bl	fe1d57ac <mbtowc@plt+0xfe1d3894>
   17800:			; <UNDEFINED> instruction: 0xf644e7a1
   17804:	vrsra.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
   17808:	blx	fe0d859a <mbtowc@plt+0xfe0d6682>
   1780c:	ldrbne	r3, [fp, r7, lsl #4]!
   17810:			; <UNDEFINED> instruction: 0x13a2ebc3
   17814:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
   17818:	tstvc	r3, #2048	; 0x800	; <UNPREDICTABLE>
   1781c:	blmi	6fc428 <mbtowc@plt+0x6fa510>
   17820:	movwls	r4, #1147	; 0x47b
   17824:	andcs	r2, r1, #8, 6	; 0x20000000
   17828:			; <UNDEFINED> instruction: 0xf1044619
   1782c:			; <UNDEFINED> instruction: 0xf7ea0013
   17830:	str	lr, [r8, lr, ror #22]
   17834:			; <UNDEFINED> instruction: 0x46304639
   17838:	mrc2	7, 6, pc, cr0, cr15, {7}
   1783c:	stmiapl	fp!, {r2, r4, r8, r9, fp, lr}^
   17840:	cmplt	r3, fp, lsl r8
   17844:			; <UNDEFINED> instruction: 0xd1aa2b01
   17848:	svclt	0x001e2801
   1784c:			; <UNDEFINED> instruction: 0xf0436ae3
   17850:	rscvs	r0, r3, #4, 6	; 0x10000000
   17854:	stmdacs	r2, {r0, r1, r5, r7, r8, r9, sl, sp, lr, pc}
   17858:	bvs	ff90bee4 <mbtowc@plt+0xff909fcc>
   1785c:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   17860:	ldr	r6, [ip, r3, ror #5]
   17864:	andeq	r8, r1, sl, lsr #10
   17868:	ldrdeq	r0, [r0], -ip
   1786c:	ldrdeq	r0, [r0], -r4
   17870:	ldrdeq	r0, [r0], -r4
   17874:	andeq	r0, r0, r0, asr #4
   17878:	andeq	r0, r0, r8, lsl #4
   1787c:	andeq	r0, r0, r0, ror #4
   17880:	andeq	r0, r0, r8, asr #5
   17884:	strdeq	r6, [r0], -ip
   17888:	strdeq	r6, [r0], -sl
   1788c:	andeq	r6, r0, ip, asr #3
   17890:	strdeq	r0, [r0], -r8
   17894:	stmdbvs	r2, {fp, sp, lr}
   17898:	stmdbvs	fp, {r0, r3, fp, sp, lr}
   1789c:	blle	26830c <mbtowc@plt+0x2663f4>
   178a0:	stmdbvs	r0, {r0, r1, r3, sl, fp, ip, lr, pc}^
   178a4:	addsmi	r6, r8, #1228800	; 0x12c000
   178a8:	addsmi	sp, r8, #9216	; 0x2400
   178ac:	ldrdcs	fp, [r0], -r4
   178b0:	ldrbmi	r2, [r0, -r1]!
   178b4:	rscscc	pc, pc, pc, asr #32
   178b8:	andcs	r4, r1, r0, ror r7
   178bc:			; <UNDEFINED> instruction: 0xf04f4770
   178c0:			; <UNDEFINED> instruction: 0x477030ff
   178c4:	mvnsmi	lr, #737280	; 0xb4000
   178c8:	ldrmi	r4, [r4], -pc, lsl #12
   178cc:	mcrls	6, 0, r4, cr8, cr12, {4}
   178d0:	ldrbtmi	r4, [sp], #-3382	; 0xfffff2ca
   178d4:	stmdacs	r0, {r7, r9, sl, lr}
   178d8:	blmi	d8ba2c <mbtowc@plt+0xd89b14>
   178dc:			; <UNDEFINED> instruction: 0xf8d358eb
   178e0:			; <UNDEFINED> instruction: 0xf8cee000
   178e4:	mcrcs	0, 0, r6, cr10, cr0, {3}
   178e8:			; <UNDEFINED> instruction: 0xf10ebf03
   178ec:	stmdagt	pc, {r3, r4, r5, r6, r8, fp}	; <UNPREDICTABLE>
   178f0:	andeq	lr, pc, r9, lsl #17
   178f4:	ldrdcc	pc, [r0], -r8
   178f8:			; <UNDEFINED> instruction: 0xf8cebf18
   178fc:			; <UNDEFINED> instruction: 0xf8ce3078
   17900:	stccs	0, cr7, [r0], {116}	; 0x74
   17904:	blmi	acba18 <mbtowc@plt+0xac9b00>
   17908:			; <UNDEFINED> instruction: 0xf8d358eb
   1790c:			; <UNDEFINED> instruction: 0xf8cee000
   17910:	cdpcs	0, 0, cr6, cr10, cr8, {4}
   17914:			; <UNDEFINED> instruction: 0xf10ebf03
   17918:	ldm	r4, {r4, r7, r8, fp}
   1791c:	stm	r9, {r0, r1, r2, r3}
   17920:	stmdavs	r3!, {r0, r1, r2, r3}
   17924:			; <UNDEFINED> instruction: 0xf8cebf18
   17928:			; <UNDEFINED> instruction: 0xf8ce3090
   1792c:	blmi	887b64 <mbtowc@plt+0x885c4c>
   17930:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   17934:	svceq	0x0008f013
   17938:	blmi	80b9c4 <mbtowc@plt+0x809aac>
   1793c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   17940:	cmnlt	ip, #-1073741766	; 0xc000003a
   17944:			; <UNDEFINED> instruction: 0x46614632
   17948:			; <UNDEFINED> instruction: 0xf7fb4620
   1794c:	mcrne	14, 0, pc, cr4, cr2, {3}	; <UNPREDICTABLE>
   17950:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   17954:	svceq	0x0000f1b8
   17958:	ldrtmi	sp, [r2], -r0, lsr #32
   1795c:			; <UNDEFINED> instruction: 0x46404639
   17960:	mcr2	7, 3, pc, cr7, cr11, {7}	; <UNPREDICTABLE>
   17964:	svclt	0x00183800
   17968:	b	141f974 <mbtowc@plt+0x141da5c>
   1796c:	andle	r0, r6, r4, lsl #6
   17970:	stmiapl	fp!, {r0, r1, r2, r3, r8, r9, fp, lr}^
   17974:	bvs	ff4f19e4 <mbtowc@plt+0xff4efacc>
   17978:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
   1797c:	pop	{r0, r1, r4, r6, r7, r9, sp, lr}
   17980:	blmi	2f8968 <mbtowc@plt+0x2f6a50>
   17984:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   17988:	ldrvs	r2, [sl, -r0, lsl #4]
   1798c:	blmi	251878 <mbtowc@plt+0x24f960>
   17990:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   17994:			; <UNDEFINED> instruction: 0xf8c32200
   17998:	strb	r2, [r8, r8, lsl #1]
   1799c:	strb	r2, [r4, r0]!
   179a0:			; <UNDEFINED> instruction: 0xf1b82400
   179a4:	bicsle	r0, r8, r0, lsl #30
   179a8:	svclt	0x0000e7e9
   179ac:	andeq	r8, r1, r6, ror #5
   179b0:	ldrdeq	r0, [r0], -ip
   179b4:	ldrdeq	r0, [r0], -r8
   179b8:	andeq	r0, r0, r0, asr #7
   179bc:			; <UNDEFINED> instruction: 0x4606b570
   179c0:	stmiblt	r4, {r2, r7, r9, fp, sp, lr}^
   179c4:	adcsvs	r2, r3, #0, 6
   179c8:	tstlt	r8, r0, lsr r8
   179cc:	stmda	r4!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   179d0:	eorsvs	r2, r3, r0, lsl #6
   179d4:			; <UNDEFINED> instruction: 0xb11869b0
   179d8:	ldmda	lr, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   179dc:			; <UNDEFINED> instruction: 0x61b32300
   179e0:			; <UNDEFINED> instruction: 0xf7eabd70
   179e4:			; <UNDEFINED> instruction: 0xf8d4e85a
   179e8:			; <UNDEFINED> instruction: 0x462050d0
   179ec:	ldmda	r4, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   179f0:	rscle	r2, r7, r0, lsl #26
   179f4:	cdpvs	6, 6, cr4, cr0, cr12, {1}
   179f8:			; <UNDEFINED> instruction: 0xf7eab108
   179fc:			; <UNDEFINED> instruction: 0xf8d4e84e
   17a00:	strhlt	r0, [r8, -r4]
   17a04:	stmda	r8, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   17a08:	ldrsbteq	pc, [r8], r4	; <UNPREDICTABLE>
   17a0c:	mvnle	r2, r0, lsl #16
   17a10:	push	{r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   17a14:	strdlt	r4, [r3], r0
   17a18:	strmi	r4, [r8], r6, lsl #12
   17a1c:	svcmi	0x00454691
   17a20:	blmi	1168c24 <mbtowc@plt+0x1166d0c>
   17a24:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   17a28:	rsbsle	r2, r1, r0, lsl #24
   17a2c:	ldmpl	fp!, {r0, r1, r6, r8, r9, fp, lr}^
   17a30:	blcs	31aa4 <mbtowc@plt+0x2fb8c>
   17a34:			; <UNDEFINED> instruction: 0x4625d076
   17a38:	stmiavs	sp!, {r1, sp, lr, pc}^
   17a3c:	rsbsle	r2, r1, r0, lsl #26
   17a40:			; <UNDEFINED> instruction: 0x300af9b5
   17a44:	rscsle	r2, r8, r0, lsl #22
   17a48:	ldrtmi	r6, [r1], -sl, ror #16
   17a4c:			; <UNDEFINED> instruction: 0xf7ea6828
   17a50:	stmdacs	r0, {r2, r4, r5, r9, fp, sp, lr, pc}
   17a54:	movwcs	sp, #4593	; 0x11f1
   17a58:	stmiavs	r4!, {r5, r6, sp, lr, pc}^
   17a5c:			; <UNDEFINED> instruction: 0xf9b4b1d4
   17a60:	blcs	23a90 <mbtowc@plt+0x21b78>
   17a64:	stmdavs	r2!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
   17a68:	stmdavs	r0!, {r0, r4, r5, r9, sl, lr}
   17a6c:	b	955a1c <mbtowc@plt+0x953b04>
   17a70:	stmdacs	r0, {r0, r1, r9, sl, lr}
   17a74:	andcs	sp, r1, #1073741884	; 0x4000003c
   17a78:			; <UNDEFINED> instruction: 0xf8b88122
   17a7c:			; <UNDEFINED> instruction: 0xf0422000
   17a80:			; <UNDEFINED> instruction: 0xf8a80201
   17a84:			; <UNDEFINED> instruction: 0xf8b92000
   17a88:			; <UNDEFINED> instruction: 0xf0422000
   17a8c:			; <UNDEFINED> instruction: 0xf8a90201
   17a90:	sub	r2, r3, r0
   17a94:	ldmpl	fp!, {r1, r3, r5, r8, r9, fp, lr}^
   17a98:	blcs	31b0c <mbtowc@plt+0x2fbf4>
   17a9c:	strcs	sp, [r0], #-3353	; 0xfffff2e7
   17aa0:	blmi	a29530 <mbtowc@plt+0xa27618>
   17aa4:	andlt	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   17aa8:			; <UNDEFINED> instruction: 0xf8db4625
   17aac:	strtmi	r0, [r0], #-0
   17ab0:	strtmi	r9, [fp], -r0, lsl #10
   17ab4:	ldrtmi	r4, [r1], -sl, lsr #12
   17ab8:			; <UNDEFINED> instruction: 0xf7ea3004
   17abc:			; <UNDEFINED> instruction: 0x4603e85a
   17ac0:			; <UNDEFINED> instruction: 0xf10ab198
   17ac4:	strtcc	r0, [r8], #-2561	; 0xfffff5ff
   17ac8:	ldmpl	fp!, {r0, r2, r3, r4, r8, r9, fp, lr}^
   17acc:	ldrbmi	r6, [r3, #-2075]	; 0xfffff7e5
   17ad0:	blmi	78ee84 <mbtowc@plt+0x78cf6c>
   17ad4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   17ad8:	andsle	r2, pc, r1, lsl #22
   17adc:	ldmpl	fp!, {r0, r1, r3, r4, r8, r9, fp, lr}^
   17ae0:	blcc	31b54 <mbtowc@plt+0x2fc3c>
   17ae4:	movwcs	fp, #7960	; 0x1f18
   17ae8:	bmi	5cfb50 <mbtowc@plt+0x5cdc38>
   17aec:	ldmdavs	r2, {r1, r3, r4, r5, r7, fp, ip, lr}
   17af0:	andcs	r4, r1, #20, 8	; 0x14000000
   17af4:			; <UNDEFINED> instruction: 0xf8b86262
   17af8:			; <UNDEFINED> instruction: 0xf0422000
   17afc:			; <UNDEFINED> instruction: 0xf8a80201
   17b00:			; <UNDEFINED> instruction: 0xf8b92000
   17b04:			; <UNDEFINED> instruction: 0xf0422000
   17b08:			; <UNDEFINED> instruction: 0xf8a90201
   17b0c:	and	r2, r5, r0
   17b10:	ldmpl	fp!, {r0, r2, r3, r8, r9, fp, lr}^
   17b14:			; <UNDEFINED> instruction: 0xf013681b
   17b18:			; <UNDEFINED> instruction: 0xd1bb0301
   17b1c:	andlt	r4, r3, r8, lsl r6
   17b20:	svchi	0x00f0e8bd
   17b24:	ldmpl	fp!, {r3, r8, r9, fp, lr}^
   17b28:			; <UNDEFINED> instruction: 0xf013681b
   17b2c:	orrsle	r0, r6, r1, lsl #6
   17b30:	svclt	0x0000e7f4
   17b34:	muleq	r1, r8, r1
   17b38:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   17b3c:	andeq	r0, r0, ip, lsr #6
   17b40:	andeq	r0, r0, r8, lsl r3
   17b44:	andeq	r0, r0, ip, lsl #8
   17b48:	ldrdeq	r0, [r0], -r8
   17b4c:	andeq	r0, r0, r0, lsr r2
   17b50:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
   17b54:	bvs	ff2c4260 <mbtowc@plt+0xff2c2348>
   17b58:	ldmdbmi	r1, {r1, r6, r7, r8, ip, sp, pc}
   17b5c:	stmdavs	r9, {r0, r3, r4, r6, fp, ip, lr}
   17b60:			; <UNDEFINED> instruction: 0xf4116ac9
   17b64:	tstle	r3, r0, lsl #30
   17b68:	ldmdapl	r9, {r1, r2, r3, r8, fp, lr}^
   17b6c:	stmiblt	r9, {r0, r3, fp, sp, lr}
   17b70:	ldmdapl	r9, {r0, r2, r3, r8, fp, lr}^
   17b74:	cmnlt	r9, r9, lsl #16
   17b78:	ldmdapl	fp, {r2, r3, r8, fp, lr}^
   17b7c:	orrsmi	r6, r3, #1769472	; 0x1b0000
   17b80:	andcs	fp, r1, ip, lsl #30
   17b84:	ldrbmi	r2, [r0, -r0]!
   17b88:	ldrbmi	r2, [r0, -r0]!
   17b8c:	ldrbmi	r2, [r0, -r0]!
   17b90:	ldrbmi	r2, [r0, -r0]!
   17b94:	ldrbmi	r2, [r0, -r1]!
   17b98:	ldrbmi	r2, [r0, -r1]!
   17b9c:	andeq	r8, r1, r6, rrx
   17ba0:	ldrdeq	r0, [r0], -ip
   17ba4:	andeq	r0, r0, ip, asr #3
   17ba8:	andeq	r0, r0, r0, lsr r2
   17bac:	ldrdeq	r0, [r0], -r8
   17bb0:	svcmi	0x00f0e92d
   17bb4:	strmi	fp, [r5], -r3, lsl #1
   17bb8:	ldrsbt	pc, [r0], -sp	; <UNPREDICTABLE>
   17bbc:	ldrbtmi	r4, [ip], #-3314	; 0xfffff30e
   17bc0:			; <UNDEFINED> instruction: 0xf8ae2000
   17bc4:	andshi	r0, r8, r0
   17bc8:	stmdapl	r0!, {r4, r5, r6, r7, fp, lr}
   17bcc:	ldrdhi	pc, [r0], -r0
   17bd0:	svceq	0x0000f1b8
   17bd4:	stmiami	lr!, {r2, r5, ip, lr, pc}^
   17bd8:			; <UNDEFINED> instruction: 0xf8d05820
   17bdc:			; <UNDEFINED> instruction: 0xf1b89000
   17be0:	svclt	0x00c80f00
   17be4:	svceq	0x0000f1b9
   17be8:	stmiami	sl!, {r1, r3, r4, r8, sl, fp, ip, lr, pc}^
   17bec:	stmdavs	r0, {r5, fp, ip, lr}
   17bf0:	stceq	0, cr15, [r0], {79}	; 0x4f
   17bf4:	and	r4, fp, r7, ror #12
   17bf8:	stfeqd	f7, [r1], {12}
   17bfc:	andcc	r3, ip, r1, lsl #14
   17c00:	svclt	0x00d445e0
   17c04:	strcs	r2, [r1], -r0, lsl #12
   17c08:	svclt	0x00a8454f
   17c0c:	teqlt	lr, r0, lsl #12
   17c10:	vmlacs.f32	s14, s0, s12
   17c14:	stmdavs	r6, {r1, r4, r5, r6, r7, ip, lr, pc}
   17c18:			; <UNDEFINED> instruction: 0xd1ed4296
   17c1c:	add	r2, r2, r1
   17c20:	stmdapl	r0!, {r0, r2, r3, r4, r6, r7, fp, lr}
   17c24:	ldrdhi	pc, [r0], -r0
   17c28:	svceq	0x0000f1b8
   17c2c:	ldmmi	fp, {r2, r5, ip, lr, pc}^
   17c30:			; <UNDEFINED> instruction: 0xf8d05820
   17c34:			; <UNDEFINED> instruction: 0xf1b89000
   17c38:	svclt	0x00c80f00
   17c3c:	svceq	0x0000f1b9
   17c40:	ldmmi	r7, {r1, r3, r4, r8, sl, fp, ip, lr, pc}^
   17c44:	stmdavs	r0, {r5, fp, ip, lr}
   17c48:	stceq	0, cr15, [r0], {79}	; 0x4f
   17c4c:	and	r4, fp, r7, ror #12
   17c50:	stfeqd	f7, [r1], {12}
   17c54:	andcc	r3, ip, r1, lsl #14
   17c58:	svclt	0x00d445e0
   17c5c:	strcs	r2, [r1], -r0, lsl #12
   17c60:	svclt	0x00a8454f
   17c64:	teqlt	lr, r0, lsl #12
   17c68:	cdpcs	8, 0, cr6, cr0, cr6, {4}
   17c6c:	stmdavs	r6, {r1, r4, r5, r6, r7, ip, lr, pc}
   17c70:	mvnle	r4, lr, lsl #5
   17c74:	subs	r2, r6, r1
   17c78:	stmdapl	r0!, {r1, r3, r6, r7, fp, lr}
   17c7c:	ldrdhi	pc, [r0], -r0
   17c80:	svceq	0x0000f1b8
   17c84:	stmiami	r8, {r2, r5, ip, lr, pc}^
   17c88:			; <UNDEFINED> instruction: 0xf8d05820
   17c8c:			; <UNDEFINED> instruction: 0xf1b89000
   17c90:	svclt	0x00c80f00
   17c94:	svceq	0x0000f1b9
   17c98:	stmiami	r4, {r1, r3, r4, r8, sl, fp, ip, lr, pc}^
   17c9c:	stmdavs	r0, {r5, fp, ip, lr}
   17ca0:	stceq	0, cr15, [r0], {79}	; 0x4f
   17ca4:	and	r4, r9, r7, ror #12
   17ca8:	andcc	r3, ip, r1, lsl #14
   17cac:	svclt	0x00d445e0
   17cb0:	strcs	r2, [r1], -r0, lsl #12
   17cb4:	svclt	0x00a8454f
   17cb8:	cmplt	lr, r0, lsl #12
   17cbc:	cdpcs	8, 0, cr6, cr0, cr6, {4}
   17cc0:	stmdavs	r6, {r1, r4, r5, r6, r7, ip, lr, pc}
   17cc4:			; <UNDEFINED> instruction: 0xf00042ae
   17cc8:			; <UNDEFINED> instruction: 0xf10c815a
   17ccc:	strb	r0, [fp, r1, lsl #24]!
   17cd0:	stmdapl	r0!, {r0, r1, r2, r4, r5, r7, fp, lr}
   17cd4:	ldmiblt	r0!, {fp, sp, lr}^
   17cd8:	stmibpl	r6!, {r1, r2, r4, r5, r7, r9, sl, fp, lr}
   17cdc:	ldrdhi	pc, [r0], -r6
   17ce0:	svceq	0x0000f1b8
   17ce4:	cdpmi	0, 11, cr13, cr4, cr11, {2}
   17ce8:			; <UNDEFINED> instruction: 0xf8d659a6
   17cec:			; <UNDEFINED> instruction: 0xf41bb000
   17cf0:	suble	r7, r4, r0, lsl #31
   17cf4:	stmibpl	r6!, {r0, r3, r5, r7, r9, sl, fp, lr}
   17cf8:	ldrdge	pc, [r0], -r6
   17cfc:	svceq	0x0000f1b8
   17d00:			; <UNDEFINED> instruction: 0xf1babfc8
   17d04:	ldcle	15, cr0, [r7, #-0]
   17d08:	stmibpl	r6!, {r0, r2, r5, r7, r9, sl, fp, lr}
   17d0c:			; <UNDEFINED> instruction: 0x46816836
   17d10:	movwls	r4, #5764	; 0x1684
   17d14:	andcs	lr, r1, #37	; 0x25
   17d18:	blmi	fea37d88 <mbtowc@plt+0xfea35e70>
   17d1c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   17d20:	andcc	pc, r0, lr, lsr #17
   17d24:	andlt	r2, r3, r0
   17d28:	svchi	0x00f0e8bd
   17d2c:	tstcs	r1, r1, lsl #22
   17d30:	andshi	r6, r9, r1, ror r0
   17d34:	orrvc	pc, r0, pc, asr #8
   17d38:	andne	pc, r0, lr, lsr #17
   17d3c:	stmdapl	r1!, {r1, r2, r3, r4, r7, r8, fp, lr}^
   17d40:			; <UNDEFINED> instruction: 0xf5b16809
   17d44:	tstle	sl, r0, lsl #31
   17d48:			; <UNDEFINED> instruction: 0xe7ec4638
   17d4c:	stfeqd	f7, [r1], {12}
   17d50:	strbmi	r3, [r8, #1548]	; 0x60c
   17d54:			; <UNDEFINED> instruction: 0x2700bfd4
   17d58:	ldrbmi	r2, [r4, #1793]	; 0x701
   17d5c:	strcs	fp, [r0, -r8, lsr #31]
   17d60:	strls	fp, [r0], -pc, asr #2
   17d64:	svccs	0x000068b7
   17d68:	ldmdavs	r3!, {r4, r5, r6, r7, r8, ip, lr, pc}
   17d6c:	sbcsle	r4, sp, fp, lsl #5
   17d70:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   17d74:	blls	91d24 <mbtowc@plt+0x8fe0c>
   17d78:	svcvc	0x0080f5bb
   17d7c:	ldmibmi	r0, {r1, r2, r3, r4, ip, lr, pc}
   17d80:			; <UNDEFINED> instruction: 0xf8d15861
   17d84:			; <UNDEFINED> instruction: 0xf1b88000
   17d88:	suble	r0, r9, r0, lsl #30
   17d8c:	stmdapl	r1!, {r1, r3, r7, r8, fp, lr}^
   17d90:	ldrdls	pc, [r0], -r1
   17d94:	svcvc	0x0000f419
   17d98:	stmibmi	r3, {r1, r6, ip, lr, pc}
   17d9c:			; <UNDEFINED> instruction: 0xf8d15861
   17da0:			; <UNDEFINED> instruction: 0xf1b8a000
   17da4:	svclt	0x00c80f00
   17da8:	svceq	0x0000f1ba
   17dac:	ldmdbmi	pc!, {r0, r2, r4, r5, r8, sl, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   17db0:	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
   17db4:	strmi	r4, [r7], -r4, lsl #13
   17db8:	eor	r9, r3, r0, lsl #6
   17dbc:			; <UNDEFINED> instruction: 0x2000f9be
   17dc0:			; <UNDEFINED> instruction: 0xf0402a00
   17dc4:	andcs	r8, r1, r4, lsl #1
   17dc8:	blls	51c84 <mbtowc@plt+0x4fd6c>
   17dcc:			; <UNDEFINED> instruction: 0xf8cb2101
   17dd0:	andshi	r1, r9, r4
   17dd4:			; <UNDEFINED> instruction: 0x1000f8be
   17dd8:	tstvc	r0, r1, asr #8	; <UNPREDICTABLE>
   17ddc:	andne	pc, r0, lr, lsr #17
   17de0:	stmdapl	r1!, {r0, r2, r4, r5, r6, r8, fp, lr}^
   17de4:			; <UNDEFINED> instruction: 0xf5b16809
   17de8:	tstle	r9, r0, lsl #30
   17dec:			; <UNDEFINED> instruction: 0xe79a4630
   17df0:	tstcc	ip, r1, lsl #14
   17df4:	svclt	0x00d445e0
   17df8:	strcs	r2, [r1], -r0, lsl #12
   17dfc:	svclt	0x00a84557
   17e00:	cmplt	lr, r0, lsl #12
   17e04:	stmvs	lr, {r0, r1, r3, r7, r9, sl, lr}
   17e08:	mvnsle	r2, r0, lsl #28
   17e0c:	adcmi	r6, fp, #720896	; 0xb0000
   17e10:			; <UNDEFINED> instruction: 0xf10cd0db
   17e14:	strb	r0, [fp, r1, lsl #24]!
   17e18:			; <UNDEFINED> instruction: 0xf5b99b00
   17e1c:	andsle	r7, sp, r0, lsl #30
   17e20:	stmdapl	r1!, {r3, r5, r6, r8, fp, lr}^
   17e24:	ldrdgt	pc, [r0], -r1
   17e28:	svceq	0x0000f1bc
   17e2c:	stmdbmi	r2!, {r0, r1, r2, r3, r6, ip, lr, pc}^
   17e30:			; <UNDEFINED> instruction: 0xf8d15861
   17e34:			; <UNDEFINED> instruction: 0xf4199000
   17e38:	suble	r6, r8, r0, lsl #31
   17e3c:	stmdapl	r1!, {r2, r4, r6, r8, fp, lr}^
   17e40:	ldrdhi	pc, [r0], -r1
   17e44:	svceq	0x0000f1bc
   17e48:			; <UNDEFINED> instruction: 0xf1b8bfc8
   17e4c:	ldcle	15, cr0, [fp, #-0]
   17e50:	stmdapl	r1!, {r4, r6, r8, fp, lr}^
   17e54:	strmi	r6, [r7], -r9, lsl #16
   17e58:	eor	r4, sp, r5, lsl #12
   17e5c:			; <UNDEFINED> instruction: 0x3000f9be
   17e60:	teqle	lr, r0, lsl #22
   17e64:	ldrb	r2, [lr, -r1]
   17e68:	subvc	r2, sl, #268435456	; 0x10000000
   17e6c:			; <UNDEFINED> instruction: 0xf8be801a
   17e70:	vst4.8	{d18-d21}, [r2], r0
   17e74:			; <UNDEFINED> instruction: 0xf8ae6280
   17e78:	bmi	13dfe80 <mbtowc@plt+0x13ddf68>
   17e7c:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   17e80:	svcvs	0x0080f5b2
   17e84:	svcge	0x004ff43f
   17e88:	stmiapl	r2!, {r0, r1, r3, r6, r9, fp, lr}
   17e8c:	vmov.i16	d22, #162	; 0x00a2
   17e90:	stmdbls	sp, {r7, r9, ip, sp}
   17e94:	svclt	0x00082900
   17e98:	bcs	206a0 <mbtowc@plt+0x1e788>
   17e9c:			; <UNDEFINED> instruction: 0xf9bed149
   17ea0:	eor	r3, r2, r0
   17ea4:	tstcc	ip, r1, lsl #10
   17ea8:	svclt	0x00d445bc
   17eac:	strcs	r2, [r1], -r0, lsl #12
   17eb0:	svclt	0x00a84545
   17eb4:	teqlt	lr, r0, lsl #12
   17eb8:	vmlacs.f32	s14, s0, s28
   17ebc:	stmdavs	lr, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
   17ec0:	smullsle	r4, r1, r6, r2
   17ec4:	strb	r3, [sp, r1, lsl #14]!
   17ec8:	svcvs	0x0080f5b9
   17ecc:	bmi	ecbf3c <mbtowc@plt+0xeca024>
   17ed0:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   17ed4:	addcc	pc, r0, #134217731	; 0x8000003
   17ed8:	stmdbcs	r0, {r0, r2, r3, r8, fp, ip, pc}
   17edc:	andcs	fp, r0, #8, 30
   17ee0:			; <UNDEFINED> instruction: 0xf9bebb3a
   17ee4:	blcs	23eec <mbtowc@plt+0x21fd4>
   17ee8:	bmi	d0bfd8 <mbtowc@plt+0xd0a0c0>
   17eec:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   17ef0:	addmi	pc, lr, #301989888	; 0x12000000
   17ef4:	blmi	d4c348 <mbtowc@plt+0xd4a430>
   17ef8:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
   17efc:	svclt	0x00183800
   17f00:	ldr	r2, [r0, -r1]
   17f04:			; <UNDEFINED> instruction: 0x3000f8be
   17f08:	svcvs	0x0080f413
   17f0c:			; <UNDEFINED> instruction: 0xf9bed039
   17f10:			; <UNDEFINED> instruction: 0xb32b3000
   17f14:	stmiapl	r2!, {r3, r5, r9, fp, lr}
   17f18:	vst2.8	{d6-d7}, [r2 :64], r2
   17f1c:	stmdbmi	sl!, {r1, r2, r3, r7, r9, lr}
   17f20:	stmdavs	r8, {r0, r5, r6, fp, ip, lr}
   17f24:			; <UNDEFINED> instruction: 0xf43f2800
   17f28:	bne	fe643b28 <mbtowc@plt+0xfe641c10>
   17f2c:	andcs	fp, r1, r8, lsl pc
   17f30:	andcs	lr, r1, #261095424	; 0xf900000
   17f34:			; <UNDEFINED> instruction: 0xf9be801a
   17f38:	vst4.8	{d19-d22}, [r3], r0
   17f3c:			; <UNDEFINED> instruction: 0xf8ae4380
   17f40:	bmi	763f48 <mbtowc@plt+0x762030>
   17f44:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   17f48:	svcmi	0x0080f5b2
   17f4c:	mcrge	4, 7, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
   17f50:	stmdapl	r1!, {r0, r2, r3, r4, r8, fp, lr}^
   17f54:	stmdbcs	r0, {r0, r3, fp, sp, lr}
   17f58:	orrsmi	sp, sl, #199	; 0xc7
   17f5c:	strbt	sp, [r2], r5, asr #3
   17f60:	stmiapl	r3!, {r0, r3, r4, r8, r9, fp, lr}^
   17f64:	stmdacs	r0, {r3, r4, fp, sp, lr}
   17f68:	mrcge	4, 6, APSR_nzcv, cr13, cr15, {1}
   17f6c:	stmiapl	r3!, {r1, r4, r8, r9, fp, lr}^
   17f70:			; <UNDEFINED> instruction: 0xf413681b
   17f74:	svclt	0x00144f8e
   17f78:	andcs	r2, r0, r1
   17f7c:	ldrdcs	lr, [r1], -r3
   17f80:	ldrdcs	lr, [r1], -r1
   17f84:	svclt	0x0000e6cf
   17f88:	strdeq	r7, [r1], -sl
   17f8c:	andeq	r0, r0, ip, lsr r4
   17f90:	ldrdeq	r0, [r0], -r8
   17f94:	andeq	r0, r0, ip, lsr #8
   17f98:	andeq	r0, r0, r4, lsr #6
   17f9c:	strdeq	r0, [r0], -ip
   17fa0:	andeq	r0, r0, r0, lsl r2
   17fa4:	andeq	r0, r0, r8, asr r3
   17fa8:	andeq	r0, r0, r0, lsl #6
   17fac:	andeq	r0, r0, r0, lsr #7
   17fb0:	andeq	r0, r0, ip, asr #3
   17fb4:	andeq	r0, r0, ip, ror #3
   17fb8:	ldrdeq	r0, [r0], -r8
   17fbc:	andeq	r0, r0, ip, lsr r2
   17fc0:	andeq	r0, r0, r4, lsr #4
   17fc4:	strdeq	r0, [r0], -r4
   17fc8:	andeq	r0, r0, r0, lsr r2
   17fcc:	ldrbtmi	r4, [fp], #-2877	; 0xfffff4c3
   17fd0:	ldmpl	sl, {r0, r2, r3, r4, r5, r9, fp, lr}
   17fd4:	bvs	ff472024 <mbtowc@plt+0xff47010c>
   17fd8:	svcpl	0x0000f411
   17fdc:	ldmdami	fp!, {r0, r1, r3, r5, r6, r8, ip, lr, pc}
   17fe0:	stmdavs	r0, {r3, r4, fp, ip, lr}
   17fe4:	eorle	r2, fp, r0, lsl #16
   17fe8:	svcmi	0x0000f411
   17fec:	ldmdbmi	r8!, {r1, r3, ip, lr, pc}
   17ff0:	stmdavs	r8, {r0, r3, r4, r6, fp, ip, lr}
   17ff4:			; <UNDEFINED> instruction: 0xf0418981
   17ff8:	orrhi	r0, r1, r1, lsl #2
   17ffc:	vld1.64	{d6-d7}, [r1 :64], r1
   18000:	sbcsvs	r4, r1, #0, 2
   18004:			; <UNDEFINED> instruction: 0xf4116ad1
   18008:	andle	r3, sl, r0, lsl #31
   1800c:	ldmdapl	r9, {r4, r5, r8, fp, lr}^
   18010:	stmibhi	r1, {r3, fp, sp, lr}
   18014:	tsteq	r0, r1, asr #32	; <UNPREDICTABLE>
   18018:	bvs	ff478624 <mbtowc@plt+0xff47670c>
   1801c:	orrcc	pc, r0, r1, lsr #8
   18020:	bvs	ff470b6c <mbtowc@plt+0xff46ec54>
   18024:	svccc	0x0000f411
   18028:	stmdbmi	r9!, {r1, r3, ip, lr, pc}
   1802c:	stmdavs	r8, {r0, r3, r4, r6, fp, ip, lr}
   18030:			; <UNDEFINED> instruction: 0xf0418981
   18034:	orrhi	r0, r1, r4, lsl #2
   18038:	vld1.64	{d6-d7}, [r1 :64], r1
   1803c:	sbcsvs	r3, r1, #0, 2
   18040:	teqlt	r1, r1	; <illegal shifter operand>
   18044:	ldmdapl	r9, {r1, r5, r8, fp, lr}^
   18048:	stmdbhi	r1, {r3, fp, sp, lr}^
   1804c:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
   18050:	stmdbmi	r0!, {r0, r6, r8, pc}
   18054:	stmdavs	r9, {r0, r3, r4, r6, fp, ip, lr}
   18058:	eorle	r2, sp, r0, lsl #18
   1805c:	sbcscs	pc, r0, r1, asr #17
   18060:	ldmdapl	r9, {r2, r3, r4, r8, fp, lr}^
   18064:	ldmdbmi	ip, {r1, r3, sp, lr}
   18068:	stmdavs	r9, {r0, r3, r4, r6, fp, ip, lr}
   1806c:	bvs	ff484558 <mbtowc@plt+0xff482640>
   18070:	svceq	0x0010f011
   18074:	ldmdbmi	r8, {r0, r1, ip, lr, pc}
   18078:	andcs	r5, r2, r9, asr r8
   1807c:	ldmdbmi	r7, {r3, sp, lr}
   18080:	stmdavs	r9, {r0, r3, r4, r6, fp, ip, lr}
   18084:	bvs	ff484570 <mbtowc@plt+0xff482658>
   18088:	svceq	0x0020f011
   1808c:	ldmdbmi	r3, {r0, r1, ip, lr, pc}
   18090:	andcs	r5, r2, r9, asr r8
   18094:	ldmdbmi	r2, {r3, sp, lr}
   18098:	stmdavs	r9, {r0, r3, r4, r6, fp, ip, lr}
   1809c:	bvs	ff4c4588 <mbtowc@plt+0xff4c2670>
   180a0:	svcmi	0x0080f412
   180a4:	bmi	3cc0b8 <mbtowc@plt+0x3ca1a0>
   180a8:			; <UNDEFINED> instruction: 0x2102589a
   180ac:	bmi	1b00f8 <mbtowc@plt+0x1ae1e0>
   180b0:	andcs	r5, r0, #10158080	; 0x9b0000
   180b4:			; <UNDEFINED> instruction: 0x4770601a
   180b8:	ldmdapl	r9, {r0, r2, r8, fp, lr}^
   180bc:	addvs	r6, sl, #589824	; 0x90000
   180c0:	svclt	0x0000e7ce
   180c4:	andeq	r7, r1, sl, ror #23
   180c8:	ldrdeq	r0, [r0], -ip
   180cc:	andeq	r0, r0, r0, lsl r4
   180d0:	ldrdeq	r0, [r0], -r4
   180d4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   180d8:	andeq	r0, r0, r8, ror r3
   180dc:	andeq	r0, r0, r4, lsr #8
   180e0:	andeq	r0, r0, r8, lsr #5
   180e4:	svcmi	0x00f0e92d
   180e8:	sfmmi	f7, 1, [ip, #-692]!	; 0xfffffd4c
   180ec:	ldrbtmi	r4, [ip], #-3199	; 0xfffff381
   180f0:	ldrbtmi	r4, [sl], #-2687	; 0xfffff581
   180f4:	ldmpl	r3, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, lr}^
   180f8:			; <UNDEFINED> instruction: 0xf8cd681b
   180fc:			; <UNDEFINED> instruction: 0xf04f3424
   18100:	blmi	1f58d08 <mbtowc@plt+0x1f56df0>
   18104:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   18108:			; <UNDEFINED> instruction: 0xf0002b00
   1810c:			; <UNDEFINED> instruction: 0x460580de
   18110:	stmiapl	r3!, {r1, r3, r4, r5, r6, r8, r9, fp, lr}^
   18114:	bvs	fe7b2188 <mbtowc@plt+0xfe7b0270>
   18118:	stmiapl	r3!, {r0, r3, r4, r5, r6, r8, r9, fp, lr}^
   1811c:	mcrcs	0, 0, r6, cr0, cr14, {0}
   18120:	sbcshi	pc, r3, r0
   18124:	ldrsblt	pc, [ip, #143]	; 0x8f	; <UNPREDICTABLE>
   18128:	blmi	1de951c <mbtowc@plt+0x1de7604>
   1812c:	movwls	r4, #29819	; 0x747b
   18130:	blmi	1cd029c <mbtowc@plt+0x1cce384>
   18134:	ldrtmi	r5, [r1], -r3, ror #17
   18138:			; <UNDEFINED> instruction: 0xf7ff6818
   1813c:	stmdacs	r0, {r0, r3, r8, sl, fp, ip, sp, lr, pc}
   18140:	tstcs	r0, r9, asr #32
   18144:			; <UNDEFINED> instruction: 0xf8544b6e
   18148:	eors	sl, sp, r3
   1814c:	stmiapl	r3!, {r0, r1, r2, r3, r5, r6, r8, r9, fp, lr}^
   18150:	eorcs	r6, ip, #192, 16	; 0xc00000
   18154:			; <UNDEFINED> instruction: 0xf000fb02
   18158:	ldrdgt	pc, [r0], -r3
   1815c:	stmdaeq	r0, {r2, r3, r8, r9, fp, sp, lr, pc}
   18160:			; <UNDEFINED> instruction: 0xf10768b7
   18164:			; <UNDEFINED> instruction: 0x462b0213
   18168:	blne	961b8 <mbtowc@plt+0x942a0>
   1816c:	tstle	r2, r0, lsr #18
   18170:	blcs	1e4d7c <mbtowc@plt+0x1e2e64>
   18174:	ldmdavc	sl!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
   18178:	tstcc	r3, #1342177280	; 0x50000000
   1817c:	movwls	r4, #17467	; 0x443b
   18180:	andcc	pc, r0, ip, asr r8	; <UNPREDICTABLE>
   18184:	blmi	18bcd98 <mbtowc@plt+0x18bae80>
   18188:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1818c:			; <UNDEFINED> instruction: 0xf8d89302
   18190:	movwls	r3, #4112	; 0x1010
   18194:	andlt	pc, r0, sp, asr #17
   18198:	orrvs	pc, r0, #1325400064	; 0x4f000000
   1819c:	vhsub.s8	d18, d0, d1
   181a0:			; <UNDEFINED> instruction: 0xf10d31ff
   181a4:	strbmi	r0, [r8], -r4, lsr #18
   181a8:	cdp	7, 11, cr15, cr0, cr9, {7}
   181ac:			; <UNDEFINED> instruction: 0xf7e94648
   181b0:			; <UNDEFINED> instruction: 0x4601ed94
   181b4:			; <UNDEFINED> instruction: 0xf7ff4648
   181b8:	blmi	141634c <mbtowc@plt+0x1414434>
   181bc:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   181c0:	eorsle	r2, r8, r2, lsl #22
   181c4:	teqlt	r1, r1, lsr r9
   181c8:	ldrdeq	pc, [r0], -sl
   181cc:	blx	17d6182 <mbtowc@plt+0x17d426a>
   181d0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   181d4:	blmi	12cc8c4 <mbtowc@plt+0x12ca9ac>
   181d8:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
   181dc:	ldrsbvs	pc, [r0], #130	; 0x82	; <UNPREDICTABLE>
   181e0:	mcrcs	0, 0, r6, cr0, cr14, {0}
   181e4:	blvs	1d0c3b0 <mbtowc@plt+0x1d0a498>
   181e8:	mvnsle	r2, sl, lsl fp
   181ec:	blcs	765c0 <mbtowc@plt+0x746a8>
   181f0:	stfcsd	f5, [r0, #-964]	; 0xfffffc3c
   181f4:	stccs	0, cr13, [r1, #-628]	; 0xfffffd8c
   181f8:	blmi	104c9b4 <mbtowc@plt+0x104aa9c>
   181fc:	ldmdavs	pc, {r0, r1, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
   18200:			; <UNDEFINED> instruction: 0x46384631
   18204:	stc2	7, cr15, [r4], #1020	; 0x3fc
   18208:	stmdacs	r0, {r1, r2, ip, pc}
   1820c:	bvc	fed0c9a0 <mbtowc@plt+0xfed0aa88>
   18210:	svceq	0x0001f013
   18214:	blmi	100c598 <mbtowc@plt+0x100a680>
   18218:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1821c:	ldmdbhi	fp!, {r0, r1, r4, r5, r6, r7, r9, sp, lr}^
   18220:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   18224:	tstcs	r0, fp, ror r1
   18228:			; <UNDEFINED> instruction: 0xf8544b35
   1822c:			; <UNDEFINED> instruction: 0xf04f8003
   18230:	svcls	0x0007092c
   18234:	movwcs	lr, #4140	; 0x102c
   18238:			; <UNDEFINED> instruction: 0xf8b872bb
   1823c:			; <UNDEFINED> instruction: 0xf043300c
   18240:			; <UNDEFINED> instruction: 0xf8a80302
   18244:	ldr	r3, [sp, ip]!
   18248:	andls	r7, r5, #655360	; 0xa0000
   1824c:	strmi	r3, [fp], #-787	; 0xfffffced
   18250:			; <UNDEFINED> instruction: 0xf85c9304
   18254:	movwls	r3, #12288	; 0x3000
   18258:	stmiapl	r3!, {r0, r2, r3, r5, r8, r9, fp, lr}^
   1825c:	movwls	r6, #10267	; 0x281b
   18260:			; <UNDEFINED> instruction: 0x3010f8de
   18264:	strls	r9, [r0, -r1, lsl #6]
   18268:	orrvs	pc, r0, #1325400064	; 0x4f000000
   1826c:	vhsub.s8	d18, d0, d1
   18270:			; <UNDEFINED> instruction: 0xf10d31ff
   18274:	ldrbmi	r0, [r0], -r4, lsr #20
   18278:	cdp	7, 4, cr15, cr8, cr9, {7}
   1827c:			; <UNDEFINED> instruction: 0xf7e94650
   18280:	strmi	lr, [r1], -ip, lsr #26
   18284:			; <UNDEFINED> instruction: 0xf7fe4650
   18288:	ldmdbvs	r1!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1828c:	adcle	r2, r2, r0, lsl #18
   18290:	ldrdeq	pc, [r0], -r8
   18294:	blx	ffed6248 <mbtowc@plt+0xffed4330>
   18298:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1829c:	blmi	70c510 <mbtowc@plt+0x70a5f8>
   182a0:	stmiavs	r0, {r0, r1, r5, r6, r7, fp, ip, lr}^
   182a4:			; <UNDEFINED> instruction: 0xf000fb09
   182a8:	ldrdgt	pc, [r0], -r3
   182ac:	vmlaeq.f64	d14, d0, d12
   182b0:			; <UNDEFINED> instruction: 0xf10168b1
   182b4:	blls	198b08 <mbtowc@plt+0x196bf0>
   182b8:	blge	96308 <mbtowc@plt+0x943f0>
   182bc:	svceq	0x0020f1ba
   182c0:	movwcc	sp, #4546	; 0x11c2
   182c4:	mvnsle	r2, r7, lsl #22
   182c8:	bmi	5121c8 <mbtowc@plt+0x5102b0>
   182cc:	blmi	2694bc <mbtowc@plt+0x2675a4>
   182d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   182d4:	strtcc	pc, [r4], #-2269	; 0xfffff723
   182d8:			; <UNDEFINED> instruction: 0xf04f405a
   182dc:	mrsle	r0, SP_svc
   182e0:	sfmmi	f7, 1, [ip, #-52]!	; 0xffffffcc
   182e4:	svchi	0x00f0e8bd
   182e8:	stc	7, cr15, [sl], #-932	; 0xfffffc5c
   182ec:	andeq	r7, r1, sl, asr #21
   182f0:	andeq	r7, r1, r6, asr #21
   182f4:	andeq	r0, r0, r4, lsr r2
   182f8:	andeq	r0, r0, r0, lsl r4
   182fc:	ldrdeq	r0, [r0], -r4
   18300:	ldrdeq	r0, [r0], -ip
   18304:	andeq	r3, r0, ip, lsl #9
   18308:	andeq	r3, r0, r8, lsl #9
   1830c:	andeq	r0, r0, r0, lsr #5
   18310:	andeq	r0, r0, r4, lsl #4
   18314:	ldrdeq	r0, [r0], -r8
   18318:	andeq	r7, r1, ip, ror #17
   1831c:	svcmi	0x00f0e92d
   18320:	mulls	fp, pc, r0	; <UNPREDICTABLE>
   18324:	blmi	19fc754 <mbtowc@plt+0x19fa83c>
   18328:			; <UNDEFINED> instruction: 0x4619447b
   1832c:	bmi	19bcf50 <mbtowc@plt+0x19bb038>
   18330:	blmi	19a9520 <mbtowc@plt+0x19a7608>
   18334:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   18338:			; <UNDEFINED> instruction: 0xf04f931d
   1833c:	strmi	r0, [r5], -r0, lsl #6
   18340:	ldrmi	r2, [r6], -r0, lsl #4
   18344:	ldrmi	r9, [r7], -r6, lsl #4
   18348:	stmiapl	ip, {r0, r5, r6, r8, r9, fp, lr}^
   1834c:	ldrdls	pc, [r4, pc]
   18350:			; <UNDEFINED> instruction: 0xf8df44f9
   18354:	ldrbtmi	sl, [sl], #388	; 0x184
   18358:	movweq	pc, #16650	; 0x410a	; <UNPREDICTABLE>
   1835c:	blmi	17fcf74 <mbtowc@plt+0x17fb05c>
   18360:	movwls	r4, #21627	; 0x547b
   18364:	ldrbtmi	r4, [fp], #-2910	; 0xfffff4a2
   18368:	movwcc	r9, #17160	; 0x4308
   1836c:	adds	r9, pc, r9, lsl #6
   18370:	cdpls	13, 0, cr9, cr6, cr11, {0}
   18374:	bls	1eb0d4 <mbtowc@plt+0x1e91bc>
   18378:			; <UNDEFINED> instruction: 0xf8df58d4
   1837c:	ldrbtmi	r9, [r9], #360	; 0x168
   18380:	ssatmi	lr, #25, r6, lsl #1
   18384:	stmdacs	r0, {r0, r2, r4, r6, sp, lr, pc}
   18388:			; <UNDEFINED> instruction: 0xf7e9d05a
   1838c:	strmi	lr, [r6], #-3238	; 0xfffff35a
   18390:	stmdaeq	r7, {r1, r2, r8, r9, fp, sp, lr, pc}
   18394:	stmdbls	r4, {r1, r6, r9, sl, lr}
   18398:	andeq	pc, r8, sl, lsl #2
   1839c:			; <UNDEFINED> instruction: 0xff3ef7fe
   183a0:	andeq	pc, r8, sl, asr #17
   183a4:	movwls	r6, #10339	; 0x2863
   183a8:	andls	pc, r4, sp, asr #17
   183ac:	movwls	r9, #2821	; 0xb05
   183b0:	mvnscc	pc, #79	; 0x4f
   183b4:	ldmne	r1!, {r0, r9, sp}
   183b8:			; <UNDEFINED> instruction: 0xf7e94438
   183bc:	stmdavs	r3!, {r3, r5, r7, r8, sl, fp, sp, lr, pc}
   183c0:	ldrdls	pc, [r4, -pc]!	; <UNPREDICTABLE>
   183c4:			; <UNDEFINED> instruction: 0x260144f9
   183c8:	mlale	lr, sp, r3, r4
   183cc:			; <UNDEFINED> instruction: 0xf8db4647
   183d0:	stmdblt	r3, {ip, sp}^
   183d4:	teqlt	r0, r0, ror #16
   183d8:	andsmi	r6, sp, #2293760	; 0x230000
   183dc:	strcc	sp, [r8], #-467	; 0xfffffe2d
   183e0:	stmdacs	r0, {r5, r6, fp, sp, lr}
   183e4:	bllt	178cbcc <mbtowc@plt+0x178acb4>
   183e8:	blmi	1050484 <mbtowc@plt+0x104e56c>
   183ec:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   183f0:	blmi	10049e4 <mbtowc@plt+0x1002acc>
   183f4:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   183f8:	ldrbtmi	r4, [sl], #-2622	; 0xfffff5c2
   183fc:	ldmpl	r3, {r0, r1, r4, r5, r8, r9, fp, lr}^
   18400:	blls	772470 <mbtowc@plt+0x770558>
   18404:			; <UNDEFINED> instruction: 0xf04f405a
   18408:	cmple	r9, r0, lsl #6
   1840c:	pop	{r0, r1, r2, r3, r4, ip, sp, pc}
   18410:	ldcmi	15, cr8, [r9], #-960	; 0xfffffc40
   18414:	andcs	r4, r0, #124, 8	; 0x7c000000
   18418:			; <UNDEFINED> instruction: 0xf1041d21
   1841c:			; <UNDEFINED> instruction: 0xf7fe0008
   18420:	strdvs	pc, [r0], sp	; <UNPREDICTABLE>
   18424:	andvc	r2, r2, r0, lsl #4
   18428:	strcs	lr, [r1], -r3, ror #15
   1842c:	ldrdls	pc, [ip], #143	; 0x8f
   18430:			; <UNDEFINED> instruction: 0x464744f9
   18434:	blmi	ca183c <mbtowc@plt+0xc9f924>
   18438:	ldmpl	r3, {r0, r1, r2, r9, fp, ip, pc}^
   1843c:	teqlt	r3, #1769472	; 0x1b0000
   18440:	blmi	c3d84c <mbtowc@plt+0xc3b934>
   18444:	movwls	r4, #1147	; 0x47b
   18448:	andcs	r2, r1, #64, 6
   1844c:	stcge	6, cr4, [sp], {25}
   18450:			; <UNDEFINED> instruction: 0xf7e94620
   18454:			; <UNDEFINED> instruction: 0x4620ed5c
   18458:	ldc	7, cr15, [lr], #-932	; 0xfffffc5c
   1845c:	ldmibne	r5!, {r1, r2, sl, lr}^
   18460:	stmdbls	r9, {r1, r3, r5, r9, sl, lr}
   18464:			; <UNDEFINED> instruction: 0xf1039b08
   18468:			; <UNDEFINED> instruction: 0xf7fe0008
   1846c:	blls	257fd0 <mbtowc@plt+0x2560b8>
   18470:	strls	r6, [r2], #-152	; 0xffffff68
   18474:	andls	pc, r4, sp, asr #17
   18478:	ldrbtmi	r4, [fp], #-2851	; 0xfffff4dd
   1847c:			; <UNDEFINED> instruction: 0xf04f9300
   18480:	andcs	r3, r1, #-67108861	; 0xfc000003
   18484:	ldrtmi	r1, [r8], #-2225	; 0xfffff74f
   18488:	stcl	7, cr15, [r0, #-932]	; 0xfffffc5c
   1848c:	blls	1a9d50 <mbtowc@plt+0x1a7e38>
   18490:	movwls	r3, #25345	; 0x6301
   18494:	adcle	r2, r8, r2, lsl #22
   18498:	blcs	3f0b8 <mbtowc@plt+0x3d1a0>
   1849c:	svcge	0x0068f43f
   184a0:	blmi	6bf8d0 <mbtowc@plt+0x6bd9b8>
   184a4:	ldmpl	r4, {r0, r1, r2, r9, fp, ip, pc}^
   184a8:			; <UNDEFINED> instruction: 0xf8df2601
   184ac:	ldrbtmi	r9, [r9], #100	; 0x64
   184b0:			; <UNDEFINED> instruction: 0xf43f2d00
   184b4:	blmi	4c4254 <mbtowc@plt+0x4c233c>
   184b8:			; <UNDEFINED> instruction: 0xf8529a07
   184bc:	str	fp, [r6, r3]
   184c0:	bl	fd646c <mbtowc@plt+0xfd4554>
   184c4:	muleq	r1, r0, r8
   184c8:	andeq	r7, r1, r8, lsl #17
   184cc:	andeq	r0, r0, r4, lsr r2
   184d0:	andeq	r0, r0, r8, lsl #6
   184d4:	andeq	r4, r0, r4, asr #15
   184d8:	ldrdeq	r8, [r1], -lr
   184dc:			; <UNDEFINED> instruction: 0x000063b8
   184e0:	andeq	r8, r1, lr, asr #9
   184e4:	muleq	r0, r6, r7
   184e8:	andeq	r2, r0, r8, lsl r6
   184ec:	andeq	r8, r1, r8, asr #8
   184f0:	andeq	r8, r1, r0, asr #8
   184f4:			; <UNDEFINED> instruction: 0x000177be
   184f8:	andeq	r8, r1, r0, lsr #8
   184fc:	andeq	r2, r0, ip, lsr #11
   18500:	andeq	r0, r0, ip, asr r2
   18504:			; <UNDEFINED> instruction: 0x000055b4
   18508:	muleq	r0, lr, r2
   1850c:	andeq	r0, r0, r4, ror r2
   18510:	andeq	r5, r0, r6, asr #10
   18514:	svcmi	0x00f0e92d
   18518:			; <UNDEFINED> instruction: 0xf8dfb0a7
   1851c:	ldrbtmi	r4, [ip], #-2408	; 0xfffff698
   18520:	stmdbcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   18524:			; <UNDEFINED> instruction: 0xf8df447a
   18528:	ldmpl	r3, {r2, r5, r6, r8, fp, ip, sp}^
   1852c:			; <UNDEFINED> instruction: 0x9325681b
   18530:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   18534:	ldmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   18538:	ldmdavs	lr, {r0, r1, r5, r6, r7, fp, ip, lr}
   1853c:			; <UNDEFINED> instruction: 0x300af9b6
   18540:	beq	54684 <mbtowc@plt+0x5276c>
   18544:	eorsle	r2, r3, r0, lsl #22
   18548:	stmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1854c:	ldmdavs	pc, {r0, r1, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
   18550:	eorsle	r2, lr, r0, lsl #30
   18554:			; <UNDEFINED> instruction: 0xf8df6937
   18558:	stmiapl	r3!, {r6, r8, fp, ip, sp}^
   1855c:	addsmi	r6, pc, #1769472	; 0x1b0000
   18560:			; <UNDEFINED> instruction: 0xf04fbf08
   18564:	eorle	r0, r3, r0, lsl #20
   18568:	stmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1856c:	andsvs	r5, pc, r3, ror #17
   18570:			; <UNDEFINED> instruction: 0xf8df6ab5
   18574:	stmiapl	r3!, {r3, r5, r8, fp, ip, sp}^
   18578:	stccs	0, cr6, [r0, #-116]	; 0xffffff8c
   1857c:	ldrbthi	pc, [r8], #-0	; <UNPREDICTABLE>
   18580:	ldrtmi	r4, [r0], -r9, lsr #12
   18584:	blx	ff956588 <mbtowc@plt+0xff954670>
   18588:	stmdblt	r0, {r1, r7, r9, sl, lr}^
   1858c:	ldrsbpl	pc, [r0], #133	; 0x85	; <UNPREDICTABLE>
   18590:	stmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   18594:	andsvs	r5, sp, r3, ror #17
   18598:	mvnsle	r2, r0, lsl #26
   1859c:	ldrtmi	lr, [sl], -r8
   185a0:	ldmne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   185a4:	andcs	r4, r1, r9, ror r4
   185a8:	bl	ffdd6554 <mbtowc@plt+0xffdd463c>
   185ac:	beq	946f0 <mbtowc@plt+0x927d8>
   185b0:	ldmcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   185b4:			; <UNDEFINED> instruction: 0xf8df447a
   185b8:	ldmpl	r3, {r2, r4, r6, r7, fp, ip, sp}^
   185bc:	blls	97262c <mbtowc@plt+0x970714>
   185c0:			; <UNDEFINED> instruction: 0xf04f405a
   185c4:			; <UNDEFINED> instruction: 0xf0400300
   185c8:			; <UNDEFINED> instruction: 0x4650845a
   185cc:	pop	{r0, r1, r2, r5, ip, sp, pc}
   185d0:			; <UNDEFINED> instruction: 0xf8df8ff0
   185d4:	stmiapl	r3!, {r2, r4, r6, r7, fp, ip, sp}^
   185d8:	ldrdge	pc, [r0], -r3
   185dc:	svceq	0x0000f1ba
   185e0:	addshi	pc, r8, r0
   185e4:			; <UNDEFINED> instruction: 0xf8df6ab5
   185e8:	stmiapl	r3!, {r2, r4, r5, r7, fp, ip, sp}^
   185ec:	cmnlt	r5, sp, lsl r0
   185f0:	ldrtmi	r4, [r0], -r9, lsr #12
   185f4:	blx	feb565f8 <mbtowc@plt+0xfeb546e0>
   185f8:			; <UNDEFINED> instruction: 0xf8d5b948
   185fc:			; <UNDEFINED> instruction: 0xf8df50d0
   18600:	stmiapl	r3!, {r2, r3, r4, r7, fp, ip, sp}^
   18604:	stccs	0, cr6, [r0, #-116]	; 0xffffff8c
   18608:			; <UNDEFINED> instruction: 0x46bad1f2
   1860c:	stccs	7, cr14, [r0, #-832]	; 0xfffffcc0
   18610:	ldrthi	pc, [r2], #-0	; <UNPREDICTABLE>
   18614:			; <UNDEFINED> instruction: 0xf8df6933
   18618:	stmiapl	r2!, {r2, r4, r7, fp, sp}
   1861c:	andls	r7, r0, #1179648	; 0x120000
   18620:			; <UNDEFINED> instruction: 0xf8df2270
   18624:	ldrbtmi	r1, [r9], #-2188	; 0xfffff774
   18628:			; <UNDEFINED> instruction: 0xf7e92001
   1862c:			; <UNDEFINED> instruction: 0xf8dfebb6
   18630:	stmiapl	r3!, {r2, r7, fp, ip, sp}^
   18634:	umlalcc	pc, r1, r3, r8	; <UNPREDICTABLE>
   18638:			; <UNDEFINED> instruction: 0xf8dfb133
   1863c:	stmiapl	r3!, {r2, r4, r6, fp, ip, sp}^
   18640:	ldmdbvs	fp, {r0, r1, r3, r4, fp, sp, lr}^
   18644:	cmnle	fp, r0, lsl #22
   18648:	stmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1864c:			; <UNDEFINED> instruction: 0xf89358e3
   18650:	orrlt	r3, fp, r1, ror #1
   18654:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   18658:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1865c:			; <UNDEFINED> instruction: 0xb15b699b
   18660:	stmdacs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   18664:	ldmdavc	r2, {r1, r5, r7, fp, ip, lr}
   18668:	subcs	r9, sp, #0, 4
   1866c:	stmdane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   18670:	andcs	r4, r1, r9, ror r4
   18674:	bl	fe456620 <mbtowc@plt+0xfe454708>
   18678:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1867c:			; <UNDEFINED> instruction: 0xf89358e3
   18680:	ldrdlt	r3, [r3, r1]
   18684:	ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   18688:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1868c:			; <UNDEFINED> instruction: 0xf8dfb15b
   18690:	stmiapl	r3!, {fp, ip, sp}^
   18694:	ldmdavs	fp, {r0, r1, r3, r4, fp, sp, lr}^
   18698:			; <UNDEFINED> instruction: 0xf8dfb12b
   1869c:	stmiapl	r2!, {r2, r5, fp, sp}
   186a0:	bcs	326f0 <mbtowc@plt+0x307d8>
   186a4:			; <UNDEFINED> instruction: 0xf8dfd159
   186a8:	stmiapl	r3!, {r2, r3, fp, ip, sp}^
   186ac:	teqcc	r1, r3	; <illegal shifter operand>	; <UNPREDICTABLE>
   186b0:			; <UNDEFINED> instruction: 0xf8dfb12b
   186b4:	stmiapl	r3!, {r4, fp, ip, sp}^
   186b8:	blcs	3272c <mbtowc@plt+0x30814>
   186bc:			; <UNDEFINED> instruction: 0xf8dfd15a
   186c0:	stmiapl	r3!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
   186c4:	msrcc	SPSR_c, r3	; <illegal shifter operand>
   186c8:			; <UNDEFINED> instruction: 0xf8dfb12b
   186cc:	stmiapl	r3!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}^
   186d0:	blcs	32744 <mbtowc@plt+0x3082c>
   186d4:			; <UNDEFINED> instruction: 0xf8dfd160
   186d8:	stmiapl	r3!, {r2, r3, r4, r6, r7, r8, r9, sl, ip, sp}^
   186dc:	blcs	37850 <mbtowc@plt+0x35938>
   186e0:			; <UNDEFINED> instruction: 0xf8dfd16c
   186e4:	stmiapl	r3!, {r4, r6, r7, r8, r9, sl, ip, sp}^
   186e8:			; <UNDEFINED> instruction: 0x31b1f893
   186ec:			; <UNDEFINED> instruction: 0xf0402b00
   186f0:			; <UNDEFINED> instruction: 0xf8df8085
   186f4:	stmiapl	r3!, {r6, r7, r8, r9, sl, ip, sp}^
   186f8:	smullcc	pc, r1, r3, r8	; <UNPREDICTABLE>
   186fc:			; <UNDEFINED> instruction: 0xf0402b00
   18700:			; <UNDEFINED> instruction: 0xf8df808f
   18704:	stmiapl	r3!, {r3, r5, r7, r8, r9, sl, ip, sp}^
   18708:			; <UNDEFINED> instruction: 0xf04f781b
   1870c:	blcs	1af18 <mbtowc@plt+0x19000>
   18710:	adchi	pc, r0, r0
   18714:			; <UNDEFINED> instruction: 0x3778f8df
   18718:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1871c:			; <UNDEFINED> instruction: 0xf8df6a9d
   18720:	stmiapl	r3!, {r2, r3, r4, r5, r6, r8, r9, sl, ip, sp}^
   18724:	stccs	0, cr6, [r0, #-116]	; 0xffffff8c
   18728:	svcge	0x0042f43f
   1872c:			; <UNDEFINED> instruction: 0x3760f8df
   18730:			; <UNDEFINED> instruction: 0xf8df58e6
   18734:	ldrbtmi	r8, [r8], #1944	; 0x798
   18738:			; <UNDEFINED> instruction: 0x9794f8df
   1873c:	sub	r4, lr, #-117440512	; 0xf9000000
   18740:			; <UNDEFINED> instruction: 0x2768f8df
   18744:	ldmdavc	r2, {r1, r5, r7, fp, ip, lr}
   18748:	subcs	r9, fp, #0, 4
   1874c:			; <UNDEFINED> instruction: 0x1784f8df
   18750:	andcs	r4, r1, r9, ror r4
   18754:	bl	856700 <mbtowc@plt+0x8547e8>
   18758:			; <UNDEFINED> instruction: 0xf8dfe776
   1875c:	stmiapl	r2!, {r4, r6, r8, r9, sl, sp}
   18760:	andls	r7, r0, #1179648	; 0x120000
   18764:			; <UNDEFINED> instruction: 0xf8df225a
   18768:	ldrbtmi	r1, [r9], #-1904	; 0xfffff890
   1876c:			; <UNDEFINED> instruction: 0xf7e92001
   18770:			; <UNDEFINED> instruction: 0xe798eb14
   18774:			; <UNDEFINED> instruction: 0x3718f8df
   18778:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1877c:			; <UNDEFINED> instruction: 0xf8df69db
   18780:	stmiapl	r2!, {r2, r3, r5, r8, r9, sl, sp}
   18784:	andls	r7, r0, #1179648	; 0x120000
   18788:			; <UNDEFINED> instruction: 0xf8df2267
   1878c:	ldrbtmi	r1, [r9], #-1872	; 0xfffff8b0
   18790:			; <UNDEFINED> instruction: 0xf7e92001
   18794:	ldr	lr, [r2, r2, lsl #22]
   18798:	usatcc	pc, #20, pc, asr #17	; <UNPREDICTABLE>
   1879c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   187a0:			; <UNDEFINED> instruction: 0xf8df6a1b
   187a4:	stmiapl	r2!, {r3, r8, r9, sl, sp}
   187a8:	andls	r7, r0, #1179648	; 0x120000
   187ac:			; <UNDEFINED> instruction: 0xf8df2252
   187b0:	ldrbtmi	r1, [r9], #-1840	; 0xfffff8d0
   187b4:			; <UNDEFINED> instruction: 0xf7e92001
   187b8:			; <UNDEFINED> instruction: 0xe78ceaf0
   187bc:			; <UNDEFINED> instruction: 0x3724f8df
   187c0:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
   187c4:			; <UNDEFINED> instruction: 0xf7e92063
   187c8:			; <UNDEFINED> instruction: 0xf8dfeb42
   187cc:	stmiapl	r3!, {r2, r6, r7, r9, sl, ip, sp}^
   187d0:	ldmdavs	r8, {r0, r1, r3, r4, fp, sp, lr}
   187d4:			; <UNDEFINED> instruction: 0xf8dfb170
   187d8:	stmiapl	r5!, {r2, r3, r8, r9, sl, ip, sp}^
   187dc:	stmdavs	r9!, {r9, sp}
   187e0:	ldc2	7, cr15, [lr], #-1004	; 0xfffffc14
   187e4:			; <UNDEFINED> instruction: 0x36c4f8df
   187e8:	stmdavs	r9!, {r0, r1, r5, r6, r7, fp, ip, lr}
   187ec:			; <UNDEFINED> instruction: 0xf7e97818
   187f0:	ldrb	lr, [r6, -lr, lsr #22]!
   187f4:	usateq	pc, #16, pc, asr #17	; <UNPREDICTABLE>
   187f8:			; <UNDEFINED> instruction: 0xe7ec4478
   187fc:			; <UNDEFINED> instruction: 0x3690f8df
   18800:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   18804:			; <UNDEFINED> instruction: 0xf8df6a5b
   18808:	stmiapl	r2!, {r2, r5, r7, r9, sl, sp}
   1880c:	andls	r7, r0, #1179648	; 0x120000
   18810:			; <UNDEFINED> instruction: 0xf8df2275
   18814:	ldrbtmi	r1, [r9], #-1752	; 0xfffff928
   18818:			; <UNDEFINED> instruction: 0xf7e92001
   1881c:			; <UNDEFINED> instruction: 0xe768eabe
   18820:			; <UNDEFINED> instruction: 0x366cf8df
   18824:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   18828:	bvs	1642c40 <mbtowc@plt+0x1640d28>
   1882c:	blx	ff8d682a <mbtowc@plt+0xff8d4912>
   18830:	blcs	3f448 <mbtowc@plt+0x3d530>
   18834:	svcge	0x0065f47f
   18838:			; <UNDEFINED> instruction: 0x3670f8df
   1883c:	ldmdavc	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   18840:	strmi	r9, [r3], -r0, lsl #6
   18844:			; <UNDEFINED> instruction: 0xf8df224c
   18848:	ldrbtmi	r1, [r9], #-1704	; 0xfffff958
   1884c:			; <UNDEFINED> instruction: 0xf7e92001
   18850:	ldrb	lr, [r6, -r4, lsr #21]
   18854:	pkhtbcc	pc, ip, pc, asr #17	; <UNPREDICTABLE>
   18858:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
   1885c:			; <UNDEFINED> instruction: 0xf7e9200a
   18860:			; <UNDEFINED> instruction: 0xf04feaf6
   18864:	ldrb	r0, [r5, -r1, lsl #20]
   18868:	stc2l	7, cr15, [r8, #-1012]	; 0xfffffc0c
   1886c:	beq	949b0 <mbtowc@plt+0x92a98>
   18870:			; <UNDEFINED> instruction: 0xf105e1ac
   18874:	stclvc	3, cr0, [sl], #76	; 0x4c
   18878:	tstle	r3, r0, lsr #20
   1887c:	svccs	0x0001f813
   18880:	rscsle	r2, fp, r0, lsr #20
   18884:			; <UNDEFINED> instruction: 0x2624f8df
   18888:	ldmdavc	r2, {r1, r5, r7, fp, ip, lr}
   1888c:	rsbcs	r9, r6, #0, 4
   18890:			; <UNDEFINED> instruction: 0x1660f8df
   18894:	andcs	r4, r1, r9, ror r4
   18898:	b	1fd6844 <mbtowc@plt+0x1fd492c>
   1889c:			; <UNDEFINED> instruction: 0xe1b22501
   188a0:	ldrbcc	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
   188a4:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   188a8:			; <UNDEFINED> instruction: 0xf8df781b
   188ac:	stmiapl	r2!, {r9, sl, sp}
   188b0:	andls	r7, r0, #1179648	; 0x120000
   188b4:			; <UNDEFINED> instruction: 0xf8df2261
   188b8:	ldrbtmi	r1, [r9], #-1600	; 0xfffff9c0
   188bc:			; <UNDEFINED> instruction: 0xf7e92001
   188c0:	strcc	lr, [r1, #-2668]	; 0xfffff594
   188c4:			; <UNDEFINED> instruction: 0xf8dfe1a5
   188c8:	stmiapl	r3!, {r2, r4, r6, r7, r8, sl, ip, sp}^
   188cc:	ldmdavc	fp, {r0, r1, r3, r4, fp, sp, lr}^
   188d0:	ldrbcs	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
   188d4:	ldmdavc	r2, {r1, r5, r7, fp, ip, lr}
   188d8:	rsbcs	r9, ip, #0, 4
   188dc:			; <UNDEFINED> instruction: 0x161cf8df
   188e0:	andcs	r4, r1, r9, ror r4
   188e4:	b	1656890 <mbtowc@plt+0x1654978>
   188e8:	orrs	r3, r9, r1, lsl #10
   188ec:	strcc	pc, [ip, #2271]!	; 0x8df
   188f0:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
   188f4:	msreq	CPSR_xc, #-2147483648	; 0x80000000
   188f8:	mlacs	r3, r2, r8, pc	; <UNPREDICTABLE>
   188fc:	tstle	r3, r0, lsr #20
   18900:	svccs	0x0001f813
   18904:	rscsle	r2, fp, r0, lsr #20
   18908:			; <UNDEFINED> instruction: 0xf0002a00
   1890c:			; <UNDEFINED> instruction: 0xf8df8190
   18910:	stmiapl	r2!, {r2, r3, r4, r7, r8, sl, sp}
   18914:	andls	r7, r0, #1179648	; 0x120000
   18918:			; <UNDEFINED> instruction: 0xf8df2274
   1891c:	ldrbtmi	r1, [r9], #-1508	; 0xfffffa1c
   18920:			; <UNDEFINED> instruction: 0xf7e92001
   18924:	strcc	lr, [r1, #-2618]	; 0xfffff5c6
   18928:	andcs	lr, r0, #1073741856	; 0x40000020
   1892c:			; <UNDEFINED> instruction: 0xf8d34611
   18930:			; <UNDEFINED> instruction: 0xf7fc00bc
   18934:	strmi	pc, [r3], -r1, lsr #17
   18938:	ldrbcs	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   1893c:	ldmdavc	r2, {r1, r5, r7, fp, ip, lr}
   18940:	subcs	r9, r6, #0, 4
   18944:	ldrne	pc, [ip, #2271]!	; 0x8df
   18948:	andcs	r4, r1, r9, ror r4
   1894c:	b	9568f8 <mbtowc@plt+0x9549e0>
   18950:	cmn	pc, r1, lsl #10
   18954:	ldrdcc	pc, [r0], #131	; 0x83
   18958:	ldrbcs	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   1895c:	ldmdavc	r2, {r1, r5, r7, fp, ip, lr}
   18960:	subcs	r9, r3, #0, 4
   18964:	strne	pc, [r0, #2271]!	; 0x8df
   18968:	andcs	r4, r1, r9, ror r4
   1896c:	b	556918 <mbtowc@plt+0x554a00>
   18970:	orr	r3, r2, r1, lsl #10
   18974:	ldrmi	r2, [r1], -r0, lsl #4
   18978:	ldrdeq	pc, [ip], #131	; 0x83
   1897c:			; <UNDEFINED> instruction: 0xf87cf7fc
   18980:			; <UNDEFINED> instruction: 0xf8df4603
   18984:	stmiapl	r2!, {r3, r5, r8, sl, sp}
   18988:	andls	r7, r0, #1179648	; 0x120000
   1898c:			; <UNDEFINED> instruction: 0xf8df224e
   18990:	ldrbtmi	r1, [r9], #-1404	; 0xfffffa84
   18994:			; <UNDEFINED> instruction: 0xf7e92001
   18998:	strcc	lr, [r1, #-2560]	; 0xfffff600
   1899c:	bcs	85105c <mbtowc@plt+0x84f144>
   189a0:			; <UNDEFINED> instruction: 0xf813d106
   189a4:	bcs	8245b0 <mbtowc@plt+0x822698>
   189a8:	bcs	4cd9c <mbtowc@plt+0x4ae84>
   189ac:			; <UNDEFINED> instruction: 0x81b4f000
   189b0:	ldrbtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   189b4:	ldmdavc	r2, {r1, r5, r7, fp, ip, lr}
   189b8:	rsbcs	r9, r4, #0, 4
   189bc:	ldrbne	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   189c0:	andcs	r4, r1, r9, ror r4
   189c4:	stmib	r8!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   189c8:			; <UNDEFINED> instruction: 0xe1a53501
   189cc:			; <UNDEFINED> instruction: 0xf8df6c9b
   189d0:	stmiapl	r2!, {r2, r3, r4, r6, r7, sl, sp}
   189d4:	andls	r7, r0, #1179648	; 0x120000
   189d8:			; <UNDEFINED> instruction: 0xf8df2244
   189dc:	ldrbtmi	r1, [r9], #-1336	; 0xfffffac8
   189e0:			; <UNDEFINED> instruction: 0xf7e92001
   189e4:	strcc	lr, [r1, #-2522]	; 0xfffff626
   189e8:	ldfvsd	f6, [fp, #-648]	; 0xfffffd78
   189ec:	ldrtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   189f0:	ldmdavc	r2, {r1, r5, r7, fp, ip, lr}
   189f4:	rsbscs	r9, r2, #0, 4
   189f8:	ldrne	pc, [ip, #-2271]	; 0xfffff721
   189fc:	andcs	r4, r1, r9, ror r4
   18a00:	stmib	sl, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18a04:	orrs	r3, pc, r1, lsl #10
   18a08:	ldrbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   18a0c:	andlt	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   18a10:	ldrdne	pc, [r0], -fp
   18a14:			; <UNDEFINED> instruction: 0xf7e92073
   18a18:			; <UNDEFINED> instruction: 0xf8dfea1a
   18a1c:	stmiapl	r3!, {r7, sl, ip, sp}^
   18a20:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   18a24:	stmib	sp, {r4, r8, r9, sp}^
   18a28:			; <UNDEFINED> instruction: 0xf8df2302
   18a2c:	stmiapl	r3!, {r4, r5, r6, r7, sl, ip, sp}^
   18a30:	movwls	r6, #2075	; 0x81b
   18a34:	andcs	r2, r1, #128, 6
   18a38:			; <UNDEFINED> instruction: 0xf10d4619
   18a3c:			; <UNDEFINED> instruction: 0x46500a14
   18a40:	b	19569ec <mbtowc@plt+0x1954ad4>
   18a44:			; <UNDEFINED> instruction: 0xf8df4652
   18a48:	ldrbtmi	r1, [r9], #-1240	; 0xfffffb28
   18a4c:			; <UNDEFINED> instruction: 0xf7e92001
   18a50:			; <UNDEFINED> instruction: 0xf8dfe9a4
   18a54:	stmiapl	r3!, {r3, r4, r6, sl, ip, sp}^
   18a58:	ldrdne	pc, [r0], -fp
   18a5c:			; <UNDEFINED> instruction: 0xf7e97818
   18a60:	strcc	lr, [r1, #-2550]	; 0xfffff60a
   18a64:			; <UNDEFINED> instruction: 0xf8dfe17c
   18a68:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, ip, sp}^
   18a6c:	rsbcs	r6, pc, r9, lsl r8	; <UNPREDICTABLE>
   18a70:	stmib	ip!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18a74:	strtcc	pc, [r4], #-2271	; 0xfffff721
   18a78:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   18a7c:	movwcs	lr, #59859	; 0xe9d3
   18a80:	movwcs	lr, #10701	; 0x29cd
   18a84:	ldrcc	pc, [ip], #2271	; 0x8df
   18a88:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   18a8c:	orrcs	r9, r0, #0, 6
   18a90:	ldrmi	r2, [r9], -r1, lsl #4
   18a94:			; <UNDEFINED> instruction: 0xf7e9a805
   18a98:			; <UNDEFINED> instruction: 0xf8dfea3a
   18a9c:	stmiapl	r3!, {r2, r3, r7, sl, ip, sp}^
   18aa0:	ldrdge	pc, [r0], -r3
   18aa4:	svceq	0x0000f1ba
   18aa8:	stmdage	r5, {r1, r2, ip, lr, pc}
   18aac:	ldmdb	r4, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18ab0:	beq	d4ee0 <mbtowc@plt+0xd2fc8>
   18ab4:	blle	46a0c4 <mbtowc@plt+0x4681ac>
   18ab8:			; <UNDEFINED> instruction: 0xf8dfaa05
   18abc:	ldrbtmi	r1, [r9], #-1136	; 0xfffffb90
   18ac0:			; <UNDEFINED> instruction: 0xf7e92001
   18ac4:			; <UNDEFINED> instruction: 0xf8dfe96a
   18ac8:	stmiapl	r2!, {r2, r3, r4, sl, ip, sp}^
   18acc:	stmiapl	r3!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, fp, lr}^
   18ad0:	ldmdavc	r8, {r0, r4, fp, sp, lr}
   18ad4:	ldmib	sl!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18ad8:	cmp	sp, r1, lsl #10
   18adc:	stmiapl	r3!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, fp, lr}^
   18ae0:	ldmib	r3, {r0, r1, r3, r4, fp, sp, lr}^
   18ae4:	stmib	sp, {r1, r2, r3, r8, r9, sp}^
   18ae8:			; <UNDEFINED> instruction: 0xf8df2302
   18aec:	stmiapl	r3!, {r2, r6, sl, ip, sp}^
   18af0:	movwls	r6, #2075	; 0x81b
   18af4:	andcs	r2, r1, #128, 6
   18af8:	stmdage	r5, {r0, r3, r4, r9, sl, lr}
   18afc:	b	1d6aa8 <mbtowc@plt+0x1d4b90>
   18b00:	blmi	ffe52a70 <mbtowc@plt+0xffe50b58>
   18b04:	andge	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   18b08:	ldrdne	pc, [r0], -sl
   18b0c:			; <UNDEFINED> instruction: 0xf7e92069
   18b10:	blmi	ff8d3190 <mbtowc@plt+0xff8d1278>
   18b14:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   18b18:	ldrcs	pc, [r8], #-2271	; 0xfffff721
   18b1c:	ldmib	r3, {r0, r5, r7, fp, ip, lr}^
   18b20:	stmdavs	r9, {r1, r2, r4, r8, r9, sp}
   18b24:			; <UNDEFINED> instruction: 0xf7e92001
   18b28:	blmi	ff853010 <mbtowc@plt+0xff8510f8>
   18b2c:			; <UNDEFINED> instruction: 0xf8da58e3
   18b30:	ldmdavc	r8, {ip}
   18b34:	stmib	sl, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18b38:			; <UNDEFINED> instruction: 0xe1293501
   18b3c:	bmi	ff6f43b0 <mbtowc@plt+0xff6f2498>
   18b40:	ldmdavc	r2, {r1, r5, r7, fp, ip, lr}
   18b44:	rsbcs	r9, fp, #0, 4
   18b48:	ldrbtmi	r4, [r9], #-2555	; 0xfffff605
   18b4c:			; <UNDEFINED> instruction: 0xf7e92001
   18b50:	strcc	lr, [r1, #-2340]	; 0xfffff6dc
   18b54:			; <UNDEFINED> instruction: 0xf102e128
   18b58:	mrcvc	3, 6, r0, cr2, cr11, {0}
   18b5c:	tstle	r3, r0, lsr #20
   18b60:	svccs	0x0001f813
   18b64:	rscsle	r2, fp, r0, lsr #20
   18b68:			; <UNDEFINED> instruction: 0xf0002a00
   18b6c:	bmi	ff3f9018 <mbtowc@plt+0xff3f7100>
   18b70:	ldmdavc	r2, {r1, r5, r7, fp, ip, lr}
   18b74:	subscs	r9, r0, #0, 4
   18b78:	ldrbtmi	r4, [r9], #-2544	; 0xfffff610
   18b7c:			; <UNDEFINED> instruction: 0xf7e92001
   18b80:	strcc	lr, [r1, #-2316]	; 0xfffff6f4
   18b84:	blmi	ff310ffc <mbtowc@plt+0xff30f0e4>
   18b88:			; <UNDEFINED> instruction: 0xf89358e3
   18b8c:	blcs	24f58 <mbtowc@plt+0x23040>
   18b90:	cmphi	ip, r0, asr #32	; <UNPREDICTABLE>
   18b94:	stmiapl	r3!, {r0, r6, r7, r8, r9, fp, lr}^
   18b98:			; <UNDEFINED> instruction: 0xf8d3681b
   18b9c:	blcs	24e24 <mbtowc@plt+0x22f0c>
   18ba0:	blmi	ff14f7c0 <mbtowc@plt+0xff14d8a8>
   18ba4:			; <UNDEFINED> instruction: 0xf89358e3
   18ba8:	blcs	25234 <mbtowc@plt+0x2331c>
   18bac:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
   18bb0:	stmiapl	r3!, {r1, r2, r3, r4, r5, r7, r8, r9, fp, lr}^
   18bb4:	stccc	8, cr7, [r0, #-108]	; 0xffffff94
   18bb8:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   18bbc:	svclt	0x00182b00
   18bc0:			; <UNDEFINED> instruction: 0xf04f2500
   18bc4:	vstrcs	s0, [r0, #-4]
   18bc8:	cmphi	r9, r0, asr #32	; <UNPREDICTABLE>
   18bcc:	stmiapl	r3!, {r0, r1, r4, r5, r7, r8, r9, fp, lr}^
   18bd0:			; <UNDEFINED> instruction: 0xf8d2681a
   18bd4:	ldrsbvs	r5, [sp], -r0
   18bd8:			; <UNDEFINED> instruction: 0xf43f2d00
   18bdc:	strtmi	sl, [r9], -r9, ror #25
   18be0:			; <UNDEFINED> instruction: 0xf7fe6830
   18be4:	stmdacs	r0, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   18be8:	blmi	fec0cfb0 <mbtowc@plt+0xfec0b098>
   18bec:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   18bf0:			; <UNDEFINED> instruction: 0xf43f2b00
   18bf4:	blmi	fec044e0 <mbtowc@plt+0xfec025c8>
   18bf8:			; <UNDEFINED> instruction: 0xf89358e3
   18bfc:	blcs	24d48 <mbtowc@plt+0x22e30>
   18c00:	mrcge	4, 1, APSR_nzcv, cr7, cr15, {3}
   18c04:	blmi	feaea500 <mbtowc@plt+0xfeae85e8>
   18c08:	ldmdavc	fp, {r0, r1, r5, r6, r7, fp, ip, lr}^
   18c0c:			; <UNDEFINED> instruction: 0xf47f2b00
   18c10:	blmi	fea44534 <mbtowc@plt+0xfea4261c>
   18c14:			; <UNDEFINED> instruction: 0xf89358e3
   18c18:	blcs	24ee4 <mbtowc@plt+0x22fcc>
   18c1c:	mrcge	4, 2, APSR_nzcv, cr3, cr15, {3}
   18c20:	stmiapl	r3!, {r2, r5, r7, r8, r9, fp, lr}^
   18c24:			; <UNDEFINED> instruction: 0x3191f893
   18c28:			; <UNDEFINED> instruction: 0xf47f2b00
   18c2c:	blmi	fe8845b0 <mbtowc@plt+0xfe882698>
   18c30:			; <UNDEFINED> instruction: 0xf89358e3
   18c34:	cmnlt	fp, r1, rrx
   18c38:	stmiapl	r3!, {r0, r6, r7, r8, r9, fp, lr}^
   18c3c:			; <UNDEFINED> instruction: 0xf013681b
   18c40:	andle	r0, r7, r1, lsl #30
   18c44:	stmiapl	r3!, {r0, r2, r4, r7, r8, r9, fp, lr}^
   18c48:	ldcvc	8, cr6, [sl], {27}
   18c4c:	svceq	0x0001f012
   18c50:	mcrge	4, 3, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
   18c54:	stmiapl	r3!, {r0, r1, r2, r4, r7, r8, r9, fp, lr}^
   18c58:	mlacc	r1, r3, r8, pc	; <UNPREDICTABLE>
   18c5c:	blmi	fee45210 <mbtowc@plt+0xfee432f8>
   18c60:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   18c64:	svceq	0x0002f013
   18c68:	blmi	fe34cc8c <mbtowc@plt+0xfe34ad74>
   18c6c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   18c70:			; <UNDEFINED> instruction: 0xf0127c9a
   18c74:			; <UNDEFINED> instruction: 0xf47f0f02
   18c78:	blmi	fe3c4634 <mbtowc@plt+0xfe3c271c>
   18c7c:			; <UNDEFINED> instruction: 0xf89358e3
   18c80:	movtlt	r3, #12401	; 0x3071
   18c84:	stmiapl	r3!, {r1, r2, r3, r5, r7, r8, r9, fp, lr}^
   18c88:			; <UNDEFINED> instruction: 0xf013681b
   18c8c:	eorle	r0, r2, r4, lsl #30
   18c90:	stmiapl	r3!, {r1, r7, r8, r9, fp, lr}^
   18c94:	ldcvc	8, cr6, [sl], {27}
   18c98:	svceq	0x0004f012
   18c9c:	bmi	fea8cd10 <mbtowc@plt+0xfea8adf8>
   18ca0:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   18ca4:			; <UNDEFINED> instruction: 0xf8d3b92a
   18ca8:	ldmdblt	r2, {r2, r6, r7, sp}
   18cac:	ldrdcs	pc, [r8], #131	; 0x83
   18cb0:			; <UNDEFINED> instruction: 0xf8d3b18a
   18cb4:			; <UNDEFINED> instruction: 0xf8d310c8
   18cb8:			; <UNDEFINED> instruction: 0xf7ff00c4
   18cbc:	strmi	pc, [r3], -pc, lsr #22
   18cc0:	stmiapl	r2!, {r1, r3, r4, r5, r6, r9, fp, lr}
   18cc4:	andls	r7, r0, #1179648	; 0x120000
   18cc8:	ldmibmi	pc, {r0, r1, r2, r6, r9, sp}	; <UNPREDICTABLE>
   18ccc:	andcs	r4, r1, r9, ror r4
   18cd0:	stmda	r2!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18cd4:	blmi	1de60e0 <mbtowc@plt+0x1de41c8>
   18cd8:			; <UNDEFINED> instruction: 0xf89358e3
   18cdc:	cmnlt	fp, r1, lsl #2
   18ce0:	stmiapl	r3!, {r0, r1, r2, r4, r7, r8, r9, fp, lr}^
   18ce4:			; <UNDEFINED> instruction: 0xf013681b
   18ce8:	andle	r0, r7, r8, lsl #30
   18cec:	stmiapl	r3!, {r0, r1, r3, r5, r6, r8, r9, fp, lr}^
   18cf0:	ldcvc	8, cr6, [sl], {27}
   18cf4:	svceq	0x0008f012
   18cf8:	mrcge	4, 1, APSR_nzcv, cr12, cr15, {3}
   18cfc:	stmiapl	r3!, {r0, r2, r3, r5, r6, r8, r9, fp, lr}^
   18d00:	mlascc	r1, r3, r8, pc	; <UNPREDICTABLE>
   18d04:	blmi	1985218 <mbtowc@plt+0x1983300>
   18d08:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   18d0c:	tstlt	fp, fp, asr lr
   18d10:	bcs	36d80 <mbtowc@plt+0x34e68>
   18d14:	mcrge	4, 2, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
   18d18:	stmiapl	r3!, {r1, r2, r5, r6, r8, r9, fp, lr}^
   18d1c:	umaalcc	pc, r1, r3, r8	; <UNPREDICTABLE>
   18d20:	blmi	17c51f4 <mbtowc@plt+0x17c32dc>
   18d24:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   18d28:	bcs	36f98 <mbtowc@plt+0x35080>
   18d2c:	mcrge	4, 2, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
   18d30:	stmiapl	r3!, {r5, r6, r8, r9, fp, lr}^
   18d34:			; <UNDEFINED> instruction: 0x3151f893
   18d38:	blmi	164520c <mbtowc@plt+0x16432f4>
   18d3c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   18d40:	bcs	37db0 <mbtowc@plt+0x35e98>
   18d44:	mrcge	4, 2, APSR_nzcv, cr1, cr15, {3}
   18d48:	stmiapl	r3!, {r1, r3, r4, r6, r8, r9, fp, lr}^
   18d4c:			; <UNDEFINED> instruction: 0x3171f893
   18d50:	blmi	14c5224 <mbtowc@plt+0x14c330c>
   18d54:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   18d58:	blcs	37ecc <mbtowc@plt+0x35fb4>
   18d5c:	mrcge	4, 2, APSR_nzcv, cr4, cr15, {3}
   18d60:	stmiapl	r3!, {r2, r4, r6, r8, r9, fp, lr}^
   18d64:			; <UNDEFINED> instruction: 0x3111f893
   18d68:	blmi	134523c <mbtowc@plt+0x1343324>
   18d6c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   18d70:	blcs	376e4 <mbtowc@plt+0x357cc>
   18d74:	mrcge	4, 3, APSR_nzcv, cr7, cr15, {3}
   18d78:	stmiapl	r3!, {r1, r2, r3, r6, r8, r9, fp, lr}^
   18d7c:	umullcc	pc, r1, r3, r8	; <UNPREDICTABLE>
   18d80:	blmi	11c5254 <mbtowc@plt+0x11c333c>
   18d84:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   18d88:	blcs	770fc <mbtowc@plt+0x751e4>
   18d8c:	mrcge	4, 5, APSR_nzcv, cr9, cr15, {1}
   18d90:	stmiapl	r3!, {r3, r6, r8, r9, fp, lr}^
   18d94:	umullscc	pc, r1, r3, r8	; <UNPREDICTABLE>
   18d98:	blmi	104526c <mbtowc@plt+0x1043354>
   18d9c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   18da0:	bcs	37610 <mbtowc@plt+0x356f8>
   18da4:	mcrge	4, 6, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
   18da8:	stmiapl	r3!, {r1, r6, r8, r9, fp, lr}^
   18dac:			; <UNDEFINED> instruction: 0x3141f893
   18db0:	blmi	ec5284 <mbtowc@plt+0xec336c>
   18db4:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
   18db8:	blcs	b710c <mbtowc@plt+0xb51f4>
   18dbc:	mcrge	4, 6, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
   18dc0:	stmiapl	r3!, {r2, r3, r4, r5, r8, r9, fp, lr}^
   18dc4:			; <UNDEFINED> instruction: 0x3181f893
   18dc8:			; <UNDEFINED> instruction: 0xf43f2b00
   18dcc:	blmi	d04944 <mbtowc@plt+0xd02a2c>
   18dd0:			; <UNDEFINED> instruction: 0xf8d358e3
   18dd4:			; <UNDEFINED> instruction: 0xf8daa000
   18dd8:	stmdacs	r0, {r2, r4, r5, r7}
   18ddc:	mrcge	4, 6, APSR_nzcv, cr3, cr15, {1}
   18de0:	mulcc	r6, sl, r8
   18de4:			; <UNDEFINED> instruction: 0xf43f2b00
   18de8:	andcs	sl, r4, #3296	; 0xce0
   18dec:			; <UNDEFINED> instruction: 0xf7e94641
   18df0:	teqlt	r8, r4, ror #16
   18df4:			; <UNDEFINED> instruction: 0xf10a4649
   18df8:			; <UNDEFINED> instruction: 0xf7e8001b
   18dfc:	stmdacs	r0, {r2, r3, r9, sl, fp, sp, lr, pc}
   18e00:	mcrge	4, 6, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
   18e04:			; <UNDEFINED> instruction: 0xf8544b37
   18e08:			; <UNDEFINED> instruction: 0xf8daa003
   18e0c:	subscs	r1, r3, r0
   18e10:	ldmda	ip, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18e14:			; <UNDEFINED> instruction: 0xf7fc2000
   18e18:	blmi	95838c <mbtowc@plt+0x956474>
   18e1c:			; <UNDEFINED> instruction: 0xf8da58e3
   18e20:	ldmdavc	r8, {ip}
   18e24:	ldmda	r2, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18e28:	ldrt	r3, [r3], r1, lsl #10
   18e2c:			; <UNDEFINED> instruction: 0xf8544b2d
   18e30:			; <UNDEFINED> instruction: 0xf8daa003
   18e34:	rsbcs	r1, lr, r0
   18e38:	stmda	r8, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   18e3c:			; <UNDEFINED> instruction: 0xf7fc2000
   18e40:	blmi	6d8364 <mbtowc@plt+0x6d644c>
   18e44:			; <UNDEFINED> instruction: 0xf8da58e3
   18e48:	ldmdavc	r8, {ip}
   18e4c:	svc	0x00fef7e8
   18e50:	ldr	r3, [pc], r1, lsl #10
   18e54:			; <UNDEFINED> instruction: 0xf7f22000
   18e58:	strcc	pc, [r1, #-2247]	; 0xfffff739
   18e5c:	blmi	892904 <mbtowc@plt+0x8909ec>
   18e60:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
   18e64:			; <UNDEFINED> instruction: 0xf7e8200a
   18e68:			; <UNDEFINED> instruction: 0xf04feff2
   18e6c:	strt	r0, [sp], r1, lsl #20
   18e70:	beq	54fb4 <mbtowc@plt+0x5309c>
   18e74:	bllt	fe756e78 <mbtowc@plt+0xfe754f60>
   18e78:			; <UNDEFINED> instruction: 0xf7ff46ba
   18e7c:			; <UNDEFINED> instruction: 0xf7e8bb99
   18e80:	svclt	0x0000ee60
   18e84:	muleq	r1, sl, r6
   18e88:	muleq	r1, r4, r6
   18e8c:	andeq	r0, r0, r4, lsr r2
   18e90:	ldrdeq	r0, [r0], -r4
   18e94:	andeq	r0, r0, r8, lsr r2
   18e98:			; <UNDEFINED> instruction: 0x000003b4
   18e9c:	ldrdeq	r0, [r0], -ip
   18ea0:			; <UNDEFINED> instruction: 0x000049b0
   18ea4:	andeq	r7, r1, r4, lsl #12
   18ea8:	andeq	r0, r0, ip, ror #7
   18eac:	andeq	r0, r0, ip, asr #5
   18eb0:	ldrdeq	r5, [r0], -sl
   18eb4:	andeq	r0, r0, r0, lsr #4
   18eb8:	muleq	r0, r8, r3
   18ebc:	andeq	r0, r0, r8, lsr #6
   18ec0:	andeq	r0, r0, r4, ror r3
   18ec4:	strdeq	r0, [r0], -ip
   18ec8:	andeq	r0, r0, ip, lsr #4
   18ecc:	strdeq	r5, [r0], -r6
   18ed0:	strdeq	r5, [r0], -r8
   18ed4:			; <UNDEFINED> instruction: 0x000052b0
   18ed8:	muleq	r0, lr, r2
   18edc:	andeq	r5, r0, r2, ror r2
   18ee0:	andeq	r5, r0, lr, asr #4
   18ee4:	andeq	r0, r0, r8, lsl #7
   18ee8:	andeq	r2, r0, r0, ror #7
   18eec:	andeq	r5, r0, sl, ror #3
   18ef0:			; <UNDEFINED> instruction: 0x000051be
   18ef4:	andeq	r5, r0, r4, ror r1
   18ef8:	andeq	r5, r0, r6, asr r1
   18efc:	andeq	r5, r0, r0, lsr r1
   18f00:	andeq	r5, r0, sl, ror #1
   18f04:	andeq	r5, r0, r0, asr #1
   18f08:	strheq	r5, [r0], -r0
   18f0c:	andeq	r5, r0, r6, ror r0
   18f10:	andeq	r5, r0, r8, asr #32
   18f14:	andeq	r5, r0, r2, asr #32
   18f18:	andeq	r5, r0, r4, lsr #32
   18f1c:			; <UNDEFINED> instruction: 0x000002b8
   18f20:	andeq	r4, r0, sl, asr #29
   18f24:	andeq	r0, r0, r0, ror r3
   18f28:			; <UNDEFINED> instruction: 0x000002bc
   18f2c:	andeq	r4, r0, r6, asr lr
   18f30:			; <UNDEFINED> instruction: 0x000002b0
   18f34:	andeq	r0, r0, r8, lsr r3
   18f38:	andeq	r4, r0, lr, asr #29
   18f3c:	andeq	r4, r0, lr, lsl #29
   18f40:	andeq	r0, r0, r8, ror #6
   18f44:	andeq	r0, r0, ip, asr r2
   18f48:	andeq	r4, r0, ip, lsr sp
   18f4c:	cfstr32mi	mvfx11, [lr, #-224]!	; 0xffffff20
   18f50:	blmi	baa14c <mbtowc@plt+0xba8234>
   18f54:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   18f58:	teqle	ip, r0, lsl #24
   18f5c:	stmiapl	fp!, {r2, r3, r5, r8, r9, fp, lr}^
   18f60:	ldmdbhi	sl, {r0, r1, r3, r4, fp, sp, lr}
   18f64:	svcvc	0x0000f412
   18f68:	bmi	acd050 <mbtowc@plt+0xacb138>
   18f6c:	ldmdavs	r2, {r1, r3, r5, r7, fp, ip, lr}
   18f70:	teqle	r3, r0, lsl #20
   18f74:	stmiapl	sl!, {r3, r5, r9, fp, lr}
   18f78:			; <UNDEFINED> instruction: 0xf5b26812
   18f7c:	andle	r7, r6, r0, lsl #30
   18f80:	stmdapl	r9!, {r1, r2, r5, r8, fp, lr}^
   18f84:	movtlt	r6, #38921	; 0x9809
   18f88:	svcvc	0x0000f412
   18f8c:	bmi	94d02c <mbtowc@plt+0x94b114>
   18f90:	stmdavs	sl, {r0, r3, r5, r7, fp, ip, lr}
   18f94:	andvs	r3, sl, r1, lsl #20
   18f98:			; <UNDEFINED> instruction: 0x300af9b3
   18f9c:	movwlt	r2, #13313	; 0x3401
   18fa0:	stmiapl	fp!, {r5, r8, r9, fp, lr}^
   18fa4:	stccs	8, cr6, [r1], {28}
   18fa8:			; <UNDEFINED> instruction: 0xf7fcd113
   18fac:			; <UNDEFINED> instruction: 0xf7fffae1
   18fb0:	blmi	797a7c <mbtowc@plt+0x795b64>
   18fb4:	ldmdavs	r3, {r1, r3, r5, r6, r7, fp, ip, lr}
   18fb8:	andsvs	r3, r3, r1, lsl #6
   18fbc:	vstrle	d2, [r5, #-4]
   18fc0:	stmiapl	fp!, {r0, r1, r4, r8, r9, fp, lr}^
   18fc4:	andcs	r6, r0, #1769472	; 0x1b0000
   18fc8:	and	r8, sl, sl, asr r1
   18fcc:	blx	fe8d6fd0 <mbtowc@plt+0xfe8d50b8>
   18fd0:	strcs	lr, [r1], #-2038	; 0xfffff80a
   18fd4:	strcs	lr, [r0], #-15
   18fd8:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   18fdc:			; <UNDEFINED> instruction: 0x300af9b3
   18fe0:	blmi	307514 <mbtowc@plt+0x3055fc>
   18fe4:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   18fe8:	stc2l	7, cr15, [r8], #1016	; 0x3f8
   18fec:	stmiapl	sl!, {r0, r1, r2, r3, r8, r9, fp, lr}^
   18ff0:	blcc	73044 <mbtowc@plt+0x7112c>
   18ff4:	stccs	0, cr6, [r0], {19}
   18ff8:	blmi	28d3b8 <mbtowc@plt+0x28b4a0>
   18ffc:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   19000:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
   19004:	strb	r0, [r7, r4, ror #18]!
   19008:	andeq	r6, r1, r8, ror #24
   1900c:	andeq	r0, r0, ip, ror #4
   19010:	ldrdeq	r0, [r0], -r4
   19014:	andeq	r0, r0, ip, asr #3
   19018:	ldrdeq	r0, [r0], -r8
   1901c:	andeq	r0, r0, r0, lsr r2
   19020:	andeq	r0, r0, r4, asr r2
   19024:	andeq	r0, r0, r0, lsl #6
   19028:	andeq	r0, r0, r4, lsr #5
   1902c:	andeq	r0, r0, r0, asr r2
   19030:	svcmi	0x00f0e92d
   19034:	mrrcmi	0, 8, fp, r5, cr5
   19038:	blmi	156a230 <mbtowc@plt+0x1568318>
   1903c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   19040:			; <UNDEFINED> instruction: 0xf0002b00
   19044:			; <UNDEFINED> instruction: 0x4605809f
   19048:	stmiapl	r3!, {r1, r4, r6, r8, r9, fp, lr}^
   1904c:	bvs	fe6f30c0 <mbtowc@plt+0xfe6f11a8>
   19050:	stmiapl	r2!, {r0, r4, r6, r9, fp, lr}
   19054:	blcs	310a8 <mbtowc@plt+0x2f190>
   19058:	addshi	pc, r4, r0
   1905c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   19060:	andls	r9, r1, r3
   19064:	ldmib	r3, {r3, r4, r5, sp, lr, pc}^
   19068:			; <UNDEFINED> instruction: 0xf7ea0114
   1906c:	stmdacs	r0, {r0, r2, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   19070:			; <UNDEFINED> instruction: 0x464ed035
   19074:	blmi	1251198 <mbtowc@plt+0x124f280>
   19078:	blmi	11af408 <mbtowc@plt+0x11ad4f0>
   1907c:	ldmdavs	r1, {r0, r1, r5, r6, r7, fp, ip, lr}
   19080:			; <UNDEFINED> instruction: 0xf7fe6818
   19084:	mvnslt	pc, r5, ror #26
   19088:	andcs	r4, r0, #82837504	; 0x4f00000
   1908c:			; <UNDEFINED> instruction: 0xf8544b42
   19090:	ands	r8, r0, r3
   19094:	stmiapl	r3!, {r1, r2, r3, r4, r5, r8, r9, fp, lr}^
   19098:	bcs	b3108 <mbtowc@plt+0xb11f0>
   1909c:	andcs	fp, r0, #20, 30	; 0x50
   190a0:	svccs	0x00002201
   190a4:	shadd16mi	fp, r1, r4
   190a8:			; <UNDEFINED> instruction: 0xf7fe2100
   190ac:			; <UNDEFINED> instruction: 0xf8daf959
   190b0:	cmplt	sl, r0, lsl r0
   190b4:			; <UNDEFINED> instruction: 0xf0869f01
   190b8:			; <UNDEFINED> instruction: 0xf8d80101
   190bc:			; <UNDEFINED> instruction: 0xf7ea0000
   190c0:	pkhbtmi	pc, r2, r2, lsl #23	; <UNPREDICTABLE>
   190c4:	mvnle	r2, r0, lsl #16
   190c8:	stmiapl	r2!, {r0, r1, r4, r5, r8, r9, fp, lr}^
   190cc:			; <UNDEFINED> instruction: 0xf8d36813
   190d0:	ldrsbvs	r3, [r3], -r0
   190d4:	subsle	r2, r5, r0, lsl #22
   190d8:	bcs	38148 <mbtowc@plt+0x36230>
   190dc:	blmi	bcd7f0 <mbtowc@plt+0xbcb8d8>
   190e0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   190e4:	bcs	38154 <mbtowc@plt+0x3623c>
   190e8:	ldcvs	0, cr13, [r8, #-952]	; 0xfffffc48
   190ec:	vmov.i32	q11, #9175039	; 0x008bffff
   190f0:	vld4.8	{d2-d5}, [r3], fp
   190f4:			; <UNDEFINED> instruction: 0xf023637f
   190f8:	tstmi	r8, #1006632960	; 0x3c000000
   190fc:	blx	15d70ae <mbtowc@plt+0x15d5196>
   19100:	stmdacs	r0, {r9, sl, sp}
   19104:	stccs	0, cr13, [r0, #-896]	; 0xfffffc80
   19108:	stccs	0, cr13, [r1, #-724]	; 0xfffffd2c
   1910c:	blmi	88d884 <mbtowc@plt+0x88b96c>
   19110:			; <UNDEFINED> instruction: 0xf8d358e3
   19114:	blmi	83911c <mbtowc@plt+0x837204>
   19118:	ldmdavs	pc, {r0, r1, r5, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
   1911c:			; <UNDEFINED> instruction: 0x46404639
   19120:	ldc2	7, cr15, [r6, #-1016]	; 0xfffffc08
   19124:	bicle	r2, pc, r0, lsl #16
   19128:			; <UNDEFINED> instruction: 0xf0127aba
   1912c:	sbcle	r0, fp, r2, lsl #30
   19130:	stmiapl	r2!, {r1, r3, r4, r9, fp, lr}
   19134:	rscsvs	r6, sl, #1179648	; 0x120000
   19138:			; <UNDEFINED> instruction: 0x200af8b8
   1913c:	andeq	pc, r2, #66	; 0x42
   19140:	andcs	pc, sl, r8, lsr #17
   19144:	ldrdhi	pc, [ip], -sp
   19148:	ldmdbmi	r3, {r9, sp}
   1914c:	andge	pc, r1, r4, asr r8	; <UNPREDICTABLE>
   19150:	mulls	r2, r3, r6
   19154:	ldrbmi	lr, [sl], -ip
   19158:	svceq	0x0000f1b8
   1915c:	shadd16mi	fp, r1, r4
   19160:			; <UNDEFINED> instruction: 0xf7fe2100
   19164:	ldmdbvs	sl!, {r0, r2, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   19168:	adcle	r2, sp, r0, lsl #20
   1916c:	ldrdhi	pc, [r8], -sp
   19170:	smlabbeq	r1, r6, r0, pc	; <UNPREDICTABLE>
   19174:	ldrdeq	pc, [r0], -sl
   19178:	blx	d9712a <mbtowc@plt+0xd95212>
   1917c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   19180:	str	sp, [r1, r9, ror #3]!
   19184:	pop	{r0, r2, ip, sp, pc}
   19188:	svclt	0x00008ff0
   1918c:	andeq	r6, r1, r0, lsl #23
   19190:	andeq	r0, r0, r0, lsl r4
   19194:	ldrdeq	r0, [r0], -r4
   19198:	ldrdeq	r0, [r0], -ip
   1919c:	ldrdeq	r0, [r0], -r8
   191a0:	cmplt	r8, r2, lsl #12
   191a4:	cmplt	r3, r3, lsl #16
   191a8:	tstle	r8, r0, lsr #22
   191ac:	svccc	0x0001f812
   191b0:	mvnsle	r2, r0, lsl #22
   191b4:	ldrbmi	r2, [r0, -r0]!
   191b8:	andcs	r4, r0, r0, ror r7
   191bc:			; <UNDEFINED> instruction: 0x46104770
   191c0:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
   191c4:	bmi	4ea9dc <mbtowc@plt+0x4e8ac4>
   191c8:	biclt	r4, r9, sl, ror r4
   191cc:	stmdavc	r9, {r0, r1, r3, r9, sl, lr}
   191d0:	stmdacs	r1, {r0, r4, r5, r7, r8, ip, sp, pc}
   191d4:	stmdacs	r2, {r0, r1, r3, ip, lr, pc}
   191d8:	stmdbmi	pc, {r0, r1, r4, ip, lr, pc}	; <UNPREDICTABLE>
   191dc:	bmi	3ef324 <mbtowc@plt+0x3ed40c>
   191e0:	tstcs	r1, sl, ror r4
   191e4:			; <UNDEFINED> instruction: 0xf7e86800
   191e8:	strcs	lr, [r0], #-3556	; 0xfffff21c
   191ec:	stmdbmi	sl, {r0, r1, r2, sp, lr, pc}
   191f0:	bmi	2ef338 <mbtowc@plt+0x2ed420>
   191f4:	tstcs	r1, sl, ror r4
   191f8:			; <UNDEFINED> instruction: 0xf7e86800
   191fc:	stclne	13, cr14, [r0], #-872	; 0xfffffc98
   19200:	stmdbmi	r5, {r4, r8, sl, fp, ip, sp, pc}
   19204:	bmi	1ef34c <mbtowc@plt+0x1ed434>
   19208:	tstcs	r1, sl, ror r4
   1920c:			; <UNDEFINED> instruction: 0xf7e86800
   19210:	ubfx	lr, r0, #27, #21
   19214:	strdeq	r6, [r1], -r0
   19218:	andeq	r0, r0, r8, asr #5
   1921c:	andeq	r4, r0, r8, asr fp
   19220:	andeq	r4, r0, ip, lsr #22
   19224:	andeq	r4, r0, r4, lsr #22
   19228:	svcmi	0x00f0e92d
   1922c:	cfstr32pl	mvfx15, [r2, #692]	; 0x2b4
   19230:	strmi	fp, [r7], -r3, lsl #1
   19234:	ldrmi	r4, [r1], r8, lsl #13
   19238:	stmibmi	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1923c:			; <UNDEFINED> instruction: 0xf50d447c
   19240:	movwcc	r5, #17282	; 0x4382
   19244:	ldmibne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   19248:			; <UNDEFINED> instruction: 0xf8df4479
   1924c:	stmpl	sl, {r2, r3, r4, r7, r8, fp, sp}
   19250:	andsvs	r6, sl, r2, lsl r8
   19254:	andeq	pc, r0, #79	; 0x4f
   19258:	ldmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1925c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   19260:	tstle	sl, r3, lsl #6
   19264:	svceq	0x0000f1b8
   19268:	orrshi	pc, r6, #64	; 0x40
   1926c:	svceq	0x0000f1b9
   19270:	bicshi	pc, r1, #64	; 0x40
   19274:			; <UNDEFINED> instruction: 0xf7f94638
   19278:			; <UNDEFINED> instruction: 0xf8dfff5a
   1927c:	stmiapl	r3!, {r2, r4, r5, r6, r8, fp, ip, sp}^
   19280:	ldmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   19284:			; <UNDEFINED> instruction: 0xf8df58a5
   19288:	ldrbtmi	r2, [sl], #-2416	; 0xfffff690
   1928c:			; <UNDEFINED> instruction: 0xf8df9201
   19290:	ldrbtmi	r2, [sl], #-2412	; 0xfffff694
   19294:	ldmdavs	fp, {r9, ip, pc}
   19298:	stmdbcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1929c:	tstcs	r1, sl, ror r4
   192a0:			; <UNDEFINED> instruction: 0xf7e86828
   192a4:			; <UNDEFINED> instruction: 0xf8dfed86
   192a8:	ldrbtmi	r3, [fp], #-2396	; 0xfffff6a4
   192ac:	ldmdbcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   192b0:	tstcs	r1, sl, ror r4
   192b4:			; <UNDEFINED> instruction: 0xf7e86828
   192b8:			; <UNDEFINED> instruction: 0xf8dfed7c
   192bc:	ldrbtmi	r3, [fp], #-2384	; 0xfffff6b0
   192c0:	stmdbcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   192c4:	tstcs	r1, sl, ror r4
   192c8:			; <UNDEFINED> instruction: 0xf7e86828
   192cc:			; <UNDEFINED> instruction: 0xf8dfed72
   192d0:	ldrbtmi	r6, [lr], #-2372	; 0xfffff6bc
   192d4:	stmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   192d8:	movwls	r4, #13435	; 0x347b
   192dc:			; <UNDEFINED> instruction: 0xf8df9602
   192e0:	ldrbtmi	r3, [fp], #-2364	; 0xfffff6c4
   192e4:			; <UNDEFINED> instruction: 0xf8df9301
   192e8:	ldrbtmi	r3, [fp], #-2360	; 0xfffff6c8
   192ec:	ldrtmi	r9, [r3], -r0, lsl #6
   192f0:	ldmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   192f4:	tstcs	r1, sl, ror r4
   192f8:			; <UNDEFINED> instruction: 0xf7e86828
   192fc:			; <UNDEFINED> instruction: 0xf8dfed5a
   19300:	ldrbtmi	r3, [fp], #-2344	; 0xfffff6d8
   19304:	ldrtmi	r9, [r3], -r0, lsl #6
   19308:	stmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1930c:	tstcs	r1, sl, ror r4
   19310:			; <UNDEFINED> instruction: 0xf7e86828
   19314:			; <UNDEFINED> instruction: 0xf8dfed4e
   19318:	ldrbtmi	r3, [fp], #-2328	; 0xfffff6e8
   1931c:	strls	r9, [r4], -r5, lsl #6
   19320:	ldmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   19324:	movwls	r4, #13435	; 0x347b
   19328:	strls	r9, [r1], -r2, lsl #12
   1932c:	stmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   19330:	movwls	r4, #1147	; 0x47b
   19334:	stmdbcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   19338:			; <UNDEFINED> instruction: 0xf8df447b
   1933c:	ldrbtmi	r2, [sl], #-2308	; 0xfffff6fc
   19340:	stmdavs	r8!, {r0, r8, sp}
   19344:	ldc	7, cr15, [r4, #-928]!	; 0xfffffc60
   19348:	andcs	r6, fp, #2818048	; 0x2b0000
   1934c:			; <UNDEFINED> instruction: 0xf8df2101
   19350:	ldrbtmi	r0, [r8], #-2292	; 0xfffff70c
   19354:	ldc	7, cr15, [ip], #-928	; 0xfffffc60
   19358:	andcs	r6, r9, #2818048	; 0x2b0000
   1935c:			; <UNDEFINED> instruction: 0xf8df2101
   19360:	ldrbtmi	r0, [r8], #-2280	; 0xfffff718
   19364:	ldc	7, cr15, [r4], #-928	; 0xfffffc60
   19368:	andcs	r6, r7, #2818048	; 0x2b0000
   1936c:			; <UNDEFINED> instruction: 0xf8df2101
   19370:	ldrbtmi	r0, [r8], #-2268	; 0xfffff724
   19374:	stc	7, cr15, [ip], #-928	; 0xfffffc60
   19378:	ldmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1937c:			; <UNDEFINED> instruction: 0xf8df447b
   19380:	ldrbtmi	r2, [sl], #-2260	; 0xfffff72c
   19384:	stmdavs	r8!, {r0, r8, sp}
   19388:	ldc	7, cr15, [r2, #-928]	; 0xfffffc60
   1938c:	andscs	r6, r8, #2818048	; 0x2b0000
   19390:			; <UNDEFINED> instruction: 0xf8df2101
   19394:	ldrbtmi	r0, [r8], #-2244	; 0xfffff73c
   19398:	ldc	7, cr15, [sl], {232}	; 0xe8
   1939c:	ldmcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   193a0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   193a4:			; <UNDEFINED> instruction: 0xf0402b00
   193a8:			; <UNDEFINED> instruction: 0xf8df812c
   193ac:	stmiapl	r3!, {r3, r6, fp, ip, sp}^
   193b0:	andcs	r6, lr, #1769472	; 0x1b0000
   193b4:			; <UNDEFINED> instruction: 0xf8df2101
   193b8:	ldrbtmi	r0, [r8], #-2216	; 0xfffff758
   193bc:	stc	7, cr15, [r8], {232}	; 0xe8
   193c0:			; <UNDEFINED> instruction: 0xf0002f00
   193c4:			; <UNDEFINED> instruction: 0xf8df8138
   193c8:	stmiapl	r3!, {r2, r5, fp, ip, sp}^
   193cc:	blcs	33440 <mbtowc@plt+0x31528>
   193d0:	msrhi	CPSR_xc, r0
   193d4:	ldmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   193d8:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
   193dc:	tstcs	r1, r7, lsr r2
   193e0:	stmeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   193e4:			; <UNDEFINED> instruction: 0xf7e84478
   193e8:	stmdavs	fp!, {r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   193ec:	tstcs	r1, r8, lsl r2
   193f0:	ldmdaeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   193f4:			; <UNDEFINED> instruction: 0xf7e84478
   193f8:			; <UNDEFINED> instruction: 0xf8dfebec
   193fc:	ldrbtmi	r1, [r9], #-2160	; 0xfffff790
   19400:			; <UNDEFINED> instruction: 0xf7ff2001
   19404:			; <UNDEFINED> instruction: 0xf8dffede
   19408:	ldrbtmi	r1, [r9], #-2152	; 0xfffff798
   1940c:	mrc2	7, 6, pc, cr9, cr15, {7}
   19410:	stmdane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   19414:			; <UNDEFINED> instruction: 0xf7ff4479
   19418:			; <UNDEFINED> instruction: 0xf8dffed4
   1941c:	ldrbtmi	r1, [r9], #-2140	; 0xfffff7a4
   19420:	mcr2	7, 6, pc, cr15, cr15, {7}	; <UNPREDICTABLE>
   19424:			; <UNDEFINED> instruction: 0xf10d4606
   19428:	vldrge	s0, [r0, #-288]	; 0xfffffee0
   1942c:	movwls	r2, #4873	; 0x1309
   19430:	stmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   19434:	movwls	r4, #1147	; 0x47b
   19438:	movweq	pc, #4673	; 0x1241	; <UNPREDICTABLE>
   1943c:	ldrmi	r2, [r9], -r1, lsl #4
   19440:			; <UNDEFINED> instruction: 0xf7e84628
   19444:	strtmi	lr, [r9], -r4, ror #26
   19448:			; <UNDEFINED> instruction: 0xf7ff4630
   1944c:			; <UNDEFINED> instruction: 0xf8dffeba
   19450:	ldrbtmi	r1, [r9], #-2096	; 0xfffff7d0
   19454:	mrc2	7, 5, pc, cr5, cr15, {7}
   19458:	stmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1945c:			; <UNDEFINED> instruction: 0xf7ff4479
   19460:			; <UNDEFINED> instruction: 0xf8dffeb0
   19464:	ldrbtmi	r1, [r9], #-2084	; 0xfffff7dc
   19468:	mcr2	7, 5, pc, cr11, cr15, {7}	; <UNPREDICTABLE>
   1946c:			; <UNDEFINED> instruction: 0xf80a2300
   19470:	strtmi	r3, [r9], -r8, lsl #24
   19474:	mcr2	7, 5, pc, cr5, cr15, {7}	; <UNPREDICTABLE>
   19478:	ldmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1947c:			; <UNDEFINED> instruction: 0xf7ff4479
   19480:	strmi	pc, [r6], -r0, lsr #29
   19484:	stmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   19488:	movwls	r4, #5243	; 0x147b
   1948c:	stmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   19490:	movwls	r4, #1147	; 0x47b
   19494:	movweq	pc, #4673	; 0x1241	; <UNPREDICTABLE>
   19498:	ldrmi	r2, [r9], -r1, lsl #4
   1949c:			; <UNDEFINED> instruction: 0xf7e84628
   194a0:			; <UNDEFINED> instruction: 0x4629ed36
   194a4:			; <UNDEFINED> instruction: 0xf7ff4630
   194a8:			; <UNDEFINED> instruction: 0xf8dffe8c
   194ac:	ldrbtmi	r1, [r9], #-2028	; 0xfffff814
   194b0:	mcr2	7, 4, pc, cr7, cr15, {7}	; <UNPREDICTABLE>
   194b4:	ubfxne	pc, pc, #17, #5
   194b8:			; <UNDEFINED> instruction: 0xf7ff4479
   194bc:			; <UNDEFINED> instruction: 0xf8dffe82
   194c0:	ldrbtmi	r1, [r9], #-2016	; 0xfffff820
   194c4:	mrc2	7, 3, pc, cr13, cr15, {7}
   194c8:			; <UNDEFINED> instruction: 0x17d8f8df
   194cc:			; <UNDEFINED> instruction: 0xf7ff4479
   194d0:			; <UNDEFINED> instruction: 0xf8dffe78
   194d4:	ldrbtmi	r1, [r9], #-2004	; 0xfffff82c
   194d8:	mrc2	7, 3, pc, cr3, cr15, {7}
   194dc:			; <UNDEFINED> instruction: 0x17ccf8df
   194e0:			; <UNDEFINED> instruction: 0xf7ff4479
   194e4:			; <UNDEFINED> instruction: 0xf8dffe6e
   194e8:	ldrbtmi	r1, [r9], #-1992	; 0xfffff838
   194ec:	mcr2	7, 3, pc, cr9, cr15, {7}	; <UNPREDICTABLE>
   194f0:			; <UNDEFINED> instruction: 0x17c0f8df
   194f4:			; <UNDEFINED> instruction: 0xf7ff4479
   194f8:			; <UNDEFINED> instruction: 0xf8dffe64
   194fc:	ldrbtmi	r1, [r9], #-1980	; 0xfffff844
   19500:	mrc2	7, 2, pc, cr15, cr15, {7}
   19504:	sbfxne	pc, pc, #17, #21
   19508:			; <UNDEFINED> instruction: 0xf7ff4479
   1950c:			; <UNDEFINED> instruction: 0xf8dffe5a
   19510:	ldrbtmi	r1, [r9], #-1968	; 0xfffff850
   19514:	mrc2	7, 2, pc, cr5, cr15, {7}
   19518:	sbfxne	pc, pc, #17, #9
   1951c:			; <UNDEFINED> instruction: 0xf7ff4479
   19520:			; <UNDEFINED> instruction: 0xf8dffe50
   19524:	ldrbtmi	r1, [r9], #-1956	; 0xfffff85c
   19528:	mcr2	7, 2, pc, cr11, cr15, {7}	; <UNPREDICTABLE>
   1952c:			; <UNDEFINED> instruction: 0x179cf8df
   19530:			; <UNDEFINED> instruction: 0xf7ff4479
   19534:	strmi	pc, [r6], -r6, asr #28
   19538:			; <UNDEFINED> instruction: 0x3794f8df
   1953c:	movwls	r4, #5243	; 0x147b
   19540:			; <UNDEFINED> instruction: 0x3790f8df
   19544:	movwls	r4, #1147	; 0x47b
   19548:	movweq	pc, #4673	; 0x1241	; <UNPREDICTABLE>
   1954c:	ldrmi	r2, [r9], -r1, lsl #4
   19550:			; <UNDEFINED> instruction: 0xf7e84628
   19554:			; <UNDEFINED> instruction: 0x4629ecdc
   19558:			; <UNDEFINED> instruction: 0xf7ff4630
   1955c:			; <UNDEFINED> instruction: 0x4606fe32
   19560:			; <UNDEFINED> instruction: 0x3774f8df
   19564:	movwls	r4, #5243	; 0x147b
   19568:			; <UNDEFINED> instruction: 0x3770f8df
   1956c:	movwls	r4, #1147	; 0x47b
   19570:	movweq	pc, #4673	; 0x1241	; <UNPREDICTABLE>
   19574:	ldrmi	r2, [r9], -r1, lsl #4
   19578:			; <UNDEFINED> instruction: 0xf7e84628
   1957c:	strtmi	lr, [r9], -r8, asr #25
   19580:			; <UNDEFINED> instruction: 0xf7ff4630
   19584:			; <UNDEFINED> instruction: 0xf8dffe1e
   19588:	ldrbtmi	r1, [r9], #-1880	; 0xfffff8a8
   1958c:	mrc2	7, 0, pc, cr9, cr15, {7}
   19590:	smmlsne	r0, pc, r8, pc	; <UNPREDICTABLE>
   19594:			; <UNDEFINED> instruction: 0xf7ff4479
   19598:	stmdacs	r1, {r2, r4, r9, sl, fp, ip, sp, lr, pc}
   1959c:			; <UNDEFINED> instruction: 0xf8dfd156
   195a0:	stmiapl	r5!, {r2, r4, r6, r9, sl, ip, sp}^
   195a4:			; <UNDEFINED> instruction: 0x3740f8df
   195a8:	movwls	r4, #1147	; 0x47b
   195ac:			; <UNDEFINED> instruction: 0x373cf8df
   195b0:			; <UNDEFINED> instruction: 0xf8df447b
   195b4:	ldrbtmi	r2, [sl], #-1852	; 0xfffff8c4
   195b8:	stmdavs	r8!, {r0, r8, sp}
   195bc:	bl	ffe57564 <mbtowc@plt+0xffe5564c>
   195c0:			; <UNDEFINED> instruction: 0x3730f8df
   195c4:			; <UNDEFINED> instruction: 0xf8df447b
   195c8:	ldrbtmi	r2, [sl], #-1840	; 0xfffff8d0
   195cc:	stmdavs	r8!, {r0, r8, sp}
   195d0:	bl	ffbd7578 <mbtowc@plt+0xffbd5660>
   195d4:			; <UNDEFINED> instruction: 0xf8df6828
   195d8:	stmiapl	r3!, {r2, r5, r8, r9, sl, ip, sp}^
   195dc:	blcs	33650 <mbtowc@plt+0x31738>
   195e0:			; <UNDEFINED> instruction: 0xf013d047
   195e4:	eorsle	r0, r9, r2, lsl #30
   195e8:			; <UNDEFINED> instruction: 0x1714f8df
   195ec:			; <UNDEFINED> instruction: 0xf0134479
   195f0:	eorsle	r0, r7, r1, lsl #30
   195f4:			; <UNDEFINED> instruction: 0x270cf8df
   195f8:			; <UNDEFINED> instruction: 0xf8df447a
   195fc:	ldrbtmi	r6, [lr], #-1804	; 0xfffff8f4
   19600:			; <UNDEFINED> instruction: 0xf8dfe03c
   19604:	stmiapl	r3!, {r4, r5, r6, r7, r8, sl, ip, sp}^
   19608:	andcs	r6, r9, #1769472	; 0x1b0000
   1960c:			; <UNDEFINED> instruction: 0xf8df2101
   19610:	ldrbtmi	r0, [r8], #-1788	; 0xfffff904
   19614:	b	ff7575bc <mbtowc@plt+0xff7556a4>
   19618:			; <UNDEFINED> instruction: 0xf8dfe6c7
   1961c:	stmiapl	r3!, {r3, r4, r6, r7, r8, sl, ip, sp}^
   19620:	eorscs	r6, r4, #1769472	; 0x1b0000
   19624:			; <UNDEFINED> instruction: 0xf8df2101
   19628:	ldrbtmi	r0, [r8], #-1768	; 0xfffff918
   1962c:	b	ff4575d4 <mbtowc@plt+0xff4556bc>
   19630:	svceq	0x0000f1b8
   19634:			; <UNDEFINED> instruction: 0xf8dfd007
   19638:	stmiapl	r3!, {r2, r4, r5, r7, r8, sl, ip, sp}^
   1963c:	blcs	336b0 <mbtowc@plt+0x31798>
   19640:	mrcge	4, 0, APSR_nzcv, cr0, cr15, {1}
   19644:	ldrtmi	lr, [r8], -r6, asr #13
   19648:	ldc2l	7, cr15, [r1, #-996]!	; 0xfffffc1c
   1964c:	strcc	pc, [r4, #2271]!	; 0x8df
   19650:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
   19654:			; <UNDEFINED> instruction: 0xf7e8200a
   19658:	str	lr, [r0, r8, ror #23]!
   1965c:	ssatne	pc, #21, pc, asr #17	; <UNPREDICTABLE>
   19660:			; <UNDEFINED> instruction: 0xe7c44479
   19664:	ssatcs	pc, #17, pc, asr #17	; <UNPREDICTABLE>
   19668:			; <UNDEFINED> instruction: 0xf8df447a
   1966c:	ldrbtmi	r6, [lr], #-1712	; 0xfffff950
   19670:			; <UNDEFINED> instruction: 0xf8dfe004
   19674:	ldrbtmi	r2, [sl], #-1708	; 0xfffff954
   19678:			; <UNDEFINED> instruction: 0x46164611
   1967c:	svceq	0x0004f013
   19680:			; <UNDEFINED> instruction: 0xf8dfd01a
   19684:	stmdbpl	r5!, {r5, r7, r9, sl, ip, lr}^
   19688:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
   1968c:	msrhi	SPSR_f, r0, asr #32
   19690:			; <UNDEFINED> instruction: 0x5690f8df
   19694:	stmdavs	sp!, {r0, r2, r5, r6, r8, fp, ip, lr}
   19698:			; <UNDEFINED> instruction: 0xf013b955
   1969c:			; <UNDEFINED> instruction: 0xf0400f08
   196a0:			; <UNDEFINED> instruction: 0xf8df816e
   196a4:	ldrbtmi	sl, [sl], #1668	; 0x684
   196a8:	pkhtbpl	pc, r0, pc, asr #17	; <UNPREDICTABLE>
   196ac:	and	r4, sp, sp, ror r4
   196b0:			; <UNDEFINED> instruction: 0x567cf8df
   196b4:	and	r4, r2, sp, ror r4
   196b8:			; <UNDEFINED> instruction: 0x5678f8df
   196bc:			; <UNDEFINED> instruction: 0xf013447d
   196c0:			; <UNDEFINED> instruction: 0xf0400f08
   196c4:			; <UNDEFINED> instruction: 0xf8df8151
   196c8:	ldrbtmi	sl, [sl], #1648	; 0x670
   196cc:			; <UNDEFINED> instruction: 0xc66cf8df
   196d0:	blcs	2aac8 <mbtowc@plt+0x28bb0>
   196d4:	cmphi	pc, r0, asr #32	; <UNPREDICTABLE>
   196d8:			; <UNDEFINED> instruction: 0xe664f8df
   196dc:			; <UNDEFINED> instruction: 0xf8df44fe
   196e0:	ldrbtmi	r3, [fp], #-1636	; 0xfffff99c
   196e4:	eors	pc, r4, sp, asr #17
   196e8:	eorsgt	pc, r0, sp, asr #17
   196ec:	eorge	pc, ip, sp, asr #17
   196f0:	strls	r9, [r9], -sl, lsl #10
   196f4:	andls	r9, r7, #8, 2
   196f8:	movwls	r4, #26142	; 0x661e
   196fc:			; <UNDEFINED> instruction: 0x3648f8df
   19700:	movwls	r4, #21627	; 0x547b
   19704:	strls	r9, [r3], -r4, lsl #12
   19708:			; <UNDEFINED> instruction: 0xf8df9602
   1970c:	ldrbtmi	r3, [fp], #-1600	; 0xfffff9c0
   19710:	strls	r9, [r0], -r1, lsl #6
   19714:			; <UNDEFINED> instruction: 0xf8df4633
   19718:	ldrbtmi	r2, [sl], #-1592	; 0xfffff9c8
   1971c:			; <UNDEFINED> instruction: 0xf7e82101
   19720:			; <UNDEFINED> instruction: 0xf8dfeb48
   19724:	ldrbtmi	fp, [fp], #1584	; 0x630
   19728:	strbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   1972c:			; <UNDEFINED> instruction: 0xf8df58e5
   19730:	ldrbtmi	r3, [fp], #-1576	; 0xfffff9d8
   19734:	tstcs	r1, sl, asr r6
   19738:			; <UNDEFINED> instruction: 0xf7e86828
   1973c:	stmdavs	r9!, {r1, r3, r4, r5, r8, r9, fp, sp, lr, pc}
   19740:			; <UNDEFINED> instruction: 0xf7e8200a
   19744:	stmdavs	fp!, {r2, r7, r8, r9, fp, sp, lr, pc}
   19748:	tstcs	r1, r8, asr #4
   1974c:			; <UNDEFINED> instruction: 0x060cf8df
   19750:			; <UNDEFINED> instruction: 0xf7e84478
   19754:			; <UNDEFINED> instruction: 0xf10dea3e
   19758:	andcs	r0, r0, #64, 20	; 0x40000
   1975c:	subcs	pc, r0, sp, lsl #17
   19760:			; <UNDEFINED> instruction: 0x465a4653
   19764:	stmdavs	r8!, {r0, r8, sp}
   19768:	bl	8d7710 <mbtowc@plt+0x8d57f8>
   1976c:	eorcs	r6, r5, #2818048	; 0x2b0000
   19770:			; <UNDEFINED> instruction: 0xf8df2101
   19774:	ldrbtmi	r0, [r8], #-1516	; 0xfffffa14
   19778:	b	ad7720 <mbtowc@plt+0xad5808>
   1977c:	strbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
   19780:	movwls	r4, #5243	; 0x147b
   19784:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   19788:	movwls	r4, #1147	; 0x47b
   1978c:	movweq	pc, #4673	; 0x1241	; <UNPREDICTABLE>
   19790:	ldrmi	r2, [r9], -r1, lsl #4
   19794:			; <UNDEFINED> instruction: 0xf7e84650
   19798:			; <UNDEFINED> instruction: 0x4653ebba
   1979c:	tstcs	r1, sl, asr r6
   197a0:			; <UNDEFINED> instruction: 0xf7e86828
   197a4:	movwcs	lr, #35590	; 0x8b06
   197a8:			; <UNDEFINED> instruction: 0xf8df9301
   197ac:	ldrbtmi	r3, [fp], #-1472	; 0xfffffa40
   197b0:	vcgt.s8	d25, d1, d0
   197b4:	andcs	r0, r1, #67108864	; 0x4000000
   197b8:			; <UNDEFINED> instruction: 0x46504619
   197bc:	bl	fe9d7764 <mbtowc@plt+0xfe9d584c>
   197c0:	strcs	pc, [ip, #2271]!	; 0x8df
   197c4:			; <UNDEFINED> instruction: 0x4653447a
   197c8:	tstcs	r1, pc, lsl #4
   197cc:			; <UNDEFINED> instruction: 0xf7e86828
   197d0:			; <UNDEFINED> instruction: 0xf8dfeaf0
   197d4:	ldrbtmi	r3, [fp], #-1440	; 0xfffffa60
   197d8:	tstcs	r1, sl, asr r6
   197dc:			; <UNDEFINED> instruction: 0xf7e86828
   197e0:	movwcs	lr, #64232	; 0xfae8
   197e4:	ldrcs	pc, [r0, #2271]	; 0x8df
   197e8:	tstcs	r1, sl, ror r4
   197ec:			; <UNDEFINED> instruction: 0xf7e86828
   197f0:	strls	lr, [r6], -r0, ror #21
   197f4:	strcc	pc, [r4, #2271]	; 0x8df
   197f8:	movwls	r4, #21627	; 0x547b
   197fc:	strls	r9, [r3], -r4, lsl #12
   19800:	ldrbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   19804:	movwls	r4, #9339	; 0x247b
   19808:			; <UNDEFINED> instruction: 0xf8df9601
   1980c:	ldrbtmi	r3, [fp], #-1400	; 0xfffffa88
   19810:	vcgt.s8	d25, d1, d0
   19814:	andcs	r0, r1, #67108864	; 0x4000000
   19818:			; <UNDEFINED> instruction: 0x46504619
   1981c:	bl	1dd77c4 <mbtowc@plt+0x1dd58ac>
   19820:	bls	3eb174 <mbtowc@plt+0x3e925c>
   19824:	stmdavs	r8!, {r0, r8, sp}
   19828:	b	ff0d77d0 <mbtowc@plt+0xff0d58b8>
   1982c:	eorscs	r6, r7, #2818048	; 0x2b0000
   19830:			; <UNDEFINED> instruction: 0xf8df2101
   19834:	ldrbtmi	r0, [r8], #-1364	; 0xfffffaac
   19838:	stmib	sl, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1983c:	strbcc	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   19840:			; <UNDEFINED> instruction: 0xf8df447b
   19844:	ldrbtmi	r2, [sl], #-1356	; 0xfffffab4
   19848:	stmdavs	r8!, {r0, r8, sp}
   1984c:	b	fec577f4 <mbtowc@plt+0xfec558dc>
   19850:	strbcc	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   19854:			; <UNDEFINED> instruction: 0xf8df447b
   19858:	ldrbtmi	r2, [sl], #-1344	; 0xfffffac0
   1985c:	stmdavs	r8!, {r0, r8, sp}
   19860:	b	fe9d7808 <mbtowc@plt+0xfe9d58f0>
   19864:	ldrcc	pc, [r4, #-2271]!	; 0xfffff721
   19868:	movwls	r4, #5243	; 0x147b
   1986c:	movwls	r2, #783	; 0x30f
   19870:	strcc	pc, [ip, #-2271]!	; 0xfffff721
   19874:			; <UNDEFINED> instruction: 0xf8df447b
   19878:	ldrbtmi	r2, [sl], #-1324	; 0xfffffad4
   1987c:	stmdavs	r8!, {r0, r8, sp}
   19880:	b	fe5d7828 <mbtowc@plt+0xfe5d5910>
   19884:	strcc	pc, [r0, #-2271]!	; 0xfffff721
   19888:			; <UNDEFINED> instruction: 0xf8df447b
   1988c:	ldrbtmi	r2, [sl], #-1312	; 0xfffffae0
   19890:	stmdavs	r8!, {r0, r8, sp}
   19894:	b	fe35783c <mbtowc@plt+0xfe355924>
   19898:	ldrcc	pc, [r4, #-2271]	; 0xfffff721
   1989c:			; <UNDEFINED> instruction: 0xf8df447b
   198a0:	ldrbtmi	r2, [sl], #-1300	; 0xfffffaec
   198a4:	stmdavs	r8!, {r0, r8, sp}
   198a8:	b	fe0d7850 <mbtowc@plt+0xfe0d5938>
   198ac:	eorscs	r6, r9, #2818048	; 0x2b0000
   198b0:			; <UNDEFINED> instruction: 0xf8df2101
   198b4:	ldrbtmi	r0, [r8], #-1284	; 0xfffffafc
   198b8:	stmib	sl, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   198bc:	andcs	r6, sp, #2818048	; 0x2b0000
   198c0:			; <UNDEFINED> instruction: 0xf8df2101
   198c4:	ldrbtmi	r0, [r8], #-1272	; 0xfffffb08
   198c8:	stmib	r2, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   198cc:	eorcs	r6, fp, #2818048	; 0x2b0000
   198d0:			; <UNDEFINED> instruction: 0xf8df2101
   198d4:	ldrbtmi	r0, [r8], #-1260	; 0xfffffb14
   198d8:	ldmdb	sl!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   198dc:	eorscs	r6, sl, #2818048	; 0x2b0000
   198e0:			; <UNDEFINED> instruction: 0xf8df2101
   198e4:	ldrbtmi	r0, [r8], #-1248	; 0xfffffb20
   198e8:	ldmdb	r2!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   198ec:	eorscs	r6, fp, #2818048	; 0x2b0000
   198f0:			; <UNDEFINED> instruction: 0xf8df2101
   198f4:	ldrbtmi	r0, [r8], #-1236	; 0xfffffb2c
   198f8:	stmdb	sl!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   198fc:	strbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   19900:	movwls	r4, #5243	; 0x147b
   19904:	strbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   19908:	movwls	r4, #1147	; 0x47b
   1990c:			; <UNDEFINED> instruction: 0xf8df4633
   19910:	ldrbtmi	r2, [sl], #-1220	; 0xfffffb3c
   19914:	stmdavs	r8!, {r0, r8, sp}
   19918:	b	12d78c0 <mbtowc@plt+0x12d59a8>
   1991c:	ldrtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   19920:	movwls	r4, #13435	; 0x347b
   19924:	ldrtge	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   19928:			; <UNDEFINED> instruction: 0xf8cd44fa
   1992c:	strls	sl, [r1], -r8
   19930:	ldrtmi	r9, [r3], -r0, lsl #12
   19934:	strtcs	pc, [r8], #2271	; 0x8df
   19938:	tstcs	r1, sl, ror r4
   1993c:			; <UNDEFINED> instruction: 0xf7e86828
   19940:			; <UNDEFINED> instruction: 0xf8cdea38
   19944:	strls	sl, [r1], -r8
   19948:			; <UNDEFINED> instruction: 0xf8df9600
   1994c:	ldrbtmi	r3, [fp], #-1176	; 0xfffffb68
   19950:	ldrcs	pc, [r4], #2271	; 0x8df
   19954:	tstcs	r1, sl, ror r4
   19958:			; <UNDEFINED> instruction: 0xf7e86828
   1995c:	str	lr, [r1], #2602	; 0xa2a
   19960:	strpl	pc, [r8], #2271	; 0x8df
   19964:	sxtab	r4, sl, sp, ror #8
   19968:	strge	pc, [r4], #2271	; 0x8df
   1996c:			; <UNDEFINED> instruction: 0xf8df44fa
   19970:	ldrbtmi	ip, [ip], #1156	; 0x484
   19974:			; <UNDEFINED> instruction: 0xf8dfe6ad
   19978:	ldrbtmi	lr, [lr], #1152	; 0x480
   1997c:			; <UNDEFINED> instruction: 0xf8dfe6af
   19980:	ldrbtmi	ip, [ip], #1148	; 0x47c
   19984:	ldrbtge	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   19988:			; <UNDEFINED> instruction: 0xf8df44fa
   1998c:	ldrbtmi	r5, [sp], #-1144	; 0xfffffb88
   19990:	ldrbt	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   19994:			; <UNDEFINED> instruction: 0xe6a244fe
   19998:	stmiapl	r3!, {r0, r2, r4, r7, r8, r9, fp, lr}^
   1999c:	stmiapl	r0!, {r0, r2, r4, r7, r9, fp, lr}
   199a0:			; <UNDEFINED> instruction: 0xf8df681b
   199a4:	ldrbtmi	r2, [sl], #-1128	; 0xfffffb98
   199a8:	stmdavs	r0, {r0, r8, sp}
   199ac:	b	57954 <mbtowc@plt+0x55a3c>
   199b0:	ldrbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   199b4:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}^
   199b8:			; <UNDEFINED> instruction: 0xf43f2900
   199bc:			; <UNDEFINED> instruction: 0xf8dfac57
   199c0:	stmiapl	r5!, {r4, r6, sl, ip, sp}^
   199c4:	strbhi	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   199c8:			; <UNDEFINED> instruction: 0x260144f8
   199cc:	bmi	fe291a04 <mbtowc@plt+0xfe28faec>
   199d0:	ldmdavs	r0, {r1, r5, r7, fp, ip, lr}
   199d4:	strbmi	r9, [r2], -r0, lsl #2
   199d8:			; <UNDEFINED> instruction: 0xf7e84631
   199dc:	ldrcc	lr, [r0, #-2538]	; 0xfffff616
   199e0:	stmdbcs	r0, {r0, r3, r5, r6, fp, sp, lr}
   199e4:	cfstrdge	mvd15, [r2], {63}	; 0x3f
   199e8:	blcs	1eb7a9c <mbtowc@plt+0x1eb5b84>
   199ec:	blcs	1109654 <mbtowc@plt+0x110773c>
   199f0:	andcs	fp, r1, #12, 30	; 0x30
   199f4:			; <UNDEFINED> instruction: 0xf0032200
   199f8:	stmdacs	r6, {r0, r1, r2, r4, r5, r6, r7}^
   199fc:			; <UNDEFINED> instruction: 0xf042bf08
   19a00:	bcs	1a20c <mbtowc@plt+0x182f4>
   19a04:	blcs	16ce1b8 <mbtowc@plt+0x16cc2a0>
   19a08:	bmi	fe54e194 <mbtowc@plt+0xfe54c27c>
   19a0c:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   19a10:	bicsle	r2, ip, r0, lsl #20
   19a14:	blmi	1dd39a8 <mbtowc@plt+0x1dd1a90>
   19a18:	bmi	1dafdac <mbtowc@plt+0x1dade94>
   19a1c:	ldmdavs	fp, {r0, r2, r5, r7, fp, ip, lr}
   19a20:	ldrbtmi	r4, [sl], #-2813	; 0xfffff503
   19a24:	stmdavs	r8!, {r0, r8, sp}
   19a28:	stmib	r2, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19a2c:	ldrbtmi	r4, [fp], #-3067	; 0xfffff405
   19a30:	ldrbtmi	r4, [sl], #-2811	; 0xfffff505
   19a34:	stmdavs	r8!, {r0, r8, sp}
   19a38:	ldmib	sl!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19a3c:	ldrbtmi	r4, [fp], #-3065	; 0xfffff407
   19a40:	ldrbtmi	r4, [sl], #-2809	; 0xfffff507
   19a44:	stmdavs	r8!, {r0, r8, sp}
   19a48:	ldmib	r2!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19a4c:	ldrbtmi	r4, [fp], #-3063	; 0xfffff409
   19a50:	ldrbtmi	r4, [sl], #-2807	; 0xfffff509
   19a54:	stmdavs	r8!, {r0, r8, sp}
   19a58:	stmib	sl!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19a5c:	ldrbtmi	r4, [fp], #-3061	; 0xfffff40b
   19a60:	ldrbtmi	r4, [sl], #-2805	; 0xfffff50b
   19a64:	stmdavs	r8!, {r0, r8, sp}
   19a68:	stmib	r2!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19a6c:	ldrbtmi	r4, [r8], #-2291	; 0xfffff70d
   19a70:	blx	fe5d7a76 <mbtowc@plt+0xfe5d5b5e>
   19a74:	teqlt	r8, r3, lsl #12
   19a78:	stmiapl	r0!, {r1, r2, r3, r4, r6, r9, fp, lr}
   19a7c:	ldrbtmi	r4, [sl], #-2800	; 0xfffff510
   19a80:	stmdavs	r0, {r0, r8, sp}
   19a84:	ldmib	r4, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19a88:	ldrbtmi	r4, [r8], #-2286	; 0xfffff712
   19a8c:	blx	fe257a92 <mbtowc@plt+0xfe255b7a>
   19a90:	teqlt	r8, r3, lsl #12
   19a94:	stmiapl	r0!, {r0, r1, r2, r4, r6, r9, fp, lr}
   19a98:	ldrbtmi	r4, [sl], #-2795	; 0xfffff515
   19a9c:	stmdavs	r0, {r0, r8, sp}
   19aa0:	stmib	r6, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19aa4:	ldrbtmi	r4, [r8], #-2281	; 0xfffff717
   19aa8:	blx	1ed7aae <mbtowc@plt+0x1ed5b96>
   19aac:	cmnlt	r0, r3, lsl #12
   19ab0:	stmiapl	r0!, {r4, r6, r9, fp, lr}
   19ab4:	bmi	ff9be6c4 <mbtowc@plt+0xff9bc7ac>
   19ab8:	andls	r4, r1, #2046820352	; 0x7a000000
   19abc:	blmi	ff97e6c4 <mbtowc@plt+0xff97c7ac>
   19ac0:	bmi	ff96acb4 <mbtowc@plt+0xff968d9c>
   19ac4:	tstcs	r1, sl, ror r4
   19ac8:			; <UNDEFINED> instruction: 0xf7e86800
   19acc:	stmiami	r3!, {r1, r4, r5, r6, r8, fp, sp, lr, pc}^
   19ad0:			; <UNDEFINED> instruction: 0xf7ff4478
   19ad4:	strmi	pc, [r3], -r5, ror #22
   19ad8:	bmi	11c5fc0 <mbtowc@plt+0x11c40a8>
   19adc:	bmi	ff82fd64 <mbtowc@plt+0xff82de4c>
   19ae0:	tstcs	r1, sl, ror r4
   19ae4:			; <UNDEFINED> instruction: 0xf7e86800
   19ae8:	ldmmi	lr, {r2, r5, r6, r8, fp, sp, lr, pc}^
   19aec:			; <UNDEFINED> instruction: 0xf7ff4478
   19af0:			; <UNDEFINED> instruction: 0x4603fb57
   19af4:	bmi	1005fdc <mbtowc@plt+0x10040c4>
   19af8:	bmi	ff6efd80 <mbtowc@plt+0xff6ede68>
   19afc:	tstcs	r1, sl, ror r4
   19b00:			; <UNDEFINED> instruction: 0xf7e86800
   19b04:	ldmmi	r9, {r1, r2, r4, r6, r8, fp, sp, lr, pc}^
   19b08:			; <UNDEFINED> instruction: 0xf7ff4478
   19b0c:	strmi	pc, [r3], -r9, asr #22
   19b10:	bmi	e45ff8 <mbtowc@plt+0xe440e0>
   19b14:	bmi	ff5afd9c <mbtowc@plt+0xff5ade84>
   19b18:	tstcs	r1, sl, ror r4
   19b1c:			; <UNDEFINED> instruction: 0xf7e86800
   19b20:	ldmmi	r4, {r3, r6, r8, fp, sp, lr, pc}^
   19b24:			; <UNDEFINED> instruction: 0xf7ff4478
   19b28:			; <UNDEFINED> instruction: 0x4603fb3b
   19b2c:	bmi	c86014 <mbtowc@plt+0xc840fc>
   19b30:	bmi	ff46fdb8 <mbtowc@plt+0xff46dea0>
   19b34:	tstcs	r1, sl, ror r4
   19b38:			; <UNDEFINED> instruction: 0xf7e86800
   19b3c:	stmiami	pc, {r1, r3, r4, r5, r8, fp, sp, lr, pc}^	; <UNPREDICTABLE>
   19b40:			; <UNDEFINED> instruction: 0xf7ff4478
   19b44:	strmi	pc, [r3], -sp, lsr #22
   19b48:	bmi	ac6030 <mbtowc@plt+0xac4118>
   19b4c:	bmi	ff32fdd4 <mbtowc@plt+0xff32debc>
   19b50:	tstcs	r1, sl, ror r4
   19b54:			; <UNDEFINED> instruction: 0xf7e86800
   19b58:	stmiami	sl, {r2, r3, r5, r8, fp, sp, lr, pc}^
   19b5c:			; <UNDEFINED> instruction: 0xf7ff4478
   19b60:			; <UNDEFINED> instruction: 0x4603fb1f
   19b64:	bmi	90604c <mbtowc@plt+0x904134>
   19b68:	bmi	ff1efdf0 <mbtowc@plt+0xff1eded8>
   19b6c:	tstcs	r1, sl, ror r4
   19b70:			; <UNDEFINED> instruction: 0xf7e86800
   19b74:	blmi	ff193ff4 <mbtowc@plt+0xff1920dc>
   19b78:	bmi	7aad6c <mbtowc@plt+0x7a8e54>
   19b7c:	cdpmi	8, 12, cr5, cr4, cr5, {5}
   19b80:			; <UNDEFINED> instruction: 0x9601447e
   19b84:	ldrbtmi	r4, [sl], #-2755	; 0xfffff53d
   19b88:	ldrmi	r9, [ip], -r0, lsl #4
   19b8c:	ldrbtmi	r4, [sl], #-2754	; 0xfffff53e
   19b90:	stmdavs	r8!, {r0, r8, sp}
   19b94:	stmdb	ip, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19b98:			; <UNDEFINED> instruction: 0xf8df9603
   19b9c:	ldrbtmi	r8, [r8], #768	; 0x300
   19ba0:	andhi	pc, r8, sp, asr #17
   19ba4:	ldrbtmi	r4, [lr], #-3774	; 0xfffff142
   19ba8:	blmi	fefbf3b4 <mbtowc@plt+0xfefbd49c>
   19bac:	movwls	r4, #1147	; 0x47b
   19bb0:	bmi	fef6b444 <mbtowc@plt+0xfef6952c>
   19bb4:	tstcs	r1, sl, ror r4
   19bb8:			; <UNDEFINED> instruction: 0xf7e86828
   19bbc:			; <UNDEFINED> instruction: 0xf8cde8fa
   19bc0:	strls	r8, [r1], -r8
   19bc4:	ldrbtmi	r4, [fp], #-3001	; 0xfffff447
   19bc8:	blmi	fee7e7d0 <mbtowc@plt+0xfee7c8b8>
   19bcc:	bmi	fee6adc0 <mbtowc@plt+0xfee68ea8>
   19bd0:	tstcs	r1, sl, ror r4
   19bd4:			; <UNDEFINED> instruction: 0xf7e86828
   19bd8:			; <UNDEFINED> instruction: 0xf7ffe8ec
   19bdc:	svclt	0x0000bb4b
   19be0:	andeq	r6, r1, ip, ror r9
   19be4:	andeq	r6, r1, r0, ror r9
   19be8:	andeq	r0, r0, r4, lsr r2
   19bec:	andeq	r0, r0, r8, lsl r4
   19bf0:	andeq	r0, r0, r0, ror #4
   19bf4:	andeq	r0, r0, r8, asr #5
   19bf8:	ldrdeq	r4, [r0], -lr
   19bfc:	strdeq	r4, [r0], -sl
   19c00:			; <UNDEFINED> instruction: 0x00004ab0
   19c04:	andeq	r4, r0, sl, ror #21
   19c08:	andeq	r4, r0, r8, lsl fp
   19c0c:	andeq	r4, r0, lr, lsl fp
   19c10:	andeq	r4, r0, ip, asr #22
   19c14:	andeq	r3, r0, r2, asr #16
   19c18:	andeq	r3, r0, r8, lsr r6
   19c1c:	andeq	r2, r0, r6, lsl r6
   19c20:	andeq	r5, r0, sl, ror #15
   19c24:	andeq	r4, r0, r4, asr #22
   19c28:	andeq	r4, r0, sl, ror fp
   19c2c:	andeq	r4, r0, r0, asr fp
   19c30:	andeq	r5, r0, lr, ror #3
   19c34:	andeq	r4, r0, r0, lsr #23
   19c38:	andeq	r2, r0, r0, ror r7
   19c3c:	andeq	r4, r0, ip, asr #22
   19c40:	andeq	r4, r0, r2, asr fp
   19c44:	andeq	r4, r0, r6, ror fp
   19c48:	andeq	r4, r0, r2, ror fp
   19c4c:	andeq	r4, r0, lr, ror #22
   19c50:	andeq	r4, r0, ip, ror #22
   19c54:	andeq	r4, r0, r2, ror fp
   19c58:	muleq	r0, r2, fp
   19c5c:	andeq	r0, r0, r4, ror r3
   19c60:	muleq	r0, r6, fp
   19c64:			; <UNDEFINED> instruction: 0x00004bb4
   19c68:	ldrdeq	r4, [r0], -ip
   19c6c:	andeq	r4, r0, lr, ror #23
   19c70:	strdeq	r4, [r0], -r2
   19c74:	andeq	r4, r0, r0, lsl #24
   19c78:	andeq	r4, r0, lr, lsl #24
   19c7c:	andeq	r4, r0, r0, lsl ip
   19c80:	andeq	r4, r0, lr, lsl #24
   19c84:	andeq	r4, r0, r8, lsl ip
   19c88:	andeq	r4, r0, r6, lsr #24
   19c8c:	andeq	r4, r0, ip, lsr #24
   19c90:	andeq	r4, r0, ip, lsr ip
   19c94:	andeq	r4, r0, ip, lsr ip
   19c98:	andeq	r4, r0, r6, lsr ip
   19c9c:	andeq	r4, r0, r4, asr #24
   19ca0:	andeq	r4, r0, lr, asr #24
   19ca4:	andeq	r4, r0, r8, asr ip
   19ca8:	andeq	r4, r0, r2, ror #24
   19cac:	andeq	r4, r0, ip, ror #24
   19cb0:	andeq	r4, r0, sl, ror ip
   19cb4:	andeq	r4, r0, r4, lsl #25
   19cb8:	andeq	r4, r0, lr, lsl #25
   19cbc:	muleq	r0, r8, ip
   19cc0:	andeq	r4, r0, r2, lsr #25
   19cc4:			; <UNDEFINED> instruction: 0x00004cb0
   19cc8:			; <UNDEFINED> instruction: 0x00004cbe
   19ccc:	andeq	r4, r0, ip, asr #25
   19cd0:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
   19cd4:	ldrdeq	r4, [r0], -r0
   19cd8:	andeq	r4, r0, r4, asr #25
   19cdc:	ldrdeq	r4, [r0], -r0
   19ce0:			; <UNDEFINED> instruction: 0x00004cba
   19ce4:	andeq	r4, r0, r4, asr #25
   19ce8:	strdeq	r4, [r0], -r0
   19cec:			; <UNDEFINED> instruction: 0x00004cbc
   19cf0:	ldrdeq	r4, [r0], -r2
   19cf4:	strdeq	r4, [r0], -r8
   19cf8:	andeq	r4, r0, r6, lsl sp
   19cfc:	andeq	r0, r0, r8, ror #6
   19d00:	andeq	r1, r0, r8, ror #27
   19d04:	andeq	r2, r0, r0, asr #24
   19d08:	andeq	r4, r0, r2, asr #14
   19d0c:	andeq	r4, r0, r2, lsr r9
   19d10:	andeq	r4, r0, r6, lsr r9
   19d14:			; <UNDEFINED> instruction: 0x000034b4
   19d18:	ldrdeq	r2, [r0], -r0
   19d1c:	andeq	r3, r0, r6, lsr #9
   19d20:	muleq	r0, lr, r4
   19d24:	andeq	r0, r0, ip, asr r2
   19d28:	andeq	r2, r0, r6, lsl #4
   19d2c:	andeq	r3, r0, r8, ror #8
   19d30:	andeq	r3, r0, r0, ror #8
   19d34:	andeq	r3, r0, r8, asr r4
   19d38:	andeq	r3, r0, sl, asr #8
   19d3c:	andeq	r3, r0, r4, asr #8
   19d40:	andeq	r3, r0, r8, lsr r4
   19d44:	andeq	r3, r0, r2, lsr r4
   19d48:	andeq	r4, r0, r4, lsl r4
   19d4c:			; <UNDEFINED> instruction: 0x000047b6
   19d50:	ldrdeq	r4, [r0], -r2
   19d54:			; <UNDEFINED> instruction: 0x00004bba
   19d58:	andeq	r4, r0, r6, ror #23
   19d5c:	andeq	r4, r0, ip, ror #23
   19d60:	andeq	r4, r0, r2, lsl ip
   19d64:	andeq	r4, r0, r0, lsr ip
   19d68:	andeq	r4, r0, ip, lsr #24
   19d6c:	andeq	r4, r0, sl, lsr #24
   19d70:	andeq	r4, r0, r4, ror r5
   19d74:	andeq	r4, r0, r2, lsr #24
   19d78:	andeq	r4, r0, r0, lsr ip
   19d7c:	andeq	r4, r0, r8, asr #24
   19d80:	andeq	r4, r0, r0, asr #24
   19d84:	andeq	r4, r0, sl, lsr ip
   19d88:	andeq	r4, r0, sl, lsr ip
   19d8c:	andeq	r4, r0, r4, lsl #17
   19d90:	andeq	r4, r0, r2, ror #24
   19d94:	andeq	r4, r0, r8, ror ip
   19d98:	andeq	r4, r0, r6, ror ip
   19d9c:	ldrdeq	r4, [r0], -r0
   19da0:	andeq	r4, r0, ip, lsl #25
   19da4:	muleq	r0, r2, ip
   19da8:	ldrdeq	r4, [r0], -r0
   19dac:	ldrdeq	r4, [r0], -lr
   19db0:	andeq	r4, r0, r0, lsl sp
   19db4:	andeq	r4, r0, r2, lsr #26
   19db8:	andeq	r4, r0, r6, lsr sp
   19dbc:	andeq	r4, r0, r2, ror #26
   19dc0:	andeq	r4, r0, r2, ror #26
   19dc4:	andeq	r4, r0, lr, ror sp
   19dc8:	andeq	r4, r0, sl, lsr #27
   19dcc:	strdeq	r4, [r0], -r8
   19dd0:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
   19dd4:	andeq	r4, r0, sl, asr #27
   19dd8:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
   19ddc:	strdeq	r4, [r0], -r8
   19de0:	andeq	r4, r0, ip, asr #27
   19de4:	ldrdeq	r4, [r0], -lr
   19de8:	ldrdeq	r4, [r0], -ip
   19dec:	andeq	r4, r0, r0, ror #7
   19df0:	andeq	r3, r0, r8, lsr #3
   19df4:	ldrdeq	r4, [r0], -r6
   19df8:	andeq	r4, r0, sl, asr #3
   19dfc:	andeq	r4, r0, r6, asr #7
   19e00:	andeq	r1, r0, r4, lsr #30
   19e04:	andeq	r3, r0, r6, lsl #3
   19e08:			; <UNDEFINED> instruction: 0x000041b0
   19e0c:	andeq	r4, r0, r6, lsr #27
   19e10:	andeq	r0, r0, r0, lsr #4
   19e14:	andeq	r4, r0, r4, lsr #27
   19e18:	andeq	r4, r0, r6, asr sp
   19e1c:	andeq	r4, r0, lr, asr r3
   19e20:	andeq	r4, r0, r2, ror #26
   19e24:	andeq	r4, r0, sl, lsr #6
   19e28:	andeq	r4, r0, r6, ror #26
   19e2c:	andeq	r4, r0, r6, asr #6
   19e30:	andeq	r4, r0, r2, ror sp
   19e34:	andeq	r4, r0, lr, ror r3
   19e38:	andeq	r4, r0, r6, ror sp
   19e3c:	andeq	r3, r0, r6, lsr #1
   19e40:	andeq	r4, r0, r6, lsl #27
   19e44:	andeq	r3, r0, sl, lsl #1
   19e48:	andeq	r4, r0, r6, lsl #27
   19e4c:	andeq	r3, r0, lr, rrx
   19e50:	andeq	r4, r0, r8, lsr #27
   19e54:	andeq	r4, r0, r8, ror sp
   19e58:	andeq	r4, r0, r0, lsl #27
   19e5c:	andeq	r3, r0, r4, asr #32
   19e60:	andeq	r4, r0, r4, lsl #27
   19e64:	muleq	r0, r4, sp
   19e68:	andeq	r4, r0, r8, lsl #27
   19e6c:	muleq	r0, r0, sp
   19e70:	andeq	r4, r0, r8, lsr #27
   19e74:			; <UNDEFINED> instruction: 0x00004db8
   19e78:	strdeq	r4, [r0], -ip
   19e7c:	andeq	r4, r0, r8, lsl #30
   19e80:	andeq	r4, r0, r4, asr #30
   19e84:			; <UNDEFINED> instruction: 0x00002fb8
   19e88:	andeq	r4, r0, r0, asr #30
   19e8c:	andeq	r4, r0, ip, asr #30
   19e90:	andeq	r3, r0, r0, lsl #4
   19e94:	andeq	r4, r0, r6, ror fp
   19e98:	andeq	r4, r0, lr, asr #22
   19e9c:	andeq	r4, r0, r2, lsl #23
   19ea0:	andeq	r4, r0, r6, lsl sp
   19ea4:	andeq	r4, r0, r0, lsr #30
   19ea8:	andeq	r4, r0, r0, asr fp
   19eac:	andeq	r4, r0, r2, lsl pc
   19eb0:	andeq	r4, r0, r4, lsl #30
   19eb4:	andeq	r4, r0, r0, ror #22
   19eb8:	addlt	fp, r2, r0, ror r5
   19ebc:	strmi	r4, [sp], -r4, lsl #12
   19ec0:	bmi	46b720 <mbtowc@plt+0x469808>
   19ec4:	blmi	46b0b4 <mbtowc@plt+0x46919c>
   19ec8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   19ecc:			; <UNDEFINED> instruction: 0xf04f9301
   19ed0:	andcs	r0, r0, r0, lsl #6
   19ed4:	cdp	7, 1, cr15, cr0, cr7, {7}
   19ed8:	strbtmi	r9, [r8], -r0
   19edc:	cdp	7, 12, cr15, cr6, cr7, {7}
   19ee0:	ldrtmi	r4, [r2], -r3, lsl #12
   19ee4:	strtmi	r4, [r0], -r9, lsr #12
   19ee8:	cdp	7, 11, cr15, cr10, cr7, {7}
   19eec:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
   19ef0:	ldmpl	r3, {r1, r2, r8, r9, fp, lr}^
   19ef4:	blls	73f64 <mbtowc@plt+0x7204c>
   19ef8:			; <UNDEFINED> instruction: 0xf04f405a
   19efc:	mrsle	r0, SP_irq
   19f00:	ldcllt	0, cr11, [r0, #-8]!
   19f04:	cdp	7, 1, cr15, cr12, cr7, {7}
   19f08:	strdeq	r5, [r1], -r4
   19f0c:	andeq	r0, r0, r4, lsr r2
   19f10:	andeq	r5, r1, sl, asr #25
   19f14:	andeq	r0, r0, r0
   19f18:			; <UNDEFINED> instruction: 0xf0002900
   19f1c:	b	fe03a41c <mbtowc@plt+0xfe038504>
   19f20:	svclt	0x00480c01
   19f24:	cdpne	2, 4, cr4, cr10, cr9, {2}
   19f28:	tsthi	pc, r0	; <UNPREDICTABLE>
   19f2c:	svclt	0x00480003
   19f30:	addmi	r4, fp, #805306372	; 0x30000004
   19f34:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
   19f38:			; <UNDEFINED> instruction: 0xf0004211
   19f3c:	blx	fecfa3d0 <mbtowc@plt+0xfecf84b8>
   19f40:	blx	fec96954 <mbtowc@plt+0xfec94a3c>
   19f44:	bl	fe856150 <mbtowc@plt+0xfe854238>
   19f48:			; <UNDEFINED> instruction: 0xf1c20202
   19f4c:	andge	r0, r4, pc, lsl r2
   19f50:	andne	lr, r2, #0, 22
   19f54:	andeq	pc, r0, pc, asr #32
   19f58:	svclt	0x00004697
   19f5c:	andhi	pc, r0, pc, lsr #7
   19f60:	svcvc	0x00c1ebb3
   19f64:	bl	1049b6c <mbtowc@plt+0x1047c54>
   19f68:	svclt	0x00280000
   19f6c:	bicvc	lr, r1, #166912	; 0x28c00
   19f70:	svcvc	0x0081ebb3
   19f74:	bl	1049b7c <mbtowc@plt+0x1047c64>
   19f78:	svclt	0x00280000
   19f7c:	orrvc	lr, r1, #166912	; 0x28c00
   19f80:	svcvc	0x0041ebb3
   19f84:	bl	1049b8c <mbtowc@plt+0x1047c74>
   19f88:	svclt	0x00280000
   19f8c:	movtvc	lr, #7075	; 0x1ba3
   19f90:	svcvc	0x0001ebb3
   19f94:	bl	1049b9c <mbtowc@plt+0x1047c84>
   19f98:	svclt	0x00280000
   19f9c:	movwvc	lr, #7075	; 0x1ba3
   19fa0:	svcvs	0x00c1ebb3
   19fa4:	bl	1049bac <mbtowc@plt+0x1047c94>
   19fa8:	svclt	0x00280000
   19fac:	bicvs	lr, r1, #166912	; 0x28c00
   19fb0:	svcvs	0x0081ebb3
   19fb4:	bl	1049bbc <mbtowc@plt+0x1047ca4>
   19fb8:	svclt	0x00280000
   19fbc:	orrvs	lr, r1, #166912	; 0x28c00
   19fc0:	svcvs	0x0041ebb3
   19fc4:	bl	1049bcc <mbtowc@plt+0x1047cb4>
   19fc8:	svclt	0x00280000
   19fcc:	movtvs	lr, #7075	; 0x1ba3
   19fd0:	svcvs	0x0001ebb3
   19fd4:	bl	1049bdc <mbtowc@plt+0x1047cc4>
   19fd8:	svclt	0x00280000
   19fdc:	movwvs	lr, #7075	; 0x1ba3
   19fe0:	svcpl	0x00c1ebb3
   19fe4:	bl	1049bec <mbtowc@plt+0x1047cd4>
   19fe8:	svclt	0x00280000
   19fec:	bicpl	lr, r1, #166912	; 0x28c00
   19ff0:	svcpl	0x0081ebb3
   19ff4:	bl	1049bfc <mbtowc@plt+0x1047ce4>
   19ff8:	svclt	0x00280000
   19ffc:	orrpl	lr, r1, #166912	; 0x28c00
   1a000:	svcpl	0x0041ebb3
   1a004:	bl	1049c0c <mbtowc@plt+0x1047cf4>
   1a008:	svclt	0x00280000
   1a00c:	movtpl	lr, #7075	; 0x1ba3
   1a010:	svcpl	0x0001ebb3
   1a014:	bl	1049c1c <mbtowc@plt+0x1047d04>
   1a018:	svclt	0x00280000
   1a01c:	movwpl	lr, #7075	; 0x1ba3
   1a020:	svcmi	0x00c1ebb3
   1a024:	bl	1049c2c <mbtowc@plt+0x1047d14>
   1a028:	svclt	0x00280000
   1a02c:	bicmi	lr, r1, #166912	; 0x28c00
   1a030:	svcmi	0x0081ebb3
   1a034:	bl	1049c3c <mbtowc@plt+0x1047d24>
   1a038:	svclt	0x00280000
   1a03c:	orrmi	lr, r1, #166912	; 0x28c00
   1a040:	svcmi	0x0041ebb3
   1a044:	bl	1049c4c <mbtowc@plt+0x1047d34>
   1a048:	svclt	0x00280000
   1a04c:	movtmi	lr, #7075	; 0x1ba3
   1a050:	svcmi	0x0001ebb3
   1a054:	bl	1049c5c <mbtowc@plt+0x1047d44>
   1a058:	svclt	0x00280000
   1a05c:	movwmi	lr, #7075	; 0x1ba3
   1a060:	svccc	0x00c1ebb3
   1a064:	bl	1049c6c <mbtowc@plt+0x1047d54>
   1a068:	svclt	0x00280000
   1a06c:	biccc	lr, r1, #166912	; 0x28c00
   1a070:	svccc	0x0081ebb3
   1a074:	bl	1049c7c <mbtowc@plt+0x1047d64>
   1a078:	svclt	0x00280000
   1a07c:	orrcc	lr, r1, #166912	; 0x28c00
   1a080:	svccc	0x0041ebb3
   1a084:	bl	1049c8c <mbtowc@plt+0x1047d74>
   1a088:	svclt	0x00280000
   1a08c:	movtcc	lr, #7075	; 0x1ba3
   1a090:	svccc	0x0001ebb3
   1a094:	bl	1049c9c <mbtowc@plt+0x1047d84>
   1a098:	svclt	0x00280000
   1a09c:	movwcc	lr, #7075	; 0x1ba3
   1a0a0:	svccs	0x00c1ebb3
   1a0a4:	bl	1049cac <mbtowc@plt+0x1047d94>
   1a0a8:	svclt	0x00280000
   1a0ac:	biccs	lr, r1, #166912	; 0x28c00
   1a0b0:	svccs	0x0081ebb3
   1a0b4:	bl	1049cbc <mbtowc@plt+0x1047da4>
   1a0b8:	svclt	0x00280000
   1a0bc:	orrcs	lr, r1, #166912	; 0x28c00
   1a0c0:	svccs	0x0041ebb3
   1a0c4:	bl	1049ccc <mbtowc@plt+0x1047db4>
   1a0c8:	svclt	0x00280000
   1a0cc:	movtcs	lr, #7075	; 0x1ba3
   1a0d0:	svccs	0x0001ebb3
   1a0d4:	bl	1049cdc <mbtowc@plt+0x1047dc4>
   1a0d8:	svclt	0x00280000
   1a0dc:	movwcs	lr, #7075	; 0x1ba3
   1a0e0:	svcne	0x00c1ebb3
   1a0e4:	bl	1049cec <mbtowc@plt+0x1047dd4>
   1a0e8:	svclt	0x00280000
   1a0ec:	bicne	lr, r1, #166912	; 0x28c00
   1a0f0:	svcne	0x0081ebb3
   1a0f4:	bl	1049cfc <mbtowc@plt+0x1047de4>
   1a0f8:	svclt	0x00280000
   1a0fc:	orrne	lr, r1, #166912	; 0x28c00
   1a100:	svcne	0x0041ebb3
   1a104:	bl	1049d0c <mbtowc@plt+0x1047df4>
   1a108:	svclt	0x00280000
   1a10c:	movtne	lr, #7075	; 0x1ba3
   1a110:	svcne	0x0001ebb3
   1a114:	bl	1049d1c <mbtowc@plt+0x1047e04>
   1a118:	svclt	0x00280000
   1a11c:	movwne	lr, #7075	; 0x1ba3
   1a120:	svceq	0x00c1ebb3
   1a124:	bl	1049d2c <mbtowc@plt+0x1047e14>
   1a128:	svclt	0x00280000
   1a12c:	biceq	lr, r1, #166912	; 0x28c00
   1a130:	svceq	0x0081ebb3
   1a134:	bl	1049d3c <mbtowc@plt+0x1047e24>
   1a138:	svclt	0x00280000
   1a13c:	orreq	lr, r1, #166912	; 0x28c00
   1a140:	svceq	0x0041ebb3
   1a144:	bl	1049d4c <mbtowc@plt+0x1047e34>
   1a148:	svclt	0x00280000
   1a14c:	movteq	lr, #7075	; 0x1ba3
   1a150:	svceq	0x0001ebb3
   1a154:	bl	1049d5c <mbtowc@plt+0x1047e44>
   1a158:	svclt	0x00280000
   1a15c:	movweq	lr, #7075	; 0x1ba3
   1a160:	svceq	0x0000f1bc
   1a164:	submi	fp, r0, #72, 30	; 0x120
   1a168:	b	fe72bf30 <mbtowc@plt+0xfe72a018>
   1a16c:	svclt	0x00480f00
   1a170:	ldrbmi	r4, [r0, -r0, asr #4]!
   1a174:	andcs	fp, r0, r8, lsr pc
   1a178:	b	1409d90 <mbtowc@plt+0x1407e78>
   1a17c:			; <UNDEFINED> instruction: 0xf04070ec
   1a180:	ldrbmi	r0, [r0, -r1]!
   1a184:			; <UNDEFINED> instruction: 0xf281fab1
   1a188:	andseq	pc, pc, #-2147483600	; 0x80000030
   1a18c:	svceq	0x0000f1bc
   1a190:			; <UNDEFINED> instruction: 0xf002fa23
   1a194:	submi	fp, r0, #72, 30	; 0x120
   1a198:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
   1a19c:			; <UNDEFINED> instruction: 0xf06fbfc8
   1a1a0:	svclt	0x00b84000
   1a1a4:	andmi	pc, r0, pc, asr #32
   1a1a8:	stmdalt	lr, {ip, sp, lr, pc}
   1a1ac:	rscsle	r2, r4, r0, lsl #18
   1a1b0:	andmi	lr, r3, sp, lsr #18
   1a1b4:	mrc2	7, 5, pc, cr3, cr15, {7}
   1a1b8:			; <UNDEFINED> instruction: 0x4006e8bd
   1a1bc:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   1a1c0:	smlatbeq	r3, r1, fp, lr
   1a1c4:	svclt	0x00004770
   1a1c8:			; <UNDEFINED> instruction: 0xf04fb502
   1a1cc:			; <UNDEFINED> instruction: 0xf7e70008
   1a1d0:	stclt	12, cr14, [r2, #-64]	; 0xffffffc0
   1a1d4:	mvnsmi	lr, #737280	; 0xb4000
   1a1d8:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   1a1dc:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   1a1e0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   1a1e4:	bl	ffbd8188 <mbtowc@plt+0xffbd6270>
   1a1e8:	blne	1dab3e4 <mbtowc@plt+0x1da94cc>
   1a1ec:	strhle	r1, [sl], -r6
   1a1f0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   1a1f4:	svccc	0x0004f855
   1a1f8:	strbmi	r3, [sl], -r1, lsl #8
   1a1fc:	ldrtmi	r4, [r8], -r1, asr #12
   1a200:	adcmi	r4, r6, #152, 14	; 0x2600000
   1a204:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   1a208:	svclt	0x000083f8
   1a20c:			; <UNDEFINED> instruction: 0x000158b6
   1a210:	andeq	r5, r1, ip, lsr #17
   1a214:	svclt	0x00004770

Disassembly of section .fini:

0001a218 <.fini>:
   1a218:	push	{r3, lr}
   1a21c:	pop	{r3, pc}
