# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1300 3.2e-05 1024 0.93 550 738304 58.3799 33.6114 524.254 1046.71 1663.12 1663.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1300 3.2e-05 1024 0.93 550 738432 58.5617 33.7326 594.779 1048.34 1735.59 1735.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1300 3.2e-05 1024 0.93 550 738560 58.3993 33.6725 621.511 1048.13 1761.88 1762.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1300 3.2e-05 1024 0.93 550 737280 58.3243 33.7014 579.571 1046.33 1718.09 1718.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1300 3.2e-05 1024 0.93 550 737600 58.6193 33.7358 586.151 1048.26 1726.93 1727.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1300 3.2e-05 1024 0.93 550 736512 58.2908 33.6869 602.684 1046.58 1741.41 1741.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1300 3.2e-05 1024 0.93 550 737280 58.3775 33.6695 604.2 1046.59 1743 1743.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1300 3.2e-05 1024 0.93 550 737280 58.3052 35.3332 585.674 1046.43 1725.92 1726.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1300 3.2e-05 1024 0.93 550 737280 58.3553 33.6225 589.216 1046.7 1728.06 1728.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1300 3.2e-05 1024 0.93 550 736000 58.6395 33.7137 627.599 1047.57 1767.7 1767.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1300 3.2e-05 1024 0.93 550 733184 58.253 33.5708 735.158 1044.07 1871.22 1871.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1300 3.2e-05 1024 0.93 555 738304 58.9198 33.6384 971.21 1047.2 2111.14 2111.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1300 3.2e-05 1024 0.93 555 737920 58.7618 33.9948 549.328 1047.99 1690.36 1690.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1300 3.2e-05 1024 0.93 555 738048 58.5841 33.7019 517.489 1048.55 1658.5 1658.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1300 3.2e-05 1024 0.93 555 737408 58.6925 33.6857 529.183 1047.47 1669.21 1669.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1300 3.2e-05 1024 0.93 555 737280 58.3992 33.6118 540.907 1046.69 1679.78 1679.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1300 3.2e-05 1024 0.93 555 738432 58.4839 33.7196 610.658 1047.37 1750.4 1750.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1300 3.2e-05 1024 0.93 555 737280 58.4065 34.1217 596.348 1048.21 1737.25 1737.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1300 3.2e-05 1024 0.93 555 737280 58.2068 33.6095 637.223 1046.76 1775.97 1776.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1300 3.2e-05 1024 0.93 555 737600 58.5719 33.8657 631.464 1047.29 1771.37 1771.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1300 3.2e-05 1024 0.93 555 736512 58.2574 33.6384 634.547 1046.58 1773.18 1773.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1300 3.2e-05 1024 0.93 555 735360 58.4572 33.8388 620.877 1046.47 1759.82 1759.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1300 3.2e-05 1024 0.93 555 737280 58.2807 33.6138 596.908 1047.28 1736.25 1736.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1300 3.2e-05 1024 0.93 555 737280 58.2847 33.8474 700.643 1046.87 1839.81 1839.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1300 3.2e-05 1024 0.93 555 736000 58.6286 33.7166 700.173 1048.28 1840.97 1841.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1300 3.2e-05 1024 0.93 555 733184 58.244 33.5974 634.892 1044.82 1771.71 1771.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1300 3.2e-05 1024 0.93 560 738304 58.5199 33.6513 614.783 1047.27 1754.39 1754.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1300 3.2e-05 1024 0.93 560 737920 58.5797 33.7097 589.884 1048.18 1730.52 1730.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1300 3.2e-05 1024 0.93 560 738048 58.4818 33.6934 516.286 1047.73 1656.37 1656.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1300 3.2e-05 1024 0.93 560 737408 58.5713 34.2559 528.908 1046.89 1668.79 1668.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1300 3.2e-05 1024 0.93 560 737280 58.3169 34.4606 533.114 1046.78 1672.84 1672.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1300 3.2e-05 1024 0.93 560 738432 58.4331 33.7272 655.386 1047.81 1795.53 1795.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1300 3.2e-05 1024 0.93 560 737280 58.3857 33.696 456.24 1047.69 1596.17 1596.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1300 3.2e-05 1024 0.93 560 737280 58.406 33.6809 625.991 1047.48 1765.73 1765.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1300 3.2e-05 1024 0.93 560 737280 58.276 33.6466 441.42 1047.37 1580.88 1581.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1300 3.2e-05 1024 0.93 560 737280 58.218 33.6122 589.029 1047.48 1728.5 1728.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1300 3.2e-05 1024 0.93 560 737280 58.3203 33.6228 422.927 1047.59 1562.62 1562.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1300 3.2e-05 1024 0.93 560 737600 58.553 33.731 615.894 1048.15 1756.5 1756.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1300 3.2e-05 1024 0.93 560 736000 58.6609 34.4699 434.754 1048.41 1576.47 1576.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1300 3.2e-05 1024 0.93 560 736512 58.261 33.6429 787.031 1046.63 1925.73 1925.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1300 3.2e-05 1024 0.93 560 734720 57.9679 33.5749 511.107 1043.6 1646.42 1646.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1300 3.2e-05 1024 0.93 560 735360 58.4263 33.6655 750.488 1046.73 1889.48 1889.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1300 3.2e-05 1024 0.93 560 733440 58.4942 34.3736 507.054 1046.75 1646.85 1646.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1300 3.2e-05 1024 0.93 560 737280 58.2476 33.7265 727.43 1046.64 1866.22 1866.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1300 3.2e-05 1024 0.93 560 733184 58.2787 33.6016 488.52 1044.04 1624.6 1624.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1300 3.2e-05 1024 0.93 560 737280 58.2698 33.6179 634.76 1047.72 1774.53 1774.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1300 3.2e-05 1024 0.93 560 737280 58.3408 33.6279 449.949 1046.98 1589.06 1589.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1300 3.2e-05 1024 0.93 560 736000 58.648 33.714 661.624 1057.69 1811.84 1811.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1300 3.2e-05 1024 0.93 560 736000 58.532 33.7452 469.571 1048.56 1610.58 1610.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1300 3.2e-05 1024 0.93 552 738304 58.566 33.6319 600.964 1048.07 1741.4 1741.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1300 3.2e-05 1024 0.93 552 738560 58.5813 33.7101 540.072 1048.18 1680.7 1680.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1300 3.2e-05 1024 0.93 552 738816 58.4099 33.7849 507.635 1048.31 1648.31 1648.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1300 3.2e-05 1024 0.93 552 737280 58.2773 34.5997 365.819 1046.6 1505.47 1505.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1300 3.2e-05 1024 0.93 552 737408 58.463 33.7469 584.254 1046.87 1723.5 1723.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1300 3.2e-05 1024 0.93 552 736512 58.2683 34.0308 374.279 1045.64 1512.39 1512.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1300 3.2e-05 1024 0.93 552 737280 58.2673 33.6171 565.518 1047.55 1705.11 1705.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1300 3.2e-05 1024 0.93 552 737280 58.3196 33.6359 383.2 1047.65 1522.97 1523.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1300 3.2e-05 1024 0.93 552 738432 58.4284 33.794 620.405 1048.58 1761.37 1761.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1300 3.2e-05 1024 0.93 552 737280 58.4138 33.7596 435.202 1048.72 1576.26 1576.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1300 3.2e-05 1024 0.93 552 738560 58.263 33.6795 587.993 1048.22 1728.32 1728.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1300 3.2e-05 1024 0.93 552 737280 58.2708 33.645 423.518 1048.24 1563.84 1563.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1300 3.2e-05 1024 0.93 552 737280 58.1844 33.6164 759.494 1046.58 1898.04 1898.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1300 3.2e-05 1024 0.93 552 737280 58.2778 33.6201 485.392 1046.65 1624.11 1624.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1300 3.2e-05 1024 0.93 552 737600 58.5575 33.7355 745.28 1048.26 1886 1886.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1300 3.2e-05 1024 0.93 552 736000 58.6223 33.7144 504.024 1047.41 1643.93 1644.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1300 3.2e-05 1024 0.93 552 736512 58.2541 33.7468 725.136 1046.57 1863.87 1864.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1300 3.2e-05 1024 0.93 552 734720 58.0062 33.6568 481.754 1043.08 1616.67 1616.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1300 3.2e-05 1024 0.93 552 737280 58.3042 33.8063 711.15 1046.34 1849.76 1849.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1300 3.2e-05 1024 0.93 552 737280 58.2166 33.6502 460.746 1045.76 1598.54 1598.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1300 3.2e-05 1024 0.93 552 737280 58.278 33.764 680.028 1046.6 1818.84 1818.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1300 3.2e-05 1024 0.93 552 733184 58.2648 33.5766 453.994 1045.04 1591.05 1591.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1300 3.2e-05 1024 0.93 550 738304 58.3998 33.663 669.504 1057.45 1819.18 1819.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1300 3.2e-05 1024 0.93 550 737920 58.6473 33.7101 515.072 1048.2 1655.8 1655.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1300 3.2e-05 1024 0.93 550 737280 58.6242 33.6733 460.123 1047.2 1599.79 1599.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1300 3.2e-05 1024 0.93 550 738048 58.4461 33.6835 518.878 1047.73 1658.89 1659.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1300 3.2e-05 1024 0.93 550 737280 58.3157 33.6256 375.806 1047.48 1527.16 1527.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1300 3.2e-05 1024 0.93 550 737408 58.4595 33.6929 556.166 1047.47 1695.96 1696.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1300 3.2e-05 1024 0.93 550 736512 58.2712 33.6386 357.231 1046.46 1495.77 1495.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1300 3.2e-05 1024 0.93 550 737280 58.2548 34.3347 581.969 1047.61 1722.34 1722.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1300 3.2e-05 1024 0.93 550 737280 58.2841 33.618 390.177 1046.63 1528.87 1529.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1300 3.2e-05 1024 0.93 550 738432 58.4371 33.7285 612.136 1047.59 1752.06 1752.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1300 3.2e-05 1024 0.93 550 737280 58.4021 33.6838 440.561 1047.41 1580.22 1580.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1300 3.2e-05 1024 0.93 550 737280 58.3825 33.6845 596.284 1047.01 1735.52 1735.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1300 3.2e-05 1024 0.93 550 737280 58.269 33.6489 421.477 1047.46 1561.03 1561.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1300 3.2e-05 1024 0.93 550 737280 58.2012 33.6198 729.637 1047.58 1869.2 1869.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1300 3.2e-05 1024 0.93 550 737280 58.2832 33.6226 488.154 1046.86 1627.09 1627.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1300 3.2e-05 1024 0.93 550 737600 58.5522 33.7369 727.229 1048.14 1867.83 1867.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1300 3.2e-05 1024 0.93 550 736000 58.6668 33.7151 485.878 1047.45 1625.88 1626.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1300 3.2e-05 1024 0.93 550 736512 58.2406 33.6313 706.023 1046.56 1844.62 1844.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1300 3.2e-05 1024 0.93 550 734720 57.9747 33.7868 465.063 1043.49 1600.49 1600.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1300 3.2e-05 1024 0.93 550 735360 58.4536 33.6661 686.5 1045.59 1824.37 1824.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1300 3.2e-05 1024 0.93 550 733440 58.5231 33.6365 452.501 1046.74 1591.57 1591.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1300 3.2e-05 1024 0.93 550 737280 58.2888 33.6158 656.375 1047.36 1795.81 1795.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1300 3.2e-05 1024 0.93 550 733184 58.2469 33.6229 457.93 1044.06 1594.03 1594.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1300 3.2e-05 1024 0.93 576 738304 58.4093 33.6289 530.888 1047.21 1670.3 1670.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1300 3.2e-05 1024 0.93 576 737280 58.8904 33.6058 884.547 1047.52 2024.74 2024.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1300 3.2e-05 1024 0.93 576 737920 58.5779 33.7081 511.51 1047.37 1651.34 1651.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1300 3.2e-05 1024 0.93 576 737280 58.5209 33.6829 369.321 1047.28 1508.97 1509.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1300 3.2e-05 1024 0.93 576 738048 58.3616 34.0007 547.671 1047.55 1687.75 1687.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1300 3.2e-05 1024 0.93 576 737280 58.2109 33.6157 360.19 1046.31 1498.5 1498.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1300 3.2e-05 1024 0.93 576 737408 58.5109 33.6964 547.245 1046.51 1686.13 1686.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1300 3.2e-05 1024 0.93 576 736512 58.2687 33.6404 351.037 1046.44 1489.56 1489.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1300 3.2e-05 1024 0.93 576 736512 58.3823 33.6794 295.524 1046.43 1434.18 1434.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1300 3.2e-05 1024 0.93 576 737280 58.2931 33.6108 556.18 1047.4 1695.66 1695.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1300 3.2e-05 1024 0.93 576 737280 58.3004 33.6236 376.946 1047.36 1516.4 1516.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1300 3.2e-05 1024 0.93 576 737280 58.3129 33.6507 313.815 1047.5 1453.44 1453.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1300 3.2e-05 1024 0.93 576 738432 58.4281 33.7921 791.97 1048.59 1932.95 1933.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1300 3.2e-05 1024 0.93 576 737280 58.3632 34.6096 496.577 1047.79 1637.5 1637.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1300 3.2e-05 1024 0.93 576 732672 58.3503 33.6323 407.603 1044.15 1543.91 1544.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1300 3.2e-05 1024 0.93 576 737280 58.3476 33.6784 731.731 1047 1870.93 1871.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1300 3.2e-05 1024 0.93 576 737280 58.2718 33.6449 491.585 1047.42 1631.09 1631.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1300 3.2e-05 1024 0.93 576 733440 58.5574 33.6312 410.095 1045.91 1548.36 1548.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1300 3.2e-05 1024 0.93 576 737280 58.1865 33.6173 698.94 1046.61 1837.52 1837.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1300 3.2e-05 1024 0.93 576 737280 58.2902 33.6282 452.621 1046.73 1591.43 1591.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1300 3.2e-05 1024 0.93 576 732672 58.3538 33.6015 392.551 1045.68 1530.36 1530.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1300 3.2e-05 1024 0.93 576 737600 58.5688 33.8198 686.486 1047.08 1826.12 1826.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1300 3.2e-05 1024 0.93 576 736000 58.6415 33.7471 474.258 1047.49 1614.3 1614.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1300 3.2e-05 1024 0.93 576 734400 58.325 33.7615 394.778 1043.25 1530.28 1530.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1300 3.2e-05 1024 0.93 576 736512 58.2456 33.6343 661.206 1045.57 1798.83 1798.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1300 3.2e-05 1024 0.93 576 734720 58.0031 33.7065 461.106 1043.2 1596.18 1596.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1300 3.2e-05 1024 0.93 576 736512 58.3128 34.0852 383.318 1046.89 1522.77 1522.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1300 3.2e-05 1024 0.93 576 735360 58.4636 33.6691 641.869 1046.59 1780.77 1780.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1300 3.2e-05 1024 0.93 576 733440 58.5716 34.0679 465.999 1045.77 1604.57 1604.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1300 3.2e-05 1024 0.93 576 731520 58.4782 33.6553 383.466 1043.52 1519.3 1519.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1300 3.2e-05 1024 0.93 576 737280 58.2927 33.6158 657.964 1046.79 1796.83 1796.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1300 3.2e-05 1024 0.93 576 733184 58.2462 33.5809 444.191 1044.83 1581.01 1581.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1300 3.2e-05 1024 0.93 576 737280 58.3355 33.6355 399.397 1046.96 1538.5 1538.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1300 3.2e-05 1024 0.93 560 734208 58.7237 33.6218 528.344 1048.08 1668.95 1669.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1300 3.2e-05 1024 0.93 560 733184 58.8707 33.8858 467.653 1047.52 1608.1 1608.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1300 3.2e-05 1024 0.93 560 734080 58.8108 33.7108 558.679 1048 1699.37 1699.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1300 3.2e-05 1024 0.93 560 733440 58.7626 33.7178 407.724 1047.26 1547.63 1547.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1300 3.2e-05 1024 0.93 560 731520 58.8522 33.7163 342.71 1045.75 1481.21 1481.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1300 3.2e-05 1024 0.93 560 734208 58.7426 33.8217 516.26 1048.31 1657.31 1657.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1300 3.2e-05 1024 0.93 560 732672 58.5899 33.8807 338.329 1046.57 1477.54 1477.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1300 3.2e-05 1024 0.93 560 732672 58.8671 33.6938 324.547 1047.59 1464.88 1465.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1300 3.2e-05 1024 0.93 560 733824 58.7484 33.6937 755.343 1047.59 1895.55 1895.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1300 3.2e-05 1024 0.93 560 732928 58.5121 33.6408 471.137 1046.44 1609.9 1610.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1300 3.2e-05 1024 0.93 560 731136 58.7692 33.6671 383.194 1046.38 1522.17 1522.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1300 3.2e-05 1024 0.93 560 733184 58.5904 33.6097 699.925 1046.47 1838.76 1838.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1300 3.2e-05 1024 0.93 560 733184 58.6365 33.6179 447.743 1047.32 1587.49 1587.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1300 3.2e-05 1024 0.93 560 731136 58.8562 33.7056 360.941 1046.74 1500.41 1500.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1300 3.2e-05 1024 0.93 560 733824 58.8032 33.8166 712.614 1047.6 1853 1853.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1300 3.2e-05 1024 0.93 560 732672 58.8145 33.7777 462.779 1048.36 1603.9 1604.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1300 3.2e-05 1024 0.93 560 729216 58.5969 33.7271 404.457 1044.13 1541.08 1541.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1300 3.2e-05 1024 0.93 560 728064 58.7963 33.6318 358.733 1045.54 1496.87 1497.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1300 3.2e-05 1024 0.93 560 733440 58.6759 33.6732 666.288 1047.26 1806.06 1806.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1300 3.2e-05 1024 0.93 560 732160 58.752 33.6851 451.311 1047.27 1591.19 1591.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1300 3.2e-05 1024 0.93 560 729600 58.8748 34.2738 378.268 1046.49 1518.08 1518.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1300 3.2e-05 1024 0.93 560 727040 58.8297 33.5729 363.335 1044.05 1499.95 1500.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1300 3.2e-05 1024 0.93 560 732672 58.5404 33.6378 621.5 1047.47 1761.32 1761.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1300 3.2e-05 1024 0.93 560 731136 58.8636 33.7054 444.907 1047.6 1585.24 1585.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1300 3.2e-05 1024 0.93 560 728064 58.756 33.5887 366.364 1045.78 1504.66 1504.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1300 3.2e-05 1024 0.93 560 731136 58.8383 33.6535 346.3 1047.84 1486.8 1486.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1300 3.2e-05 1024 0.93 560 734400 58.843 33.7423 651.992 1047.31 1792.06 1792.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1300 3.2e-05 1024 0.93 560 732800 58.8484 33.7193 444.406 1047.25 1584.39 1584.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1300 3.2e-05 1024 0.93 560 729600 58.6469 33.8248 380.544 1044.01 1517.2 1517.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1300 3.2e-05 1024 0.93 560 729600 59.0128 33.7977 351.673 1048.02 1492.66 1492.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1300 3.2e-05 1024 0.93 576 737280 58.3552 33.6386 586.458 1047.16 1725.77 1725.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1300 3.2e-05 1024 0.93 576 736256 58.4238 33.6104 517.707 1047.56 1657.47 1657.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1300 3.2e-05 1024 0.93 576 735744 58.6803 34.8201 963.5 1047.49 2104.66 2104.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1300 3.2e-05 1024 0.93 576 737280 58.5214 33.7047 532.911 1047.94 1673.25 1673.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1300 3.2e-05 1024 0.93 576 737280 58.4435 35.0392 387.102 1046.95 1527.71 1527.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1300 3.2e-05 1024 0.93 576 735360 58.5356 33.6703 325.324 1046.47 1464.17 1464.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1300 3.2e-05 1024 0.93 576 737280 58.3814 33.6975 753.001 1047.72 1892.97 1893.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1300 3.2e-05 1024 0.93 576 735744 58.3478 33.6096 468.62 1047.57 1608.31 1608.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1300 3.2e-05 1024 0.93 576 737280 58.4087 34.3409 386.928 1047.69 1527.54 1527.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1300 3.2e-05 1024 0.93 576 734208 58.5646 33.6239 387.488 1046.49 1526.34 1526.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1300 3.2e-05 1024 0.93 576 736512 58.5092 33.6949 696.947 1046.68 1836 1836.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1300 3.2e-05 1024 0.93 576 734720 58.4371 33.7224 440.188 1046.58 1579.1 1579.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1300 3.2e-05 1024 0.93 576 733824 58.6242 33.6771 359.848 1045.52 1497.83 1497.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1300 3.2e-05 1024 0.93 576 731136 58.286 33.5676 323.846 1043.15 1459.02 1459.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1300 3.2e-05 1024 0.93 576 736256 58.3099 33.7183 673.146 1046.44 1811.79 1811.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1300 3.2e-05 1024 0.93 576 735232 58.4855 33.6179 432.616 1047.49 1572.38 1572.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1300 3.2e-05 1024 0.93 576 734208 58.5603 33.6261 365.771 1046.88 1505 1505.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1300 3.2e-05 1024 0.93 576 733184 58.2824 33.5746 320.953 1044.93 1457.91 1458.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1300 3.2e-05 1024 0.93 576 737280 58.5284 33.7214 646.051 1048.57 1787.03 1787.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1300 3.2e-05 1024 0.93 576 737280 58.39 35.1154 454.472 1047.69 1595.83 1595.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1300 3.2e-05 1024 0.93 576 732672 58.3939 34.6744 381.783 1044.14 1519.16 1519.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1300 3.2e-05 1024 0.93 576 732672 58.3351 33.5943 380.833 1045.52 1518.45 1518.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1300 3.2e-05 1024 0.93 576 737280 58.3742 34.0436 639.367 1048.26 1780.21 1780.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1300 3.2e-05 1024 0.93 576 737280 58.2831 33.6403 461.254 1048.22 1601.56 1601.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1300 3.2e-05 1024 0.93 576 733440 58.5838 33.6548 380.683 1045.76 1518.85 1518.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1300 3.2e-05 1024 0.93 576 732160 58.4074 33.7712 355.825 1044.16 1492.33 1492.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1300 3.2e-05 1024 0.93 550 735744 58.5263 33.634 591.776 1047.2 1731.3 1731.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1300 3.2e-05 1024 0.93 550 735232 58.5467 33.6237 529.683 1046.55 1668.57 1668.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1300 3.2e-05 1024 0.93 550 734208 58.8475 33.6733 953.169 1047.47 2093.32 2093.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1300 3.2e-05 1024 0.93 550 736000 58.6752 34.1591 526.366 1048.21 1667.57 1667.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1300 3.2e-05 1024 0.93 550 736000 58.6162 33.6876 377.1 1048.12 1517.69 1517.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1300 3.2e-05 1024 0.93 550 733440 58.7497 33.667 321.083 1046.49 1460.16 1460.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1300 3.2e-05 1024 0.93 550 734720 58.6562 34.6071 413.315 1048.25 1555 1555.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1300 3.2e-05 1024 0.93 550 735744 58.538 33.6908 723.986 1047.47 1863.86 1864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1300 3.2e-05 1024 0.93 550 734208 58.4871 33.6112 446.673 1046.57 1585.51 1585.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1300 3.2e-05 1024 0.93 550 734976 58.63 33.7062 371.823 1047.86 1512.19 1512.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1300 3.2e-05 1024 0.93 550 734208 58.6158 33.6202 378.193 1047.73 1518.33 1518.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1300 3.2e-05 1024 0.93 550 735616 58.5799 33.6976 669.215 1046.7 1808.36 1808.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1300 3.2e-05 1024 0.93 550 734720 58.4082 33.631 423.188 1045.34 1560.74 1560.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1300 3.2e-05 1024 0.93 550 733824 58.6445 33.6712 345.865 1046.66 1485.01 1485.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1300 3.2e-05 1024 0.93 550 731136 58.2827 34.0593 309.296 1043.5 1445.3 1445.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1300 3.2e-05 1024 0.93 550 735232 58.4061 34.1024 653.743 1046.68 1793.11 1793.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1300 3.2e-05 1024 0.93 550 735232 58.4812 33.6251 424.079 1046.63 1562.98 1563.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1300 3.2e-05 1024 0.93 550 734208 58.574 34.4392 361.107 1046.7 1500.99 1501.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1300 3.2e-05 1024 0.93 550 733184 58.2681 33.5806 319.928 1044.08 1456.03 1456.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1300 3.2e-05 1024 0.93 550 736128 58.6659 33.7188 665.354 1048.57 1806.48 1806.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1300 3.2e-05 1024 0.93 550 734976 58.5789 33.7285 472.282 1047.84 1612.6 1612.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1300 3.2e-05 1024 0.93 550 732672 58.3886 33.6268 388.126 1044.02 1524.33 1524.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1300 3.2e-05 1024 0.93 550 732672 58.3655 33.5892 371.206 1045.66 1509 1509.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1300 3.2e-05 1024 0.93 550 731520 58.522 33.6967 338.381 1043.49 1474.26 1474.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1300 3.2e-05 1024 0.93 550 736000 58.5144 33.9365 646.592 1048.26 1787.47 1787.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1300 3.2e-05 1024 0.93 550 734720 58.51 33.6498 445.912 1048.13 1586.37 1586.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1300 3.2e-05 1024 0.93 550 733440 58.5781 33.6405 376.185 1045.66 1514.24 1514.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1300 3.2e-05 1024 0.93 550 732160 58.4056 33.569 347.348 1044.11 1483.6 1483.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1300 3.2e-05 1024 0.93 550 736000 58.5445 33.6957 333.899 1048.46 1474.77 1474.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1300 3.2e-05 1024 0.93 600 732672 58.7351 33.6367 575.631 1048.16 1716.34 1716.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1300 3.2e-05 1024 0.93 600 732160 58.87 33.6835 502.242 1046.66 1641.62 1641.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1300 3.2e-05 1024 0.93 600 731136 58.8707 33.6129 456.027 1046.76 1595.44 1595.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1300 3.2e-05 1024 0.93 600 731136 59.36 33.6159 918.062 1047.28 2058.5 2058.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1300 3.2e-05 1024 0.93 600 732800 58.8638 33.7051 764.595 1047.02 1904.35 1904.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1300 3.2e-05 1024 0.93 600 732160 58.8745 34.0188 527.443 1048.26 1668.77 1668.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1300 3.2e-05 1024 0.93 600 731520 58.7895 33.6972 436.717 1045.58 1574.95 1575.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1300 3.2e-05 1024 0.93 600 732160 58.7733 33.646 391.667 1048.09 1532.35 1532.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1300 3.2e-05 1024 0.93 600 732672 58.7851 33.8248 702.175 1048.54 1843.5 1843.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1300 3.2e-05 1024 0.93 600 731136 58.7218 33.6036 438.665 1047.46 1578.62 1578.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1300 3.2e-05 1024 0.93 600 732672 58.8134 33.9395 359.799 1048.47 1501.18 1501.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1300 3.2e-05 1024 0.93 600 731136 58.8594 34.1033 329.789 1047.44 1470.36 1470.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1300 3.2e-05 1024 0.93 600 729600 58.894 33.6298 331.698 1045.76 1470.14 1470.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1300 3.2e-05 1024 0.93 600 732032 58.8714 33.6916 667.413 1046.79 1806.93 1807.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1300 3.2e-05 1024 0.93 600 731136 58.6752 33.6343 422.865 1046.59 1561.93 1562.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1300 3.2e-05 1024 0.93 600 731136 58.8023 33.6933 357.496 1046.66 1496.82 1496.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1300 3.2e-05 1024 0.93 600 727552 58.5855 33.5618 311.752 1044.09 1448.16 1448.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1300 3.2e-05 1024 0.93 600 730240 58.9218 33.6682 279.153 1045.74 1417.65 1417.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1300 3.2e-05 1024 0.93 600 732160 58.67 33.6103 636.076 1046.26 1774.79 1774.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1300 3.2e-05 1024 0.93 600 731136 58.8342 33.6197 431.858 1047.65 1572.13 1572.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1300 3.2e-05 1024 0.93 600 731136 58.8796 33.622 359.335 1047.35 1499.35 1499.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1300 3.2e-05 1024 0.93 600 729088 58.6045 34.1299 334.23 1044.1 1471.23 1471.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1300 3.2e-05 1024 0.93 600 727040 58.8552 33.5936 303.708 1045.01 1441.34 1441.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1300 3.2e-05 1024 0.93 576 732672 58.717 34.0623 557.726 1047.38 1698.05 1698.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1300 3.2e-05 1024 0.93 576 732160 58.8932 33.6166 490.255 1046.69 1629.63 1629.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1300 3.2e-05 1024 0.93 576 731136 58.9511 33.6118 449.209 1047.42 1589.37 1589.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1300 3.2e-05 1024 0.93 576 731136 59.4696 33.6186 873.799 1047.62 2014.68 2014.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1300 3.2e-05 1024 0.93 576 732800 58.8327 33.6947 718.462 1048.2 1859.36 1859.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1300 3.2e-05 1024 0.93 576 732160 58.8593 33.6826 448.244 1047.06 1588.02 1588.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1300 3.2e-05 1024 0.93 576 731520 58.8122 33.8826 413.226 1045.59 1551.68 1551.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1300 3.2e-05 1024 0.93 576 732160 58.7682 33.6484 376.317 1048.37 1517.27 1517.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1300 3.2e-05 1024 0.93 576 732800 58.8697 34.0943 540.943 1048.28 1682.36 1682.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1300 3.2e-05 1024 0.93 576 732672 58.8187 33.697 666.142 1048.43 1807.26 1807.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1300 3.2e-05 1024 0.93 576 731136 58.7779 33.6118 415.531 1047.58 1555.67 1555.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1300 3.2e-05 1024 0.93 576 732672 58.8397 35.3559 339.977 1048.69 1491.64 1491.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1300 3.2e-05 1024 0.93 576 731136 58.8486 33.6814 308.286 1056.76 1457.74 1457.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1300 3.2e-05 1024 0.93 576 729600 58.8826 33.6386 316.58 1045.78 1455.05 1455.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1300 3.2e-05 1024 0.93 576 732032 58.8989 33.6882 621.818 1046.72 1761.29 1761.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1300 3.2e-05 1024 0.93 576 731136 58.6878 33.6354 395.242 1046.37 1534.11 1534.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1300 3.2e-05 1024 0.93 576 731136 58.7754 33.6712 334.613 1045.83 1473.06 1473.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1300 3.2e-05 1024 0.93 576 727552 58.5756 33.5743 293.844 1044.19 1430.36 1430.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1300 3.2e-05 1024 0.93 576 730240 58.9011 33.666 264.361 1045.95 1403.05 1403.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1300 3.2e-05 1024 0.93 576 732160 58.7017 33.672 619.658 1046.52 1758.71 1758.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1300 3.2e-05 1024 0.93 576 731136 58.8584 33.6478 417.25 1047.63 1557.56 1557.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1300 3.2e-05 1024 0.93 576 731136 58.8597 33.6348 344.455 1047.46 1484.58 1484.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1300 3.2e-05 1024 0.93 576 729088 58.594 33.6295 317.787 1044.94 1455.12 1455.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1300 3.2e-05 1024 0.93 576 727040 58.8118 33.8028 292.673 1044.16 1429.62 1429.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1300 3.2e-05 1024 0.93 576 731136 58.8748 33.628 279.325 1046.73 1418.72 1418.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1300 3.2e-05 1024 0.93 640 727040 59.7352 33.6807 1110.82 1048.39 2252.8 2252.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1300 3.2e-05 1024 0.93 640 726528 59.0967 33.7624 712.361 1047.34 1852.73 1852.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1300 3.2e-05 1024 0.93 640 726016 59.1796 33.6193 489.884 1046.55 1629.41 1629.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1300 3.2e-05 1024 0.93 640 724992 59.274 33.6171 412.462 1047.47 1552.99 1553.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1300 3.2e-05 1024 0.93 640 724992 59.4516 33.613 529.803 1047.39 1670.43 1670.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1300 3.2e-05 1024 0.93 640 724480 59.4268 33.6445 514.984 1048.08 1656.31 1656.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1300 3.2e-05 1024 0.93 640 724992 59.4422 33.6241 494.807 1047.63 1635.67 1635.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1300 3.2e-05 1024 0.93 640 720384 59.5072 33.5694 1040.81 1044.32 2178.39 2178.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1300 3.2e-05 1024 0.93 640 720896 59.6814 33.6449 1037.2 1043.84 2174.55 2174.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1300 3.2e-05 1024 0.93 600 727552 59.2109 33.8568 951.984 1043.32 2088.55 2088.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1300 3.2e-05 1024 0.93 576 727552 59.2359 34.0649 902.556 1044.22 2040.25 2040.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1300 3.2e-05 1024 0.93 550 734720 59.1483 33.716 916.637 1045.83 2055.5 2055.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1300 3.2e-05 1024 0.93 576 734720 59.1469 33.6671 941.129 1045.55 2079.67 2079.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1300 3.2e-05 1024 0.93 576 737280 58.959 33.6142 912.513 1046.49 2051.74 2051.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1300 3.2e-05 1024 0.93 576 729600 58.2272 33.5139 1200.52 1040.91 2333.33 2333.48
