#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Mar 04 18:59:58 2021
# Process ID: 1744
# Current directory: D:/Digital-System-Design/DSD_Spring21/Lab03
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4324 D:\Digital-System-Design\DSD_Spring21\Lab03\Lab03.xpr
# Log file: D:/Digital-System-Design/DSD_Spring21/Lab03/vivado.log
# Journal file: D:/Digital-System-Design/DSD_Spring21/Lab03\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Digital-System-Design/DSD_Spring21/Lab03/Lab03.xpr
update_compile_order -fileset sources_1
close [ open D:/Digital-System-Design/DSD_Spring21/Lab03/Lab03.srcs/sources_1/new/Multiplexer_8to1_conditional.v w ]
add_files D:/Digital-System-Design/DSD_Spring21/Lab03/Lab03.srcs/sources_1/new/Multiplexer_8to1_conditional.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Digital-System-Design/DSD_Spring21/Lab03/Lab03.srcs/sim_1/new/Multiplexer_8to1_conditional_TB.v w ]
add_files -fileset sim_1 D:/Digital-System-Design/DSD_Spring21/Lab03/Lab03.srcs/sim_1/new/Multiplexer_8to1_conditional_TB.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close [ open D:/Digital-System-Design/DSD_Spring21/Lab03/Lab03.srcs/sources_1/new/Verilog_operators.v w ]
add_files D:/Digital-System-Design/DSD_Spring21/Lab03/Lab03.srcs/sources_1/new/Verilog_operators.v
update_compile_order -fileset sources_1
