// Seed: 90424921
module module_0;
  always @(negedge 1 or posedge 1 or posedge 1'b0) begin : LABEL_0
    assume #1  (id_1) $display((id_1) - 1, 1 > 1, id_1 == 1);
    else $display(1, id_1, (id_1 != id_1 << 1));
  end
  assign module_1.type_11 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input wor id_2,
    output tri0 id_3,
    output wand id_4,
    output wire id_5,
    input wor id_6,
    input wire id_7,
    output tri1 id_8,
    input supply1 id_9,
    input wand id_10,
    output wor id_11,
    output wor id_12,
    output uwire id_13,
    input supply1 id_14,
    input tri id_15,
    input wand id_16,
    output supply0 id_17,
    input tri id_18,
    input tri0 id_19,
    input supply0 id_20,
    input tri id_21,
    output supply1 id_22,
    output tri0 id_23,
    output tri1 id_24,
    input tri1 id_25,
    input supply1 id_26,
    output supply0 id_27,
    input wand id_28,
    input tri1 id_29,
    output supply1 id_30,
    input wand id_31,
    input uwire id_32
);
  wire id_34;
  module_0 modCall_1 ();
endmodule
