Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Sep  4 16:51:38 2024
| Host         : DESKTOP-UHPRA57 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: Clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   28          inf        0.000                      0                   28           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            en_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.802ns  (logic 4.098ns (41.803%)  route 5.704ns (58.197%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  display/cnt_reg[19]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display/cnt_reg[19]/Q
                         net (fo=9, routed)           1.024     1.480    display/sel0[2]
    SLICE_X1Y87          LUT3 (Prop_lut3_I1_O)        0.124     1.604 r  display/en_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.681     6.284    en_out_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.802 r  en_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.802    en_out[6]
    K2                                                                r  en_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            en_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.159ns  (logic 4.363ns (53.479%)  route 3.796ns (46.521%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  display/cnt_reg[19]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display/cnt_reg[19]/Q
                         net (fo=9, routed)           1.024     1.480    display/sel0[2]
    SLICE_X1Y87          LUT3 (Prop_lut3_I0_O)        0.152     1.632 r  display/en_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.772     4.404    en_out_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755     8.159 r  en_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.159    en_out[7]
    U13                                                               r  en_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            en_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.066ns  (logic 4.154ns (51.507%)  route 3.911ns (48.493%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  display/cnt_reg[19]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/cnt_reg[19]/Q
                         net (fo=9, routed)           0.992     1.448    display/sel0[2]
    SLICE_X1Y86          LUT3 (Prop_lut3_I0_O)        0.124     1.572 r  display/en_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.919     4.491    en_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     8.066 r  en_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.066    en_out[2]
    T9                                                                r  en_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            en_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.967ns  (logic 4.362ns (54.753%)  route 3.605ns (45.247%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  display/cnt_reg[19]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/cnt_reg[19]/Q
                         net (fo=9, routed)           0.992     1.448    display/sel0[2]
    SLICE_X1Y86          LUT3 (Prop_lut3_I2_O)        0.152     1.600 r  display/en_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.612     4.213    en_out_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754     7.967 r  en_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.967    en_out[3]
    J14                                                               r  en_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            en_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.616ns  (logic 4.368ns (57.351%)  route 3.248ns (42.649%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  display/cnt_reg[19]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display/cnt_reg[19]/Q
                         net (fo=9, routed)           0.994     1.450    display/sel0[2]
    SLICE_X1Y86          LUT3 (Prop_lut3_I0_O)        0.152     1.602 r  display/en_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.254     3.856    en_out_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.760     7.616 r  en_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.616    en_out[5]
    T14                                                               r  en_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            en_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.487ns  (logic 4.346ns (58.041%)  route 3.141ns (41.959%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  display/cnt_reg[18]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/cnt_reg[18]/Q
                         net (fo=9, routed)           0.872     1.328    display/sel0[1]
    SLICE_X1Y88          LUT3 (Prop_lut3_I0_O)        0.152     1.480 r  display/en_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.270     3.749    en_out_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738     7.487 r  en_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.487    en_out[0]
    J17                                                               r  en_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            en_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.094ns  (logic 4.116ns (58.014%)  route 2.979ns (41.986%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  display/cnt_reg[18]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/cnt_reg[18]/Q
                         net (fo=9, routed)           0.872     1.328    display/sel0[1]
    SLICE_X1Y88          LUT3 (Prop_lut3_I0_O)        0.124     1.452 r  display/en_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.107     3.559    en_out_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     7.094 r  en_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.094    en_out[1]
    J18                                                               r  en_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            en_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.837ns  (logic 4.130ns (60.408%)  route 2.707ns (39.592%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  display/cnt_reg[19]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display/cnt_reg[19]/Q
                         net (fo=9, routed)           0.994     1.450    display/sel0[2]
    SLICE_X1Y86          LUT3 (Prop_lut3_I2_O)        0.124     1.574 r  display/en_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.712     3.287    en_out_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550     6.837 r  en_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.837    en_out[4]
    P14                                                               r  en_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/cnt_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE                         0.000     0.000 r  display/cnt_reg[1]/C
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     0.995    display/cnt_reg_n_0_[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.669 r  display/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.669    display/cnt_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.783 r  display/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.783    display/cnt_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.897 r  display/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.897    display/cnt_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.011 r  display/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.011    display/cnt_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.345 r  display/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.345    display/cnt_reg[16]_i_1_n_6
    SLICE_X0Y88          FDRE                                         r  display/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.324ns  (logic 1.785ns (76.812%)  route 0.539ns (23.188%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE                         0.000     0.000 r  display/cnt_reg[1]/C
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     0.995    display/cnt_reg_n_0_[1]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.669 r  display/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.669    display/cnt_reg[0]_i_1_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.783 r  display/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.783    display/cnt_reg[4]_i_1_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.897 r  display/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.897    display/cnt_reg[8]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.011 r  display/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.011    display/cnt_reg[12]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.324 r  display/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.324    display/cnt_reg[16]_i_1_n_4
    SLICE_X0Y88          FDRE                                         r  display/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  display/cnt_reg[10]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    display/cnt_reg_n_0_[10]
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  display/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    display/cnt_reg[8]_i_1_n_5
    SLICE_X0Y86          FDRE                                         r  display/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  display/cnt_reg[14]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/cnt_reg[14]/Q
                         net (fo=1, routed)           0.121     0.262    display/cnt_reg_n_0_[14]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  display/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    display/cnt_reg[12]_i_1_n_5
    SLICE_X0Y87          FDRE                                         r  display/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE                         0.000     0.000 r  display/cnt_reg[2]/C
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    display/cnt_reg_n_0_[2]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  display/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    display/cnt_reg[0]_i_1_n_5
    SLICE_X0Y84          FDRE                                         r  display/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  display/cnt_reg[6]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    display/cnt_reg_n_0_[6]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  display/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    display/cnt_reg[4]_i_1_n_5
    SLICE_X0Y85          FDRE                                         r  display/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/cnt_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.252ns (63.464%)  route 0.145ns (36.536%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  display/cnt_reg[18]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/cnt_reg[18]/Q
                         net (fo=9, routed)           0.145     0.286    display/sel0[1]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.397 r  display/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.397    display/cnt_reg[16]_i_1_n_5
    SLICE_X0Y88          FDRE                                         r  display/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  display/cnt_reg[10]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    display/cnt_reg_n_0_[10]
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  display/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    display/cnt_reg[8]_i_1_n_4
    SLICE_X0Y86          FDRE                                         r  display/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  display/cnt_reg[14]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/cnt_reg[14]/Q
                         net (fo=1, routed)           0.121     0.262    display/cnt_reg_n_0_[14]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  display/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    display/cnt_reg[12]_i_1_n_4
    SLICE_X0Y87          FDRE                                         r  display/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE                         0.000     0.000 r  display/cnt_reg[2]/C
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    display/cnt_reg_n_0_[2]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  display/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    display/cnt_reg[0]_i_1_n_4
    SLICE_X0Y84          FDRE                                         r  display/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  display/cnt_reg[6]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    display/cnt_reg_n_0_[6]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  display/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    display/cnt_reg[4]_i_1_n_4
    SLICE_X0Y85          FDRE                                         r  display/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE                         0.000     0.000 r  display/cnt_reg[0]/C
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display/cnt_reg[0]/Q
                         net (fo=1, routed)           0.173     0.314    display/cnt_reg_n_0_[0]
    SLICE_X0Y84          LUT1 (Prop_lut1_I0_O)        0.045     0.359 r  display/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.359    display/cnt[0]_i_2_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.429 r  display/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.429    display/cnt_reg[0]_i_1_n_7
    SLICE_X0Y84          FDRE                                         r  display/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------





