0.6
2017.3
Oct  4 2017
20:11:37
D:/Lessons/Architecture/task2/src/CPU.sim/sim_1/behav/xsim/glbl.v,1507081072,verilog,,,,glbl,,,,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sim/test0.v,1513962980,verilog,,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/def.v,test0,,,../../../../CPU.srcs,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/cpu_controller.v,1513961813,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/cpu_core.v,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/def.v,CPU_Controller,,,../../../../CPU.srcs,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/cpu_core.v,1514799673,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/cpu_ex.v,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/def.v,CPU_Core,,,../../../../CPU.srcs,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/cpu_ex.v,1514780673,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/cpu_id.v,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/def.v,CPU_EX,,,../../../../CPU.srcs,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/cpu_id.v,1514798981,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/cpu_if.v,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/def.v,CPU_ID,,,../../../../CPU.srcs,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/cpu_if.v,1514699682,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/cpu_mem.v,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/def.v,CPU_IF,,,../../../../CPU.srcs,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/cpu_mem.v,1514799450,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/cpu_transmitter.v,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/def.v,CPU_MEM,,,../../../../CPU.srcs,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/cpu_transmitter.v,1514645088,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/datacache.v,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/def.v,CPU_EXTrans;CPU_IDTrans;CPU_MEMTrans,,,../../../../CPU.srcs,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/datacache.v,1514638270,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/instcache.v,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/def.v,DataCache,,,../../../../CPU.srcs,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/def.v,1513690061,verilog,,,,,,,,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/instcache.v,1514728857,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/reg_pc.v,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/def.v,InstCache,,,../../../../CPU.srcs,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/reg_pc.v,1514706697,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/regfile.v,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/def.v,Reg_PC,,,../../../../CPU.srcs,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/regfile.v,1514777077,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/top.v,D:/Lessons/Architecture/task2/src/CPU.srcs/sources/def.v,RegFile,,,../../../../CPU.srcs,,,,,
D:/Lessons/Architecture/task2/src/CPU.srcs/sources/top.v,1513535225,verilog,,D:/Lessons/Architecture/task2/src/CPU.srcs/sim/test0.v,,Top,,,../../../../CPU.srcs,,,,,
