#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 26 22:05:09 2019
# Process ID: 20456
# Current directory: C:/Users/a710128/Desktop/cpu/nw
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21096 C:\Users\a710128\Desktop\cpu\nw\thinpad_top.xpr
# Log file: C:/Users/a710128/Desktop/cpu/nw/vivado.log
# Journal file: C:/Users/a710128/Desktop/cpu/nw\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/a710128/Desktop/cpu/nw/thinpad_top.xpr
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/new/vga.v] -no_script -reset -force -quiet
remove_files  C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/new/vga.v
export_ip_user_files -of_objects  [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci] -no_script -reset -force -quiet
remove_files  -fileset pll_example C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci
open_run synth_1 -name synth_1
launch_simulation -mode post-synthesis -type functional
source tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
report_property [get_ips div_signed]
set_property CONFIG.ACLK_INTF.FREQ_HZ 500000000 [get_ips div_signed]
set_property CONFIG.ACLK_INTF.FREQ_HZ 500000000 [get_ips div_unsigned]
report_property [get_ips div_signed]
report_property [get_ips mult_signed]
set_property CONFIG.CLK_INTF.FREQ_HZ 500000000 [get_ips mult_unsigned]
set_property CONFIG.CLK_INTF.FREQ_HZ 500000000 [get_ips mult_signed]
report_property [get_ips mult_signed]
reset_run mult_signed_synth_1
reset_run mult_unsigned_synth_1
reset_run div_signed_synth_1
reset_run div_unsigned_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
help set_msg_config
set_msg_config 1500
set_msg_config -help
set_msg_config -limit 1500
set_msg_config -severity WARNING -limit 1500
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
generate_target Simulation [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/div_unsigned/div_unsigned.xci]
export_ip_user_files -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/div_unsigned/div_unsigned.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/div_unsigned/div_unsigned.xci] -directory C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files -ipstatic_source_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/modelsim} {questa=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/questa} {riviera=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/riviera} {activehdl=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/div_signed/div_signed.xci]
export_ip_user_files -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/div_signed/div_signed.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/div_signed/div_signed.xci] -directory C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files -ipstatic_source_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/modelsim} {questa=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/questa} {riviera=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/riviera} {activehdl=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/mult_unsigned/mult_unsigned.xci]
export_ip_user_files -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/mult_unsigned/mult_unsigned.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/mult_unsigned/mult_unsigned.xci] -directory C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files -ipstatic_source_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/modelsim} {questa=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/questa} {riviera=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/riviera} {activehdl=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/mult_signed/mult_signed.xci]
export_ip_user_files -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/mult_signed/mult_signed.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/mult_signed/mult_signed.xci] -directory C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files -ipstatic_source_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/modelsim} {questa=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/questa} {riviera=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/riviera} {activehdl=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation -mode post-synthesis -type functional
source tb.tcl
relaunch_sim
reset_run synth_1
relaunch_sim
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
close_design
launch_simulation -mode post-synthesis -type functional
source tb.tcl
relaunch_sim
close_sim
close_design
launch_simulation -mode post-synthesis -type functional
source tb.tcl
relaunch_sim
close_sim
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation -mode post-synthesis -type functional
source tb.tcl
relaunch_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
launch_simulation -mode post-synthesis -type functional
source tb.tcl
relaunch_sim
relaunch_sim
close_sim
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation -mode post-synthesis -type functional
source tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
close_design
launch_simulation -mode post-synthesis -type functional
source tb.tcl
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
close_design
set_msg_config -id "Synth 8-3886" -limit 1500
set_msg_config -id "Synth 8-3331" -limit 1500
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_msg_config -id "Synth 8-3332" -limit 1500
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/new/mmu.v] -no_script -reset -force -quiet
remove_files  C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/new/mmu.v
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/new/mmu.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_simulation -mode post-synthesis -type functional
source tb.tcl
relaunch_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
launch_simulation -mode post-synthesis -type functional
source tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
launch_simulation -mode post-synthesis -type functional
source tb.tcl
run 10 us
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
launch_simulation -mode post-synthesis -type functional
source tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
close_design
launch_simulation -mode post-synthesis -type functional
source tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
launch_simulation -mode post-synthesis -type functional
source tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
launch_simulation -mode post-synthesis -type functional
source tb.tcl
relaunch_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
launch_simulation -mode post-synthesis -type functional
source tb.tcl
relaunch_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type functional
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type functional
source tb.tcl
relaunch_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
refresh_design
close_design
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_simulation -mode post-synthesis -type functional
source tb.tcl
run 10 us
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
close_design
launch_simulation -mode post-synthesis -type functional
source tb.tcl
relaunch_sim
launch_simulation
source tb.tcl
current_sim simulation_19
close_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
close_design
launch_simulation
launch_simulation
source tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_simulation -mode post-synthesis -type functional
source tb.tcl
close_sim
close_design
launch_simulation
source tb.tcl
run 10 us
run 10 us
relaunch_sim
run 10 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
relaunch_sim
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run all
relaunch_sim
run 100 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
run 50 us
close_sim
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_output_delay -clock [get_clocks clk_50M] 0.5 [list [get_ports -filter { NAME =~  "*" && DIRECTION =~  "*INOUT*" }] [get_ports -filter { NAME =~  "*" && DIRECTION =~  "*OUT*" }] ]
set_input_delay -clock [get_clocks clk_50M] 0.5 [list [get_ports -filter { NAME =~  "*" && DIRECTION =~  "*IN*" }] [get_ports -filter { NAME =~  "*" && DIRECTION =~  "*INOUT*" }] ]
save_constraints
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
open_run impl_1
open_run synth_1 -name synth_1
launch_simulation -mode post-implementation -type timing
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
launch_simulation
source tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
relaunch_sim
run 50 us
relaunch_sim
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
save_wave_config {C:/Users/a710128/Desktop/cpu/nw/thinpad_top.sim/tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/a710128/Desktop/cpu/nw/thinpad_top.sim/tb_behav.wcfg
set_property xsim.view C:/Users/a710128/Desktop/cpu/nw/thinpad_top.sim/tb_behav.wcfg [get_filesets sim_1]
relaunch_sim
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
save_wave_config {C:/Users/a710128/Desktop/cpu/nw/thinpad_top.sim/tb_behav.wcfg}
relaunch_sim
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
save_wave_config {C:/Users/a710128/Desktop/cpu/nw/thinpad_top.sim/tb_behav.wcfg}
set_property -dict [list CONFIG.ACLKEN {false} CONFIG.ARESETN {true}] [get_ips div_signed]
generate_target all [get_files  C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/div_signed/div_signed.xci]
catch { config_ip_cache -export [get_ips -all div_signed] }
export_ip_user_files -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/div_signed/div_signed.xci] -no_script -sync -force -quiet
reset_run div_signed_synth_1
launch_runs -jobs 8 div_signed_synth_1
export_simulation -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/div_signed/div_signed.xci] -directory C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files -ipstatic_source_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/modelsim} {questa=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/questa} {riviera=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/riviera} {activehdl=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.ARESETN {true}] [get_ips div_unsigned]
generate_target all [get_files  C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/div_unsigned/div_unsigned.xci]
catch { config_ip_cache -export [get_ips -all div_unsigned] }
export_ip_user_files -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/div_unsigned/div_unsigned.xci] -no_script -sync -force -quiet
reset_run div_unsigned_synth_1
launch_runs -jobs 8 div_unsigned_synth_1
export_simulation -of_objects [get_files C:/Users/a710128/Desktop/cpu/nw/thinpad_top.srcs/sources_1/ip/div_unsigned/div_unsigned.xci] -directory C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files -ipstatic_source_dir C:/Users/a710128/Desktop/cpu/nw/thinpad_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/modelsim} {questa=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/questa} {riviera=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/riviera} {activehdl=C:/Users/a710128/Desktop/cpu/nw/thinpad_top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_wave_config {C:/Users/a710128/Desktop/cpu/nw/thinpad_top.sim/tb_behav.wcfg}
relaunch_sim
run 500 us
relaunch_sim
relaunch_sim
run 500 us
relaunch_sim
run 500 us
run 500 us
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
save_wave_config {C:/Users/a710128/Desktop/cpu/nw/thinpad_top.sim/tb_behav.wcfg}
close_sim
