/*#*********************************************************************************************************************/
/*# Software       : TSMC MEMORY COMPILER tsn28hpcpd127spsram_2012.02.00.d.180a						*/
/*# Technology     : TSMC 28nm CMOS LOGIC High Performance Compact Mobile Computing Plus 1P10M HKMG CU_ELK 0.9V				*/
/*#  Memory Type    : TSMC 28nm High Performance Compact Mobile Computing Plus Single Port SRAM with d127 bit cell HVT periphery */
/*# Library Name   : ts1n28hpcphvtb32768x9m16sso (user specify : TS1N28HPCPHVTB32768X9M16SSO)				*/
/*# Library Version: 180a												*/
/*# Generated Time : 2024/05/10, 14:04:29										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/* Template Version : S_03_52101                                               */
/****************************************************************************** */

library (  ts1n28hpcphvtb32768x9m16sso_ffg0p99vm40c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2011 " ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.990000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : -40.000000 ;
    nom_voltage : 0.990000 ;
    operating_conditions ( "ffg0p99vm40c" ) {
        process : 1 ;
        temperature : -40 ;
        voltage : 0.990000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ffg0p99vm40c ;
    default_max_transition : 0.255000 ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
        index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
        index_2 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    } 
type ( A_bus_14_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 15 ;
    bit_from : 14 ;
    bit_to : 0 ;
    downto : true ;
}
type ( Q_bus_8_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 9 ;
    bit_from : 8 ;
    bit_to : 0 ;
    downto : true ;
}
cell ( TS1N28HPCPHVTB32768X9M16SSO ) {
    memory () {
        type : ram ;
        address_width : 15 ;
        word_width : 9 ;
    }
    area : 67339.494750 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    switch_cell_type : fine_grain;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VDD_i ) {
        voltage_name : VDD ;
        direction : internal;
        switch_function : "SD | SLP";
        pg_type : internal_power;
        pg_function : "VDD";
    }
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }


    pin ( SD ) {
        direction : input ;
        always_on : true;
        switch_pin : true;        
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.002693 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "2.258774" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "77.451858" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "8.062070, 8.067670, 8.078070, 8.079870, 8.100570" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.604517, 0.607653, 0.604405, 0.600723, 0.796875" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "8.062070, 8.067670, 8.078070, 8.079870, 8.100570" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( SLP ) {
        direction : input ;
        always_on : true;
        switch_pin : true;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.000971 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "0.986078" ) ;
            }
            fall_power ( "scalar" ) {
                  values ( "8.465411" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "0.809621, 0.813721, 0.818121, 0.825721, 0.849221" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.604517, 0.607653, 0.604405, 0.600723, 0.796875" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "0.809621, 0.813721, 0.818121, 0.825721, 0.849221" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }


    bus ( Q ) {
        bus_type : Q_bus_8_to_0 ;
        direction : output ;
        max_capacitance : 0.358 ;
        memory_read () {
            address : A ;
        }
        pin ( Q[8:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            power_down_function : "!VDD  + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.009504, 0.009504, 0.009504, 0.009504, 0.009504" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.006732, 0.006732, 0.006732, 0.006732, 0.006732" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "6.332748, 6.356248, 6.389148, 6.522048, 6.852848",\
              "6.336448, 6.359948, 6.392848, 6.525748, 6.856548",\
              "6.341648, 6.365148, 6.398048, 6.530948, 6.861748",\
              "6.351048, 6.374548, 6.407448, 6.540348, 6.871148",\
              "6.375148, 6.398648, 6.431548, 6.564448, 6.895248"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.010500, 0.020800, 0.032000, 0.086300, 0.220800" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000") ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "5.130102, 5.153602, 5.186502, 5.319402, 5.650202",\
              "5.133802, 5.157302, 5.190202, 5.323102, 5.653902",\
              "5.139002, 5.162502, 5.195402, 5.328302, 5.659102",\
              "5.148402, 5.171902, 5.204802, 5.337702, 5.668502",\
              "5.172502, 5.196002, 5.228902, 5.361802, 5.692602"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.011100, 0.020300, 0.031200, 0.085400, 0.218600" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!SD & !SLP & !CEB & WEB" ;
                sdf_cond : "!SD & !SLP & !CEB & WEB" ;
            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.372737, 0.382368, 0.391817, 0.430787, 0.526818",\
              "0.376787, 0.386418, 0.395867, 0.434837, 0.530868",\
              "0.379667, 0.389298, 0.398747, 0.437717, 0.533748",\
              "0.382007, 0.391638, 0.401087, 0.440057, 0.536088",\
              "0.386777, 0.396408, 0.405857, 0.444827, 0.540857"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.372737, 0.382368, 0.391817, 0.430787, 0.526818",\
              "0.376787, 0.386418, 0.395867, 0.434837, 0.530868",\
              "0.379667, 0.389298, 0.398747, 0.437717, 0.533748",\
              "0.382007, 0.391638, 0.401087, 0.440057, 0.536088",\
              "0.386777, 0.396408, 0.405857, 0.444827, 0.540857"\
               ) ;
            }      
            retain_rise_slew ( sram_load_template ) {
                values ( "0.007800, 0.023800, 0.045700, 0.131900, 0.348800" ) ;
            }
            retain_fall_slew ( sram_load_template ) {
                values ( "0.007800, 0.023800, 0.045700, 0.131900, 0.348800" ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.589599, 0.604287, 0.625239, 0.709371, 0.920403",\
              "0.593595, 0.608283, 0.629235, 0.713367, 0.924399",\
              "0.597591, 0.612279, 0.633231, 0.717363, 0.928395",\
              "0.600723, 0.615411, 0.636363, 0.720495, 0.931527",\
              "0.605799, 0.620487, 0.641439, 0.725571, 0.936603"\
               ) ;
            }
            rise_transition ( sram_load_template ) {
                values ( "0.010700, 0.040300, 0.081800, 0.241900, 0.643500" ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.589599, 0.604287, 0.625239, 0.709371, 0.920403",\
              "0.593595, 0.608283, 0.629235, 0.713367, 0.924399",\
              "0.597591, 0.612279, 0.633231, 0.717363, 0.928395",\
              "0.600723, 0.615411, 0.636363, 0.720495, 0.931527",\
              "0.605799, 0.620487, 0.641439, 0.725571, 0.936603"\
               ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.010700, 0.040300, 0.081800, 0.241900, 0.643500" ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        max_transition : 0.255000 ;
        capacitance : 0.047055 ;
        clock : true ;
        pin_func_type : active_rising ;

        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.104328, 0.108360, 0.111944, 0.115080, 0.318750" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.124177, 0.127985, 0.134033, 0.142097, 0.318750" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.604517, 0.607653, 0.604405, 0.600723, 0.796875" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.604517, 0.607653, 0.604405, 0.600723, 0.796875" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "7.357472" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & !WEB" ;
            rise_power ( "scalar" ) {
                values ( "7.774609" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.080586" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD & CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.000900 ;
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.051876" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.048015" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "SD" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.104095, 0.108925, 0.114595, 0.123730, 0.143680",\
              "0.104200, 0.109030, 0.114700, 0.123835, 0.143785",\
              "0.104095, 0.108925, 0.114595, 0.123730, 0.143680",\
              "0.104095, 0.108925, 0.114595, 0.123730, 0.143680",\
              "0.103990, 0.108820, 0.114490, 0.123625, 0.143575"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.104095, 0.108925, 0.114595, 0.123730, 0.143680",\
              "0.104200, 0.109030, 0.114700, 0.123835, 0.143785",\
              "0.104095, 0.108925, 0.114595, 0.123730, 0.143680",\
              "0.104095, 0.108925, 0.114595, 0.123730, 0.143680",\
              "0.103990, 0.108820, 0.114490, 0.123625, 0.143575"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.072551, 0.067711, 0.063201, 0.056051, 0.043401",\
              "0.076731, 0.071891, 0.067381, 0.060231, 0.047581",\
              "0.079811, 0.074971, 0.070461, 0.063311, 0.050661",\
              "0.083881, 0.079041, 0.074531, 0.067381, 0.054731",\
              "0.088941, 0.084101, 0.079591, 0.072441, 0.059791"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.072551, 0.067711, 0.063201, 0.056051, 0.043401",\
              "0.076731, 0.071891, 0.067381, 0.060231, 0.047581",\
              "0.079811, 0.074971, 0.070461, 0.063311, 0.050661",\
              "0.083881, 0.079041, 0.074531, 0.067381, 0.054731",\
              "0.088941, 0.084101, 0.079591, 0.072441, 0.059791"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.001110 ;
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.020196" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.024057" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.057746, 0.062471, 0.067406, 0.073916, 0.093131",\
              "0.057746, 0.062471, 0.067406, 0.073916, 0.093131",\
              "0.057746, 0.062471, 0.067406, 0.073916, 0.093131",\
              "0.057641, 0.062366, 0.067301, 0.073811, 0.093026",\
              "0.057746, 0.062471, 0.067406, 0.073916, 0.093131"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.057746, 0.062471, 0.067406, 0.073916, 0.093131",\
              "0.057746, 0.062471, 0.067406, 0.073916, 0.093131",\
              "0.057746, 0.062471, 0.067406, 0.073916, 0.093131",\
              "0.057641, 0.062366, 0.067301, 0.073811, 0.093026",\
              "0.057746, 0.062471, 0.067406, 0.073916, 0.093131"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.074971, 0.070681, 0.066831, 0.061991, 0.054291",\
              "0.079151, 0.074861, 0.071011, 0.066171, 0.058471",\
              "0.082341, 0.078051, 0.074201, 0.069361, 0.061661",\
              "0.086301, 0.082011, 0.078161, 0.073321, 0.065621",\
              "0.091361, 0.087071, 0.083221, 0.078381, 0.070681"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.074971, 0.070681, 0.066831, 0.061991, 0.054291",\
              "0.079151, 0.074861, 0.071011, 0.066171, 0.058471",\
              "0.082341, 0.078051, 0.074201, 0.069361, 0.061661",\
              "0.086301, 0.082011, 0.078161, 0.073321, 0.065621",\
              "0.091361, 0.087071, 0.083221, 0.078381, 0.070681"\
               ) ;
            }
        }
    }
    bus ( A ) {
        bus_type : A_bus_14_to_0 ;
        direction : input ;
        capacitance : 0.000855 ;
        pin ( A[14:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.009603" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.011583" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.075357, 0.080082, 0.085227, 0.093312, 0.113367",\
              "0.075147, 0.079872, 0.085017, 0.093102, 0.113157",\
              "0.075147, 0.079872, 0.085017, 0.093102, 0.113157",\
              "0.075147, 0.079872, 0.085017, 0.093102, 0.113157",\
              "0.075147, 0.079872, 0.085017, 0.093102, 0.113157"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.075357, 0.080082, 0.085227, 0.093312, 0.113367",\
              "0.075147, 0.079872, 0.085017, 0.093102, 0.113157",\
              "0.075147, 0.079872, 0.085017, 0.093102, 0.113157",\
              "0.075147, 0.079872, 0.085017, 0.093102, 0.113157",\
              "0.075147, 0.079872, 0.085017, 0.093102, 0.113157"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.076401, 0.072991, 0.070571, 0.068041, 0.066061",\
              "0.080581, 0.077171, 0.074751, 0.072221, 0.070241",\
              "0.083661, 0.080251, 0.077831, 0.075301, 0.073321",\
              "0.087731, 0.084321, 0.081901, 0.079371, 0.077391",\
              "0.092791, 0.089381, 0.086961, 0.084431, 0.082451"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.076401, 0.072991, 0.070571, 0.068041, 0.066061",\
              "0.080581, 0.077171, 0.074751, 0.072221, 0.070241",\
              "0.083661, 0.080251, 0.077831, 0.075301, 0.073321",\
              "0.087731, 0.084321, 0.081901, 0.079371, 0.077391",\
              "0.092791, 0.089381, 0.086961, 0.084431, 0.082451"\
               ) ;
            }
        }
    }
    bus ( D ) {
        bus_type : Q_bus_8_to_0 ;
        direction : input ;
        capacitance : 0.000923 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[8:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & !SLP";
                rise_power ( "scalar" ) {
                    values ( "0.010989" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.011979" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "SD";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & SLP";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.058321, 0.063611, 0.068901, 0.076721, 0.097421",\
              "0.054181, 0.059471, 0.064761, 0.072581, 0.093281",\
              "0.047741, 0.053031, 0.058321, 0.066141, 0.086841",\
              "0.036356, 0.041646, 0.046936, 0.054756, 0.075456",\
              "0.031500, 0.031500, 0.031500, 0.031500, 0.049006"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.058321, 0.063611, 0.068901, 0.076721, 0.097421",\
              "0.054181, 0.059471, 0.064761, 0.072581, 0.093281",\
              "0.047741, 0.053031, 0.058321, 0.066141, 0.086841",\
              "0.036356, 0.041646, 0.046936, 0.054756, 0.075456",\
              "0.031500, 0.031500, 0.031500, 0.031500, 0.049006"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.065943, 0.061113, 0.056857, 0.050417, 0.037882",\
              "0.070542, 0.065712, 0.061457, 0.055017, 0.042482",\
              "0.077442, 0.072612, 0.068358, 0.061918, 0.049383",\
              "0.089057, 0.084227, 0.079973, 0.073533, 0.060998",\
              "0.117002, 0.112172, 0.107917, 0.101477, 0.088942"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.065943, 0.061113, 0.056857, 0.050417, 0.037882",\
              "0.070542, 0.065712, 0.061457, 0.055017, 0.042482",\
              "0.077442, 0.072612, 0.068358, 0.061918, 0.049383",\
              "0.089057, 0.084227, 0.079973, 0.073533, 0.060998",\
              "0.117002, 0.112172, 0.107917, 0.101477, 0.088942"\
               ) ;
            }
        }
   }

    leakage_power () {
        related_pg_pin : VDD ;
        when : "SD";
        value : 6.537871 ;
    }
    leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & SLP";
        value : 20.204019 ;
    }
   leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & !SLP";
        value : 21.200553 ;
    }
}
}
