
---------- Begin Simulation Statistics ----------
final_tick                               863408542000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  97977                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739256                       # Number of bytes of host memory used
host_op_rate                                    98293                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10395.40                       # Real time elapsed on the host
host_tick_rate                               83056820                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018514533                       # Number of instructions simulated
sim_ops                                    1021796160                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.863409                       # Number of seconds simulated
sim_ticks                                863408542000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.468824                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              116482946                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           134710917                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8143942                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        186143318                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          15839881                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       15940184                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          100303                       # Number of indirect misses.
system.cpu0.branchPred.lookups              236324933                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1663150                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819873                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5623607                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221014812                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29304201                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466176                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       56282793                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892404318                       # Number of instructions committed
system.cpu0.commit.committedOps             893226417                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1553846896                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.574848                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.359563                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1117840608     71.94%     71.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    271883800     17.50%     89.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     53395025      3.44%     92.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     59066248      3.80%     96.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     13908801      0.90%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5333358      0.34%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1185764      0.08%     97.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1929091      0.12%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29304201      1.89%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1553846896                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341016                       # Number of function calls committed.
system.cpu0.commit.int_insts                863514606                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412509                       # Number of loads committed
system.cpu0.commit.membars                    1641861                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641867      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491117448     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835016      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232374     31.49%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109760953     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893226417                       # Class of committed instruction
system.cpu0.commit.refs                     390993351                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892404318                       # Number of Instructions Simulated
system.cpu0.committedOps                    893226417                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.905760                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.905760                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            179279722                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2524366                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           115560432                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             964987515                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               695128310                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                681974423                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5632741                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3994750                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2751706                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  236324933                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                170083808                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    866539235                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3910026                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          140                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     980969812                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               16306152                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138957                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         690074438                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         132322827                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.576801                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1564766902                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.628850                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.897831                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               861869392     55.08%     55.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               523884900     33.48%     88.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               108530876      6.94%     95.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                56604310      3.62%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5022280      0.32%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4956290      0.32%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  586914      0.04%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1643674      0.11%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1668266      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1564766902                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      135941751                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5662582                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               226902419                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.545760                       # Inst execution rate
system.cpu0.iew.exec_refs                   410548590                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 112971659                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              156281448                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            302552354                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2028117                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2158986                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           117181174                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          949500346                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            297576931                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4591467                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            928178588                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                749722                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2216999                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5632741                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3706491                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        37543                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16362056                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        13512                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9613                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3739780                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22139845                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6600332                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9613                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       737757                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4924825                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                372247852                       # num instructions consuming a value
system.cpu0.iew.wb_count                    920305535                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.893897                       # average fanout of values written-back
system.cpu0.iew.wb_producers                332751263                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.541131                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     920341899                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1131453336                       # number of integer regfile reads
system.cpu0.int_regfile_writes              588052224                       # number of integer regfile writes
system.cpu0.ipc                              0.524725                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.524725                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643344      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            508088138     54.47%     54.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7838404      0.84%     55.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639152      0.18%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           300014981     32.16%     87.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113545990     12.17%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             932770056                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 96                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           47                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                48                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     899574                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000964                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 139512     15.51%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                711502     79.09%     94.60% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                48558      5.40%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             932026237                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3431252219                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    920305488                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1005782795                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 943436088                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                932770056                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6064258                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       56273925                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            45728                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3598082                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     30251316                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1564766902                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.596108                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.799137                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          879239314     56.19%     56.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          483976445     30.93%     87.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          167587618     10.71%     97.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           26633320      1.70%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4888089      0.31%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             693003      0.04%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1598312      0.10%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              95236      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              55565      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1564766902                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.548460                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         15611570                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2740936                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           302552354                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          117181174                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1510                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1700708653                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    26108800                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              164845261                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569159921                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3645147                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               701111755                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5531742                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 8466                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1169014796                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             958513966                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          614450635                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                677599779                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5335046                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5632741                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             15442072                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                45290706                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1169014756                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        135294                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4626                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  9889640                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4616                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2474032860                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1909942278                       # The number of ROB writes
system.cpu0.timesIdled                       25475766                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1477                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.632597                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               11305182                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13201961                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3070342                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17767227                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            224570                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         320073                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           95503                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20123296                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        24126                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819659                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2184080                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10301023                       # Number of branches committed
system.cpu1.commit.bw_lim_events               711787                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459678                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       29551385                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41848684                       # Number of instructions committed
system.cpu1.commit.committedOps              42668544                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    224944050                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.189685                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.786376                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    205169238     91.21%     91.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9725861      4.32%     95.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4258333      1.89%     97.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3141771      1.40%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1097429      0.49%     99.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       197569      0.09%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       565587      0.25%     99.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        76475      0.03%     99.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       711787      0.32%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    224944050                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317382                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40182975                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11553033                       # Number of loads committed
system.cpu1.commit.membars                    1639382                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639382      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24991090     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12372692     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665239      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42668544                       # Class of committed instruction
system.cpu1.commit.refs                      16037943                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41848684                       # Number of Instructions Simulated
system.cpu1.committedOps                     42668544                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.509712                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.509712                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            168751826                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               890105                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            10234506                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              81426262                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                16757752                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39944570                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2185058                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               938979                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2334572                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20123296                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13157461                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    211758854                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               467522                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      91961915                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6142640                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.087275                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15143586                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11529752                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.398839                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         229973778                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.413054                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.902530                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               173758571     75.56%     75.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                33220687     14.45%     90.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14358231      6.24%     96.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4610515      2.00%     98.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1780731      0.77%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1430405      0.62%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  782747      0.34%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3710      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   28181      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           229973778                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         600423                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2224461                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13353985                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.226263                       # Inst execution rate
system.cpu1.iew.exec_refs                    18115000                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5267947                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              153271253                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19822231                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2023840                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1436962                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8171298                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           72209165                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12847053                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1763883                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             52170378                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                825099                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               722652                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2185058                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2230663                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        27146                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          210178                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        12668                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2015                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2121                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8269198                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3686388                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2015                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       628586                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1595875                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25037482                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51362446                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.783840                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19625370                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.222759                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51385948                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67238297                       # number of integer regfile reads
system.cpu1.int_regfile_writes               32134138                       # number of integer regfile writes
system.cpu1.ipc                              0.181498                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.181498                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639605      3.04%      3.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33674327     62.44%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  53      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.48% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14014438     25.98%     91.46% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4605740      8.54%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              53934261                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     882605                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.016364                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 122801     13.91%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     13.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                677410     76.75%     90.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                82392      9.34%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              53177247                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         338772081                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51362434                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        101750766                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  66151039                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 53934261                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6058126                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       29540620                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            47202                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3598448                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20821040                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    229973778                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.234524                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.663617                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          195162726     84.86%     84.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           22553774      9.81%     94.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7977338      3.47%     98.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2597069      1.13%     99.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1153491      0.50%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             275637      0.12%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             157918      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              71653      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              24172      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      229973778                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.233913                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12723883                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2263303                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19822231                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8171298                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    223                       # number of misc regfile reads
system.cpu1.numCycles                       230574201                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1496236650                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              160350980                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27217593                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3579149                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19291982                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                823020                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                10168                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             97867702                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              77144752                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           49265808                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 38834364                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4252370                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2185058                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9285899                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                22048215                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        97867690                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25495                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               816                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8794485                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           804                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   296451009                       # The number of ROB reads
system.cpu1.rob.rob_writes                  149473473                       # The number of ROB writes
system.cpu1.timesIdled                          16424                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            87.571901                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                8352910                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             9538345                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1568925                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         12222447                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            234732                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         296382                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           61650                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14337107                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        24045                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819646                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1361069                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10233136                       # Number of branches committed
system.cpu2.commit.bw_lim_events               576651                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459632                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        9695949                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41662152                       # Number of instructions committed
system.cpu2.commit.committedOps              42481999                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    226072094                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.187914                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.780740                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    206526397     91.35%     91.35% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9506803      4.21%     95.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      4177222      1.85%     97.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3137846      1.39%     98.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1076405      0.48%     99.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       212564      0.09%     99.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       781876      0.35%     99.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        76330      0.03%     99.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       576651      0.26%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    226072094                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318181                       # Number of function calls committed.
system.cpu2.commit.int_insts                 40003915                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11491590                       # Number of loads committed
system.cpu2.commit.membars                    1639369                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639369      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24878357     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12311236     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652896      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42481999                       # Class of committed instruction
system.cpu2.commit.refs                      15964144                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41662152                       # Number of Instructions Simulated
system.cpu2.committedOps                     42481999                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.490049                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.490049                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            187958553                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               212478                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             7943628                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              57120669                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 9755160                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 26845026                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1362039                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               379541                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2089572                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14337107                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  7712626                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    217711885                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               242690                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      58880031                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3139790                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.062682                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           8728569                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           8587642                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.257425                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         228010350                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.261834                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.695533                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               190260250     83.44%     83.44% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                23485205     10.30%     93.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9099190      3.99%     97.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3361426      1.47%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1246931      0.55%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  457251      0.20%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   69114      0.03%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    3497      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   27486      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           228010350                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         716901                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1398472                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11329104                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.212274                       # Inst execution rate
system.cpu2.iew.exec_refs                    18044366                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5241406                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              169448384                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             13610188                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            820523                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1233315                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             5831500                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           52170351                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12802960                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1498414                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             48552880                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                811890                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               718010                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1362039                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2455532                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        26009                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          205222                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        12874                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2009                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1883                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2118598                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1358946                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2009                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       526193                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        872279                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 23771506                       # num instructions consuming a value
system.cpu2.iew.wb_count                     47740850                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.806618                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19174522                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.208724                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      47763977                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                61856036                       # number of integer regfile reads
system.cpu2.int_regfile_writes               30564593                       # number of integer regfile writes
system.cpu2.ipc                              0.182148                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.182148                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639578      3.28%      3.28% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             29863900     59.67%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  48      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     62.94% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            13966139     27.90%     90.85% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4581531      9.15%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              50051294                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     875203                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017486                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 117166     13.39%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     13.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                675727     77.21%     90.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                82308      9.40%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              49286905                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         329033780                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     47740838                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         61859673                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49710273                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 50051294                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            2460078                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        9688351                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            45665                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           446                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      5026566                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    228010350                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.219513                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.650657                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          196275417     86.08%     86.08% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           20010044      8.78%     94.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7617735      3.34%     98.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2457643      1.08%     99.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1179194      0.52%     99.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             223515      0.10%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             152346      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              71224      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              23232      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      228010350                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.218825                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          6499449                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1149168                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            13610188                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            5831500                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    209                       # number of misc regfile reads
system.cpu2.numCycles                       228727251                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1498083600                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              177860866                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27111793                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5342816                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                11333547                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                638886                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 7688                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             71446253                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              55374421                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           35175571                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 26938980                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               4342845                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1362039                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             10486880                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8063778                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        71446241                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         28038                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               838                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10574796                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           827                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   277672286                       # The number of ROB reads
system.cpu2.rob.rob_writes                  106298214                       # The number of ROB writes
system.cpu2.timesIdled                          16707                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.340309                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10623733                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11027298                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2694355                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         16878181                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            216098                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         299273                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           83175                       # Number of indirect misses.
system.cpu3.branchPred.lookups               19279612                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        21448                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819632                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2001465                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10574667                       # Number of branches committed
system.cpu3.commit.bw_lim_events               615188                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459616                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       24339692                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42599379                       # Number of instructions committed
system.cpu3.commit.committedOps              43419200                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    227447264                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.190898                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.779473                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    207133716     91.07%     91.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     10007109      4.40%     95.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4385964      1.93%     97.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3222495      1.42%     98.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1156751      0.51%     99.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       213359      0.09%     99.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       631399      0.28%     99.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        81283      0.04%     99.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       615188      0.27%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    227447264                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292167                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40880507                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11835396                       # Number of loads committed
system.cpu3.commit.membars                    1639328                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639328      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25387900     58.47%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12655028     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3736803      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43419200                       # Class of committed instruction
system.cpu3.commit.refs                      16391843                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42599379                       # Number of Instructions Simulated
system.cpu3.committedOps                     43419200                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.450498                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.450498                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            174903336                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               697578                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9650869                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              76474282                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                14810905                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 37812714                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2002423                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               707515                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2126396                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   19279612                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 11405237                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    215829963                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               385222                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      85412145                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                5390626                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.083035                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13130485                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10839831                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.367858                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         231655774                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.379542                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.854734                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               178831702     77.20%     77.20% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                31190215     13.46%     90.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                13939031      6.02%     96.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4214906      1.82%     98.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1827657      0.79%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1069186      0.46%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  553923      0.24%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    3228      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   25926      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           231655774                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         532055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2042355                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13113727                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.225414                       # Inst execution rate
system.cpu3.iew.exec_refs                    18659412                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5372836                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              158546269                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18615003                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1663741                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1487037                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7603351                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67738027                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13286576                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1646801                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             52338455                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                649824                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               949751                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2002423                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2372127                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        27164                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          223187                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        15140                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1853                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1688                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      6779607                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3046904                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1853                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       746467                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1295888                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 24762655                       # num instructions consuming a value
system.cpu3.iew.wb_count                     51462850                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.793028                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 19637487                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.221643                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      51491882                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                67211662                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32355728                       # number of integer regfile writes
system.cpu3.ipc                              0.183469                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.183469                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639554      3.04%      3.04% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33137480     61.38%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.42% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14488728     26.84%     91.26% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4719349      8.74%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              53985256                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     879825                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.016298                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 115758     13.16%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     13.16% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                681276     77.43%     90.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                82789      9.41%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              53225513                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         340554981                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     51462838                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         92057784                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  62755874                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 53985256                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4982153                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       24318826                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            48896                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2522537                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     16579453                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    231655774                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.233041                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.660937                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          196823572     84.96%     84.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           22538986      9.73%     94.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7959158      3.44%     98.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2652068      1.14%     99.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1205727      0.52%     99.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             229694      0.10%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             150352      0.06%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              71476      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              24741      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      231655774                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.232507                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         11094065                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2012945                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18615003                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7603351                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    226                       # number of misc regfile reads
system.cpu3.numCycles                       232187829                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1494623036                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              165898847                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27611155                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               4170379                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                16984644                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                802246                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 8515                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             92465669                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              72904422                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           46522138                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 36978072                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4273302                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2002423                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9761409                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                18910983                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        92465657                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         30379                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               895                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  9539499                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           882                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   294589564                       # The number of ROB reads
system.cpu3.rob.rob_writes                  139729652                       # The number of ROB writes
system.cpu3.timesIdled                          13615                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          1037116                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                28554                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1137921                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              12407039                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4546143                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9018780                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       348411                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        82239                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     55411833                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4391303                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    111088482                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4473542                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 863408542000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1776258                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3076827                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1395700                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1047                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            577                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2767601                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2767554                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1776258                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           765                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13562587                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13562587                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    487720896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               487720896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1524                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4546248                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4546248    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4546248                       # Request fanout histogram
system.membus.respLayer1.occupancy        24250933618                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22606770344                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                247                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          124                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6037825939.516129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   33680949420.338657                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          120     96.77%     96.77% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.81%     97.58% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     98.39% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 265769985000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            124                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   114718125500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 748690416500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 863408542000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7678019                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7678019                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7678019                       # number of overall hits
system.cpu2.icache.overall_hits::total        7678019                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        34607                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         34607                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        34607                       # number of overall misses
system.cpu2.icache.overall_misses::total        34607                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1095019000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1095019000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1095019000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1095019000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7712626                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7712626                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7712626                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7712626                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004487                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004487                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004487                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004487                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 31641.546508                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 31641.546508                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 31641.546508                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 31641.546508                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          156                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           39                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        24573                       # number of writebacks
system.cpu2.icache.writebacks::total            24573                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        10002                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        10002                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        10002                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        10002                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        24605                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        24605                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        24605                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        24605                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    759711000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    759711000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    759711000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    759711000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003190                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003190                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003190                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003190                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 30876.285308                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 30876.285308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 30876.285308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 30876.285308                       # average overall mshr miss latency
system.cpu2.icache.replacements                 24573                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7678019                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7678019                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        34607                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        34607                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1095019000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1095019000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7712626                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7712626                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004487                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004487                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 31641.546508                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 31641.546508                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        10002                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        10002                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        24605                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        24605                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    759711000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    759711000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003190                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003190                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 30876.285308                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 30876.285308                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 863408542000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.986784                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            7626941                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24573                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           310.378912                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        354577000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.986784                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999587                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999587                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         15449857                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        15449857                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 863408542000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13839081                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13839081                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13839081                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13839081                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2295946                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2295946                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2295946                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2295946                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 212978767965                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 212978767965                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 212978767965                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 212978767965                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16135027                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16135027                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16135027                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16135027                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.142296                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.142296                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.142296                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.142296                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 92762.969149                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 92762.969149                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 92762.969149                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 92762.969149                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1582930                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       207172                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            27093                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2519                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    58.425793                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    82.243748                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       987928                       # number of writebacks
system.cpu2.dcache.writebacks::total           987928                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1715399                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1715399                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1715399                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1715399                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       580547                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       580547                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       580547                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       580547                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  57950003597                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  57950003597                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  57950003597                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  57950003597                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.035981                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035981                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.035981                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035981                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 99819.659041                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 99819.659041                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 99819.659041                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 99819.659041                       # average overall mshr miss latency
system.cpu2.dcache.replacements                987928                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11161764                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11161764                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1320763                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1320763                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 113727307000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 113727307000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12482527                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12482527                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.105809                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.105809                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 86107.278141                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 86107.278141                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1039497                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1039497                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       281266                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       281266                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  24171805000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  24171805000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.022533                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022533                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 85939.306564                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85939.306564                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2677317                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2677317                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       975183                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       975183                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  99251460965                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  99251460965                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652500                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652500                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.266991                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.266991                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 101777.267410                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 101777.267410                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       675902                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       675902                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       299281                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       299281                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  33778198597                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  33778198597                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.081939                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081939                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 112864.493894                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 112864.493894                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          335                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          335                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          194                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          194                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5209000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5209000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.366730                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.366730                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 26850.515464                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26850.515464                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          121                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          121                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           73                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           73                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       406500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       406500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.137996                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.137996                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  5568.493151                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5568.493151                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          200                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          164                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1008000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1008000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          364                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          364                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.450549                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.450549                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6146.341463                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6146.341463                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          161                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          161                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       866000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       866000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.442308                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.442308                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5378.881988                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5378.881988                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       264000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       264000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       245000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       245000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400261                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400261                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419385                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419385                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44899571500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44899571500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819646                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819646                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511666                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511666                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 107060.508840                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 107060.508840                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419385                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419385                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44480186500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44480186500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511666                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511666                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 106060.508840                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 106060.508840                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 863408542000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.141106                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15238911                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           999709                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.243347                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        354588500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.141106                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.910660                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.910660                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34910869                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34910869                       # Number of data accesses
system.cpu3.numPwrStateTransitions                235                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6330112894.067797                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   34513005852.707726                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          114     96.61%     96.61% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     97.46% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     98.31% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 265770004000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   116455220500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 746953321500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 863408542000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11378371                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11378371                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11378371                       # number of overall hits
system.cpu3.icache.overall_hits::total       11378371                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        26866                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         26866                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        26866                       # number of overall misses
system.cpu3.icache.overall_misses::total        26866                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    796028000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    796028000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    796028000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    796028000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     11405237                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11405237                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     11405237                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11405237                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002356                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002356                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002356                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002356                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 29629.568972                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 29629.568972                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 29629.568972                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 29629.568972                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          102                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets           61                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    25.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets           61                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        19987                       # number of writebacks
system.cpu3.icache.writebacks::total            19987                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         6847                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         6847                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         6847                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         6847                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        20019                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        20019                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        20019                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        20019                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    569606500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    569606500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    569606500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    569606500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001755                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001755                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001755                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001755                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 28453.294370                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 28453.294370                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 28453.294370                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 28453.294370                       # average overall mshr miss latency
system.cpu3.icache.replacements                 19987                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11378371                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11378371                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        26866                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        26866                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    796028000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    796028000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     11405237                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11405237                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002356                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002356                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 29629.568972                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 29629.568972                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         6847                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         6847                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        20019                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        20019                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    569606500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    569606500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001755                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001755                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 28453.294370                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 28453.294370                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 863408542000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.986562                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11331413                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            19987                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           566.939160                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        361380000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.986562                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999580                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999580                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         22830493                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        22830493                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 863408542000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14316886                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14316886                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14316886                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14316886                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2354581                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2354581                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2354581                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2354581                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 213010760163                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 213010760163                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 213010760163                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 213010760163                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16671467                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16671467                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16671467                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16671467                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.141234                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.141234                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.141234                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.141234                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 90466.524687                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 90466.524687                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 90466.524687                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 90466.524687                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1556465                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       269699                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            27160                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3207                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    57.307253                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    84.096975                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       999029                       # number of writebacks
system.cpu3.dcache.writebacks::total           999029                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1766438                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1766438                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1766438                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1766438                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       588143                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       588143                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       588143                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       588143                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  57797435177                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  57797435177                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  57797435177                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  57797435177                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.035278                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.035278                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.035278                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.035278                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 98271.058530                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 98271.058530                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 98271.058530                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 98271.058530                       # average overall mshr miss latency
system.cpu3.dcache.replacements                999029                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11564821                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11564821                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1370261                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1370261                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 115381031500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 115381031500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12935082                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12935082                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.105934                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.105934                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 84203.689297                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 84203.689297                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1085636                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1085636                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       284625                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       284625                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  23925717500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  23925717500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.022004                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.022004                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 84060.491875                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 84060.491875                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2752065                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2752065                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       984320                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       984320                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  97629728663                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  97629728663                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3736385                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3736385                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.263442                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.263442                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 99184.948658                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 99184.948658                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       680802                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       680802                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       303518                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       303518                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  33871717677                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  33871717677                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.081233                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.081233                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 111597.064019                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 111597.064019                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          365                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          365                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          195                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          195                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5779500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5779500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.348214                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.348214                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 29638.461538                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29638.461538                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          124                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          124                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           71                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           71                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       440500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       440500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.126786                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.126786                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6204.225352                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6204.225352                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          224                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          224                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          166                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          166                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       915000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       915000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          390                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          390                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.425641                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.425641                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5512.048193                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5512.048193                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          163                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       772000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       772000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.417949                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.417949                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  4736.196319                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4736.196319                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       327000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       327000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       307000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       307000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396683                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396683                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422949                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422949                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45031911000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45031911000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819632                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819632                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.516023                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.516023                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106471.255400                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106471.255400                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422949                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422949                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44608962000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44608962000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.516023                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.516023                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105471.255400                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105471.255400                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 863408542000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.369605                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15724884                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1010865                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.555869                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        361391500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.369605                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.855300                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.855300                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         35994991                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        35994991                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 26                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1004185115.384615                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3039346534.490090                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        50500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11071382000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   850354135500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13054406500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 863408542000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    141537008                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       141537008                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    141537008                       # number of overall hits
system.cpu0.icache.overall_hits::total      141537008                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28546800                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28546800                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28546800                       # number of overall misses
system.cpu0.icache.overall_misses::total     28546800                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 371209796995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 371209796995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 371209796995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 371209796995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    170083808                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    170083808                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    170083808                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    170083808                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.167840                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.167840                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.167840                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.167840                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13003.551957                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13003.551957                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13003.551957                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13003.551957                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2610                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.153846                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26929312                       # number of writebacks
system.cpu0.icache.writebacks::total         26929312                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1617454                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1617454                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1617454                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1617454                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26929346                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26929346                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26929346                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26929346                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 329345536998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 329345536998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 329345536998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 329345536998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.158330                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.158330                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.158330                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.158330                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12229.986462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12229.986462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12229.986462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12229.986462                       # average overall mshr miss latency
system.cpu0.icache.replacements              26929312                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    141537008                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      141537008                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28546800                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28546800                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 371209796995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 371209796995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    170083808                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    170083808                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.167840                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.167840                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13003.551957                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13003.551957                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1617454                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1617454                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26929346                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26929346                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 329345536998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 329345536998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.158330                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.158330                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12229.986462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12229.986462                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 863408542000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999938                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          168466074                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26929313                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.255862                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999938                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        367096961                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       367096961                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 863408542000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    344598049                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       344598049                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    344598049                       # number of overall hits
system.cpu0.dcache.overall_hits::total      344598049                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     42492055                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      42492055                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     42492055                       # number of overall misses
system.cpu0.dcache.overall_misses::total     42492055                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 833444349716                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 833444349716                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 833444349716                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 833444349716                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    387090104                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    387090104                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    387090104                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    387090104                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.109773                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.109773                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.109773                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.109773                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 19614.121974                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19614.121974                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 19614.121974                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19614.121974                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2006502                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       115652                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            41636                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1377                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.191517                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    83.988381                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     25541274                       # number of writebacks
system.cpu0.dcache.writebacks::total         25541274                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17359156                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17359156                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17359156                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17359156                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     25132899                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     25132899                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     25132899                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     25132899                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 403713972368                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 403713972368                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 403713972368                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 403713972368                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.064928                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.064928                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.064928                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.064928                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16063.167738                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16063.167738                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16063.167738                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16063.167738                       # average overall mshr miss latency
system.cpu0.dcache.replacements              25541274                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    249020558                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      249020558                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     28311536                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     28311536                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 521571260500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 521571260500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    277332094                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    277332094                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.102085                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.102085                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18422.570238                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18422.570238                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7463774                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7463774                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     20847762                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     20847762                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 312868514000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 312868514000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.075173                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.075173                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15007.294980                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15007.294980                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     95577491                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      95577491                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     14180519                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     14180519                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 311873089216                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 311873089216                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109758010                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109758010                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.129198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.129198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 21993.065925                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 21993.065925                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9895382                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9895382                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4285137                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4285137                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  90845458368                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  90845458368                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039042                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039042                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 21200.129277                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21200.129277                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1691                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1691                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1382                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1382                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12043500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12043500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.449723                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.449723                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8714.544139                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8714.544139                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1341                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1341                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           41                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           41                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1424000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1424000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013342                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013342                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 34731.707317                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34731.707317                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2677                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2677                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          280                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          280                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2082000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2082000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2957                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2957                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.094691                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.094691                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7435.714286                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7435.714286                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          273                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          273                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1812000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1812000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.092323                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.092323                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6637.362637                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6637.362637                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        16500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        16500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       401939                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         401939                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417934                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417934                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45289157500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45289157500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819873                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819873                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.509755                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.509755                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108364.376911                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108364.376911                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417934                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417934                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44871223500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44871223500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.509755                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.509755                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107364.376911                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107364.376911                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 863408542000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.950700                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          370554856                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         25550537                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.502821                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.950700                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998459                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998459                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        801382583                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       801382583                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 863408542000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26889349                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            24381108                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               18715                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              126415                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               19175                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              125454                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               16146                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              133102                       # number of demand (read+write) hits
system.l2.demand_hits::total                 51709464                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26889349                       # number of overall hits
system.l2.overall_hits::.cpu0.data           24381108                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              18715                       # number of overall hits
system.l2.overall_hits::.cpu1.data             126415                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              19175                       # number of overall hits
system.l2.overall_hits::.cpu2.data             125454                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              16146                       # number of overall hits
system.l2.overall_hits::.cpu3.data             133102                       # number of overall hits
system.l2.overall_hits::total                51709464                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             39996                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1159458                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4445                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            865494                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              5430                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            862348                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3873                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            865567                       # number of demand (read+write) misses
system.l2.demand_misses::total                3806611                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            39996                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1159458                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4445                       # number of overall misses
system.l2.overall_misses::.cpu1.data           865494                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             5430                       # number of overall misses
system.l2.overall_misses::.cpu2.data           862348                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3873                       # number of overall misses
system.l2.overall_misses::.cpu3.data           865567                       # number of overall misses
system.l2.overall_misses::total               3806611                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3440091499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 121637659231                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    408699498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  99281737616                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    502932498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  99062689189                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    356963500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  98978573239                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     423669346270                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3440091499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 121637659231                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    408699498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  99281737616                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    502932498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  99062689189                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    356963500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  98978573239                       # number of overall miss cycles
system.l2.overall_miss_latency::total    423669346270                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26929345                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        25540566                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23160                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          991909                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           24605                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          987802                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           20019                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          998669                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             55516075                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26929345                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       25540566                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23160                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         991909                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          24605                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         987802                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          20019                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         998669                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            55516075                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001485                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.045397                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.191926                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.872554                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.220687                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.872997                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.193466                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.866721                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068568                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001485                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.045397                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.191926                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.872554                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.220687                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.872997                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.193466                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.866721                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068568                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86010.888564                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104909.068919                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91945.893813                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 114711.063989                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 92621.086188                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 114875.536546                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92167.183062                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 114351.140049                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111298.303470                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86010.888564                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104909.068919                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91945.893813                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 114711.063989                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 92621.086188                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 114875.536546                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92167.183062                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 114351.140049                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111298.303470                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             737869                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     15536                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      47.494143                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    362206                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3076827                       # number of writebacks
system.l2.writebacks::total                   3076827                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             98                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          17910                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            408                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          14232                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            415                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          13485                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            369                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          14457                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               61374                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            98                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         17910                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           408                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         14232                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           415                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         13485                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           369                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         14457                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              61374                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        39898                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1141548                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4037                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       851262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5015                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       848863                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3504                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       851110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3745237                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        39898                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1141548                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4037                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       851262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5015                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       848863                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3504                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       851110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       808947                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4554184                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3035105500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 108604499890                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    339581998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  89466010820                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    422896998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  89309975878                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    296025500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  89139112899                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 380613209483                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3035105500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 108604499890                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    339581998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  89466010820                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    422896998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  89309975878                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    296025500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  89139112899                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  82407623890                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 463020833373                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001482                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.044695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.174309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.858206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.203820                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.859345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.175034                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.852244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.067462                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001482                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.044695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.174309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.858206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.203820                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.859345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.175034                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.852244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.082034                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76071.620131                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95137.917889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84117.413426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 105098.090623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84326.420339                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 105211.295436                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84482.163242                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 104732.775903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101625.934349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76071.620131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95137.917889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84117.413426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 105098.090623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84326.420339                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 105211.295436                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84482.163242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 104732.775903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 101870.238582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101669.329428                       # average overall mshr miss latency
system.l2.replacements                        8927025                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7113492                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7113492                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7113492                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7113492                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     48212760                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         48212760                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     48212760                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     48212760                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       808947                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         808947                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  82407623890                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  82407623890                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 101870.238582                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 101870.238582                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              50                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  123                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           100                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                116                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1626500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1626500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          104                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              239                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.961538                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.125000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.122807                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.108696                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.485356                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data        16265                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 14021.551724                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          100                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           116                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2008500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        84500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       144500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       101500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2339000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.961538                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.125000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.122807                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.108696                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.485356                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20085                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        21125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20642.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20163.793103                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            48                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                110                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            141                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.261538                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.142857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.193548                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.208333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.219858                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           31                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       346000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        60500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       125500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       100500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       632500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.261538                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.142857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.193548                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.208333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.219858                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20352.941176                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20916.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20403.225806                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3878559                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            46417                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            46156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            49097                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4020229                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         814754                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         661700                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         660890                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         665537                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2802881                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  86441631690                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  76587448113                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  76370534151                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  76568780177                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  315968394131                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4693313                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       708117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       707046                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       714634                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6823110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.173599                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.934450                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.934720                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.931298                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.410792                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106095.375647                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115743.460954                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 115557.103529                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 115048.119304                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112729.864069                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        11570                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         8186                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         7939                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         8552                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            36247                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       803184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       653514                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       652951                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       656985                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2766634                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  77246627757                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  69218234211                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  69003668254                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  69135353251                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 284603883473                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.171134                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.922890                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.923492                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.919331                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.405480                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96175.506182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105916.987564                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 105679.703766                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 105231.250715                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102870.088155                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26889349                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         18715                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         19175                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         16146                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26943385                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        39996                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4445                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         5430                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3873                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            53744                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3440091499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    408699498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    502932498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    356963500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4708686995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26929345                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23160                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        24605                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        20019                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26997129                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001485                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.191926                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.220687                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.193466                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001991                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86010.888564                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91945.893813                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 92621.086188                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92167.183062                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87613.259061                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           98                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          408                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          415                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          369                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1290                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        39898                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4037                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5015                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3504                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        52454                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3035105500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    339581998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    422896998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    296025500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4093609996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001482                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.174309                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.203820                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.175034                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001943                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76071.620131                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84117.413426                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84326.420339                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84482.163242                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78041.903306                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     20502549                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        79998                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        79298                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        84005                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          20745850                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       344704                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       203794                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       201458                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       200030                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          949986                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  35196027541                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  22694289503                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  22692155038                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  22409793062                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 102992265144                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     20847253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       283792                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       280756                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       284035                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      21695836                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.016535                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.718110                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.717555                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.704244                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.043787                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102105.074328                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 111358.967894                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112639.632271                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112032.160486                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108414.508365                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         6340                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         6046                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         5546                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         5905                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        23837                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       338364                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       197748                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       195912                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       194125                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       926149                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  31357872133                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  20247776609                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  20306307624                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  20003759648                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  91915716014                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.016231                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.696806                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.697802                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.683455                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.042688                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92674.965815                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102391.814881                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 103650.147127                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 103045.767665                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99245.063174                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          123                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          116                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          123                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          137                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               499                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          220                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          230                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          227                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          251                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             928                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3369984                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2775487                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      2964477                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      3666976                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12776924                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          343                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          346                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          350                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          388                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1427                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.641399                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.664740                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.648571                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.646907                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.650315                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15318.109091                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 12067.334783                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 13059.370044                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 14609.466135                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 13768.237069                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           38                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           32                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           43                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           50                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          163                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          182                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          198                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          184                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          201                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          765                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3746975                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      4068465                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      3813971                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      4148970                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     15778381                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.530612                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.572254                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.525714                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.518041                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.536090                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20587.774725                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20547.803030                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20728.103261                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20641.641791                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20625.334641                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 863408542000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 863408542000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999886                       # Cycle average of tags in use
system.l2.tags.total_refs                   111580138                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8927687                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.498213                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.369318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.984123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.605850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.028299                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.044371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.033564                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.037254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.027751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.121235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.748121                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.537021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.046627                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.134466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000524                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.016207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.017519                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.230439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 895680831                       # Number of tag accesses
system.l2.tags.data_accesses                895680831                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 863408542000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2553408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      73076224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        258368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      54496192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        320960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      54340992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        224256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      54487744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     51045824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          290803968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2553408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       258368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       320960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       224256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3356992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    196916928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       196916928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          39897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1141816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         851503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         849078                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         851371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       797591                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4543812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3076827                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3076827                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2957358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         84636902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           299242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         63117504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           371736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         62937751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           259733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         63107719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     59121287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             336809232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2957358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       299242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       371736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       259733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3888069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      228069238                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            228069238                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      228069238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2957358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        84636902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          299242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        63117504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          371736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        62937751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          259733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        63107719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     59121287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            564878470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2990209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     39897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1043550.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    847316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    844385.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    845475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    796162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002716896250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184843                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184843                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9167957                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2817193                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4543812                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3076827                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4543812                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3076827                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 114471                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 86618                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            232339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            233755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            272449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            467472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            275307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            277567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            296085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            296744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            311085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            256922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           258165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           279643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           273781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           236226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           223678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           238123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            165487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            166989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            177608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            189086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            186789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            188118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            218904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            226129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            194224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            190424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           185402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           209916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           192828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           171361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168341                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 198815968053                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                22146705000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            281866111803                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44886.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63636.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1898047                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1601916                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 42.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4543812                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3076827                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1017441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1171132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  942192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  547878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  193755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   73988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   51842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   43215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   38779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   39845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  50652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  68455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  51060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  34676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  31298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  27369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  22534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  15020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  57159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 114458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 169949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 197326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 205017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 206278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 209755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 212606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 215683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 206132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 201943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 198924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 192022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 189364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 196881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     12                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3919545                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    121.148413                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.873129                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   161.749106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2917800     74.44%     74.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       616067     15.72%     90.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       167745      4.28%     94.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        77091      1.97%     96.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        30120      0.77%     97.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16295      0.42%     97.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12226      0.31%     97.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9684      0.25%     98.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        72517      1.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3919545                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184843                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.962265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.692145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.580205                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       184842    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184843                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184843                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.176869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.163946                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.684471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           171465     92.76%     92.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              738      0.40%     93.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8283      4.48%     97.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2923      1.58%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              919      0.50%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              313      0.17%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              110      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               47      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               25      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184843                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              283477824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7326144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191371584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               290803968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            196916928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       328.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       221.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    336.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    228.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  863408433000                       # Total gap between requests
system.mem_ctrls.avgGap                     113298.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2553408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     66787200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       258368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     54228224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       320960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     54040640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       224256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     54110400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     50954368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191371584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2957357.815901710186                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 77352952.572479888797                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 299241.885424849112                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 62807143.272390745580                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 371735.956256036239                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 62589883.434347584844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 259733.358070020127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 62670679.484660461545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 59015362.393762379885                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 221646618.826247394085                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        39897                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1141816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4037                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       851503                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5015                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       849078                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       851371                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       797591                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3076827                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1374419517                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  61903575768                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    169318519                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  53779288244                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    211124518                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  53726692034                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    148144518                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  53481964456                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  57071584229                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 20853301245867                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34449.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54215.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41941.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     63158.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42098.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     63276.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42278.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     62818.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     71554.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6777534.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    47.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14056268100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7471057110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14834228220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7678990620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     68156200320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     144789440910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     209620930080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       466607115360                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        540.424484                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 543424389656                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  28830880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 291153272344                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          13929383160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7403616165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16791266520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7929754200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     68156200320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     212745017610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     152395181280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       479350419255                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.183781                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 393951201506                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  28830880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 440626460494                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                263                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          132                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5664957333.333333                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   32668785241.140171                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          128     96.97%     96.97% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     98.48% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 265770001000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            132                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   115634174000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 747774368000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 863408542000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13128021                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13128021                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13128021                       # number of overall hits
system.cpu1.icache.overall_hits::total       13128021                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        29440                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         29440                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        29440                       # number of overall misses
system.cpu1.icache.overall_misses::total        29440                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    887118000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    887118000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    887118000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    887118000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13157461                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13157461                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13157461                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13157461                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002238                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002238                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002238                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002238                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 30133.084239                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 30133.084239                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 30133.084239                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 30133.084239                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          225                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    56.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23128                       # number of writebacks
system.cpu1.icache.writebacks::total            23128                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6280                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6280                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6280                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6280                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23160                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23160                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23160                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23160                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    657724500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    657724500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    657724500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    657724500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001760                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001760                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001760                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001760                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 28399.158031                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 28399.158031                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 28399.158031                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 28399.158031                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23128                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13128021                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13128021                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        29440                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        29440                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    887118000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    887118000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13157461                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13157461                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002238                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002238                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 30133.084239                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 30133.084239                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6280                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6280                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23160                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23160                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    657724500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    657724500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001760                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001760                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 28399.158031                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 28399.158031                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 863408542000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.987020                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13115099                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23128                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           567.065851                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        347154000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.987020                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999594                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999594                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26338082                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26338082                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 863408542000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13876631                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13876631                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13876631                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13876631                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2307398                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2307398                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2307398                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2307398                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 211013905727                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 211013905727                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 211013905727                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 211013905727                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16184029                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16184029                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16184029                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16184029                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.142573                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.142573                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.142573                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.142573                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 91451.022202                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91451.022202                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 91451.022202                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91451.022202                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1663239                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       154654                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            29077                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1881                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.201190                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    82.219032                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       991861                       # number of writebacks
system.cpu1.dcache.writebacks::total           991861                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1722442                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1722442                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1722442                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1722442                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       584956                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       584956                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       584956                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       584956                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  57998715127                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  57998715127                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  57998715127                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  57998715127                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.036144                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.036144                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036144                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036144                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99150.560259                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99150.560259                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99150.560259                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99150.560259                       # average overall mshr miss latency
system.cpu1.dcache.replacements                991861                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11194499                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11194499                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1324693                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1324693                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 112625983000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 112625983000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12519192                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12519192                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.105813                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.105813                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 85020.440963                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85020.440963                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1040359                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1040359                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       284334                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       284334                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  24189860500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  24189860500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022712                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022712                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85075.511546                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85075.511546                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2682132                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2682132                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       982705                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       982705                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  98387922727                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  98387922727                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664837                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664837                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.268144                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.268144                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 100119.489294                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 100119.489294                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       682083                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       682083                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       300622                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       300622                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33808854627                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33808854627                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.082029                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.082029                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 112463.008785                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 112463.008785                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          337                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          337                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          206                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          206                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5704000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5704000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.379374                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.379374                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27689.320388                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27689.320388                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           81                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           81                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       525500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       525500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.149171                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.149171                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6487.654321                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6487.654321                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          207                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          207                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          152                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          152                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       816500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       816500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          359                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          359                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.423398                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.423398                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5371.710526                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5371.710526                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          149                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          149                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       684500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       684500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.415042                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.415042                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4593.959732                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4593.959732                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       248000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       248000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       231000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       231000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401463                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401463                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       418196                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       418196                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  45083296000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  45083296000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819659                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819659                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.510207                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.510207                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107804.225770                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107804.225770                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       418196                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       418196                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44665100000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44665100000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.510207                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.510207                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106804.225770                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106804.225770                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 863408542000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.303392                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15281344                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1002959                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.236260                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        347165500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.303392                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.915731                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.915731                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35012169                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35012169                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 863408542000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          48695373                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10190319                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     48403578                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5850198                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1346922                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1170                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           687                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1857                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           59                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6864458                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6864458                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26997130                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     21698244                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1427                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1427                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     80788002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     76633497                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2987558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        73783                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2976332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        60025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3009481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             166598126                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3446953984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3269237568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2962432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126961216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3147392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    126446016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2560384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    127852224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7106121216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10319240                       # Total snoops (count)
system.tol2bus.snoopTraffic                 199721152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         65840638                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.079052                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.313197                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               61128755     92.84%     92.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4475287      6.80%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  54428      0.08%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 116971      0.18%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  56196      0.09%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   9001      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           65840638                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       111065322917                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1501194958                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          37140940                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1517711315                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          30228978                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       38328078376                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       40431033297                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1506176725                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          34960956                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1447633531000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 124481                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740280                       # Number of bytes of host memory used
host_op_rate                                   124753                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12085.81                       # Real time elapsed on the host
host_tick_rate                               48339730                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1504452929                       # Number of instructions simulated
sim_ops                                    1507739118                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.584225                       # Number of seconds simulated
sim_ticks                                584224989000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.926096                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               73005673                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            73059667                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3516711                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        107810545                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              7649                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          13011                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            5362                       # Number of indirect misses.
system.cpu0.branchPred.lookups              108482561                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2143                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1032                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3514067                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  46229378                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9009575                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4395                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      158825193                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           191925339                       # Number of instructions committed
system.cpu0.commit.committedOps             191926110                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1135524089                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.169020                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.993950                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1087198394     95.74%     95.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12409244      1.09%     96.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     13119319      1.16%     97.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2142262      0.19%     98.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1502725      0.13%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       749411      0.07%     98.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       735226      0.06%     98.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      8657933      0.76%     99.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9009575      0.79%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1135524089                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               14008                       # Number of function calls committed.
system.cpu0.commit.int_insts                191315718                       # Number of committed integer instructions.
system.cpu0.commit.loads                     57180433                       # Number of loads committed
system.cpu0.commit.membars                       1205                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1256      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       134005749     69.82%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1123      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             300      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     69.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       57181409     29.79%     99.62% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        735958      0.38%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        191926110                       # Class of committed instruction
system.cpu0.commit.refs                      57917461                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  191925339                       # Number of Instructions Simulated
system.cpu0.committedOps                    191926110                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.044123                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.044123                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            980420024                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2737                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            62720266                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             370815620                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                38821236                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                117607893                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3514989                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 8376                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             17782946                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  108482561                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 70760246                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1081833068                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               678657                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          108                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     434535688                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                7035266                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.093518                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          72796270                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          73013322                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.374593                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1158147088                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.375201                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.767842                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               870753465     75.19%     75.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               178627884     15.42%     90.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                87428452      7.55%     98.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6353325      0.55%     98.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13956625      1.21%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    4349      0.00%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1019213      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     612      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3163      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1158147088                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     214                       # number of floating regfile writes
system.cpu0.idleCycles                        1873260                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3609105                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                59803059                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.365356                       # Inst execution rate
system.cpu0.iew.exec_refs                   236374276                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    754723                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              276984741                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            100076924                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3419                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1327702                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1147449                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          349507507                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            235619553                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2361143                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            423820488                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2346622                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            472647005                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3514989                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            477028352                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     16647332                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          106264                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          901                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          192                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           72                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     42896491                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       410421                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           192                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1643106                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1965999                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                240013878                       # num instructions consuming a value
system.cpu0.iew.wb_count                    260389080                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.702857                       # average fanout of values written-back
system.cpu0.iew.wb_producers                168695368                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.224469                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     261360738                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               515991255                       # number of integer regfile reads
system.cpu0.int_regfile_writes              200812626                       # number of integer regfile writes
system.cpu0.ipc                              0.165450                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.165450                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             2005      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            188546044     44.24%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1383      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  323      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     44.24% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           236799978     55.56%     99.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             831576      0.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             58      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             426181630                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    321                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                642                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          320                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               327                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   30266907                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.071019                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1188135      3.93%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      3.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              29076793     96.07%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1979      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             456446211                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2045693499                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    260388760                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        507088762                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 349502777                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                426181630                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4730                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      157581400                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          4916885                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           335                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    127415263                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1158147088                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.367986                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.065314                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          979006480     84.53%     84.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           79545701      6.87%     91.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           33844675      2.92%     94.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           15913083      1.37%     95.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           28090267      2.43%     98.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           15162370      1.31%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3886855      0.34%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1867974      0.16%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             829683      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1158147088                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.367392                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2140681                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          430384                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           100076924                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1147449                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1073                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      1160020348                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8429630                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              798607705                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            144968174                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              29889168                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                47014207                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             168860161                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1282066                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            496004671                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             359965419                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          269611441                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                123348598                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                804181                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3514989                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            185548890                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               124643275                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       496004359                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        112699                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2385                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                104376508                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2361                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1477256431                       # The number of ROB reads
system.cpu0.rob.rob_writes                  724148863                       # The number of ROB writes
system.cpu0.timesIdled                          19608                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  749                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.946264                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               56926977                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            56957584                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2909558                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         81702594                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              4148                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           7344                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3196                       # Number of indirect misses.
system.cpu1.branchPred.lookups               82442180                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          414                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           864                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2908504                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  34035439                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6887347                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4201                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      121775793                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           141403626                       # Number of instructions committed
system.cpu1.commit.committedOps             141404930                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    873289771                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.161922                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.973825                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    837651640     95.92%     95.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9137221      1.05%     96.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9732688      1.11%     98.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1535987      0.18%     98.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1264922      0.14%     98.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       519751      0.06%     98.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       484352      0.06%     98.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      6075863      0.70%     99.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6887347      0.79%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    873289771                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                5911                       # Number of function calls committed.
system.cpu1.commit.int_insts                140795202                       # Number of committed integer instructions.
system.cpu1.commit.loads                     41904142                       # Number of loads committed
system.cpu1.commit.membars                       1858                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1858      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        98867109     69.92%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            112      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             224      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       41905006     29.63%     99.55% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        630621      0.45%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        141404930                       # Class of committed instruction
system.cpu1.commit.refs                      42535627                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  141403626                       # Number of Instructions Simulated
system.cpu1.committedOps                    141404930                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.302456                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.302456                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            753127006                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1071                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            48263879                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             280066815                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                30141824                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 91738785                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2909184                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2719                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             13004029                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   82442180                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 54200239                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    832482099                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               622692                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     330822450                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                5820476                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.092508                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          55528491                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          56931125                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.371214                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         890920828                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.371331                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.762621                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               671533500     75.38%     75.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               136492146     15.32%     90.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                66294157      7.44%     98.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6764643      0.76%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 8781774      0.99%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    4105      0.00%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1049860      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      50      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     593      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           890920828                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         269336                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2992219                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                44819397                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.349333                       # Inst execution rate
system.cpu1.iew.exec_refs                   170610060                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    653958                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              211627514                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             75096932                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              2791                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1292943                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1029033                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          262004777                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            169956102                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2061217                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            311322379                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1731575                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            365595482                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2909184                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            368740511                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     11933289                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           63756                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          762                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          185                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     33192790                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       397548                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           185                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1237221                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1754998                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                180388883                       # num instructions consuming a value
system.cpu1.iew.wb_count                    194828825                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.700730                       # average fanout of values written-back
system.cpu1.iew.wb_producers                126403847                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.218616                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     195633444                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               380496087                       # number of integer regfile reads
system.cpu1.int_regfile_writes              150164420                       # number of integer regfile writes
system.cpu1.ipc                              0.158668                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.158668                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2344      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            141613670     45.19%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 415      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  224      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     45.19% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           171061682     54.59%     99.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             705261      0.23%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             313383596                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   21545432                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.068751                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 961296      4.46%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      4.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              20584103     95.54%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   33      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             334926684                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1543133475                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    194828825                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        382604806                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 261999951                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                313383596                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               4826                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      120599847                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3900023                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           625                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     95845990                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    890920828                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.351752                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.045151                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          758831213     85.17%     85.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           58974664      6.62%     91.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           25042497      2.81%     94.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           11835756      1.33%     95.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           20403061      2.29%     98.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10626808      1.19%     99.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            3081881      0.35%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1420484      0.16%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             704464      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      890920828                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.351646                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2015241                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          444399                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            75096932                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1029033                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    486                       # number of misc regfile reads
system.cpu1.numCycles                       891190164                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   277143206                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              613037396                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            106741008                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              22199381                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36464858                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             130791140                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               974706                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            373309658                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             270826200                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          202834443                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 95472500                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                725249                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2909184                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            142975955                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                96093435                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       373309658                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         60935                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              2039                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 75428041                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1995                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1129580859                       # The number of ROB reads
system.cpu1.rob.rob_writes                  544011121                       # The number of ROB writes
system.cpu1.timesIdled                           4075                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.955856                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               39645634                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            39663143                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2366434                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         56999996                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              4022                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           7598                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3576                       # Number of indirect misses.
system.cpu2.branchPred.lookups               57770081                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          429                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           815                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2365163                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  22652568                       # Number of branches committed
system.cpu2.commit.bw_lim_events              4903389                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls           4074                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       87374285                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            94506961                       # Number of instructions committed
system.cpu2.commit.committedOps              94508227                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    597178468                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.158258                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.962551                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    572985832     95.95%     95.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      6623755      1.11%     97.06% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6408465      1.07%     98.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1108336      0.19%     98.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       839109      0.14%     98.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       352533      0.06%     98.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       303022      0.05%     98.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      3654027      0.61%     99.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      4903389      0.82%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    597178468                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                5844                       # Number of function calls committed.
system.cpu2.commit.int_insts                 93898560                       # Number of committed integer instructions.
system.cpu2.commit.loads                     27490571                       # Number of loads committed
system.cpu2.commit.membars                       1814                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass         1814      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        66412136     70.27%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            112      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             224      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       27491386     29.09%     99.36% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        602555      0.64%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         94508227                       # Class of committed instruction
system.cpu2.commit.refs                      28093941                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   94506961                       # Number of Instructions Simulated
system.cpu2.committedOps                     94508227                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.459521                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.459521                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            509329418                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 1299                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            32866208                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             195558256                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                22379371                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 67659096                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2365902                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 3441                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              8461932                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   57770081                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 38282876                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    568506971                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               571907                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     234688313                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                4734346                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.094632                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          39321575                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          39649656                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.384439                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         610195719                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.384618                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.780906                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               455425823     74.64%     74.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                96228227     15.77%     90.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                46363418      7.60%     98.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5200003      0.85%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 5863669      0.96%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    6298      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1107673      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      44      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     564      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           610195719                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         273961                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2440966                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                30273246                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.331902                       # Inst execution rate
system.cpu2.iew.exec_refs                   106741977                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    629586                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              153130649                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             51499565                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts              2690                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1234347                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              979890                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          180916421                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            106112391                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1785196                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            202615867                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1209686                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            237894095                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2365902                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            240027636                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      7444856                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           45614                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          675                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          275                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     24008994                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       376520                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           275                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       966098                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1474868                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                122372093                       # num instructions consuming a value
system.cpu2.iew.wb_count                    131838103                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.693917                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 84916120                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.215962                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     132447068                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               249181275                       # number of integer regfile reads
system.cpu2.int_regfile_writes              101548443                       # number of integer regfile writes
system.cpu2.ipc                              0.154810                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.154810                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass             2286      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             96591769     47.26%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 518      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  224      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     47.26% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           107132063     52.41%     99.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             674203      0.33%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             204401063                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   12876436                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.062996                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 627681      4.87%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      4.87% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              12248726     95.13%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   29      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             217275213                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1034657295                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    131838103                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        267324876                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 180911782                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                204401063                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               4639                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       86408194                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          2783014                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           565                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     69464983                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    610195719                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.334976                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.014657                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          522229678     85.58%     85.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           40369281      6.62%     92.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           16753209      2.75%     94.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            8024142      1.32%     96.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           12975054      2.13%     98.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            6394772      1.05%     99.43% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2053710      0.34%     99.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             910382      0.15%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             485491      0.08%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      610195719                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.334826                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          1479511                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          439433                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            51499565                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             979890                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    472                       # number of misc regfile reads
system.cpu2.numCycles                       610469680                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   557863747                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              418233207                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             71255213                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              14378149                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                26863257                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              84711181                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               806366                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            258895566                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             188186077                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          141291377                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 69481643                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                649105                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2365902                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             93194260                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                70036164                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       258895566                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         57450                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              2072                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 47779101                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          2036                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   774155186                       # The number of ROB reads
system.cpu2.rob.rob_writes                  376799602                       # The number of ROB writes
system.cpu2.timesIdled                           3769                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.912048                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               25264288                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            25286528                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1866228                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         36263936                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              4101                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          10309                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6208                       # Number of indirect misses.
system.cpu3.branchPred.lookups               37045379                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          471                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           790                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1864833                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13911571                       # Number of branches committed
system.cpu3.commit.bw_lim_events              3222038                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls           4006                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       58387771                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58102470                       # Number of instructions committed
system.cpu3.commit.committedOps              58103691                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    355634641                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.163380                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.973426                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    340270997     95.68%     95.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      4615240      1.30%     96.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3913861      1.10%     98.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       790934      0.22%     98.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       549289      0.15%     98.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       218520      0.06%     98.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       154467      0.04%     98.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1899295      0.53%     99.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      3222038      0.91%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    355634641                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                5893                       # Number of function calls committed.
system.cpu3.commit.int_insts                 57494279                       # Number of committed integer instructions.
system.cpu3.commit.loads                     16279023                       # Number of loads committed
system.cpu3.commit.membars                       1749                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass         1749      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        41242297     70.98%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            112      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             224      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.98% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       16279813     28.02%     99.00% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        579496      1.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         58103691                       # Class of committed instruction
system.cpu3.commit.refs                      16859309                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58102470                       # Number of Instructions Simulated
system.cpu3.committedOps                     58103691                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.281400                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.281400                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            294702327                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 1438                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            20640521                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             126620820                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                16015579                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 47149332                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1865589                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 3894                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              4943314                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   37045379                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 24920497                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    337105008                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               513645                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     152943527                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                3733968                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.101504                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          25704149                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          25268389                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.419064                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         364676141                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.419406                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.822222                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               265452412     72.79%     72.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                60951492     16.71%     89.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                29350785      8.05%     97.55% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4503282      1.23%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 3357654      0.92%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   10642      0.00%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1049186      0.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     100      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     588      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           364676141                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         288705                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1979835                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                19132347                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.330406                       # Inst execution rate
system.cpu3.iew.exec_refs                    59286738                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    606690                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               95490745                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             32366277                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts              2631                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1224896                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              951853                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          115853222                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             58680048                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1580262                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            120586440                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                713474                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            128068975                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1865589                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            129297758                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      3886914                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           32027                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          497                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          269                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     16087254                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       371567                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           269                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       827028                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1152807                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 74858992                       # num instructions consuming a value
system.cpu3.iew.wb_count                     83113077                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.703540                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 52666304                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.227729                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      83590140                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               149520962                       # number of integer regfile reads
system.cpu3.int_regfile_writes               63855509                       # number of integer regfile writes
system.cpu3.ipc                              0.159200                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.159200                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass             2232      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             61913371     50.68%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 698      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  224      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     50.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            59601886     48.79%     99.47% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             648291      0.53%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             122166702                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    6680842                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.054686                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 355594      5.32%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%      5.32% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               6325218     94.68%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   30      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             128845312                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         617348408                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     83113077                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        173603017                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 115848710                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                122166702                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               4512                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       57749531                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          1658021                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           506                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     45771337                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    364676141                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.335001                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.995734                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          309776386     84.95%     84.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26301417      7.21%     92.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           11108455      3.05%     95.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            4826369      1.32%     96.53% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7263321      1.99%     98.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            3401366      0.93%     99.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1187281      0.33%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             506900      0.14%     99.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             304646      0.08%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      364676141                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.334736                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1700977                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          434646                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            32366277                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             951853                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    483                       # number of misc regfile reads
system.cpu3.numCycles                       364964846                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   803368185                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              243284154                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             43614842                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7991939                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                18920527                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              47110848                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               673270                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            166494036                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             121555391                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           91456667                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 47795662                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                778236                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1865589                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             52741881                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                47841825                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       166494036                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         68328                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              2054                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 26415765                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          2019                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   468901335                       # The number of ROB reads
system.cpu3.rob.rob_writes                  242042622                       # The number of ROB writes
system.cpu3.timesIdled                           3703                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         24908203                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               635579                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            27128556                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             625017                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             151785076                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     66841334                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     131382721                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3989242                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2163304                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     49464458                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     40056240                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     99793092                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       42219544                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 584224989000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           66758078                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       795664                       # Transaction distribution
system.membus.trans_dist::CleanEvict         63755095                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            21715                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1545                       # Transaction distribution
system.membus.trans_dist::ReadExReq             50623                       # Transaction distribution
system.membus.trans_dist::ReadExResp            50416                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      66758079                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    198191215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              198191215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4326666112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4326666112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             7880                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          66831962                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                66831962    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            66831962                       # Request fanout histogram
system.membus.respLayer1.occupancy       343983469157                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             58.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        155589271438                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              26.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                612                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          307                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    908763198.697068                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   2137917563.077738                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          307    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   7339295500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            307                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   305234687000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 278990302000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 584224989000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     38278341                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        38278341                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     38278341                       # number of overall hits
system.cpu2.icache.overall_hits::total       38278341                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4535                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4535                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4535                       # number of overall misses
system.cpu2.icache.overall_misses::total         4535                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    263139000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    263139000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    263139000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    263139000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     38282876                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     38282876                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     38282876                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     38282876                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000118                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000118                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000118                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000118                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 58024.035281                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 58024.035281                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 58024.035281                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 58024.035281                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           94                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    18.800000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         4079                       # number of writebacks
system.cpu2.icache.writebacks::total             4079                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          456                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          456                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          456                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          456                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         4079                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         4079                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         4079                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         4079                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    237440500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    237440500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    237440500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    237440500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000107                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000107                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000107                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000107                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 58210.468252                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 58210.468252                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 58210.468252                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 58210.468252                       # average overall mshr miss latency
system.cpu2.icache.replacements                  4079                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     38278341                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       38278341                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4535                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4535                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    263139000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    263139000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     38282876                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     38282876                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000118                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000118                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 58024.035281                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 58024.035281                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          456                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          456                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         4079                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         4079                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    237440500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    237440500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 58210.468252                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 58210.468252                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 584224989000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           38358103                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             4111                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          9330.601557                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         76569831                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        76569831                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 584224989000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     26191115                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        26191115                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     26191115                       # number of overall hits
system.cpu2.dcache.overall_hits::total       26191115                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     13601252                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      13601252                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     13601252                       # number of overall misses
system.cpu2.dcache.overall_misses::total     13601252                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1347499977940                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1347499977940                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1347499977940                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1347499977940                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     39792367                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     39792367                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     39792367                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     39792367                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.341806                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.341806                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.341806                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.341806                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 99071.760301                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 99071.760301                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 99071.760301                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 99071.760301                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    453595732                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         8978                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          7582940                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            168                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    59.817924                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    53.440476                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      9216776                       # number of writebacks
system.cpu2.dcache.writebacks::total          9216776                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4371297                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4371297                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4371297                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4371297                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      9229955                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      9229955                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      9229955                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      9229955                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 1064404745948                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1064404745948                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 1064404745948                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1064404745948                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.231953                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.231953                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.231953                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.231953                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 115320.686390                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 115320.686390                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 115320.686390                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 115320.686390                       # average overall mshr miss latency
system.cpu2.dcache.replacements               9216751                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     25770825                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       25770825                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     13419960                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     13419960                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1331603543500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1331603543500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     39190785                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     39190785                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.342426                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.342426                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 99225.597058                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 99225.597058                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4210572                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4210572                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      9209388                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      9209388                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 1062828681000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1062828681000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.234989                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.234989                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 115407.091220                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 115407.091220                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       420290                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        420290                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       181292                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       181292                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  15896434440                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  15896434440                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       601582                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       601582                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.301359                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.301359                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 87684.147342                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 87684.147342                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       160725                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       160725                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        20567                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        20567                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1576064948                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1576064948                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.034188                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.034188                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 76630.765206                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 76630.765206                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          922                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          922                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          366                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          366                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     13327000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     13327000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         1288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.284161                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.284161                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 36412.568306                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 36412.568306                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          174                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          174                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          192                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          192                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1378000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1378000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.149068                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.149068                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  7177.083333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7177.083333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          492                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          492                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          448                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          448                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      2735500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2735500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          940                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          940                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.476596                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.476596                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6106.026786                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6106.026786                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          444                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          444                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      2355500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      2355500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.472340                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.472340                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5305.180180                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5305.180180                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1064500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1064500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1000500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1000500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          263                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            263                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          552                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          552                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data      2721500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total      2721500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          815                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          815                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.677301                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.677301                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  4930.253623                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  4930.253623                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          552                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          552                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      2169500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      2169500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.677301                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.677301                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  3930.253623                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  3930.253623                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 584224989000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.431134                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           35428198                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          9224527                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             3.840652                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.431134                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.919723                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.919723                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         88815319                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        88815319                       # Number of data accesses
system.cpu3.numPwrStateTransitions                568                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          285                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    1409623543.859649                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   3191778292.371341                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          285    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        33000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  10582467500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            285                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   182482279000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 401742710000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 584224989000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     24915935                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        24915935                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     24915935                       # number of overall hits
system.cpu3.icache.overall_hits::total       24915935                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         4562                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4562                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         4562                       # number of overall misses
system.cpu3.icache.overall_misses::total         4562                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    280308000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    280308000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    280308000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    280308000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     24920497                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     24920497                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     24920497                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     24920497                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000183                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000183                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000183                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000183                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 61444.103463                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61444.103463                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 61444.103463                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61444.103463                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          159                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    22.714286                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         4073                       # number of writebacks
system.cpu3.icache.writebacks::total             4073                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          489                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          489                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          489                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          489                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         4073                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         4073                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         4073                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         4073                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    252000000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    252000000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    252000000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    252000000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000163                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000163                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000163                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000163                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 61870.856862                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 61870.856862                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 61870.856862                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 61870.856862                       # average overall mshr miss latency
system.cpu3.icache.replacements                  4073                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     24915935                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       24915935                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         4562                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4562                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    280308000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    280308000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     24920497                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     24920497                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000183                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000183                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 61444.103463                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61444.103463                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          489                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          489                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         4073                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         4073                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    252000000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    252000000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000163                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000163                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 61870.856862                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 61870.856862                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 584224989000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           24986985                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4105                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          6086.963459                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         49845067                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        49845067                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 584224989000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     16471655                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16471655                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     16471655                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16471655                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      7985335                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       7985335                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      7985335                       # number of overall misses
system.cpu3.dcache.overall_misses::total      7985335                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 804488614077                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 804488614077                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 804488614077                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 804488614077                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     24456990                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     24456990                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     24456990                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     24456990                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.326505                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.326505                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.326505                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.326505                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 100745.756324                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 100745.756324                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 100745.756324                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 100745.756324                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    248498509                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        37479                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          3970101                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            481                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    62.592490                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    77.918919                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      5101862                       # number of writebacks
system.cpu3.dcache.writebacks::total          5101862                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2871828                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2871828                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2871828                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2871828                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      5113507                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      5113507                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      5113507                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      5113507                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 605190924580                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 605190924580                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 605190924580                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 605190924580                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.209082                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.209082                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.209082                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.209082                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 118351.441502                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 118351.441502                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 118351.441502                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 118351.441502                       # average overall mshr miss latency
system.cpu3.dcache.replacements               5101834                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     16089445                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       16089445                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      7789033                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      7789033                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 785719126500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 785719126500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     23878478                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     23878478                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.326195                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.326195                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 100875.054259                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 100875.054259                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2695304                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2695304                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      5093729                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      5093729                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 603375751500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 603375751500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.213319                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.213319                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 118454.623617                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 118454.623617                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       382210                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        382210                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       196302                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       196302                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  18769487577                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  18769487577                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       578512                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       578512                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.339322                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.339322                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 95615.366002                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 95615.366002                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       176524                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       176524                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        19778                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        19778                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1815173080                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1815173080                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.034188                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.034188                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 91777.382951                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 91777.382951                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          901                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          901                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          377                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          377                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     18552500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     18552500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         1278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.294992                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.294992                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 49210.875332                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 49210.875332                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          194                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          194                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          183                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          183                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2498500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2498500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.143192                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.143192                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 13653.005464                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13653.005464                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          563                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          563                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          405                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          405                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      3026000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      3026000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          968                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          968                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.418388                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.418388                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7471.604938                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7471.604938                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          404                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          404                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      2671000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      2671000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.417355                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.417355                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6611.386139                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6611.386139                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       797000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       797000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       748000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       748000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          327                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            327                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          463                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          463                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data      2140500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total      2140500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          790                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          790                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.586076                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.586076                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  4623.110151                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  4623.110151                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          463                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          463                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data      1677500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total      1677500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.586076                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.586076                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  3623.110151                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  3623.110151                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 584224989000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.028963                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           21590897                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          5108673                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             4.226322                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.028963                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.875905                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.875905                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         54028697                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        54028697                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 56                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           28                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    150529607.142857                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   132634680.687381                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           28    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        30000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    273983000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             28                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   580010160000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4214829000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 584224989000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     70740087                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        70740087                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     70740087                       # number of overall hits
system.cpu0.icache.overall_hits::total       70740087                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        20159                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         20159                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        20159                       # number of overall misses
system.cpu0.icache.overall_misses::total        20159                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1481109999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1481109999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1481109999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1481109999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     70760246                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     70760246                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     70760246                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     70760246                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000285                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000285                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000285                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000285                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 73471.402302                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 73471.402302                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 73471.402302                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 73471.402302                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1862                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           49                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        18306                       # number of writebacks
system.cpu0.icache.writebacks::total            18306                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1852                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1852                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1852                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1852                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        18307                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        18307                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        18307                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        18307                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1355384999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1355384999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1355384999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1355384999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000259                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000259                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000259                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000259                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 74036.434096                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 74036.434096                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 74036.434096                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 74036.434096                       # average overall mshr miss latency
system.cpu0.icache.replacements                 18306                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     70740087                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       70740087                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        20159                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        20159                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1481109999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1481109999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     70760246                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     70760246                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000285                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000285                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 73471.402302                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 73471.402302                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1852                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1852                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        18307                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        18307                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1355384999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1355384999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000259                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000259                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 74036.434096                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 74036.434096                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 584224989000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           70758672                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            18338                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3858.581743                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        141538798                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       141538798                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 584224989000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     51675410                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        51675410                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     51675410                       # number of overall hits
system.cpu0.dcache.overall_hits::total       51675410                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28122465                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28122465                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28122465                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28122465                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2554732384924                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2554732384924                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2554732384924                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2554732384924                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     79797875                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     79797875                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     79797875                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     79797875                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.352421                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.352421                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.352421                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.352421                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 90843.117235                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 90843.117235                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 90843.117235                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 90843.117235                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    895038895                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         7055                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         16945766                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            142                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.817848                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    49.683099                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19949064                       # number of writebacks
system.cpu0.dcache.writebacks::total         19949064                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8160133                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8160133                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8160133                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8160133                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19962332                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19962332                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19962332                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19962332                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 2074800402432                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 2074800402432                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 2074800402432                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 2074800402432                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.250161                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.250161                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.250161                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.250161                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 103935.772756                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 103935.772756                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 103935.772756                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 103935.772756                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19949027                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     51156430                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       51156430                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     27906807                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     27906807                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2535096892000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2535096892000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     79063237                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     79063237                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.352968                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.352968                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 90841.524507                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 90841.524507                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7973659                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7973659                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19933148                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19933148                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2072528128000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2072528128000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.252117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.252117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 103973.949724                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 103973.949724                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       518980                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        518980                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       215658                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       215658                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  19635492924                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  19635492924                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       734638                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       734638                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.293557                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.293557                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 91049.221100                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 91049.221100                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       186474                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       186474                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        29184                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        29184                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2272274432                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2272274432                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039726                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039726                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 77860.280702                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 77860.280702                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1031                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1031                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          588                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          588                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     12671500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     12671500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1619                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1619                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.363187                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.363187                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 21550.170068                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 21550.170068                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          560                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          560                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       214000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       214000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.017295                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.017295                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  7642.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7642.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          658                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          658                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          684                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          684                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6301500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6301500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1342                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1342                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.509687                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.509687                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9212.719298                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9212.719298                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          681                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          681                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5621500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5621500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.507452                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.507452                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8254.772394                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8254.772394                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          850                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            850                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          182                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          182                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       815000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       815000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1032                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1032                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.176357                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.176357                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4478.021978                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4478.021978                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          182                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          182                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       633000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       633000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.176357                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.176357                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3478.021978                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3478.021978                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 584224989000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.982868                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           71646020                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19954042                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.590552                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.982868                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999465                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999465                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        179557746                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       179557746                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 584224989000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2640                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1446406                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2018                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              965286                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1797                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              636762                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1717                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              371342                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3427968                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2640                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1446406                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2018                       # number of overall hits
system.l2.overall_hits::.cpu1.data             965286                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1797                       # number of overall hits
system.l2.overall_hits::.cpu2.data             636762                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1717                       # number of overall hits
system.l2.overall_hits::.cpu3.data             371342                       # number of overall hits
system.l2.overall_hits::total                 3427968                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             15667                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          18498947                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2346                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13427214                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2282                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           8576886                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2356                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           4727683                       # number of demand (read+write) misses
system.l2.demand_misses::total               45253381                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            15667                       # number of overall misses
system.l2.overall_misses::.cpu0.data         18498947                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2346                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13427214                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2282                       # number of overall misses
system.l2.overall_misses::.cpu2.data          8576886                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2356                       # number of overall misses
system.l2.overall_misses::.cpu3.data          4727683                       # number of overall misses
system.l2.overall_misses::total              45253381                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1296561981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 2013358356550                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    205599499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1541723178030                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    209349996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 1033466024185                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    223967440                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 586192220841                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     5176675258522                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1296561981                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 2013358356550                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    205599499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1541723178030                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    209349996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 1033466024185                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    223967440                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 586192220841                       # number of overall miss cycles
system.l2.overall_miss_latency::total    5176675258522                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           18307                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19945353                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4364                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14392500                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            4079                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         9213648                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            4073                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         5099025                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             48681349                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          18307                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19945353                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4364                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14392500                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           4079                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        9213648                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           4073                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        5099025                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            48681349                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.855793                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.927482                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.537580                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.932931                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.559451                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.930889                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.578443                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.927174                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.929584                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.855793                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.927482                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.537580                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.932931                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.559451                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.930889                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.578443                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.927174                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.929584                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82757.514585                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108836.376284                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87638.320119                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 114820.779503                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91739.700263                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 120494.317423                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 95062.580645                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 123991.439536                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114393.115920                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82757.514585                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108836.376284                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87638.320119                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 114820.779503                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91739.700263                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 120494.317423                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 95062.580645                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 123991.439536                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114393.115920                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           46162773                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   4136446                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      11.160009                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  21655856                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              795664                       # number of writebacks
system.l2.writebacks::total                    795664                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         413632                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            555                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         241495                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            568                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         131217                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            329                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          66080                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              853908                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        413632                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           555                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        241495                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           568                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        131217                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           329                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         66080                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             853908                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        15635                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     18085315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1791                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     13185719                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1714                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      8445669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2027                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      4661603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          44399473                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        15635                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     18085315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1791                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     13185719                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1714                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      8445669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2027                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      4661603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     23011229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         67410702                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1138750982                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1808456615325                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    153705499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1394749403882                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    155383996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 940318337386                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    183066441                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 535006574158                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 4680161837669                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1138750982                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1808456615325                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    153705499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1394749403882                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    155383996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 940318337386                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    183066441                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 535006574158                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2049794447416                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 6729956285085                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.854045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.906743                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.410403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.916152                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.420201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.916648                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.497668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.914215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.912043                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.854045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.906743                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.410403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.916152                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.420201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.916648                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.497668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.914215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.384734                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72833.449440                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99995.859366                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85821.049135                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 105777.273418                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 90655.773629                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 111337.341942                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 90313.981746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 114768.798235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105410.301552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72833.449440                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99995.859366                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85821.049135                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 105777.273418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 90655.773629                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 111337.341942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 90313.981746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 114768.798235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 89078.008281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99835.131298                       # average overall mshr miss latency
system.l2.replacements                      106002192                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       917933                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           917933                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       917933                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       917933                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     44600375                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         44600375                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     44600375                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     44600375                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     23011229                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       23011229                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2049794447416                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2049794447416                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 89078.008281                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 89078.008281                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1992                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1136                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1138                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             920                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5186                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          5047                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          3792                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          3406                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          3063                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              15308                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    100964457                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     67138474                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     55119482                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     55565468                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    278787881                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         7039                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         4928                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4544                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         3983                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            20494                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.717005                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.769481                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.749560                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.769018                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.746950                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20004.845849                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 17705.293776                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 16183.054022                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 18140.864512                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 18211.907565                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           31                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           20                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           27                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           29                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             107                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         5016                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         3772                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         3379                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         3034                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         15201                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    102127992                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     75925497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     68346496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     62151993                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    308551978                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.712601                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.765422                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.743618                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.761737                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.741729                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20360.444976                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20128.710764                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20226.841077                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20485.165788                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20298.136833                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           116                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            34                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            48                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            47                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                245                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           82                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           38                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              167                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          198                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           57                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           85                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            412                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.414141                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.403509                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.447059                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.405340                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           82                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           38                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          167                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1652000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       457499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       485500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       761500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3356499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.414141                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.403509                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.447059                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.405340                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20146.341463                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19891.260870                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20229.166667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20039.473684                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20098.796407                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             4041                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2732                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             3271                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             2071                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12115                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          16577                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          12090                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          11302                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          12377                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               52346                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1974780997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1539712499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1375083499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1641238988                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6530815983                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        20618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        14822                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        14573                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        14448                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             64461                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.804006                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.815679                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.775544                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.856658                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.812057                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 119127.767208                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 127354.218280                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 121667.271191                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 132603.941828                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124762.464811                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data          283                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          445                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          817                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          275                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1820                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        16294                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        11645                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        10485                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        12102                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          50526                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1797084499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1404870000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1237854499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1505201489                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5945010487                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.790280                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.785656                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.719481                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.837625                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.783823                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 110291.180741                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 120641.477029                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 118059.561183                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124376.259213                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 117662.401279                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2640                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2018                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1797                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1717                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8172                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        15667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2346                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2282                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2356                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            22651                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1296561981                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    205599499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    209349996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    223967440                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1935478916                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        18307                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4364                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         4079                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         4073                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          30823                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.855793                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.537580                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.559451                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.578443                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.734873                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82757.514585                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87638.320119                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91739.700263                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 95062.580645                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85447.835239                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          555                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          568                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          329                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1484                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        15635                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1791                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1714                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2027                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        21167                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1138750982                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    153705499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    155383996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    183066441                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1630906918                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.854045                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.410403                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.420201                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.497668                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.686727                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72833.449440                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85821.049135                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 90655.773629                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 90313.981746                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77049.507157                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1442365                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       962554                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       633491                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       369271                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3407681                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     18482370                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     13415124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      8565584                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      4715306                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        45178384                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 2011383575553                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1540183465531                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 1032090940686                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 584550981853                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 5168208963623                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19924735                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14377678                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      9199075                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      5084577                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      48586065                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.927609                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.933052                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.931135                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.927374                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.929863                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108827.145845                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 114809.484097                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 120492.769750                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 123968.832957                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114395.613699                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       413349                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       241050                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       130400                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        65805                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       850604                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     18069021                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     13174074                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      8435184                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      4649501                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     44327780                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1806659530826                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1393344533882                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 939080482887                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 533501372669                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 4672585920264                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.906864                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.916287                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.916960                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.914432                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.912356                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99986.575411                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 105764.134457                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 111328.986171                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 114743.791359                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105409.878867                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 584224989000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 584224989000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   115769477                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 106002256                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.092142                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.824730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.046750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.316679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.198522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.003296                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        4.067213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.003831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.269749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.266125                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.356636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.208073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.112477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.063550                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.035465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.222908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 859771128                       # Number of tag accesses
system.l2.tags.data_accesses                859771128                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 584224989000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1000640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1157668480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        114624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     843963712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        109696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     540558016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        129728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     298359232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1433839488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4275743616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1000640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       114624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       109696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       129728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1354688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     50922496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        50922496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          15635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       18088570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1791                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       13186933                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        8446219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        4661863                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     22403742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            66808494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       795664                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             795664                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1712765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1981545640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           196198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1444586808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           187763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        925256581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           222051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        510692349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2454259087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7318659243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1712765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       196198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       187763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       222051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2318778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       87162475                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             87162475                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       87162475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1712765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1981545640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          196198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1444586808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          187763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       925256581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          222051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       510692349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2454259087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7405821718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    791706.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     15636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  18030590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1791.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  13150780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   8423437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2027.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   4646012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  22349789.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.020621618750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49426                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49426                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            88072023                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             747580                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    66808495                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     795664                       # Number of write requests accepted
system.mem_ctrls.readBursts                  66808495                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   795664                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 186719                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3958                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3109218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3170895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3649237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4159855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           5376989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4782689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           7037487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           6904770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           3632314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           3666612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          3287399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4715629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          3738198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2855821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2982714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3551949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             35752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             29590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             43892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             88683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             96624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             66916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             67485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            52014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            53969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            29960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34875                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 2922291526580                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               333108880000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            4171449826580                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43863.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62613.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 51713040                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  685503                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              66808495                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               795664                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1929708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3102987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3841098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4290551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 4518853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 4634016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 4571275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 4348950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 4019162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 3832251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                6744140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               10166909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                5587412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1952124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1357740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 895078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 518964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 217647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  65007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  27904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  29247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  37997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  43219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  46938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  49896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  51647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  52875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  54819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  56194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  55215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  52793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  52491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  51914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  51883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     15014942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    287.344589                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   167.631030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   317.190793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6287889     41.88%     41.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3320080     22.11%     63.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1430991      9.53%     73.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       897867      5.98%     79.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       582163      3.88%     83.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       405155      2.70%     86.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       304874      2.03%     88.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       233686      1.56%     89.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1552237     10.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     15014942                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49426                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1347.909724                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    171.780453                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  23657.538429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535        49286     99.72%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-131071          124      0.25%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.24518e+06-1.31072e+06           16      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49426                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49426                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.018047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.016788                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.215152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            48962     99.06%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              179      0.36%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              194      0.39%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               68      0.14%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49426                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             4263793664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11950016                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                50669312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              4275743680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             50922496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7298.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        86.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7318.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        57.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    57.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  584225074500                       # Total gap between requests
system.mem_ctrls.avgGap                       8641.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1000704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1153957760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       114624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    841649920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       109696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    539099968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       129728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    297344768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1430386496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     50669312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1712874.352931863395                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1975194114.813873529434                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 196198.386166600627                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1440626361.156900167465                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 187763.279670325777                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 922760885.190414190292                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 222051.439843494969                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 508955922.116505026817                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2448348706.289247989655                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 86729107.713672280312                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        15636                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     18088570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1791                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     13186933                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      8446219                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2027                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      4661863                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     22403742                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       795664                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    490515521                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1056019632054                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     78251521                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 845544798003                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     83207756                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 588109496854                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     97892054                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 340377023186                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1340649009631                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14455715491813                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31370.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58380.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43691.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64119.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     48545.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     69629.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     48294.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     73013.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59840.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18168115.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          47877841200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          25447683690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        202994741040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1943343360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46118283120.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     264126043110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1920464640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       590428400160                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1010.618189                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2850176225                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19508580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 561866232775                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          59328837540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          31534021200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        272684739600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2189372400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46118283120.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     264521673840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1587301920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       677964229620                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1160.450584                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1994638123                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19508580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 562721770877                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                646                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          324                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    427870583.333333                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   1028389893.101831                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          324    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   3717212500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            324                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   445594920000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 138630069000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 584224989000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     54195395                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        54195395                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     54195395                       # number of overall hits
system.cpu1.icache.overall_hits::total       54195395                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4844                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4844                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4844                       # number of overall misses
system.cpu1.icache.overall_misses::total         4844                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    261401500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    261401500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    261401500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    261401500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     54200239                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     54200239                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     54200239                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     54200239                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000089                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000089                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000089                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000089                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 53963.976053                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53963.976053                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 53963.976053                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53963.976053                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          119                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    23.800000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4364                       # number of writebacks
system.cpu1.icache.writebacks::total             4364                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          480                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          480                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          480                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          480                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4364                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4364                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4364                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4364                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    236645000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    236645000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    236645000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    236645000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000081                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000081                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000081                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000081                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 54226.626948                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54226.626948                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 54226.626948                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54226.626948                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4364                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     54195395                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       54195395                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4844                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4844                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    261401500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    261401500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     54200239                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     54200239                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000089                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000089                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 53963.976053                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53963.976053                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          480                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          480                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4364                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4364                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    236645000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    236645000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000081                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000081                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 54226.626948                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54226.626948                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 584224989000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           54235841                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4396                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         12337.543449                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        108404842                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       108404842                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 584224989000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     38751710                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        38751710                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     38751710                       # number of overall hits
system.cpu1.dcache.overall_hits::total       38751710                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     20727158                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      20727158                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     20727158                       # number of overall misses
system.cpu1.dcache.overall_misses::total     20727158                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1976703435840                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1976703435840                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1976703435840                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1976703435840                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     59478868                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     59478868                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     59478868                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     59478868                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.348479                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.348479                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.348479                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.348479                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 95367.798897                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95367.798897                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 95367.798897                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95367.798897                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    684390663                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         7799                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         12138539                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            164                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.381634                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    47.554878                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14396056                       # number of writebacks
system.cpu1.dcache.writebacks::total         14396056                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6318013                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6318013                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6318013                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6318013                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14409145                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14409145                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14409145                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14409145                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1586688351345                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1586688351345                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1586688351345                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1586688351345                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.242257                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.242257                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.242257                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.242257                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 110116.759276                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110116.759276                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 110116.759276                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110116.759276                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14396038                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     38315924                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38315924                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     20533316                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     20533316                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1958949688000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1958949688000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     58849240                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     58849240                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.348914                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.348914                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 95403.474432                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95403.474432                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6145203                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6145203                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14388113                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14388113                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1584938987000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1584938987000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.244491                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.244491                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 110156.139794                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 110156.139794                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       435786                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        435786                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       193842                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       193842                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  17753747840                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  17753747840                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       629628                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       629628                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.307868                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.307868                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 91588.757029                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 91588.757029                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       172810                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       172810                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        21032                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        21032                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1749364345                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1749364345                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.033404                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.033404                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 83176.319180                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 83176.319180                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          943                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          943                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          375                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          375                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     10986000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     10986000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.284522                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.284522                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        29296                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        29296                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          176                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          176                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          199                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          199                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1361000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1361000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.150986                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.150986                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6839.195980                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6839.195980                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          515                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          515                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          449                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          449                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2536500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2536500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          964                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          964                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.465768                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.465768                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5649.220490                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5649.220490                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          443                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          443                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2161500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2161500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.459544                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.459544                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4879.232506                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4879.232506                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1115500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1115500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1047500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1047500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          237                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            237                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          627                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          627                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      2847500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      2847500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          864                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          864                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.725694                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.725694                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4541.467305                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4541.467305                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          627                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          627                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      2220500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      2220500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.725694                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.725694                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3541.467305                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3541.467305                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 584224989000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.951527                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           53167621                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14403604                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.691272                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.951527                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998485                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998485                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        133367602                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       133367602                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 584224989000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          48655747                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1713597                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47776614                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       105206528                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         36948393                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           26789                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1790                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          28579                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          182                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          182                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            65728                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           65728                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         30823                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     48624926                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        54919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59864891                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        13092                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43203964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        12237                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     27666204                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        12219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     15319517                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             146147043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2343168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2553242432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       558592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1842466816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       522112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1179546880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       521344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    652856192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6232057536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       142998572                       # Total snoops (count)
system.tol2bus.snoopTraffic                  53502592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        192600668                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.255918                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.489852                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              147087405     76.37%     76.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1               42590770     22.11%     98.48% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2207084      1.15%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 576634      0.30%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 138712      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     63      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          192600668                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        99740665715                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             17.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       13875847129                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           6410809                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        7687652453                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           6283069                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29975858751                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27497910                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21652126460                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6835783                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
