{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711644881380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711644881380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 19:54:41 2024 " "Processing started: Thu Mar 28 19:54:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711644881380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644881380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lesson_horizont_1 -c lesson_horizont_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lesson_horizont_1 -c lesson_horizont_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644881380 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711644881611 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711644881611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lesson_horizont_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lesson_horizont_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lesson_horizont_1 " "Found entity 1: lesson_horizont_1" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711644887298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644887298 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lesson_horizont_1 " "Elaborating entity \"lesson_horizont_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711644887394 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED\[7..0\] " "Pin \"LED\[7..0\]\" is missing source" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2648 -7176 -6986 -2632 "LED\[7..0\]" "" } { -2664 -7296 -7176 -2639 "LED\[7..0\]" "" } { -2656 -7432 -7365 -2631 "LED\[0\]" "" } { -2560 -7448 -7365 -2535 "LED\[1\]" "" } { -2456 -7888 -7704 -2431 "LED\[7\]" "" } { -2408 -7856 -7688 -2383 "LED\[6\]" "" } { -2232 -7768 -7560 -2207 "LED\[7..0\]" "" } { -2096 -7750 -7656 -2071 "LED\[0\]" "" } { -2008 -7736 -7656 -1983 "LED\[1\]" "" } { -1920 -7744 -7656 -1895 "LED\[2\]" "" } { -1776 -7366 -7277 -1751 "LED\[3..0\]" "" } { -1376 -7368 -7277 -1351 "LED\[7..0\]" "" } { -2016 -6512 -6368 -1991 "LED\[7\]" "" } { -2032 -6512 -6368 -2007 "LED\[6\]" "" } { -2048 -6512 -6368 -2023 "LED\[5\]" "" } { -2064 -6512 -6368 -2039 "LED\[4\]" "" } { -2096 -6512 -6368 -2071 "LED\[2\]" "" } { -2080 -6512 -6368 -2055 "LED\[3\]" "" } { -1688 -6448 -6301 -1663 "LED\[7..0\]" "" } { -2784 -5208 -5131 -2759 "LED\[1\]" "" } { -2648 -5206 -5139 -2623 "LED\[1\]" "" } { -2456 -5264 -5189 -2431 "LED\[0\]" "" } { -2160 -5168 -5055 -2135 "LED\[7..0\]" "" } { -1768 -5200 -5103 -1743 "LED\[7..0\]" "" } { -1344 -5160 -4995 -1319 "LED\[7\]" "" } { -1360 -5160 -5071 -1335 "LED\[4..0\]" "" } { -920 -5136 -4963 -895 "LED\[7\]" "" } { -936 -5136 -5039 -911 "LED\[4..0\]" "" } { -72 -5272 -5167 -47 "LED\[4..0\]" "" } { -488 -5248 -5067 -463 "LED\[7\]" "" } { -504 -5248 -5143 -479 "LED\[4..0\]" "" } { -32 -4616 -4467 -7 "LED\[7\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1711644887397 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst1 " "Primitive \"WIRE\" of instance \"inst1\" not used" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2648 -7504 -7456 -2616 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1711644887398 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst10 " "Primitive \"XOR\" of instance \"inst10\" not used" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2008 -7824 -7760 -1960 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1711644887398 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst11 " "Primitive \"OR2\" of instance \"inst11\" not used" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1920 -7824 -7760 -1872 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1711644887398 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFFE inst13 " "Primitive \"DFFE\" of instance \"inst13\" not used" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2648 -5280 -5216 -2568 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1711644887398 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "SRFF inst20 " "Primitive \"SRFF\" of instance \"inst20\" not used" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2456 -5352 -5288 -2376 "inst20" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1711644887398 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "WIRE inst3 " "Primitive \"WIRE\" of instance \"inst3\" not used" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2552 -7520 -7472 -2520 "inst3" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1711644887398 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst400 " "Primitive \"DFF\" of instance \"inst400\" not used" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2784 -5288 -5224 -2704 "inst400" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1711644887398 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst5 " "Primitive \"VCC\" of instance \"inst5\" not used" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2472 -7944 -7912 -2456 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1711644887398 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst6 " "Primitive \"GND\" of instance \"inst6\" not used" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2384 -7648 -7616 -2352 "inst6" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1711644887398 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst9 " "Primitive \"AND2\" of instance \"inst9\" not used" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2096 -7824 -7760 -2048 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1711644887398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst14 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst14\"" {  } { { "lesson_horizont_1.bdf" "inst14" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2128 -5880 -5768 -2080 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst14 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst14\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2128 -5880 -5768 -2080 "inst14" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst14 " "Instantiated megafunction \"LPM_CONSTANT:inst14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 56 " "Parameter \"LPM_CVALUE\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887417 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2128 -5880 -5768 -2080 "inst14" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644887417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst15 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst15\"" {  } { { "lesson_horizont_1.bdf" "inst15" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1568 -8328 -8216 -1520 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst15 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst15\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1568 -8328 -8216 -1520 "inst15" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst15 " "Instantiated megafunction \"LPM_CONSTANT:inst15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 1 " "Parameter \"LPM_CVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887420 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1568 -8328 -8216 -1520 "inst15" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644887420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst16 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst16\"" {  } { { "lesson_horizont_1.bdf" "inst16" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1432 -8328 -8216 -1384 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst16 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst16\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1432 -8328 -8216 -1384 "inst16" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst16 " "Instantiated megafunction \"LPM_CONSTANT:inst16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 2 " "Parameter \"LPM_CVALUE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887424 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1432 -8328 -8216 -1384 "inst16" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644887424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst17 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst17\"" {  } { { "lesson_horizont_1.bdf" "inst17" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1280 -8328 -8216 -1232 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst17 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst17\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1280 -8328 -8216 -1232 "inst17" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst17 " "Instantiated megafunction \"LPM_CONSTANT:inst17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 3 " "Parameter \"LPM_CVALUE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887427 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1280 -8328 -8216 -1232 "inst17" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644887427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst18 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst18\"" {  } { { "lesson_horizont_1.bdf" "inst18" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1136 -8328 -8216 -1088 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst18 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst18\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1136 -8328 -8216 -1088 "inst18" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst18 " "Instantiated megafunction \"LPM_CONSTANT:inst18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 4 " "Parameter \"LPM_CVALUE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887431 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1136 -8328 -8216 -1088 "inst18" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644887431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PARALLEL_ADD PARALLEL_ADD:inst200 " "Elaborating entity \"PARALLEL_ADD\" for hierarchy \"PARALLEL_ADD:inst200\"" {  } { { "lesson_horizont_1.bdf" "inst200" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1720 -6640 -6504 -1624 "inst200" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PARALLEL_ADD:inst200 " "Elaborated megafunction instantiation \"PARALLEL_ADD:inst200\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1720 -6640 -6504 -1624 "inst200" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PARALLEL_ADD:inst200 " "Instantiated megafunction \"PARALLEL_ADD:inst200\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIZE 2 " "Parameter \"SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHR 8 " "Parameter \"WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887449 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1720 -6640 -6504 -1624 "inst200" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644887449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_ej5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_ej5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_ej5 " "Found entity 1: par_add_ej5" {  } { { "db/par_add_ej5.tdf" "" { Text "C:/intelFPGA_lite/FPGA_prj/db/par_add_ej5.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711644887476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644887476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_ej5 PARALLEL_ADD:inst200\|par_add_ej5:auto_generated " "Elaborating entity \"par_add_ej5\" for hierarchy \"PARALLEL_ADD:inst200\|par_add_ej5:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/parallel_add.tdf" 148 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG LPM_SHIFTREG:inst22 " "Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"LPM_SHIFTREG:inst22\"" {  } { { "lesson_horizont_1.bdf" "inst22" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1824 -5352 -5216 -1680 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_SHIFTREG:inst22 " "Elaborated megafunction instantiation \"LPM_SHIFTREG:inst22\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1824 -5352 -5216 -1680 "inst22" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_SHIFTREG:inst22 " "Instantiated megafunction \"LPM_SHIFTREG:inst22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION RIGHT " "Parameter \"LPM_DIRECTION\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887488 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1824 -5352 -5216 -1680 "inst22" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644887488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst23 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst23\"" {  } { { "lesson_horizont_1.bdf" "inst23" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1432 -5352 -5216 -1232 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst23 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst23\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1432 -5352 -5216 -1232 "inst23" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst23 " "Instantiated megafunction \"LPM_COUNTER:inst23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887502 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1432 -5352 -5216 -1232 "inst23" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644887502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k5g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_k5g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k5g " "Found entity 1: cntr_k5g" {  } { { "db/cntr_k5g.tdf" "" { Text "C:/intelFPGA_lite/FPGA_prj/db/cntr_k5g.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711644887527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644887527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k5g LPM_COUNTER:inst23\|cntr_k5g:auto_generated " "Elaborating entity \"cntr_k5g\" for hierarchy \"LPM_COUNTER:inst23\|cntr_k5g:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst24 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst24\"" {  } { { "lesson_horizont_1.bdf" "inst24" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1008 -5320 -5184 -808 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst24 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst24\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1008 -5320 -5184 -808 "inst24" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst24 " "Instantiated megafunction \"LPM_COUNTER:inst24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887533 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1008 -5320 -5184 -808 "inst24" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644887533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgh " "Found entity 1: cntr_hgh" {  } { { "db/cntr_hgh.tdf" "" { Text "C:/intelFPGA_lite/FPGA_prj/db/cntr_hgh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711644887564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644887564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgh LPM_COUNTER:inst24\|cntr_hgh:auto_generated " "Elaborating entity \"cntr_hgh\" for hierarchy \"LPM_COUNTER:inst24\|cntr_hgh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst25 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst25\"" {  } { { "lesson_horizont_1.bdf" "inst25" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1008 -5800 -5688 -960 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst25 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst25\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1008 -5800 -5688 -960 "inst25" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst25 " "Instantiated megafunction \"LPM_CONSTANT:inst25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 17 " "Parameter \"LPM_CVALUE\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887569 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1008 -5800 -5688 -960 "inst25" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644887569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst26 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst26\"" {  } { { "lesson_horizont_1.bdf" "inst26" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -576 -5424 -5288 -376 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst26 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst26\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -576 -5424 -5288 -376 "inst26" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst26 " "Instantiated megafunction \"LPM_COUNTER:inst26\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 6 " "Parameter \"LPM_MODULUS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887572 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -576 -5424 -5288 -376 "inst26" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644887572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5ig.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5ig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5ig " "Found entity 1: cntr_5ig" {  } { { "db/cntr_5ig.tdf" "" { Text "C:/intelFPGA_lite/FPGA_prj/db/cntr_5ig.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711644887599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644887599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5ig LPM_COUNTER:inst26\|cntr_5ig:auto_generated " "Elaborating entity \"cntr_5ig\" for hierarchy \"LPM_COUNTER:inst26\|cntr_5ig:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "C:/intelFPGA_lite/FPGA_prj/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711644887622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644887622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hrb LPM_COUNTER:inst26\|cntr_5ig:auto_generated\|cmpr_hrb:cmpr1 " "Elaborating entity \"cmpr_hrb\" for hierarchy \"LPM_COUNTER:inst26\|cntr_5ig:auto_generated\|cmpr_hrb:cmpr1\"" {  } { { "db/cntr_5ig.tdf" "cmpr1" { Text "C:/intelFPGA_lite/FPGA_prj/db/cntr_5ig.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst27 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst27\"" {  } { { "lesson_horizont_1.bdf" "inst27" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -120 -5440 -5304 80 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst27 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst27\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -120 -5440 -5304 80 "inst27" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst27 " "Instantiated megafunction \"LPM_COUNTER:inst27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 100000000 " "Parameter \"LPM_MODULUS\" = \"100000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 30 " "Parameter \"LPM_WIDTH\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887626 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -120 -5440 -5304 80 "inst27" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644887626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9eh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9eh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9eh " "Found entity 1: cntr_9eh" {  } { { "db/cntr_9eh.tdf" "" { Text "C:/intelFPGA_lite/FPGA_prj/db/cntr_9eh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711644887648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644887648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9eh LPM_COUNTER:inst27\|cntr_9eh:auto_generated " "Elaborating entity \"cntr_9eh\" for hierarchy \"LPM_COUNTER:inst27\|cntr_9eh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vsb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vsb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vsb " "Found entity 1: cmpr_vsb" {  } { { "db/cmpr_vsb.tdf" "" { Text "C:/intelFPGA_lite/FPGA_prj/db/cmpr_vsb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711644887677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644887677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vsb LPM_COUNTER:inst27\|cntr_9eh:auto_generated\|cmpr_vsb:cmpr1 " "Elaborating entity \"cmpr_vsb\" for hierarchy \"LPM_COUNTER:inst27\|cntr_9eh:auto_generated\|cmpr_vsb:cmpr1\"" {  } { { "db/cntr_9eh.tdf" "cmpr1" { Text "C:/intelFPGA_lite/FPGA_prj/db/cntr_9eh.tdf" 185 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst28 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst28\"" {  } { { "lesson_horizont_1.bdf" "inst28" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -136 -4968 -4832 64 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst28 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst28\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -136 -4968 -4832 64 "inst28" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst28 " "Instantiated megafunction \"LPM_COUNTER:inst28\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 2 " "Parameter \"LPM_MODULUS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887690 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -136 -4968 -4832 64 "inst28" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644887690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ig.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ig " "Found entity 1: cntr_1ig" {  } { { "db/cntr_1ig.tdf" "" { Text "C:/intelFPGA_lite/FPGA_prj/db/cntr_1ig.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711644887720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644887720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ig LPM_COUNTER:inst28\|cntr_1ig:auto_generated " "Elaborating entity \"cntr_1ig\" for hierarchy \"LPM_COUNTER:inst28\|cntr_1ig:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COMPARE LPM_COMPARE:inst30 " "Elaborating entity \"LPM_COMPARE\" for hierarchy \"LPM_COMPARE:inst30\"" {  } { { "lesson_horizont_1.bdf" "inst30" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2096 -6752 -6624 -1968 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COMPARE:inst30 " "Elaborated megafunction instantiation \"LPM_COMPARE:inst30\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2096 -6752 -6624 -1968 "inst30" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COMPARE:inst30 " "Instantiated megafunction \"LPM_COMPARE:inst30\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887736 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2096 -6752 -6624 -1968 "inst30" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644887736 ""}
{ "Warning" "WTDFX_ASSERTION" "No output port of the lpm_compare megafunction instantiation is being used " "Assertion warning: No output port of the lpm_compare megafunction instantiation is being used" {  } { { "db/cmpr_kpc.tdf" "" { Text "C:/intelFPGA_lite/FPGA_prj/db/cmpr_kpc.tdf" 29 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644887758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kpc " "Found entity 1: cmpr_kpc" {  } { { "db/cmpr_kpc.tdf" "" { Text "C:/intelFPGA_lite/FPGA_prj/db/cmpr_kpc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711644887759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644887759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_kpc LPM_COMPARE:inst30\|cmpr_kpc:auto_generated " "Elaborating entity \"cmpr_kpc\" for hierarchy \"LPM_COMPARE:inst30\|cmpr_kpc:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887759 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "dataa " "Variable or input pin \"dataa\" is defined but never used." {  } { { "db/cmpr_kpc.tdf" "" { Text "C:/intelFPGA_lite/FPGA_prj/db/cmpr_kpc.tdf" 25 2 0 } } { "lpm_compare.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } } { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { 496 1768 1896 624 "inst30" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1711644887759 "|lesson_horizont_1|LPM_COMPARE:inst30|cmpr_kpc:auto_generated"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datab " "Variable or input pin \"datab\" is defined but never used." {  } { { "db/cmpr_kpc.tdf" "" { Text "C:/intelFPGA_lite/FPGA_prj/db/cmpr_kpc.tdf" 26 2 0 } } { "lpm_compare.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } } { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { 496 1768 1896 624 "inst30" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1711644887759 "|lesson_horizont_1|LPM_COMPARE:inst30|cmpr_kpc:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX LPM_MUX:inst50 " "Elaborating entity \"LPM_MUX\" for hierarchy \"LPM_MUX:inst50\"" {  } { { "lesson_horizont_1.bdf" "inst50" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1416 -7664 -7552 -1320 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_MUX:inst50 " "Elaborated megafunction instantiation \"LPM_MUX:inst50\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1416 -7664 -7552 -1320 "inst50" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_MUX:inst50 " "Instantiated megafunction \"LPM_MUX:inst50\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887769 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -1416 -7664 -7552 -1320 "inst50" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644887769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_76c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_76c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_76c " "Found entity 1: mux_76c" {  } { { "db/mux_76c.tdf" "" { Text "C:/intelFPGA_lite/FPGA_prj/db/mux_76c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711644887795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644887795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_76c LPM_MUX:inst50\|mux_76c:auto_generated " "Elaborating entity \"mux_76c\" for hierarchy \"LPM_MUX:inst50\|mux_76c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF LPM_DFF:inst4 " "Elaborating entity \"LPM_DFF\" for hierarchy \"LPM_DFF:inst4\"" {  } { { "lesson_horizont_1.bdf" "inst4" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2216 -5384 -5208 -2040 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_DFF:inst4 " "Elaborated megafunction instantiation \"LPM_DFF:inst4\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2216 -5384 -5208 -2040 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_DFF:inst4 " "Instantiated megafunction \"LPM_DFF:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887806 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2216 -5384 -5208 -2040 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644887806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst8 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst8\"" {  } { { "lesson_horizont_1.bdf" "inst8" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2240 -7960 -7848 -2192 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst8 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst8\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2240 -7960 -7848 -2192 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644887808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst8 " "Instantiated megafunction \"LPM_CONSTANT:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 255 " "Parameter \"LPM_CVALUE\" = \"255\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711644887808 ""}  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2240 -7960 -7848 -2192 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711644887808 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2648 -7176 -6986 -2632 "LED\[7..0\]" "" } { -2664 -7296 -7176 -2639 "LED\[7..0\]" "" } { -2656 -7432 -7365 -2631 "LED\[0\]" "" } { -2560 -7448 -7365 -2535 "LED\[1\]" "" } { -2456 -7888 -7704 -2431 "LED\[7\]" "" } { -2408 -7856 -7688 -2383 "LED\[6\]" "" } { -2232 -7768 -7560 -2207 "LED\[7..0\]" "" } { -2096 -7750 -7656 -2071 "LED\[0\]" "" } { -2008 -7736 -7656 -1983 "LED\[1\]" "" } { -1920 -7744 -7656 -1895 "LED\[2\]" "" } { -1776 -7366 -7277 -1751 "LED\[3..0\]" "" } { -1376 -7368 -7277 -1351 "LED\[7..0\]" "" } { -2016 -6512 -6368 -1991 "LED\[7\]" "" } { -2032 -6512 -6368 -2007 "LED\[6\]" "" } { -2048 -6512 -6368 -2023 "LED\[5\]" "" } { -2064 -6512 -6368 -2039 "LED\[4\]" "" } { -2096 -6512 -6368 -2071 "LED\[2\]" "" } { -2080 -6512 -6368 -2055 "LED\[3\]" "" } { -1688 -6448 -6301 -1663 "LED\[7..0\]" "" } { -2784 -5208 -5131 -2759 "LED\[1\]" "" } { -2648 -5206 -5139 -2623 "LED\[1\]" "" } { -2456 -5264 -5189 -2431 "LED\[0\]" "" } { -2160 -5168 -5055 -2135 "LED\[7..0\]" "" } { -1768 -5200 -5103 -1743 "LED\[7..0\]" "" } { -1344 -5160 -4995 -1319 "LED\[7\]" "" } { -1360 -5160 -5071 -1335 "LED\[4..0\]" "" } { -920 -5136 -4963 -895 "LED\[7\]" "" } { -936 -5136 -5039 -911 "LED\[4..0\]" "" } { -72 -5272 -5167 -47 "LED\[4..0\]" "" } { -488 -5248 -5067 -463 "LED\[7\]" "" } { -504 -5248 -5143 -479 "LED\[4..0\]" "" } { -32 -4616 -4467 -7 "LED\[7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711644888040 "|lesson_horizont_1|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2648 -7176 -6986 -2632 "LED\[7..0\]" "" } { -2664 -7296 -7176 -2639 "LED\[7..0\]" "" } { -2656 -7432 -7365 -2631 "LED\[0\]" "" } { -2560 -7448 -7365 -2535 "LED\[1\]" "" } { -2456 -7888 -7704 -2431 "LED\[7\]" "" } { -2408 -7856 -7688 -2383 "LED\[6\]" "" } { -2232 -7768 -7560 -2207 "LED\[7..0\]" "" } { -2096 -7750 -7656 -2071 "LED\[0\]" "" } { -2008 -7736 -7656 -1983 "LED\[1\]" "" } { -1920 -7744 -7656 -1895 "LED\[2\]" "" } { -1776 -7366 -7277 -1751 "LED\[3..0\]" "" } { -1376 -7368 -7277 -1351 "LED\[7..0\]" "" } { -2016 -6512 -6368 -1991 "LED\[7\]" "" } { -2032 -6512 -6368 -2007 "LED\[6\]" "" } { -2048 -6512 -6368 -2023 "LED\[5\]" "" } { -2064 -6512 -6368 -2039 "LED\[4\]" "" } { -2096 -6512 -6368 -2071 "LED\[2\]" "" } { -2080 -6512 -6368 -2055 "LED\[3\]" "" } { -1688 -6448 -6301 -1663 "LED\[7..0\]" "" } { -2784 -5208 -5131 -2759 "LED\[1\]" "" } { -2648 -5206 -5139 -2623 "LED\[1\]" "" } { -2456 -5264 -5189 -2431 "LED\[0\]" "" } { -2160 -5168 -5055 -2135 "LED\[7..0\]" "" } { -1768 -5200 -5103 -1743 "LED\[7..0\]" "" } { -1344 -5160 -4995 -1319 "LED\[7\]" "" } { -1360 -5160 -5071 -1335 "LED\[4..0\]" "" } { -920 -5136 -4963 -895 "LED\[7\]" "" } { -936 -5136 -5039 -911 "LED\[4..0\]" "" } { -72 -5272 -5167 -47 "LED\[4..0\]" "" } { -488 -5248 -5067 -463 "LED\[7\]" "" } { -504 -5248 -5143 -479 "LED\[4..0\]" "" } { -32 -4616 -4467 -7 "LED\[7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711644888040 "|lesson_horizont_1|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2648 -7176 -6986 -2632 "LED\[7..0\]" "" } { -2664 -7296 -7176 -2639 "LED\[7..0\]" "" } { -2656 -7432 -7365 -2631 "LED\[0\]" "" } { -2560 -7448 -7365 -2535 "LED\[1\]" "" } { -2456 -7888 -7704 -2431 "LED\[7\]" "" } { -2408 -7856 -7688 -2383 "LED\[6\]" "" } { -2232 -7768 -7560 -2207 "LED\[7..0\]" "" } { -2096 -7750 -7656 -2071 "LED\[0\]" "" } { -2008 -7736 -7656 -1983 "LED\[1\]" "" } { -1920 -7744 -7656 -1895 "LED\[2\]" "" } { -1776 -7366 -7277 -1751 "LED\[3..0\]" "" } { -1376 -7368 -7277 -1351 "LED\[7..0\]" "" } { -2016 -6512 -6368 -1991 "LED\[7\]" "" } { -2032 -6512 -6368 -2007 "LED\[6\]" "" } { -2048 -6512 -6368 -2023 "LED\[5\]" "" } { -2064 -6512 -6368 -2039 "LED\[4\]" "" } { -2096 -6512 -6368 -2071 "LED\[2\]" "" } { -2080 -6512 -6368 -2055 "LED\[3\]" "" } { -1688 -6448 -6301 -1663 "LED\[7..0\]" "" } { -2784 -5208 -5131 -2759 "LED\[1\]" "" } { -2648 -5206 -5139 -2623 "LED\[1\]" "" } { -2456 -5264 -5189 -2431 "LED\[0\]" "" } { -2160 -5168 -5055 -2135 "LED\[7..0\]" "" } { -1768 -5200 -5103 -1743 "LED\[7..0\]" "" } { -1344 -5160 -4995 -1319 "LED\[7\]" "" } { -1360 -5160 -5071 -1335 "LED\[4..0\]" "" } { -920 -5136 -4963 -895 "LED\[7\]" "" } { -936 -5136 -5039 -911 "LED\[4..0\]" "" } { -72 -5272 -5167 -47 "LED\[4..0\]" "" } { -488 -5248 -5067 -463 "LED\[7\]" "" } { -504 -5248 -5143 -479 "LED\[4..0\]" "" } { -32 -4616 -4467 -7 "LED\[7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711644888040 "|lesson_horizont_1|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2648 -7176 -6986 -2632 "LED\[7..0\]" "" } { -2664 -7296 -7176 -2639 "LED\[7..0\]" "" } { -2656 -7432 -7365 -2631 "LED\[0\]" "" } { -2560 -7448 -7365 -2535 "LED\[1\]" "" } { -2456 -7888 -7704 -2431 "LED\[7\]" "" } { -2408 -7856 -7688 -2383 "LED\[6\]" "" } { -2232 -7768 -7560 -2207 "LED\[7..0\]" "" } { -2096 -7750 -7656 -2071 "LED\[0\]" "" } { -2008 -7736 -7656 -1983 "LED\[1\]" "" } { -1920 -7744 -7656 -1895 "LED\[2\]" "" } { -1776 -7366 -7277 -1751 "LED\[3..0\]" "" } { -1376 -7368 -7277 -1351 "LED\[7..0\]" "" } { -2016 -6512 -6368 -1991 "LED\[7\]" "" } { -2032 -6512 -6368 -2007 "LED\[6\]" "" } { -2048 -6512 -6368 -2023 "LED\[5\]" "" } { -2064 -6512 -6368 -2039 "LED\[4\]" "" } { -2096 -6512 -6368 -2071 "LED\[2\]" "" } { -2080 -6512 -6368 -2055 "LED\[3\]" "" } { -1688 -6448 -6301 -1663 "LED\[7..0\]" "" } { -2784 -5208 -5131 -2759 "LED\[1\]" "" } { -2648 -5206 -5139 -2623 "LED\[1\]" "" } { -2456 -5264 -5189 -2431 "LED\[0\]" "" } { -2160 -5168 -5055 -2135 "LED\[7..0\]" "" } { -1768 -5200 -5103 -1743 "LED\[7..0\]" "" } { -1344 -5160 -4995 -1319 "LED\[7\]" "" } { -1360 -5160 -5071 -1335 "LED\[4..0\]" "" } { -920 -5136 -4963 -895 "LED\[7\]" "" } { -936 -5136 -5039 -911 "LED\[4..0\]" "" } { -72 -5272 -5167 -47 "LED\[4..0\]" "" } { -488 -5248 -5067 -463 "LED\[7\]" "" } { -504 -5248 -5143 -479 "LED\[4..0\]" "" } { -32 -4616 -4467 -7 "LED\[7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711644888040 "|lesson_horizont_1|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2648 -7176 -6986 -2632 "LED\[7..0\]" "" } { -2664 -7296 -7176 -2639 "LED\[7..0\]" "" } { -2656 -7432 -7365 -2631 "LED\[0\]" "" } { -2560 -7448 -7365 -2535 "LED\[1\]" "" } { -2456 -7888 -7704 -2431 "LED\[7\]" "" } { -2408 -7856 -7688 -2383 "LED\[6\]" "" } { -2232 -7768 -7560 -2207 "LED\[7..0\]" "" } { -2096 -7750 -7656 -2071 "LED\[0\]" "" } { -2008 -7736 -7656 -1983 "LED\[1\]" "" } { -1920 -7744 -7656 -1895 "LED\[2\]" "" } { -1776 -7366 -7277 -1751 "LED\[3..0\]" "" } { -1376 -7368 -7277 -1351 "LED\[7..0\]" "" } { -2016 -6512 -6368 -1991 "LED\[7\]" "" } { -2032 -6512 -6368 -2007 "LED\[6\]" "" } { -2048 -6512 -6368 -2023 "LED\[5\]" "" } { -2064 -6512 -6368 -2039 "LED\[4\]" "" } { -2096 -6512 -6368 -2071 "LED\[2\]" "" } { -2080 -6512 -6368 -2055 "LED\[3\]" "" } { -1688 -6448 -6301 -1663 "LED\[7..0\]" "" } { -2784 -5208 -5131 -2759 "LED\[1\]" "" } { -2648 -5206 -5139 -2623 "LED\[1\]" "" } { -2456 -5264 -5189 -2431 "LED\[0\]" "" } { -2160 -5168 -5055 -2135 "LED\[7..0\]" "" } { -1768 -5200 -5103 -1743 "LED\[7..0\]" "" } { -1344 -5160 -4995 -1319 "LED\[7\]" "" } { -1360 -5160 -5071 -1335 "LED\[4..0\]" "" } { -920 -5136 -4963 -895 "LED\[7\]" "" } { -936 -5136 -5039 -911 "LED\[4..0\]" "" } { -72 -5272 -5167 -47 "LED\[4..0\]" "" } { -488 -5248 -5067 -463 "LED\[7\]" "" } { -504 -5248 -5143 -479 "LED\[4..0\]" "" } { -32 -4616 -4467 -7 "LED\[7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711644888040 "|lesson_horizont_1|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2648 -7176 -6986 -2632 "LED\[7..0\]" "" } { -2664 -7296 -7176 -2639 "LED\[7..0\]" "" } { -2656 -7432 -7365 -2631 "LED\[0\]" "" } { -2560 -7448 -7365 -2535 "LED\[1\]" "" } { -2456 -7888 -7704 -2431 "LED\[7\]" "" } { -2408 -7856 -7688 -2383 "LED\[6\]" "" } { -2232 -7768 -7560 -2207 "LED\[7..0\]" "" } { -2096 -7750 -7656 -2071 "LED\[0\]" "" } { -2008 -7736 -7656 -1983 "LED\[1\]" "" } { -1920 -7744 -7656 -1895 "LED\[2\]" "" } { -1776 -7366 -7277 -1751 "LED\[3..0\]" "" } { -1376 -7368 -7277 -1351 "LED\[7..0\]" "" } { -2016 -6512 -6368 -1991 "LED\[7\]" "" } { -2032 -6512 -6368 -2007 "LED\[6\]" "" } { -2048 -6512 -6368 -2023 "LED\[5\]" "" } { -2064 -6512 -6368 -2039 "LED\[4\]" "" } { -2096 -6512 -6368 -2071 "LED\[2\]" "" } { -2080 -6512 -6368 -2055 "LED\[3\]" "" } { -1688 -6448 -6301 -1663 "LED\[7..0\]" "" } { -2784 -5208 -5131 -2759 "LED\[1\]" "" } { -2648 -5206 -5139 -2623 "LED\[1\]" "" } { -2456 -5264 -5189 -2431 "LED\[0\]" "" } { -2160 -5168 -5055 -2135 "LED\[7..0\]" "" } { -1768 -5200 -5103 -1743 "LED\[7..0\]" "" } { -1344 -5160 -4995 -1319 "LED\[7\]" "" } { -1360 -5160 -5071 -1335 "LED\[4..0\]" "" } { -920 -5136 -4963 -895 "LED\[7\]" "" } { -936 -5136 -5039 -911 "LED\[4..0\]" "" } { -72 -5272 -5167 -47 "LED\[4..0\]" "" } { -488 -5248 -5067 -463 "LED\[7\]" "" } { -504 -5248 -5143 -479 "LED\[4..0\]" "" } { -32 -4616 -4467 -7 "LED\[7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711644888040 "|lesson_horizont_1|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2648 -7176 -6986 -2632 "LED\[7..0\]" "" } { -2664 -7296 -7176 -2639 "LED\[7..0\]" "" } { -2656 -7432 -7365 -2631 "LED\[0\]" "" } { -2560 -7448 -7365 -2535 "LED\[1\]" "" } { -2456 -7888 -7704 -2431 "LED\[7\]" "" } { -2408 -7856 -7688 -2383 "LED\[6\]" "" } { -2232 -7768 -7560 -2207 "LED\[7..0\]" "" } { -2096 -7750 -7656 -2071 "LED\[0\]" "" } { -2008 -7736 -7656 -1983 "LED\[1\]" "" } { -1920 -7744 -7656 -1895 "LED\[2\]" "" } { -1776 -7366 -7277 -1751 "LED\[3..0\]" "" } { -1376 -7368 -7277 -1351 "LED\[7..0\]" "" } { -2016 -6512 -6368 -1991 "LED\[7\]" "" } { -2032 -6512 -6368 -2007 "LED\[6\]" "" } { -2048 -6512 -6368 -2023 "LED\[5\]" "" } { -2064 -6512 -6368 -2039 "LED\[4\]" "" } { -2096 -6512 -6368 -2071 "LED\[2\]" "" } { -2080 -6512 -6368 -2055 "LED\[3\]" "" } { -1688 -6448 -6301 -1663 "LED\[7..0\]" "" } { -2784 -5208 -5131 -2759 "LED\[1\]" "" } { -2648 -5206 -5139 -2623 "LED\[1\]" "" } { -2456 -5264 -5189 -2431 "LED\[0\]" "" } { -2160 -5168 -5055 -2135 "LED\[7..0\]" "" } { -1768 -5200 -5103 -1743 "LED\[7..0\]" "" } { -1344 -5160 -4995 -1319 "LED\[7\]" "" } { -1360 -5160 -5071 -1335 "LED\[4..0\]" "" } { -920 -5136 -4963 -895 "LED\[7\]" "" } { -936 -5136 -5039 -911 "LED\[4..0\]" "" } { -72 -5272 -5167 -47 "LED\[4..0\]" "" } { -488 -5248 -5067 -463 "LED\[7\]" "" } { -504 -5248 -5143 -479 "LED\[4..0\]" "" } { -32 -4616 -4467 -7 "LED\[7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711644888040 "|lesson_horizont_1|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2648 -7176 -6986 -2632 "LED\[7..0\]" "" } { -2664 -7296 -7176 -2639 "LED\[7..0\]" "" } { -2656 -7432 -7365 -2631 "LED\[0\]" "" } { -2560 -7448 -7365 -2535 "LED\[1\]" "" } { -2456 -7888 -7704 -2431 "LED\[7\]" "" } { -2408 -7856 -7688 -2383 "LED\[6\]" "" } { -2232 -7768 -7560 -2207 "LED\[7..0\]" "" } { -2096 -7750 -7656 -2071 "LED\[0\]" "" } { -2008 -7736 -7656 -1983 "LED\[1\]" "" } { -1920 -7744 -7656 -1895 "LED\[2\]" "" } { -1776 -7366 -7277 -1751 "LED\[3..0\]" "" } { -1376 -7368 -7277 -1351 "LED\[7..0\]" "" } { -2016 -6512 -6368 -1991 "LED\[7\]" "" } { -2032 -6512 -6368 -2007 "LED\[6\]" "" } { -2048 -6512 -6368 -2023 "LED\[5\]" "" } { -2064 -6512 -6368 -2039 "LED\[4\]" "" } { -2096 -6512 -6368 -2071 "LED\[2\]" "" } { -2080 -6512 -6368 -2055 "LED\[3\]" "" } { -1688 -6448 -6301 -1663 "LED\[7..0\]" "" } { -2784 -5208 -5131 -2759 "LED\[1\]" "" } { -2648 -5206 -5139 -2623 "LED\[1\]" "" } { -2456 -5264 -5189 -2431 "LED\[0\]" "" } { -2160 -5168 -5055 -2135 "LED\[7..0\]" "" } { -1768 -5200 -5103 -1743 "LED\[7..0\]" "" } { -1344 -5160 -4995 -1319 "LED\[7\]" "" } { -1360 -5160 -5071 -1335 "LED\[4..0\]" "" } { -920 -5136 -4963 -895 "LED\[7\]" "" } { -936 -5136 -5039 -911 "LED\[4..0\]" "" } { -72 -5272 -5167 -47 "LED\[4..0\]" "" } { -488 -5248 -5067 -463 "LED\[7\]" "" } { -504 -5248 -5143 -479 "LED\[4..0\]" "" } { -32 -4616 -4467 -7 "LED\[7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711644888040 "|lesson_horizont_1|LED[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1711644888040 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 " "50 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711644888043 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711644888142 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711644888142 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_3 " "No output dependent on input pin \"KEY_3\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2536 -5872 -5704 -2520 "KEY_3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711644888173 "|lesson_horizont_1|KEY_3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_1 " "No output dependent on input pin \"KEY_1\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2544 -8024 -7848 -2528 "KEY_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711644888173 "|lesson_horizont_1|KEY_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_4 " "No output dependent on input pin \"KEY_4\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2304 -5856 -5688 -2288 "KEY_4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711644888173 "|lesson_horizont_1|KEY_4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "100MHz " "No output dependent on input pin \"100MHz\"" {  } { { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -24 -5752 -5568 -8 "100MHz" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711644888173 "|lesson_horizont_1|100MHz"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711644888173 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711644888173 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711644888173 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711644888173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711644888187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 19:54:48 2024 " "Processing ended: Thu Mar 28 19:54:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711644888187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711644888187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711644888187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711644888187 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1711644889200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711644889201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 19:54:48 2024 " "Processing started: Thu Mar 28 19:54:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711644889201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1711644889201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lesson_horizont_1 -c lesson_horizont_1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lesson_horizont_1 -c lesson_horizont_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1711644889201 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1711644889279 ""}
{ "Info" "0" "" "Project  = lesson_horizont_1" {  } {  } 0 0 "Project  = lesson_horizont_1" 0 0 "Fitter" 0 0 1711644889279 ""}
{ "Info" "0" "" "Revision = lesson_horizont_1" {  } {  } 0 0 "Revision = lesson_horizont_1" 0 0 "Fitter" 0 0 1711644889279 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1711644889342 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1711644889343 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lesson_horizont_1 10M08SAE144C8G " "Selected device 10M08SAE144C8G for design \"lesson_horizont_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711644889354 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711644889404 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711644889404 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1711644889499 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1711644889503 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1711644889561 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711644889566 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711644889566 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711644889566 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711644889566 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1711644889566 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA_prj/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711644889567 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA_prj/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711644889567 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA_prj/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711644889567 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA_prj/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711644889567 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA_prj/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711644889567 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1711644889567 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1711644889567 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1711644889567 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1711644889567 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1711644889567 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711644889568 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 14 " "No exact pin location assignment(s) for 1 pins of 14 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1711644889662 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lesson_horizont_1.sdc " "Synopsys Design Constraints File file not found: 'lesson_horizont_1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1711644889802 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1711644889802 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1711644889802 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1711644889802 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1711644889803 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1711644889803 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1711644889803 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711644889804 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711644889804 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711644889804 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711644889804 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711644889804 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1711644889805 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1711644889805 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711644889805 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711644889805 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1711644889805 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711644889805 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1711644889807 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1711644889807 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1711644889807 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711644889807 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 5 5 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711644889807 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 6 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711644889807 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711644889807 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 7 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711644889807 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 7 5 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711644889807 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 3 12 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711644889807 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 7 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711644889807 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 15 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711644889807 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1711644889807 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1711644889807 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GROUND " "Node \"GROUND\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GROUND" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711644889814 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VCC " "Node \"VCC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VCC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711644889814 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1711644889814 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711644889814 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1711644889816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1711644890135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711644890155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1711644890163 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1711644890244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711644890244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1711644890503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X10_Y13 X20_Y25 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/FPGA_prj/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25"} { { 12 { 0 ""} 10 13 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1711644890666 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1711644890666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1711644890687 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1711644890687 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1711644890687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711644890688 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1711644890805 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711644890812 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711644890931 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711644890931 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711644891109 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711644891434 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1711644891527 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 MAX 10 " "3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY_3 2.5 V Schmitt Trigger 100 " "Pin KEY_3 uses I/O standard 2.5 V Schmitt Trigger at 100" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { KEY_3 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_3" } } } } { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2536 -5872 -5704 -2520 "KEY_3" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA_prj/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711644891531 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY_1 2.5 V Schmitt Trigger 25 " "Pin KEY_1 uses I/O standard 2.5 V Schmitt Trigger at 25" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { KEY_1 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_1" } } } } { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2544 -8024 -7848 -2528 "KEY_1" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA_prj/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711644891531 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY_0 2.5 V Schmitt Trigger 129 " "Pin KEY_0 uses I/O standard 2.5 V Schmitt Trigger at 129" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { KEY_0 } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY_0" } } } } { "lesson_horizont_1.bdf" "" { Schematic "C:/intelFPGA_lite/FPGA_prj/lesson_horizont_1.bdf" { { -2640 -8024 -7848 -2624 "KEY_0" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/FPGA_prj/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1711644891531 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1711644891531 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/FPGA_prj/output_files/lesson_horizont_1.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/FPGA_prj/output_files/lesson_horizont_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1711644891571 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6523 " "Peak virtual memory: 6523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711644891831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 19:54:51 2024 " "Processing ended: Thu Mar 28 19:54:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711644891831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711644891831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711644891831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711644891831 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1711644892756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711644892756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 19:54:52 2024 " "Processing started: Thu Mar 28 19:54:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711644892756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1711644892756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lesson_horizont_1 -c lesson_horizont_1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lesson_horizont_1 -c lesson_horizont_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1711644892756 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1711644892932 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1711644893128 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1711644893148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711644893400 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 19:54:53 2024 " "Processing ended: Thu Mar 28 19:54:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711644893400 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711644893400 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711644893400 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1711644893400 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1711644894277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711644894277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 19:54:54 2024 " "Processing started: Thu Mar 28 19:54:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711644894277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1711644894277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off lesson_horizont_1 -c lesson_horizont_1 " "Command: quartus_pow --read_settings_files=off --write_settings_files=off lesson_horizont_1 -c lesson_horizont_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1711644894277 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1711644894544 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1711644894547 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1711644894547 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lesson_horizont_1.sdc " "Synopsys Design Constraints File file not found: 'lesson_horizont_1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1711644894748 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1711644894749 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1711644894752 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1711644894753 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1711644894753 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1711644894891 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1711644894914 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1711644895231 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1711644895378 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "116.32 mW " "Total thermal power estimate for the design is 116.32 mW" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/22.1std/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1711644895425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4959 " "Peak virtual memory: 4959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711644895568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 19:54:55 2024 " "Processing ended: Thu Mar 28 19:54:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711644895568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711644895568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711644895568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1711644895568 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1711644896604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711644896605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 19:54:56 2024 " "Processing started: Thu Mar 28 19:54:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711644896605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1711644896605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lesson_horizont_1 -c lesson_horizont_1 " "Command: quartus_sta lesson_horizont_1 -c lesson_horizont_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1711644896605 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1711644896660 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1711644896756 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1711644896757 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711644896789 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711644896789 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lesson_horizont_1.sdc " "Synopsys Design Constraints File file not found: 'lesson_horizont_1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1711644896861 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1711644896861 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1711644896861 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1711644896862 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1711644896862 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1711644896862 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1711644896862 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1711644896866 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1711644896867 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711644896871 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1711644896873 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711644896875 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711644896880 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711644896884 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711644896888 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711644896889 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711644896894 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1711644896909 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1711644897111 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1711644897142 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1711644897142 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1711644897142 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1711644897142 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711644897145 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711644897147 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711644897149 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711644897151 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711644897153 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711644897153 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711644897155 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1711644897272 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1711644897272 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1711644897273 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1711644897273 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711644897276 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711644897278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711644897279 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711644897282 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711644897283 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711644897982 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711644897982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711644898004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 19:54:58 2024 " "Processing ended: Thu Mar 28 19:54:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711644898004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711644898004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711644898004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1711644898004 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 51 s " "Quartus Prime Full Compilation was successful. 0 errors, 51 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1711644898649 ""}
