0-prep 0h0m2s321ms
1-opensta 0h0m2s272ms
1-yosys 0h0m14s438ms
3-verilog2def_openroad 0h0m1s645ms
4-ioPlacer 0h0m1s245ms
5-tapcell 0h0m1s281ms
7-pdn 0h0m2s506ms
8-replace 0h0m9s259ms
8-resizer_design_optimization 0h0m7s176ms
9-write_verilog 0h0m1s178ms
9-resizer_design_optimization_sta 0h0m2s358ms
11-opendp 0h0m2s187ms
12-cts 0h0m39s573ms
13-write_verilog 0h0m1s203ms
13-resizer_timing_optimization 0h0m3s850ms
14-write_verilog 0h0m1s224ms
14-resizer_timing_optimization_sta 0h0m2s657ms
15-resizer_timing_optimization 0h0m6s637ms
16-write_verilog 0h0m1s185ms
16-resizer_timing_optimization_sta 0h0m2s571ms
18-opendp 0h0m1s492ms
19-fastroute 0h0m9s241ms
20-addspacers 0h0m1s342ms
21-write_verilog 0h0m1s244ms
22-tritonRoute 0h15m44s862ms
23-spef_extraction 0h0m7s653ms
23-spef_extraction_sta 0h0m7s555ms
26-write_verilog 0h0m1s901ms
30-magic_gen 0h0m30s178ms
31-klayout 0h0m2s916ms
33-klayout_xor 0h0m53s203ms
34-magic_ext_spice 0h0m25s213ms
35-lvs 0h0m4s323ms
36-magic_drc 0h2m7s839ms
38-or_antenna 0h0m4s201ms
39-cvc 0h0m0s983ms