Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Oct 28 10:25:10 2021
| Host         : finn_dev_sss running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx
| Design       : top_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.109        0.000                      0               102121        0.031        0.000                      0               102121        3.750        0.000                       0                 37867  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.109        0.000                      0               102121        0.031        0.000                      0               102121        3.750        0.000                       0                 37867  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[805]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.638ns  (logic 2.906ns (30.151%)  route 6.732ns (69.849%))
  Logic Levels:           12  (CARRY4=6 LUT4=3 LUT6=3)
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       1.663     2.957    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_clk
    SLICE_X46Y14         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     3.475 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/Q
                         net (fo=2, routed)           0.592     4.067    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg_n_1_[2]
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.724 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.724    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[4]_i_1_n_1
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.841    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[8]_i_1_n_1
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.958    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[12]_i_1_n_1
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.075 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.075    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[16]_i_1_n_1
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.192 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.192    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[20]_i_1_n_1
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.529 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[24]_i_1/O[1]
                         net (fo=4, routed)           0.841     6.369    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_fu_37277_p2[22]
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.306     6.675 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_21/O
                         net (fo=1, routed)           0.585     7.260    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_21_n_1
    SLICE_X45Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.384 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_6/O
                         net (fo=4, routed)           0.982     8.366    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_6_n_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.490 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_2/O
                         net (fo=23, routed)          0.555     9.045    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_reg[0]_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.169 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_CS_fsm[1]_i_3/O
                         net (fo=7, routed)           0.356     9.524    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_block_pp0_stage0_subdone
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.124     9.648 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/i_0_reg_2451[0]_i_2/O
                         net (fo=41, routed)          1.413    11.061    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/obuf_inst/grp_Matrix_Vector_Activa_fu_28_weight_V_V_TREADY
    SLICE_X17Y19         LUT4 (Prop_lut4_I1_O)        0.124    11.185 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/obuf_inst/ireg[1024]_i_2/O
                         net (fo=1025, routed)        1.410    12.595    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/E[0]
    SLICE_X3Y14          FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[805]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       1.654    12.833    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ap_clk
    SLICE_X3Y14          FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[805]/C
                         clock pessimism              0.230    13.063    
                         clock uncertainty           -0.154    12.909    
    SLICE_X3Y14          FDRE (Setup_fdre_C_CE)      -0.205    12.704    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[805]
  -------------------------------------------------------------------
                         required time                         12.704    
                         arrival time                         -12.595    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[790]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.630ns  (logic 2.906ns (30.177%)  route 6.724ns (69.823%))
  Logic Levels:           12  (CARRY4=6 LUT4=3 LUT6=3)
  Clock Path Skew:        0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       1.663     2.957    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_clk
    SLICE_X46Y14         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     3.475 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/Q
                         net (fo=2, routed)           0.592     4.067    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg_n_1_[2]
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.724 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.724    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[4]_i_1_n_1
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.841    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[8]_i_1_n_1
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.958    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[12]_i_1_n_1
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.075 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.075    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[16]_i_1_n_1
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.192 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.192    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[20]_i_1_n_1
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.529 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[24]_i_1/O[1]
                         net (fo=4, routed)           0.841     6.369    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_fu_37277_p2[22]
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.306     6.675 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_21/O
                         net (fo=1, routed)           0.585     7.260    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_21_n_1
    SLICE_X45Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.384 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_6/O
                         net (fo=4, routed)           0.982     8.366    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_6_n_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.490 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_2/O
                         net (fo=23, routed)          0.555     9.045    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_reg[0]_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.169 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_CS_fsm[1]_i_3/O
                         net (fo=7, routed)           0.356     9.524    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_block_pp0_stage0_subdone
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.124     9.648 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/i_0_reg_2451[0]_i_2/O
                         net (fo=41, routed)          1.413    11.061    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/obuf_inst/grp_Matrix_Vector_Activa_fu_28_weight_V_V_TREADY
    SLICE_X17Y19         LUT4 (Prop_lut4_I1_O)        0.124    11.185 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/obuf_inst/ireg[1024]_i_2/O
                         net (fo=1025, routed)        1.402    12.587    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/E[0]
    SLICE_X3Y12          FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[790]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       1.655    12.835    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ap_clk
    SLICE_X3Y12          FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[790]/C
                         clock pessimism              0.230    13.064    
                         clock uncertainty           -0.154    12.910    
    SLICE_X3Y12          FDRE (Setup_fdre_C_CE)      -0.205    12.705    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[790]
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                         -12.587    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[364]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.532ns  (logic 2.906ns (30.487%)  route 6.626ns (69.513%))
  Logic Levels:           12  (CARRY4=6 LUT4=3 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       1.663     2.957    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_clk
    SLICE_X46Y14         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     3.475 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/Q
                         net (fo=2, routed)           0.592     4.067    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg_n_1_[2]
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.724 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.724    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[4]_i_1_n_1
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.841    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[8]_i_1_n_1
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.958    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[12]_i_1_n_1
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.075 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.075    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[16]_i_1_n_1
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.192 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.192    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[20]_i_1_n_1
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.529 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[24]_i_1/O[1]
                         net (fo=4, routed)           0.841     6.369    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_fu_37277_p2[22]
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.306     6.675 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_21/O
                         net (fo=1, routed)           0.585     7.260    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_21_n_1
    SLICE_X45Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.384 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_6/O
                         net (fo=4, routed)           0.982     8.366    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_6_n_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.490 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_2/O
                         net (fo=23, routed)          0.555     9.045    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_reg[0]_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.169 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_CS_fsm[1]_i_3/O
                         net (fo=7, routed)           0.356     9.524    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_block_pp0_stage0_subdone
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.124     9.648 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/i_0_reg_2451[0]_i_2/O
                         net (fo=41, routed)          1.413    11.061    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/obuf_inst/grp_Matrix_Vector_Activa_fu_28_weight_V_V_TREADY
    SLICE_X17Y19         LUT4 (Prop_lut4_I1_O)        0.124    11.185 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/obuf_inst/ireg[1024]_i_2/O
                         net (fo=1025, routed)        1.304    12.489    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/E[0]
    SLICE_X17Y7          FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[364]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       1.579    12.759    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ap_clk
    SLICE_X17Y7          FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[364]/C
                         clock pessimism              0.230    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X17Y7          FDRE (Setup_fdre_C_CE)      -0.205    12.629    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[364]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                         -12.489    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[376]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.532ns  (logic 2.906ns (30.487%)  route 6.626ns (69.513%))
  Logic Levels:           12  (CARRY4=6 LUT4=3 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       1.663     2.957    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_clk
    SLICE_X46Y14         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     3.475 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/Q
                         net (fo=2, routed)           0.592     4.067    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg_n_1_[2]
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.724 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.724    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[4]_i_1_n_1
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.841    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[8]_i_1_n_1
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.958    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[12]_i_1_n_1
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.075 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.075    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[16]_i_1_n_1
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.192 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.192    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[20]_i_1_n_1
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.529 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[24]_i_1/O[1]
                         net (fo=4, routed)           0.841     6.369    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_fu_37277_p2[22]
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.306     6.675 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_21/O
                         net (fo=1, routed)           0.585     7.260    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_21_n_1
    SLICE_X45Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.384 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_6/O
                         net (fo=4, routed)           0.982     8.366    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_6_n_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.490 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_2/O
                         net (fo=23, routed)          0.555     9.045    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_reg[0]_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.169 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_CS_fsm[1]_i_3/O
                         net (fo=7, routed)           0.356     9.524    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_block_pp0_stage0_subdone
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.124     9.648 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/i_0_reg_2451[0]_i_2/O
                         net (fo=41, routed)          1.413    11.061    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/obuf_inst/grp_Matrix_Vector_Activa_fu_28_weight_V_V_TREADY
    SLICE_X17Y19         LUT4 (Prop_lut4_I1_O)        0.124    11.185 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/obuf_inst/ireg[1024]_i_2/O
                         net (fo=1025, routed)        1.304    12.489    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/E[0]
    SLICE_X17Y7          FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[376]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       1.579    12.759    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ap_clk
    SLICE_X17Y7          FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[376]/C
                         clock pessimism              0.230    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X17Y7          FDRE (Setup_fdre_C_CE)      -0.205    12.629    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[376]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                         -12.489    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[464]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.532ns  (logic 2.906ns (30.487%)  route 6.626ns (69.513%))
  Logic Levels:           12  (CARRY4=6 LUT4=3 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       1.663     2.957    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_clk
    SLICE_X46Y14         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     3.475 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/Q
                         net (fo=2, routed)           0.592     4.067    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg_n_1_[2]
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.724 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.724    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[4]_i_1_n_1
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.841    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[8]_i_1_n_1
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.958    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[12]_i_1_n_1
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.075 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.075    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[16]_i_1_n_1
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.192 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.192    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[20]_i_1_n_1
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.529 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[24]_i_1/O[1]
                         net (fo=4, routed)           0.841     6.369    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_fu_37277_p2[22]
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.306     6.675 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_21/O
                         net (fo=1, routed)           0.585     7.260    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_21_n_1
    SLICE_X45Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.384 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_6/O
                         net (fo=4, routed)           0.982     8.366    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_6_n_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.490 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_2/O
                         net (fo=23, routed)          0.555     9.045    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_reg[0]_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.169 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_CS_fsm[1]_i_3/O
                         net (fo=7, routed)           0.356     9.524    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_block_pp0_stage0_subdone
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.124     9.648 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/i_0_reg_2451[0]_i_2/O
                         net (fo=41, routed)          1.413    11.061    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/obuf_inst/grp_Matrix_Vector_Activa_fu_28_weight_V_V_TREADY
    SLICE_X17Y19         LUT4 (Prop_lut4_I1_O)        0.124    11.185 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/obuf_inst/ireg[1024]_i_2/O
                         net (fo=1025, routed)        1.304    12.489    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/E[0]
    SLICE_X17Y7          FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[464]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       1.579    12.759    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ap_clk
    SLICE_X17Y7          FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[464]/C
                         clock pessimism              0.230    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X17Y7          FDRE (Setup_fdre_C_CE)      -0.205    12.629    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[464]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                         -12.489    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[473]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.532ns  (logic 2.906ns (30.487%)  route 6.626ns (69.513%))
  Logic Levels:           12  (CARRY4=6 LUT4=3 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       1.663     2.957    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_clk
    SLICE_X46Y14         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     3.475 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/Q
                         net (fo=2, routed)           0.592     4.067    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg_n_1_[2]
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.724 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.724    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[4]_i_1_n_1
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.841    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[8]_i_1_n_1
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.958    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[12]_i_1_n_1
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.075 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.075    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[16]_i_1_n_1
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.192 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.192    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[20]_i_1_n_1
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.529 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[24]_i_1/O[1]
                         net (fo=4, routed)           0.841     6.369    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_fu_37277_p2[22]
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.306     6.675 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_21/O
                         net (fo=1, routed)           0.585     7.260    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_21_n_1
    SLICE_X45Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.384 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_6/O
                         net (fo=4, routed)           0.982     8.366    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_6_n_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.490 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_2/O
                         net (fo=23, routed)          0.555     9.045    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_reg[0]_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.169 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_CS_fsm[1]_i_3/O
                         net (fo=7, routed)           0.356     9.524    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_block_pp0_stage0_subdone
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.124     9.648 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/i_0_reg_2451[0]_i_2/O
                         net (fo=41, routed)          1.413    11.061    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/obuf_inst/grp_Matrix_Vector_Activa_fu_28_weight_V_V_TREADY
    SLICE_X17Y19         LUT4 (Prop_lut4_I1_O)        0.124    11.185 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/obuf_inst/ireg[1024]_i_2/O
                         net (fo=1025, routed)        1.304    12.489    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/E[0]
    SLICE_X17Y7          FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[473]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       1.579    12.759    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ap_clk
    SLICE_X17Y7          FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[473]/C
                         clock pessimism              0.230    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X17Y7          FDRE (Setup_fdre_C_CE)      -0.205    12.629    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[473]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                         -12.489    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[479]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.532ns  (logic 2.906ns (30.487%)  route 6.626ns (69.513%))
  Logic Levels:           12  (CARRY4=6 LUT4=3 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       1.663     2.957    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_clk
    SLICE_X46Y14         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     3.475 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/Q
                         net (fo=2, routed)           0.592     4.067    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg_n_1_[2]
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.724 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.724    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[4]_i_1_n_1
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.841    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[8]_i_1_n_1
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.958    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[12]_i_1_n_1
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.075 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.075    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[16]_i_1_n_1
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.192 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.192    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[20]_i_1_n_1
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.529 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[24]_i_1/O[1]
                         net (fo=4, routed)           0.841     6.369    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_fu_37277_p2[22]
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.306     6.675 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_21/O
                         net (fo=1, routed)           0.585     7.260    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_21_n_1
    SLICE_X45Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.384 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_6/O
                         net (fo=4, routed)           0.982     8.366    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_6_n_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.490 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_2/O
                         net (fo=23, routed)          0.555     9.045    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_reg[0]_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.169 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_CS_fsm[1]_i_3/O
                         net (fo=7, routed)           0.356     9.524    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_block_pp0_stage0_subdone
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.124     9.648 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/i_0_reg_2451[0]_i_2/O
                         net (fo=41, routed)          1.413    11.061    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/obuf_inst/grp_Matrix_Vector_Activa_fu_28_weight_V_V_TREADY
    SLICE_X17Y19         LUT4 (Prop_lut4_I1_O)        0.124    11.185 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/obuf_inst/ireg[1024]_i_2/O
                         net (fo=1025, routed)        1.304    12.489    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/E[0]
    SLICE_X17Y7          FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[479]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       1.579    12.759    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ap_clk
    SLICE_X17Y7          FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[479]/C
                         clock pessimism              0.230    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X17Y7          FDRE (Setup_fdre_C_CE)      -0.205    12.629    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[479]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                         -12.489    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.532ns  (logic 2.906ns (30.487%)  route 6.626ns (69.513%))
  Logic Levels:           12  (CARRY4=6 LUT4=3 LUT6=3)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       1.663     2.957    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_clk
    SLICE_X46Y14         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     3.475 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/Q
                         net (fo=2, routed)           0.592     4.067    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg_n_1_[2]
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.724 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.724    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[4]_i_1_n_1
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.841    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[8]_i_1_n_1
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.958    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[12]_i_1_n_1
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.075 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.075    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[16]_i_1_n_1
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.192 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.192    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[20]_i_1_n_1
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.529 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[24]_i_1/O[1]
                         net (fo=4, routed)           0.841     6.369    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_fu_37277_p2[22]
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.306     6.675 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_21/O
                         net (fo=1, routed)           0.585     7.260    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_21_n_1
    SLICE_X45Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.384 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_6/O
                         net (fo=4, routed)           0.982     8.366    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_6_n_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.490 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_2/O
                         net (fo=23, routed)          0.555     9.045    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_reg[0]_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.169 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_CS_fsm[1]_i_3/O
                         net (fo=7, routed)           0.356     9.524    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_block_pp0_stage0_subdone
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.124     9.648 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/i_0_reg_2451[0]_i_2/O
                         net (fo=41, routed)          1.413    11.061    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/obuf_inst/grp_Matrix_Vector_Activa_fu_28_weight_V_V_TREADY
    SLICE_X17Y19         LUT4 (Prop_lut4_I1_O)        0.124    11.185 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/obuf_inst/ireg[1024]_i_2/O
                         net (fo=1025, routed)        1.304    12.489    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/E[0]
    SLICE_X17Y7          FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       1.579    12.759    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ap_clk
    SLICE_X17Y7          FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[6]/C
                         clock pessimism              0.230    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X17Y7          FDRE (Setup_fdre_C_CE)      -0.205    12.629    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                         -12.489    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[786]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.593ns  (logic 2.906ns (30.293%)  route 6.687ns (69.707%))
  Logic Levels:           12  (CARRY4=6 LUT4=3 LUT6=3)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       1.663     2.957    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_clk
    SLICE_X46Y14         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     3.475 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/Q
                         net (fo=2, routed)           0.592     4.067    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg_n_1_[2]
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.724 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.724    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[4]_i_1_n_1
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.841    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[8]_i_1_n_1
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.958    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[12]_i_1_n_1
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.075 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.075    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[16]_i_1_n_1
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.192 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.192    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[20]_i_1_n_1
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.529 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[24]_i_1/O[1]
                         net (fo=4, routed)           0.841     6.369    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_fu_37277_p2[22]
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.306     6.675 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_21/O
                         net (fo=1, routed)           0.585     7.260    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_21_n_1
    SLICE_X45Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.384 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_6/O
                         net (fo=4, routed)           0.982     8.366    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_6_n_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.490 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_2/O
                         net (fo=23, routed)          0.555     9.045    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_reg[0]_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.169 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_CS_fsm[1]_i_3/O
                         net (fo=7, routed)           0.356     9.524    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_block_pp0_stage0_subdone
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.124     9.648 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/i_0_reg_2451[0]_i_2/O
                         net (fo=41, routed)          1.413    11.061    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/obuf_inst/grp_Matrix_Vector_Activa_fu_28_weight_V_V_TREADY
    SLICE_X17Y19         LUT4 (Prop_lut4_I1_O)        0.124    11.185 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/obuf_inst/ireg[1024]_i_2/O
                         net (fo=1025, routed)        1.365    12.550    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/E[0]
    SLICE_X7Y10          FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[786]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       1.656    12.835    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ap_clk
    SLICE_X7Y10          FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[786]/C
                         clock pessimism              0.230    13.065    
                         clock uncertainty           -0.154    12.911    
    SLICE_X7Y10          FDRE (Setup_fdre_C_CE)      -0.205    12.706    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[786]
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                         -12.550    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[810]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.593ns  (logic 2.906ns (30.293%)  route 6.687ns (69.707%))
  Logic Levels:           12  (CARRY4=6 LUT4=3 LUT6=3)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 12.835 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       1.663     2.957    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_clk
    SLICE_X46Y14         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.518     3.475 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[2]/Q
                         net (fo=2, routed)           0.592     4.067    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg_n_1_[2]
    SLICE_X46Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     4.724 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.724    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[4]_i_1_n_1
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.841 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.841    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[8]_i_1_n_1
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.958 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.958    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[12]_i_1_n_1
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.075 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.075    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[16]_i_1_n_1
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.192 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.192    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[20]_i_1_n_1
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.529 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2428_reg[24]_i_1/O[1]
                         net (fo=4, routed)           0.841     6.369    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/nf_fu_37277_p2[22]
    SLICE_X48Y21         LUT4 (Prop_lut4_I1_O)        0.306     6.675 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_21/O
                         net (fo=1, routed)           0.585     7.260    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_21_n_1
    SLICE_X45Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.384 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_6/O
                         net (fo=4, routed)           0.982     8.366    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_6_n_1
    SLICE_X48Y20         LUT6 (Prop_lut6_I1_O)        0.124     8.490 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_pp0_iter1_reg[0]_i_2/O
                         net (fo=23, routed)          0.555     9.045    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_39867_reg[0]_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.169 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_CS_fsm[1]_i_3/O
                         net (fo=7, routed)           0.356     9.524    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/ap_block_pp0_stage0_subdone
    SLICE_X42Y20         LUT4 (Prop_lut4_I1_O)        0.124     9.648 f  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/i_0_reg_2451[0]_i_2/O
                         net (fo=41, routed)          1.413    11.061    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/obuf_inst/grp_Matrix_Vector_Activa_fu_28_weight_V_V_TREADY
    SLICE_X17Y19         LUT4 (Prop_lut4_I1_O)        0.124    11.185 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/obuf_inst/ireg[1024]_i_2/O
                         net (fo=1025, routed)        1.365    12.550    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/E[0]
    SLICE_X7Y10          FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[810]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       1.656    12.835    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ap_clk
    SLICE_X7Y10          FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[810]/C
                         clock pessimism              0.230    13.065    
                         clock uncertainty           -0.154    12.911    
    SLICE_X7Y10          FDRE (Setup_fdre_C_CE)      -0.205    12.706    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[810]
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                         -12.550    
  -------------------------------------------------------------------
                         slack                                  0.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.599%)  route 0.222ns (63.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       0.553     0.889    top_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X47Y62         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  top_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][53]/Q
                         net (fo=1, routed)           0.222     1.238    top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/DIC1
    SLICE_X50Y63         RAMD32                                       r  top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       0.815     1.181    top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/WCLK
    SLICE_X50Y63         RAMD32                                       r  top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC_D1/CLK
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061     1.207    top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.128ns (46.546%)  route 0.147ns (53.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       0.659     0.995    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.147     1.270    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X30Y99         SRL16E                                       r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       0.845     1.211    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.238    top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.128ns (35.482%)  route 0.233ns (64.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       0.553     0.889    top_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X47Y62         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  top_i/smartconnect_0/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][51]/Q
                         net (fo=1, routed)           0.233     1.249    top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/DIB1
    SLICE_X50Y63         RAMD32                                       r  top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       0.815     1.181    top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/WCLK
    SLICE_X50Y63         RAMD32                                       r  top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB_D1/CLK
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.071     1.217    top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_ConvolutionInputGenerator_1/inst/regslice_both_in0_V_V_U/obuf_inst/odata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_ConvolutionInputGenerator_1/inst/grp_ConvolutionInputGene_fu_26/inputBuf_1_V_U/StreamingDataflowPartition_1_ConvolutionInputGenerator_1_ConvolutionInputGbkb_ram_U/ram_reg_0_63_30_31/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.566%)  route 0.253ns (66.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       0.559     0.895    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_ConvolutionInputGenerator_1/inst/regslice_both_in0_V_V_U/obuf_inst/ap_clk
    SLICE_X45Y37         FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_ConvolutionInputGenerator_1/inst/regslice_both_in0_V_V_U/obuf_inst/odata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_ConvolutionInputGenerator_1/inst/regslice_both_in0_V_V_U/obuf_inst/odata_reg[30]/Q
                         net (fo=4, routed)           0.253     1.276    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_ConvolutionInputGenerator_1/inst/grp_ConvolutionInputGene_fu_26/inputBuf_1_V_U/StreamingDataflowPartition_1_ConvolutionInputGenerator_1_ConvolutionInputGbkb_ram_U/ram_reg_0_63_30_31/DIA
    SLICE_X50Y33         RAMD64E                                      r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_ConvolutionInputGenerator_1/inst/grp_ConvolutionInputGene_fu_26/inputBuf_1_V_U/StreamingDataflowPartition_1_ConvolutionInputGenerator_1_ConvolutionInputGbkb_ram_U/ram_reg_0_63_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       0.818     1.184    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_ConvolutionInputGenerator_1/inst/grp_ConvolutionInputGene_fu_26/inputBuf_1_V_U/StreamingDataflowPartition_1_ConvolutionInputGenerator_1_ConvolutionInputGbkb_ram_U/ram_reg_0_63_30_31/WCLK
    SLICE_X50Y33         RAMD64E                                      r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_ConvolutionInputGenerator_1/inst/grp_ConvolutionInputGene_fu_26/inputBuf_1_V_U/StreamingDataflowPartition_1_ConvolutionInputGenerator_1_ConvolutionInputGbkb_ram_U/ram_reg_0_63_30_31/RAMA/CLK
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y33         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.094     1.243    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_ConvolutionInputGenerator_1/inst/grp_ConvolutionInputGene_fu_26/inputBuf_1_V_U/StreamingDataflowPartition_1_ConvolutionInputGenerator_1_ConvolutionInputGbkb_ram_U/ram_reg_0_63_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingMaxPool_Batch_0/inst/regslice_both_in0_V_V_U/ibuf_inst/ireg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.119%)  route 0.229ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       0.561     0.896    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2/inst/regslice_both_out_V_V_U/obuf_inst/ap_clk
    SLICE_X48Y3          FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y3          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2/inst/regslice_both_out_V_V_U/obuf_inst/odata_reg[7]/Q
                         net (fo=2, routed)           0.229     1.266    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingMaxPool_Batch_0/inst/regslice_both_in0_V_V_U/ibuf_inst/D[7]
    SLICE_X53Y2          FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingMaxPool_Batch_0/inst/regslice_both_in0_V_V_U/ibuf_inst/ireg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       0.826     1.192    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingMaxPool_Batch_0/inst/regslice_both_in0_V_V_U/ibuf_inst/ap_clk
    SLICE_X53Y2          FDRE                                         r  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingMaxPool_Batch_0/inst/regslice_both_in0_V_V_U/ibuf_inst/ireg_reg[7]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X53Y2          FDRE (Hold_fdre_C_D)         0.076     1.233    top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingMaxPool_Batch_0/inst/regslice_both_in0_V_V_U/ibuf_inst/ireg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][156]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       0.550     0.886    top_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X37Y67         FDRE                                         r  top_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][156]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  top_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][156]/Q
                         net (fo=1, routed)           0.056     1.082    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/DIA0
    SLICE_X36Y67         RAMD32                                       r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       0.816     1.182    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/WCLK
    SLICE_X36Y67         RAMD32                                       r  top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMA/CLK
                         clock pessimism             -0.283     0.899    
    SLICE_X36Y67         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.046    top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_156_161/RAMA
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       0.564     0.900    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X31Y73         FDRE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y73         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.096    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIA0
    SLICE_X30Y73         RAMD32                                       r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       0.829     1.195    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X30Y73         RAMD32                                       r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.282     0.913    
    SLICE_X30Y73         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.060    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][6][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       0.554     0.890    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X33Y65         FDRE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][6][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][6][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.086    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIA0
    SLICE_X32Y65         RAMD32                                       r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       0.819     1.185    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X32Y65         RAMD32                                       r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
                         clock pessimism             -0.282     0.903    
    SLICE_X32Y65         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.050    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       0.569     0.905    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X31Y68         FDRE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.101    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X30Y68         RAMD32                                       r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       0.835     1.201    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X30Y68         RAMD32                                       r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.283     0.918    
    SLICE_X30Y68         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.065    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       0.552     0.888    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X33Y67         FDRE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][7]/Q
                         net (fo=1, routed)           0.056     1.084    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/DIA0
    SLICE_X32Y67         RAMD32                                       r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/zynq_ps/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/zynq_ps/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/zynq_ps/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=37868, routed)       0.817     1.183    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X32Y67         RAMD32                                       r  top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
                         clock pessimism             -0.282     0.901    
    SLICE_X32Y67         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.048    top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/zynq_ps/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y2   top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y2   top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y1   top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y1   top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y24  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_5/StreamingDataflowPartition_1_StreamingFCLayer_Batch_5_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_20/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4   top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4   top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y0   top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y0   top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y23  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_5/StreamingDataflowPartition_1_StreamingFCLayer_Batch_5_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_21/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y33  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGene_fu_26/inputBuf_1_V_U/StreamingDataflowPartition_1_ConvolutionInputGenerator_3_ConvolutionInputGbkb_ram_U/ram_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y33  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGene_fu_26/inputBuf_1_V_U/StreamingDataflowPartition_1_ConvolutionInputGenerator_3_ConvolutionInputGbkb_ram_U/ram_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X82Y37  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGene_fu_26/inputBuf_0_V_U/StreamingDataflowPartition_1_ConvolutionInputGenerator_3_ConvolutionInputGbkb_ram_U/ram_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X82Y37  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGene_fu_26/inputBuf_0_V_U/StreamingDataflowPartition_1_ConvolutionInputGenerator_3_ConvolutionInputGbkb_ram_U/ram_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X82Y37  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGene_fu_26/inputBuf_0_V_U/StreamingDataflowPartition_1_ConvolutionInputGenerator_3_ConvolutionInputGbkb_ram_U/ram_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X82Y37  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGene_fu_26/inputBuf_0_V_U/StreamingDataflowPartition_1_ConvolutionInputGenerator_3_ConvolutionInputGbkb_ram_U/ram_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X90Y33  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGene_fu_26/inputBuf_0_V_U/StreamingDataflowPartition_1_ConvolutionInputGenerator_3_ConvolutionInputGbkb_ram_U/ram_reg_0_63_9_11/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X90Y33  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGene_fu_26/inputBuf_0_V_U/StreamingDataflowPartition_1_ConvolutionInputGenerator_3_ConvolutionInputGbkb_ram_U/ram_reg_0_63_9_11/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X90Y33  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGene_fu_26/inputBuf_0_V_U/StreamingDataflowPartition_1_ConvolutionInputGenerator_3_ConvolutionInputGbkb_ram_U/ram_reg_0_63_9_11/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X90Y33  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGene_fu_26/inputBuf_0_V_U/StreamingDataflowPartition_1_ConvolutionInputGenerator_3_ConvolutionInputGbkb_ram_U/ram_reg_0_63_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71  top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X82Y38  top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGene_fu_26/inputBuf_1_V_U/StreamingDataflowPartition_1_ConvolutionInputGenerator_3_ConvolutionInputGbkb_ram_U/ram_reg_0_63_12_14/RAMA/CLK



