

================================================================
== Vitis HLS Report for 'pyramidal_hs_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_26'
================================================================
* Date:           Thu Dec 18 23:21:22 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        pyramidal_hs
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k70t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.863 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     4105|     4105|  41.050 us|  41.050 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_1_VITIS_LOOP_40_2  |     4103|     4103|         9|          1|          1|  4096|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.86>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [../HS_hls/src/pyramid_hls.cpp:40->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 12 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 13 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten55 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %v, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.02ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten55"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 17 [1/1] (1.02ns)   --->   "%store_ln39 = store i7 0, i7 %y" [../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 17 'store' 'store_ln39' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 18 [1/1] (1.02ns)   --->   "%store_ln40 = store i7 0, i7 %x" [../HS_hls/src/pyramid_hls.cpp:40->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 18 'store' 'store_ln40' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i410"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten55_load = load i13 %indvar_flatten55" [../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 20 'load' 'indvar_flatten55_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.45ns)   --->   "%icmp_ln39 = icmp_eq  i13 %indvar_flatten55_load, i13 4096" [../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 21 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.45ns)   --->   "%add_ln39 = add i13 %indvar_flatten55_load, i13 1" [../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 22 'add' 'add_ln39' <Predicate = true> <Delay = 1.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc12.i413, void %for.body34.preheader.exitStub" [../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 23 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_load = load i7 %x" [../HS_hls/src/pyramid_hls.cpp:40->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 24 'load' 'x_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%y_load = load i7 %y" [../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 25 'load' 'y_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.37ns)   --->   "%add_ln39_1 = add i7 %y_load, i7 1" [../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 26 'add' 'add_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.37ns)   --->   "%icmp_ln40 = icmp_eq  i7 %x_load, i7 64" [../HS_hls/src/pyramid_hls.cpp:40->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 27 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.37> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.66ns)   --->   "%select_ln39 = select i1 %icmp_ln40, i7 0, i7 %x_load" [../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 28 'select' 'select_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.66ns)   --->   "%select_ln39_1 = select i1 %icmp_ln40, i7 %add_ln39_1, i7 %y_load" [../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 29 'select' 'select_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i7 %select_ln39_1" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 30 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln42, i6 0" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 31 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln42_5 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln39_1, i32 1, i32 5" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 32 'partselect' 'trunc_ln42_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i5 %trunc_ln42_5" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 33 'zext' 'zext_ln42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.80ns)   --->   "%mul_ln42 = mul i11 %zext_ln42, i11 43" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 34 'mul' 'mul_ln42' <Predicate = (!icmp_ln39)> <Delay = 2.80> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [9/9] (2.16ns)   --->   "%urem_ln42 = urem i5 %trunc_ln42_5, i5 3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 35 'urem' 'urem_ln42' <Predicate = (!icmp_ln39)> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i7 %select_ln39" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 36 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.44ns)   --->   "%add_ln42 = add i12 %tmp_s, i12 %zext_ln42_1" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 37 'add' 'add_ln42' <Predicate = (!icmp_ln39)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln42_3 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln39, i32 2, i32 5" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 38 'partselect' 'lshr_ln42_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_66_cast = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln42, i32 7, i32 10" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 39 'partselect' 'tmp_66_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %select_ln39, i32 1" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 40 'bitselect' 'tmp' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.37ns)   --->   "%add_ln40 = add i7 %select_ln39, i7 1" [../HS_hls/src/pyramid_hls.cpp:40->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 41 'add' 'add_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.02ns)   --->   "%store_ln39 = store i13 %add_ln39, i13 %indvar_flatten55" [../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 42 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.02>
ST_1 : Operation 43 [1/1] (1.02ns)   --->   "%store_ln39 = store i7 %select_ln39_1, i7 %y" [../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 43 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.02>
ST_1 : Operation 44 [1/1] (1.02ns)   --->   "%store_ln40 = store i7 %add_ln40, i7 %x" [../HS_hls/src/pyramid_hls.cpp:40->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 44 'store' 'store_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.02>

State 2 <SV = 1> <Delay = 2.16>
ST_2 : Operation 45 [8/9] (2.16ns)   --->   "%urem_ln42 = urem i5 %trunc_ln42_5, i5 3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 45 'urem' 'urem_ln42' <Predicate = true> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.16>
ST_3 : Operation 46 [7/9] (2.16ns)   --->   "%urem_ln42 = urem i5 %trunc_ln42_5, i5 3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 46 'urem' 'urem_ln42' <Predicate = true> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.16>
ST_4 : Operation 47 [6/9] (2.16ns)   --->   "%urem_ln42 = urem i5 %trunc_ln42_5, i5 3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 47 'urem' 'urem_ln42' <Predicate = true> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.16>
ST_5 : Operation 48 [5/9] (2.16ns)   --->   "%urem_ln42 = urem i5 %trunc_ln42_5, i5 3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 48 'urem' 'urem_ln42' <Predicate = true> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.16>
ST_6 : Operation 49 [4/9] (2.16ns)   --->   "%urem_ln42 = urem i5 %trunc_ln42_5, i5 3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 49 'urem' 'urem_ln42' <Predicate = true> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.16>
ST_7 : Operation 50 [3/9] (2.16ns)   --->   "%urem_ln42 = urem i5 %trunc_ln42_5, i5 3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 50 'urem' 'urem_ln42' <Predicate = true> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.66>
ST_8 : Operation 51 [2/9] (2.16ns)   --->   "%urem_ln42 = urem i5 %trunc_ln42_5, i5 3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 51 'urem' 'urem_ln42' <Predicate = true> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_66_cast, i4 %lshr_ln42_3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 52 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i8 %tmp_10" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 53 'zext' 'zext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_75 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23, i64 0, i64 %zext_ln42_3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 54 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_75' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_76 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_22, i64 0, i64 %zext_ln42_3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 55 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_76' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_77 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_21, i64 0, i64 %zext_ln42_3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 56 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_77' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_78 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_20, i64 0, i64 %zext_ln42_3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 57 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_78' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_79 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_19, i64 0, i64 %zext_ln42_3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 58 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_79' <Predicate = (!tmp)> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_80 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_18, i64 0, i64 %zext_ln42_3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 59 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_80' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 60 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_81 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_75" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 60 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_81' <Predicate = (!tmp)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_8 : Operation 61 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_82 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_76" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 61 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_82' <Predicate = (tmp)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_8 : Operation 62 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_83 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_77" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 62 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_83' <Predicate = (!tmp)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_8 : Operation 63 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_84 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_78" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 63 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_84' <Predicate = (tmp)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_8 : Operation 64 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_85 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_79" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 64 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_85' <Predicate = (!tmp)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_8 : Operation 65 [2/2] (2.66ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_86 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_80" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 65 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_86' <Predicate = (tmp)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_8 : Operation 85 [1/1] (1.02ns)   --->   "%ret_ln0 = ret"   --->   Operation 85 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 1.02>

State 9 <SV = 8> <Delay = 4.24>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_39_1_VITIS_LOOP_40_2_str"   --->   Operation 66 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/9] (2.16ns)   --->   "%urem_ln42 = urem i5 %trunc_ln42_5, i5 3" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 68 'urem' 'urem_ln42' <Predicate = true> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i2 %urem_ln42" [../HS_hls/src/pyramid_hls.cpp:40->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 69 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i12 %add_ln42" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 70 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%v_addr = getelementptr i16 %v, i64 0, i64 %zext_ln42_2" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 71 'getelementptr' 'v_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_2" [../HS_hls/src/pyramid_hls.cpp:41->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 72 'specpipeline' 'specpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_81 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_75" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 73 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_81' <Predicate = (!tmp)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_9 : Operation 74 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_82 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_76" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 74 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_82' <Predicate = (tmp)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_9 : Operation 75 [1/1] (0.54ns)   --->   "%select_ln42 = select i1 %tmp, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_82, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_81" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 75 'select' 'select_ln42' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 76 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_83 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_77" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 76 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_83' <Predicate = (!tmp)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_9 : Operation 77 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_84 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_78" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 77 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_84' <Predicate = (tmp)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_9 : Operation 78 [1/1] (0.54ns)   --->   "%select_ln42_1 = select i1 %tmp, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_84, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_83" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 78 'select' 'select_ln42_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 79 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_85 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_79" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 79 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_85' <Predicate = (!tmp)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_9 : Operation 80 [1/2] ( I:2.66ns O:2.66ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_86 = load i8 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_80" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 80 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_86' <Predicate = (tmp)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 176> <RAM>
ST_9 : Operation 81 [1/1] (0.54ns)   --->   "%select_ln42_2 = select i1 %tmp, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_86, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_85" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 81 'select' 'select_ln42_2' <Predicate = true> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (1.02ns)   --->   "%tmp_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %select_ln42, i2 1, i16 %select_ln42_1, i2 2, i16 %select_ln42_2, i16 0, i2 %trunc_ln40" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 82 'sparsemux' 'tmp_11' <Predicate = true> <Delay = 1.02> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] ( I:0.00ns O:0.00ns )   --->   "%store_ln42 = store i16 %tmp_11, i12 %v_addr" [../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 83 'store' 'store_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc.i410" [../HS_hls/src/pyramid_hls.cpp:40->../HS_hls/src/pyramidal_hs.cpp:56]   --->   Operation 84 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.863ns
The critical path consists of the following:
	'store' operation ('store_ln39', ../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56) of constant 0 7 bit on local variable 'y', ../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56 [13]  (1.029 ns)
	'load' operation 7 bit ('y_load', ../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56) on local variable 'y', ../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56 [23]  (0.000 ns)
	'add' operation 7 bit ('add_ln39_1', ../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56) [24]  (1.374 ns)
	'select' operation 7 bit ('select_ln39_1', ../HS_hls/src/pyramid_hls.cpp:39->../HS_hls/src/pyramidal_hs.cpp:56) [29]  (0.660 ns)
	'mul' operation 11 bit ('mul_ln42', ../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56) [34]  (2.800 ns)

 <State 2>: 2.162ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln42', ../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56) [35]  (2.162 ns)

 <State 3>: 2.162ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln42', ../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56) [35]  (2.162 ns)

 <State 4>: 2.162ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln42', ../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56) [35]  (2.162 ns)

 <State 5>: 2.162ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln42', ../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56) [35]  (2.162 ns)

 <State 6>: 2.162ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln42', ../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56) [35]  (2.162 ns)

 <State 7>: 2.162ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln42', ../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56) [35]  (2.162 ns)

 <State 8>: 2.664ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_75', ../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56) [46]  (0.000 ns)
	'load' operation 16 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_81', ../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56) on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23' [52]  (2.664 ns)

 <State 9>: 4.242ns
The critical path consists of the following:
	'load' operation 16 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_81', ../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56) on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_23' [52]  (2.664 ns)
	'select' operation 16 bit ('select_ln42', ../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56) [55]  (0.549 ns)
	'sparsemux' operation 16 bit ('tmp_11', ../HS_hls/src/pyramid_hls.cpp:42->../HS_hls/src/pyramidal_hs.cpp:56) [62]  (1.029 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
