0.6
2017.4
Dec 15 2017
21:07:18
D:/vivado_project/project_single_cycle/project_single_cycle.sim/sim_1/synth/func/xsim/test_cpu_top_func_synth.v,1576319121,verilog,,D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/alu.v,,glbl,,,,,,,,
D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sim_1/new/test_cpu_top.v,1576319115,verilog,,,,test_cpu_top,,,,,,,,
D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/alu.v,1575194993,verilog,,D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/alu_ctr.v,,alu,,,,,,,,
D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/alu_ctr.v,1575192496,verilog,,D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/alu_top.v,,alu_ctr,,,,,,,,
D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/alu_top.v,1575160232,verilog,,D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/data_mem.v,,alu_top,,,,,,,,
D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/data_mem.v,1575187594,verilog,,D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/id.v,,data_mem,,,,,,,,
D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/id.v,1575173767,verilog,,D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/ie.v,,id,,,,,,,,
D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/ie.v,1575160819,verilog,,D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/inst_rom.v,,ie,,,,,,,,
D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/inst_rom.v,1576291235,verilog,,D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/mux_alu_asrc.v,,inst_rom,,,,,,,,
D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/mux_alu_asrc.v,1575164601,verilog,,D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/mux_alu_bsrc.v,,mux_alu_asrc,,,,,,,,
D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/mux_alu_bsrc.v,1575164170,verilog,,D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/next_pc.v,,mux_alu_bsrc,,,,,,,,
D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/next_pc.v,1575176960,verilog,,D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/pc_reg.v,,next_pc,,,,,,,,
D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/pc_reg.v,1576319046,verilog,,D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/reg_file.v,,pc_reg,,,,,,,,
D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sources_1/new/reg_file.v,1575186440,verilog,,D:/vivado_project/project_single_cycle/project_single_cycle.srcs/sim_1/new/test_cpu_top.v,,reg_file,,,,,,,,
