Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/intelFPGA/FPGAprojects/SystemVerilogDescriptionOfFlops/jkff/jkff.srcs/sim_1/new/JK_Testbench.sv" Line 30
