<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RealTime_Home: ASF/sam0/utils/cmsis/samd21/include/component/nvmctrl.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RealTime_Home
   &#160;<span id="projectnumber">2.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('component_2nvmctrl_8h_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">nvmctrl.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="component_2nvmctrl_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifndef _SAMD21_NVMCTRL_COMPONENT_</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define _SAMD21_NVMCTRL_COMPONENT_</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* ========================================================================== */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga3ea48740d5f4e1f68a7dd06753eb20d5">   43</a></span>&#160;<span class="preprocessor">#define NVMCTRL_U2207</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gad91d0ed581519e0bb057ede9db891e87">   44</a></span>&#160;<span class="preprocessor">#define REV_NVMCTRL                 0x202</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* -------- NVMCTRL_CTRLA : (NVMCTRL Offset: 0x00) (R/W 16) Control A -------- */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html">   48</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html#a6cd9ec462f42ca73fcc999e944c712c5">   50</a></span>&#160;    uint16_t <a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html#a6cd9ec462f42ca73fcc999e944c712c5">CMD</a>:7;            </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html#a77132c2c26a75f5b8751b235cda23828">   51</a></span>&#160;    uint16_t :1;               </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html#abee22c89af9d5f931fec1cf074187b29">   52</a></span>&#160;    uint16_t <a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html#abee22c89af9d5f931fec1cf074187b29">CMDEX</a>:8;          </div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  } bit;                       </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html#a11760f5020019f4aa8cb02e694f7cc44">   54</a></span>&#160;  uint16_t <a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html#a11760f5020019f4aa8cb02e694f7cc44">reg</a>;                </div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;} <a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html">NVMCTRL_CTRLA_Type</a>;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga4853195148a26c13e84af06b27099a5a">   58</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_OFFSET        0x00         </span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gafda7d874f8e5f91f9590105c7bc984b5">   59</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_RESETVALUE    0x0000ul     </span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga5346c6f8ba695f7cadb7f07bde6e25f8">   61</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_Pos       0            </span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga0d19f301cea0ef37b638f1961a1abae9">   62</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_Msk       (0x7Ful &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga1dd6561aa8e0944fda54ac91591a7672">   63</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD(value)    (NVMCTRL_CTRLA_CMD_Msk &amp; ((value) &lt;&lt; NVMCTRL_CTRLA_CMD_Pos))</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga6c7936d9e4cd317170b54ffb5b3b428d">   64</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_ER_Val        0x2ul  </span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gad7cfc5fc0cd04b2bbe3337a035b6d127">   65</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_WP_Val        0x4ul  </span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga07c4451d3f3e0d0dbed551ef0c3bbd21">   66</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_EAR_Val       0x5ul  </span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga16088beab7d82fdbb34bac9971d21859">   67</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_WAP_Val       0x6ul  </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga37bc89b225c1b5d5a07bc707ef910ecb">   68</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_SF_Val        0xAul  </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga16cd33731304aa0ed2db58be2f6fe599">   69</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_WL_Val        0xFul  </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga0e738a1a6d1d0bce5caad7fce29f2e18">   70</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_RWWEEER_Val   0x1Aul  </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga6cbdf6599c74676de89836531389b7f1">   71</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_RWWEEWP_Val   0x1Cul  </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga30ddc4581bb1d3ba0a5dfebff3025ae6">   72</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_LR_Val        0x40ul  </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga594434a1450c942a3a1b8938d7f8ee50">   73</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_UR_Val        0x41ul  </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga5e5184e115f92e2037793f468f07e912">   74</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_SPRM_Val      0x42ul  </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga5af4406a70755e9869cbddf9aeccba45">   75</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_CPRM_Val      0x43ul  </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gaa88d2aeae32e10443a0e9dc516dfbf44">   76</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_PBC_Val       0x44ul  </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga9192307a9292a8144f18adfe8ea0d3f0">   77</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_SSB_Val       0x45ul  </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga0bef792b0234a40587a3dd7254e1764d">   78</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMD_INVALL_Val    0x46ul  </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gaaecf1953d86bef9ad9bef7309493954d">   79</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_ER        (NVMCTRL_CTRLA_CMD_ER_Val      &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gad21e753f2741af430e0a52f2a9a15eab">   80</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_WP        (NVMCTRL_CTRLA_CMD_WP_Val      &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gac046ff781ead0748e07c007c15e41ad7">   81</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_EAR       (NVMCTRL_CTRLA_CMD_EAR_Val     &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga2ce3d94a5f09832706179f27bbe94d71">   82</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_WAP       (NVMCTRL_CTRLA_CMD_WAP_Val     &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga98dcae15125d4efee881b3964b7d23a1">   83</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_SF        (NVMCTRL_CTRLA_CMD_SF_Val      &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga1986c7240415a189e9b8d5e867830354">   84</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_WL        (NVMCTRL_CTRLA_CMD_WL_Val      &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga7f1bc6847aff5a3ad6d1f247ca326aab">   85</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_RWWEEER   (NVMCTRL_CTRLA_CMD_RWWEEER_Val &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gaa01b2c82b6913f800fb51b1cd8f85aca">   86</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_RWWEEWP   (NVMCTRL_CTRLA_CMD_RWWEEWP_Val &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga39f7730dc87114a29f25c569b9c78cbb">   87</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_LR        (NVMCTRL_CTRLA_CMD_LR_Val      &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga30fba14a1d68d389de8d0e878e9aeed5">   88</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_UR        (NVMCTRL_CTRLA_CMD_UR_Val      &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gaaa9412be92f5cb4cbf868ce2532930aa">   89</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_SPRM      (NVMCTRL_CTRLA_CMD_SPRM_Val    &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga682f47adcc9972101304cccbc5c112bd">   90</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_CPRM      (NVMCTRL_CTRLA_CMD_CPRM_Val    &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga99e7d43b40b4c0db731bae7c936af4a4">   91</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_PBC       (NVMCTRL_CTRLA_CMD_PBC_Val     &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga7c3505981ea288eb37c268fbe5320d36">   92</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_SSB       (NVMCTRL_CTRLA_CMD_SSB_Val     &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gafdd1495fff0fe785746334cb2b902409">   93</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMD_INVALL    (NVMCTRL_CTRLA_CMD_INVALL_Val  &lt;&lt; NVMCTRL_CTRLA_CMD_Pos)</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga6ac235db7c8301778321fa6898c7f490">   94</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMDEX_Pos     8            </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gad40754e7ab3d73ad07b2fca0c4ca8de3">   95</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMDEX_Msk     (0xFFul &lt;&lt; NVMCTRL_CTRLA_CMDEX_Pos)</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga9e234ce19fc870b1be42fad5a7183220">   96</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMDEX(value)  (NVMCTRL_CTRLA_CMDEX_Msk &amp; ((value) &lt;&lt; NVMCTRL_CTRLA_CMDEX_Pos))</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga22224d9a78d4033732134f8b564ba6d9">   97</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLA_CMDEX_KEY_Val     0xA5ul  </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gab13bf4c69aa0378ad5cc866fe066e8c5">   98</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_CMDEX_KEY     (NVMCTRL_CTRLA_CMDEX_KEY_Val   &lt;&lt; NVMCTRL_CTRLA_CMDEX_Pos)</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga59f02a3ccafaec97563b7369c88d548c">   99</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLA_MASK          0xFF7Ful     </span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- NVMCTRL_CTRLB : (NVMCTRL Offset: 0x04) (R/W 32) Control B -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html">  103</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a3e57c2ef1c3ffb36722f000cc1156824">  105</a></span>&#160;    uint32_t :1;               </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#ae44f50b4b530927bd49372b49e2d7a6c">  106</a></span>&#160;    uint32_t <a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#ae44f50b4b530927bd49372b49e2d7a6c">RWS</a>:4;            </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a6712ba6dd1d5b43d2d56ff8ac4e275a7">  107</a></span>&#160;    uint32_t :2;               </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a51d9ea37b255b1e2d960c22dfc012f6e">  108</a></span>&#160;    uint32_t <a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a51d9ea37b255b1e2d960c22dfc012f6e">MANW</a>:1;           </div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a40131bb8314257159c8df97f360d0e41">  109</a></span>&#160;    uint32_t <a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a40131bb8314257159c8df97f360d0e41">SLEEPPRM</a>:2;       </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a9ce12a63de64ef64ae2d59d128251cae">  110</a></span>&#160;    uint32_t :6;               </div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a1a2d80ba7d3019b15cf3229f59de1b47">  111</a></span>&#160;    uint32_t <a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a1a2d80ba7d3019b15cf3229f59de1b47">READMODE</a>:2;       </div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a18c82c88ecc019ce9cb5178342c17666">  112</a></span>&#160;    uint32_t <a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a18c82c88ecc019ce9cb5178342c17666">CACHEDIS</a>:1;       </div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a4854608c0e776f0704a4d9a4b98ea57d">  113</a></span>&#160;    uint32_t :13;              </div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  } bit;                       </div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a6b91636401516a477989a336376d7b40">  115</a></span>&#160;  uint32_t <a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;} <a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html">NVMCTRL_CTRLB_Type</a>;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga96b31df212035cedc4f6a370222e5b67">  119</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_OFFSET        0x04         </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gac0a835cf0ee617133dc445147d2af448">  120</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_RESETVALUE    0x00000000ul </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga43e4b7eb29abd297bee59f003d715e26">  122</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_RWS_Pos       1            </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gab5ad30e9547cbcc159748e0f014567f0">  123</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_RWS_Msk       (0xFul &lt;&lt; NVMCTRL_CTRLB_RWS_Pos)</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga5b3f59c294e4c40249e9b361cb580e6f">  124</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_RWS(value)    (NVMCTRL_CTRLB_RWS_Msk &amp; ((value) &lt;&lt; NVMCTRL_CTRLB_RWS_Pos))</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga38b52d3de7998f872c54a599e4e21f25">  125</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLB_RWS_SINGLE_Val    0x0ul  </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gaaf0413ccbb9e3c4ebfe2c2f8f2a10da6">  126</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLB_RWS_HALF_Val      0x1ul  </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga757070851f4e48ecc24b2d75da0aa6e2">  127</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLB_RWS_DUAL_Val      0x2ul  </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga3011ea9db7c53bb00f357712c1d7d4b2">  128</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_RWS_SINGLE    (NVMCTRL_CTRLB_RWS_SINGLE_Val  &lt;&lt; NVMCTRL_CTRLB_RWS_Pos)</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga49c5e1bdebf752025bc9874c096865e4">  129</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_RWS_HALF      (NVMCTRL_CTRLB_RWS_HALF_Val    &lt;&lt; NVMCTRL_CTRLB_RWS_Pos)</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga5b895ffd7c3df025c5accf229c03512e">  130</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_RWS_DUAL      (NVMCTRL_CTRLB_RWS_DUAL_Val    &lt;&lt; NVMCTRL_CTRLB_RWS_Pos)</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gaf17fac4102804e50810c49ec470be5e2">  131</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_MANW_Pos      7            </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gab926dd3f8e1a5dd7bd6ab82e32e97f00">  132</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_MANW          (0x1ul &lt;&lt; NVMCTRL_CTRLB_MANW_Pos)</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gac7d2e32d78d79b7a7b67e1f6aa1571df">  133</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_SLEEPPRM_Pos  8            </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gae19435c78d5011e7bb34cb879c66bc8b">  134</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_SLEEPPRM_Msk  (0x3ul &lt;&lt; NVMCTRL_CTRLB_SLEEPPRM_Pos)</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga3fbdffb0fca7ae059f4c803d8547a0d5">  135</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_SLEEPPRM(value) (NVMCTRL_CTRLB_SLEEPPRM_Msk &amp; ((value) &lt;&lt; NVMCTRL_CTRLB_SLEEPPRM_Pos))</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gaa1ab6787e59eac433c25ac307dd7a2aa">  136</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLB_SLEEPPRM_WAKEONACCESS_Val 0x0ul  </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga45d3a8b31b16b2b1204de0b61e5c12fc">  137</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLB_SLEEPPRM_WAKEUPINSTANT_Val 0x1ul  </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga2a6e0082abe992f41fe1e646e0b6b52a">  138</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLB_SLEEPPRM_DISABLED_Val 0x3ul  </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga65e9f8270f7eaf6119d83c67049d63cc">  139</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_SLEEPPRM_WAKEONACCESS (NVMCTRL_CTRLB_SLEEPPRM_WAKEONACCESS_Val &lt;&lt; NVMCTRL_CTRLB_SLEEPPRM_Pos)</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga6c32d4daa17d08d810b673df9bf3a3bf">  140</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_SLEEPPRM_WAKEUPINSTANT (NVMCTRL_CTRLB_SLEEPPRM_WAKEUPINSTANT_Val &lt;&lt; NVMCTRL_CTRLB_SLEEPPRM_Pos)</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gab612ef2163b9b3f3b243a5a58ebbada0">  141</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_SLEEPPRM_DISABLED (NVMCTRL_CTRLB_SLEEPPRM_DISABLED_Val &lt;&lt; NVMCTRL_CTRLB_SLEEPPRM_Pos)</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga46b5014db97bf5ce4da54dce52d162f9">  142</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_READMODE_Pos  16           </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga1a5b8a600e2d62a49984a1c75ea693a2">  143</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_READMODE_Msk  (0x3ul &lt;&lt; NVMCTRL_CTRLB_READMODE_Pos)</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gaaa05ed9df2291f44b919f5b0fa447767">  144</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_READMODE(value) (NVMCTRL_CTRLB_READMODE_Msk &amp; ((value) &lt;&lt; NVMCTRL_CTRLB_READMODE_Pos))</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga4a4b96f2109c47245bc98e69b66fff74">  145</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLB_READMODE_NO_MISS_PENALTY_Val 0x0ul  </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gaa992cf03ba51b466d0e1f18fba2982d2">  146</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLB_READMODE_LOW_POWER_Val 0x1ul  </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga330c07f70cd004957ce3ab80e77f06d8">  147</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_CTRLB_READMODE_DETERMINISTIC_Val 0x2ul  </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga566f1952886163d66be5acb1d632646c">  148</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_READMODE_NO_MISS_PENALTY (NVMCTRL_CTRLB_READMODE_NO_MISS_PENALTY_Val &lt;&lt; NVMCTRL_CTRLB_READMODE_Pos)</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gad68c23f250b571ae61e8c9ad730b42a4">  149</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_READMODE_LOW_POWER (NVMCTRL_CTRLB_READMODE_LOW_POWER_Val &lt;&lt; NVMCTRL_CTRLB_READMODE_Pos)</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gafb30f0bebe63e725ddd44be344011985">  150</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_READMODE_DETERMINISTIC (NVMCTRL_CTRLB_READMODE_DETERMINISTIC_Val &lt;&lt; NVMCTRL_CTRLB_READMODE_Pos)</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gaf4c3e69fb60d156a007a7edd11022b55">  151</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_CACHEDIS_Pos  18           </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gab1f4105b83a240096ef70c4a9c989907">  152</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_CACHEDIS      (0x1ul &lt;&lt; NVMCTRL_CTRLB_CACHEDIS_Pos)</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gaaf2272ac3ee696dfe0d222a87bc7cbe1">  153</a></span>&#160;<span class="preprocessor">#define NVMCTRL_CTRLB_MASK          0x0007039Eul </span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- NVMCTRL_PARAM : (NVMCTRL Offset: 0x08) (R/W 32) NVM Parameter -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html">  157</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html#a6f8a28fda806303fec39ea5277962697">  159</a></span>&#160;    uint32_t <a class="code" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html#a6f8a28fda806303fec39ea5277962697">NVMP</a>:16;          </div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html#a8b696f9f7cfac7fa11c46bd8ddcea521">  160</a></span>&#160;    uint32_t <a class="code" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html#a8b696f9f7cfac7fa11c46bd8ddcea521">PSZ</a>:3;            </div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html#a3e57c2ef1c3ffb36722f000cc1156824">  161</a></span>&#160;    uint32_t :1;               </div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html#a28317a7885dcf4d4bd96aace1056de2b">  162</a></span>&#160;    uint32_t <a class="code" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html#a28317a7885dcf4d4bd96aace1056de2b">RWWEEP</a>:12;        </div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  } bit;                       </div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html#a6b91636401516a477989a336376d7b40">  164</a></span>&#160;  uint32_t <a class="code" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;} <a class="code" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html">NVMCTRL_PARAM_Type</a>;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga6624597605fc956079a9818778a34abe">  168</a></span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_OFFSET        0x08         </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga70c3c90bcb2318bb472cc9565751ff04">  169</a></span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_RESETVALUE    0x00000000ul </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga08f9f5de86a6c44ce2d6ecdb9f995443">  171</a></span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_NVMP_Pos      0            </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga767641a1cda9faa90b0b721f356158c7">  172</a></span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_NVMP_Msk      (0xFFFFul &lt;&lt; NVMCTRL_PARAM_NVMP_Pos)</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gabe03070a8e72b6577e46fa73ad53e552">  173</a></span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_NVMP(value)   (NVMCTRL_PARAM_NVMP_Msk &amp; ((value) &lt;&lt; NVMCTRL_PARAM_NVMP_Pos))</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gabec5624158a60a0f0d0b8a62afe18af8">  174</a></span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_PSZ_Pos       16           </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gacd9411e012f3e690b4e835de166dde28">  175</a></span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_PSZ_Msk       (0x7ul &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga58491f9494d89b466f85269fcdb1f26e">  176</a></span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_PSZ(value)    (NVMCTRL_PARAM_PSZ_Msk &amp; ((value) &lt;&lt; NVMCTRL_PARAM_PSZ_Pos))</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga9a83c6574dc48ac1c69701673922d2f3">  177</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_8_Val         0x0ul  </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga10b4a62c2bab14a45967ee663cfbdd10">  178</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_16_Val        0x1ul  </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gae80b28e70177db78d7d5a0d748809192">  179</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_32_Val        0x2ul  </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga464e20508682489f9283f535148c27b1">  180</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_64_Val        0x3ul  </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gac8f620598445b047b44dfc8081439744">  181</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_128_Val       0x4ul  </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga7f53d9c6161bf83ef35275e90438e9e2">  182</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_256_Val       0x5ul  </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gac19388a03c011b81e82b35dfd7da69b1">  183</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_512_Val       0x6ul  </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga7bffb82ccc9a71552882baabdfa97b13">  184</a></span>&#160;<span class="preprocessor">#define   NVMCTRL_PARAM_PSZ_1024_Val      0x7ul  </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga39d4fde607f28b120777885c44f2e0dd">  185</a></span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_PSZ_8         (NVMCTRL_PARAM_PSZ_8_Val       &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga12d78d73359d02253053b1ef6ed067c6">  186</a></span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_PSZ_16        (NVMCTRL_PARAM_PSZ_16_Val      &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga4a6a6748a1eda03967d73ff67d8b4e5d">  187</a></span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_PSZ_32        (NVMCTRL_PARAM_PSZ_32_Val      &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga010ee7c6ad7172ef6b2b7ff5020fa540">  188</a></span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_PSZ_64        (NVMCTRL_PARAM_PSZ_64_Val      &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga19008e48e571c1882e4476ac5e0a53ab">  189</a></span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_PSZ_128       (NVMCTRL_PARAM_PSZ_128_Val     &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga4ed90755a60fe915da872cb1151170a9">  190</a></span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_PSZ_256       (NVMCTRL_PARAM_PSZ_256_Val     &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga0c5eba0af849936464336787aaa30734">  191</a></span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_PSZ_512       (NVMCTRL_PARAM_PSZ_512_Val     &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga3dc7aa1196aff3381eefe55a8789ca5d">  192</a></span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_PSZ_1024      (NVMCTRL_PARAM_PSZ_1024_Val    &lt;&lt; NVMCTRL_PARAM_PSZ_Pos)</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gadbe4b71fb59b5853ceb8536c6292b4cc">  193</a></span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_RWWEEP_Pos    20           </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gab2b3b61e1f28ca33f16a0328fac7d9c2">  194</a></span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_RWWEEP_Msk    (0xFFFul &lt;&lt; NVMCTRL_PARAM_RWWEEP_Pos)</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga4a74ee4bb2487c1d99869bf24e611ed5">  195</a></span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_RWWEEP(value) (NVMCTRL_PARAM_RWWEEP_Msk &amp; ((value) &lt;&lt; NVMCTRL_PARAM_RWWEEP_Pos))</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gaadfbc70cd6cbb088b215b8e6322c4295">  196</a></span>&#160;<span class="preprocessor">#define NVMCTRL_PARAM_MASK          0xFFF7FFFFul </span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- NVMCTRL_INTENCLR : (NVMCTRL Offset: 0x0C) (R/W  8) Interrupt Enable Clear -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html">  200</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a87c971ad119330af2fdb7bca4011addb">  202</a></span>&#160;    uint8_t  <a class="code" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a87c971ad119330af2fdb7bca4011addb">READY</a>:1;          </div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a4be51829c8720b7d159b77c39924afaa">  203</a></span>&#160;    uint8_t  <a class="code" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a4be51829c8720b7d159b77c39924afaa">ERROR</a>:1;          </div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a8b4eebe79ded0459acec2f4950102ba3">  204</a></span>&#160;    uint8_t  :6;               </div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  } bit;                       </div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a9428adc9af4653a2050e2536b55dec8d">  206</a></span>&#160;  uint8_t <a class="code" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a9428adc9af4653a2050e2536b55dec8d">reg</a>;                 </div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;} <a class="code" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html">NVMCTRL_INTENCLR_Type</a>;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gaf69e18ecea21ffbf47dc28f66161a768">  210</a></span>&#160;<span class="preprocessor">#define NVMCTRL_INTENCLR_OFFSET     0x0C         </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gacc5d7dab614b1d4e05402a8c97de3954">  211</a></span>&#160;<span class="preprocessor">#define NVMCTRL_INTENCLR_RESETVALUE 0x00ul       </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gaf655addcfd79db2cb6324f92209a9896">  213</a></span>&#160;<span class="preprocessor">#define NVMCTRL_INTENCLR_READY_Pos  0            </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga442a07f4d8e084c114976267dfc2dc86">  214</a></span>&#160;<span class="preprocessor">#define NVMCTRL_INTENCLR_READY      (0x1ul &lt;&lt; NVMCTRL_INTENCLR_READY_Pos)</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gaefcc9c986918d880edfb8b05fe0a6bcb">  215</a></span>&#160;<span class="preprocessor">#define NVMCTRL_INTENCLR_ERROR_Pos  1            </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga21e287f2b5ff9239dd9cca1068d6a5a5">  216</a></span>&#160;<span class="preprocessor">#define NVMCTRL_INTENCLR_ERROR      (0x1ul &lt;&lt; NVMCTRL_INTENCLR_ERROR_Pos)</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga399cac515ae8b6bfd864314732defbe9">  217</a></span>&#160;<span class="preprocessor">#define NVMCTRL_INTENCLR_MASK       0x03ul       </span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- NVMCTRL_INTENSET : (NVMCTRL Offset: 0x10) (R/W  8) Interrupt Enable Set -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html">  221</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html#a87c971ad119330af2fdb7bca4011addb">  223</a></span>&#160;    uint8_t  <a class="code" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html#a87c971ad119330af2fdb7bca4011addb">READY</a>:1;          </div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html#a4be51829c8720b7d159b77c39924afaa">  224</a></span>&#160;    uint8_t  <a class="code" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html#a4be51829c8720b7d159b77c39924afaa">ERROR</a>:1;          </div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html#a8b4eebe79ded0459acec2f4950102ba3">  225</a></span>&#160;    uint8_t  :6;               </div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  } bit;                       </div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html#a9428adc9af4653a2050e2536b55dec8d">  227</a></span>&#160;  uint8_t <a class="code" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html#a9428adc9af4653a2050e2536b55dec8d">reg</a>;                 </div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;} <a class="code" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html">NVMCTRL_INTENSET_Type</a>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gacbc15881a076ca6d111540304e571a20">  231</a></span>&#160;<span class="preprocessor">#define NVMCTRL_INTENSET_OFFSET     0x10         </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gad48eea420ef04c6f0c75a074991ad6d6">  232</a></span>&#160;<span class="preprocessor">#define NVMCTRL_INTENSET_RESETVALUE 0x00ul       </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga4eca7adfbfcaa40c9a3904c9c141058a">  234</a></span>&#160;<span class="preprocessor">#define NVMCTRL_INTENSET_READY_Pos  0            </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gaec9faf993409c2da8bc71efd88933666">  235</a></span>&#160;<span class="preprocessor">#define NVMCTRL_INTENSET_READY      (0x1ul &lt;&lt; NVMCTRL_INTENSET_READY_Pos)</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gaac02b4043d398b4dc876e542fda447e0">  236</a></span>&#160;<span class="preprocessor">#define NVMCTRL_INTENSET_ERROR_Pos  1            </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga0ed8ea82f01157010d7c740abd3b80a2">  237</a></span>&#160;<span class="preprocessor">#define NVMCTRL_INTENSET_ERROR      (0x1ul &lt;&lt; NVMCTRL_INTENSET_ERROR_Pos)</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gac49294b6f689477f53cabe7aba8a4975">  238</a></span>&#160;<span class="preprocessor">#define NVMCTRL_INTENSET_MASK       0x03ul       </span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- NVMCTRL_INTFLAG : (NVMCTRL Offset: 0x14) (R/W  8) Interrupt Flag Status and Clear -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html">  242</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{ <span class="comment">// __I to avoid read-modify-write on write-to-clear register</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html#a7571a2b3407b72baa0f60aae0efa49c6">  244</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t  <a class="code" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html#a7571a2b3407b72baa0f60aae0efa49c6">READY</a>:1;          </div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html#ab083f63120ce20369e2dbb0081da16e3">  245</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t  <a class="code" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html#ab083f63120ce20369e2dbb0081da16e3">ERROR</a>:1;          </div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html#a5b4208c6f4c4a4290c4f2804d1eb1d5b">  246</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html#a5b4208c6f4c4a4290c4f2804d1eb1d5b">uint8_t</a>  :6;               </div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  } bit;                       </div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html#a9428adc9af4653a2050e2536b55dec8d">  248</a></span>&#160;  uint8_t <a class="code" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html#a9428adc9af4653a2050e2536b55dec8d">reg</a>;                 </div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;} <a class="code" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html">NVMCTRL_INTFLAG_Type</a>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga28bff79f1cf058fa8a6c7072f5913862">  252</a></span>&#160;<span class="preprocessor">#define NVMCTRL_INTFLAG_OFFSET      0x14         </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga2d7e54384a5f6445cc9b9769ddf32ac2">  253</a></span>&#160;<span class="preprocessor">#define NVMCTRL_INTFLAG_RESETVALUE  0x00ul       </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gab04b4aece1f516c2e7ee00e7f29c9b69">  255</a></span>&#160;<span class="preprocessor">#define NVMCTRL_INTFLAG_READY_Pos   0            </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga3c427a204dab120e2aee8839fbe1cc7c">  256</a></span>&#160;<span class="preprocessor">#define NVMCTRL_INTFLAG_READY       (0x1ul &lt;&lt; NVMCTRL_INTFLAG_READY_Pos)</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gad0ee9e136df1b894499ee13b6509c08f">  257</a></span>&#160;<span class="preprocessor">#define NVMCTRL_INTFLAG_ERROR_Pos   1            </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga4dc7bd2f8228424f2f305284a0425d64">  258</a></span>&#160;<span class="preprocessor">#define NVMCTRL_INTFLAG_ERROR       (0x1ul &lt;&lt; NVMCTRL_INTFLAG_ERROR_Pos)</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga77cb82e875b1988ba35455d842df74c5">  259</a></span>&#160;<span class="preprocessor">#define NVMCTRL_INTFLAG_MASK        0x03ul       </span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- NVMCTRL_STATUS : (NVMCTRL Offset: 0x18) (R/W 16) Status -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html">  263</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#aff79f3454d775a44d83b8e602643201d">  265</a></span>&#160;    uint16_t <a class="code" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#aff79f3454d775a44d83b8e602643201d">PRM</a>:1;            </div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#a23db1ec7c6b73f3a75dfcbc553ec1a8b">  266</a></span>&#160;    uint16_t <a class="code" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#a23db1ec7c6b73f3a75dfcbc553ec1a8b">LOAD</a>:1;           </div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#a78419bea92237d2fb91c4abe2aa1bb5d">  267</a></span>&#160;    uint16_t <a class="code" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#a78419bea92237d2fb91c4abe2aa1bb5d">PROGE</a>:1;          </div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#a6ac149611ed92fbb86c2c515f0d9c175">  268</a></span>&#160;    uint16_t <a class="code" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#a6ac149611ed92fbb86c2c515f0d9c175">LOCKE</a>:1;          </div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#a58b4cfc99058405b6681c69838238820">  269</a></span>&#160;    uint16_t <a class="code" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#a58b4cfc99058405b6681c69838238820">NVME</a>:1;           </div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#a77132c2c26a75f5b8751b235cda23828">  270</a></span>&#160;    uint16_t :3;               </div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#ac17f518cfb257b6a7cef03bb3ad53eff">  271</a></span>&#160;    uint16_t <a class="code" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#ac17f518cfb257b6a7cef03bb3ad53eff">SB</a>:1;             </div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#ab72e3a1f2f7db8695c60c658f5a0f11a">  272</a></span>&#160;    uint16_t :7;               </div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  } bit;                       </div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#a11760f5020019f4aa8cb02e694f7cc44">  274</a></span>&#160;  uint16_t <a class="code" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#a11760f5020019f4aa8cb02e694f7cc44">reg</a>;                </div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;} <a class="code" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html">NVMCTRL_STATUS_Type</a>;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gaa210cb991451778d9df1a804b189799a">  278</a></span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_OFFSET       0x18         </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gac30e36e00c486c218383a4d318fe59c8">  279</a></span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_RESETVALUE   0x0000ul     </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gab7f1c04b15d3c4fc8c9ab4bfbfd0731c">  281</a></span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_PRM_Pos      0            </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gaf0aef4e5cc8a239d347d60eec6c4cac2">  282</a></span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_PRM          (0x1ul &lt;&lt; NVMCTRL_STATUS_PRM_Pos)</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gaf65957fca966956aebcb205a480376cf">  283</a></span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_LOAD_Pos     1            </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gade5ff44980a885bebf5604ac806a2900">  284</a></span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_LOAD         (0x1ul &lt;&lt; NVMCTRL_STATUS_LOAD_Pos)</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gaf78e886e6aa15d5f0d4324f02d46388a">  285</a></span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_PROGE_Pos    2            </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga1e724b991e54d3d59cbe47774e7c0df4">  286</a></span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_PROGE        (0x1ul &lt;&lt; NVMCTRL_STATUS_PROGE_Pos)</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga425654bd99f5c0f035b444932ad9d698">  287</a></span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_LOCKE_Pos    3            </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gad10b2faf4e6af34fc8a163ff96f54cc5">  288</a></span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_LOCKE        (0x1ul &lt;&lt; NVMCTRL_STATUS_LOCKE_Pos)</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga0e5c4f746519844207a933b98d3fd883">  289</a></span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_NVME_Pos     4            </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gaf1648cdd416b1b9c59c36664ca71480b">  290</a></span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_NVME         (0x1ul &lt;&lt; NVMCTRL_STATUS_NVME_Pos)</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gacccc823d51d05b7675cb22b0274f70c3">  291</a></span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_SB_Pos       8            </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gab3f3d247dde4f7d65d04625007681f34">  292</a></span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_SB           (0x1ul &lt;&lt; NVMCTRL_STATUS_SB_Pos)</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gacb0fa540b3def00184ee02da753f171e">  293</a></span>&#160;<span class="preprocessor">#define NVMCTRL_STATUS_MASK         0x011Ful     </span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- NVMCTRL_ADDR : (NVMCTRL Offset: 0x1C) (R/W 32) Address -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___a_d_d_r___type.html">  297</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___a_d_d_r___type.html#ac9f49eaa00ec245d66e5342c02bcce9f">  299</a></span>&#160;    uint32_t <a class="code" href="union_n_v_m_c_t_r_l___a_d_d_r___type.html#ac9f49eaa00ec245d66e5342c02bcce9f">ADDR</a>:22;          </div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___a_d_d_r___type.html#a3e57c2ef1c3ffb36722f000cc1156824">  300</a></span>&#160;    uint32_t :10;              </div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  } bit;                       </div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___a_d_d_r___type.html#a6b91636401516a477989a336376d7b40">  302</a></span>&#160;  uint32_t <a class="code" href="union_n_v_m_c_t_r_l___a_d_d_r___type.html#a6b91636401516a477989a336376d7b40">reg</a>;                </div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;} <a class="code" href="union_n_v_m_c_t_r_l___a_d_d_r___type.html">NVMCTRL_ADDR_Type</a>;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga2540268cdeb3644aa722cb8cce5546c8">  306</a></span>&#160;<span class="preprocessor">#define NVMCTRL_ADDR_OFFSET         0x1C         </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga150652b364483d20d947140a67e2fe25">  307</a></span>&#160;<span class="preprocessor">#define NVMCTRL_ADDR_RESETVALUE     0x00000000ul </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga7af974b171527d13bf216b3d5ef5650b">  309</a></span>&#160;<span class="preprocessor">#define NVMCTRL_ADDR_ADDR_Pos       0            </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga7e4935b01a519044aee16debc2d7118a">  310</a></span>&#160;<span class="preprocessor">#define NVMCTRL_ADDR_ADDR_Msk       (0x3FFFFFul &lt;&lt; NVMCTRL_ADDR_ADDR_Pos)</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga131b42e625db8057944d4501855bf984">  311</a></span>&#160;<span class="preprocessor">#define NVMCTRL_ADDR_ADDR(value)    (NVMCTRL_ADDR_ADDR_Msk &amp; ((value) &lt;&lt; NVMCTRL_ADDR_ADDR_Pos))</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gab7e62000f793147227a50fa0217a0efd">  312</a></span>&#160;<span class="preprocessor">#define NVMCTRL_ADDR_MASK           0x003FFFFFul </span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- NVMCTRL_LOCK : (NVMCTRL Offset: 0x20) (R/W 16) Lock Section -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___l_o_c_k___type.html">  316</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="keyword">struct </span>{</div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___l_o_c_k___type.html#a509e421bf1126783f92dc74dced65b5b">  318</a></span>&#160;    uint16_t <a class="code" href="union_n_v_m_c_t_r_l___l_o_c_k___type.html#a509e421bf1126783f92dc74dced65b5b">LOCK</a>:16;          </div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  } bit;                       </div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="union_n_v_m_c_t_r_l___l_o_c_k___type.html#a11760f5020019f4aa8cb02e694f7cc44">  320</a></span>&#160;  uint16_t <a class="code" href="union_n_v_m_c_t_r_l___l_o_c_k___type.html#a11760f5020019f4aa8cb02e694f7cc44">reg</a>;                </div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;} <a class="code" href="union_n_v_m_c_t_r_l___l_o_c_k___type.html">NVMCTRL_LOCK_Type</a>;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga7cb3b7118b0cfe9f2279ccb766382275">  324</a></span>&#160;<span class="preprocessor">#define NVMCTRL_LOCK_OFFSET         0x20         </span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga7e641135617433c92419f3c6272c0856">  326</a></span>&#160;<span class="preprocessor">#define NVMCTRL_LOCK_LOCK_Pos       0            </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga7bd561a9c9c43c4f0272f91528fa8b55">  327</a></span>&#160;<span class="preprocessor">#define NVMCTRL_LOCK_LOCK_Msk       (0xFFFFul &lt;&lt; NVMCTRL_LOCK_LOCK_Pos)</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gadfd6303702a1ec835b3959a2001b73a2">  328</a></span>&#160;<span class="preprocessor">#define NVMCTRL_LOCK_LOCK(value)    (NVMCTRL_LOCK_LOCK_Msk &amp; ((value) &lt;&lt; NVMCTRL_LOCK_LOCK_Pos))</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga5d4ac6aa3fe484566828978a57d521c9">  329</a></span>&#160;<span class="preprocessor">#define NVMCTRL_LOCK_MASK           0xFFFFul     </span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="struct_nvmctrl.html">  333</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="struct_nvmctrl.html#abed8e63e79f5f580404555db2fe3687f">  334</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html">NVMCTRL_CTRLA_Type</a>        <a class="code" href="struct_nvmctrl.html#abed8e63e79f5f580404555db2fe3687f">CTRLA</a>;       </div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="struct_nvmctrl.html#a3e42d171d4eb8eda7a030a3453f2d9c0">  335</a></span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved1[0x2];</div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="struct_nvmctrl.html#a6ce397bffd9c81063a72fb9947dd8163">  336</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html">NVMCTRL_CTRLB_Type</a>        <a class="code" href="struct_nvmctrl.html#a6ce397bffd9c81063a72fb9947dd8163">CTRLB</a>;       </div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="struct_nvmctrl.html#ab90ff7c4565b7c2e2da76c4076ad6c6d">  337</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html">NVMCTRL_PARAM_Type</a>        <a class="code" href="struct_nvmctrl.html#ab90ff7c4565b7c2e2da76c4076ad6c6d">PARAM</a>;       </div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="struct_nvmctrl.html#a8a070b37504a2280dfa92c874cd24466">  338</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html">NVMCTRL_INTENCLR_Type</a>     <a class="code" href="struct_nvmctrl.html#a8a070b37504a2280dfa92c874cd24466">INTENCLR</a>;    </div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="struct_nvmctrl.html#a3e3d4b7e35d84b272d434a1396e8b7be">  339</a></span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved2[0x3];</div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="struct_nvmctrl.html#ae3337ae94d80c7ace1f0d77ce2e33fed">  340</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html">NVMCTRL_INTENSET_Type</a>     <a class="code" href="struct_nvmctrl.html#ae3337ae94d80c7ace1f0d77ce2e33fed">INTENSET</a>;    </div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="struct_nvmctrl.html#ab22abf5c83fa4a01809facc55e0fda29">  341</a></span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved3[0x3];</div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="struct_nvmctrl.html#a369472a8cad471612f923050e9c6cf9b">  342</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html">NVMCTRL_INTFLAG_Type</a>      <a class="code" href="struct_nvmctrl.html#a369472a8cad471612f923050e9c6cf9b">INTFLAG</a>;     </div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="struct_nvmctrl.html#abf127d09ee1c1a9cf2b0d88d946dbe0a">  343</a></span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved4[0x3];</div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="struct_nvmctrl.html#afd27d22d985df8b03cd6d9b9ae688b66">  344</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html">NVMCTRL_STATUS_Type</a>       <a class="code" href="struct_nvmctrl.html#afd27d22d985df8b03cd6d9b9ae688b66">STATUS</a>;      </div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="struct_nvmctrl.html#a5771b852409b146285e223c4265972b8">  345</a></span>&#160;       <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>                    Reserved5[0x2];</div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="struct_nvmctrl.html#ab3ad1564f34bc4fb461d9ccbf4599ccb">  346</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_n_v_m_c_t_r_l___a_d_d_r___type.html">NVMCTRL_ADDR_Type</a>         <a class="code" href="struct_nvmctrl.html#ab3ad1564f34bc4fb461d9ccbf4599ccb">ADDR</a>;        </div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="struct_nvmctrl.html#a6d3c2a6df1a09849e28a79af84eb49ac">  347</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union_n_v_m_c_t_r_l___l_o_c_k___type.html">NVMCTRL_LOCK_Type</a>         <a class="code" href="struct_nvmctrl.html#a6d3c2a6df1a09849e28a79af84eb49ac">LOCK</a>;        </div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;} <a class="code" href="struct_nvmctrl.html">Nvmctrl</a>;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga709cb5f5f6372c6e6fcb8cff245900d0">  351</a></span>&#160;<span class="preprocessor">#define SECTION_NVMCTRL_AUX3</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gad236e440ed3bfcbe9e9aef855f891d54">  353</a></span>&#160;<span class="preprocessor">#define SECTION_NVMCTRL_CAL</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gaaa20a08294e753fed16b9ff464c193bb">  355</a></span>&#160;<span class="preprocessor">#define SECTION_NVMCTRL_LOCKBIT</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga8ce74f42d874759451c826206a4ae72a">  357</a></span>&#160;<span class="preprocessor">#define SECTION_NVMCTRL_OTP1</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga0c7b108217be6703d66a3f9a4ba7cceb">  359</a></span>&#160;<span class="preprocessor">#define SECTION_NVMCTRL_OTP2</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gae3a3ffc2f4fc43897e4240ceee77508b">  361</a></span>&#160;<span class="preprocessor">#define SECTION_NVMCTRL_OTP4</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#ga363fcc6e714fce240e4ab7827c1bb03b">  363</a></span>&#160;<span class="preprocessor">#define SECTION_NVMCTRL_TEMP_LOG</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___s_a_m_d21___n_v_m_c_t_r_l.html#gaa567c13e0afc586393b8621a19247615">  365</a></span>&#160;<span class="preprocessor">#define SECTION_NVMCTRL_USER</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">/* ************************************************************************** */</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">/* ************************************************************************** */</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga8972b5e1d68c668524cb8dc8e053dfa9">  376</a></span>&#160;<span class="preprocessor">#define ADC_FUSES_BIASCAL_ADDR      (NVMCTRL_OTP4 + 4)</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga27a6321a91ab931e0933dbcae98c350d">  377</a></span>&#160;<span class="preprocessor">#define ADC_FUSES_BIASCAL_Pos       3            </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaafc2b176601d6999e9cef3e9219b9738">  378</a></span>&#160;<span class="preprocessor">#define ADC_FUSES_BIASCAL_Msk       (0x7ul &lt;&lt; ADC_FUSES_BIASCAL_Pos)</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga378f726f6f4e5ef7b6d5b17e79792ad8">  379</a></span>&#160;<span class="preprocessor">#define ADC_FUSES_BIASCAL(value)    (ADC_FUSES_BIASCAL_Msk &amp; ((value) &lt;&lt; ADC_FUSES_BIASCAL_Pos))</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gac72a81c4dcae61916107c114d2942c32">  381</a></span>&#160;<span class="preprocessor">#define ADC_FUSES_LINEARITY_0_ADDR  NVMCTRL_OTP4</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaa1879ab54367d19c2a0996cee7fcbb0a">  382</a></span>&#160;<span class="preprocessor">#define ADC_FUSES_LINEARITY_0_Pos   27           </span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga6488772af94070cb940e38c5a9907f75">  383</a></span>&#160;<span class="preprocessor">#define ADC_FUSES_LINEARITY_0_Msk   (0x1Ful &lt;&lt; ADC_FUSES_LINEARITY_0_Pos)</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaa518374cbe69a5df6b31b542da885848">  384</a></span>&#160;<span class="preprocessor">#define ADC_FUSES_LINEARITY_0(value) (ADC_FUSES_LINEARITY_0_Msk &amp; ((value) &lt;&lt; ADC_FUSES_LINEARITY_0_Pos))</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaea300217e39f9fc02685547c8d89f6b4">  386</a></span>&#160;<span class="preprocessor">#define ADC_FUSES_LINEARITY_1_ADDR  (NVMCTRL_OTP4 + 4)</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga7b2cdd7d4d88223dff349b08725abdb3">  387</a></span>&#160;<span class="preprocessor">#define ADC_FUSES_LINEARITY_1_Pos   0            </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga8092b3ae5649eb642bedf679b326157e">  388</a></span>&#160;<span class="preprocessor">#define ADC_FUSES_LINEARITY_1_Msk   (0x7ul &lt;&lt; ADC_FUSES_LINEARITY_1_Pos)</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga36b36b36eb62a16285f7cd406f88d6c4">  389</a></span>&#160;<span class="preprocessor">#define ADC_FUSES_LINEARITY_1(value) (ADC_FUSES_LINEARITY_1_Msk &amp; ((value) &lt;&lt; ADC_FUSES_LINEARITY_1_Pos))</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga4fad8c709dc5dec570b92db72eace451">  391</a></span>&#160;<span class="preprocessor">#define FUSES_BOD33USERLEVEL_ADDR   NVMCTRL_USER</span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga9e8109cd0996312419933645a2f2a089">  392</a></span>&#160;<span class="preprocessor">#define FUSES_BOD33USERLEVEL_Pos    8            </span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga830dd49d8c3e2d1f2ab5f77a901315c3">  393</a></span>&#160;<span class="preprocessor">#define FUSES_BOD33USERLEVEL_Msk    (0x3Ful &lt;&lt; FUSES_BOD33USERLEVEL_Pos)</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga8cc7a1bcf2ec2f7486235c9ae5c40c18">  394</a></span>&#160;<span class="preprocessor">#define FUSES_BOD33USERLEVEL(value) (FUSES_BOD33USERLEVEL_Msk &amp; ((value) &lt;&lt; FUSES_BOD33USERLEVEL_Pos))</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga569f05e870ad0d72456c8e15c3b1c148">  396</a></span>&#160;<span class="preprocessor">#define FUSES_BOD33_ACTION_ADDR     NVMCTRL_USER</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaac742323e1fa3072afa8ce20817c58f3">  397</a></span>&#160;<span class="preprocessor">#define FUSES_BOD33_ACTION_Pos      15           </span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga732fae9ecd483358a62bd56dc3e0a71b">  398</a></span>&#160;<span class="preprocessor">#define FUSES_BOD33_ACTION_Msk      (0x3ul &lt;&lt; FUSES_BOD33_ACTION_Pos)</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaceb879a4bc8e1843e2553cb0c22ccfb9">  399</a></span>&#160;<span class="preprocessor">#define FUSES_BOD33_ACTION(value)   (FUSES_BOD33_ACTION_Msk &amp; ((value) &lt;&lt; FUSES_BOD33_ACTION_Pos))</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga7a3d4e8e251c7801bd7c773adcfc9521">  401</a></span>&#160;<span class="preprocessor">#define FUSES_BOD33_EN_ADDR         NVMCTRL_USER</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga8b739225c0c8c6c979ea16ce43f8b1fc">  402</a></span>&#160;<span class="preprocessor">#define FUSES_BOD33_EN_Pos          14           </span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga70c5995a49997fbf53a66942f99e45db">  403</a></span>&#160;<span class="preprocessor">#define FUSES_BOD33_EN_Msk          (0x1ul &lt;&lt; FUSES_BOD33_EN_Pos)</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga527d8615ff4066ce38cd38c335b0a4e4">  405</a></span>&#160;<span class="preprocessor">#define FUSES_BOD33_HYST_ADDR       (NVMCTRL_USER + 4)</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga5ab9b1d814cf783918e8b12a908295ef">  406</a></span>&#160;<span class="preprocessor">#define FUSES_BOD33_HYST_Pos        8            </span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gae3c35a744a83881ef64bbacce43752a9">  407</a></span>&#160;<span class="preprocessor">#define FUSES_BOD33_HYST_Msk        (0x1ul &lt;&lt; FUSES_BOD33_HYST_Pos)</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga2803d9715b1dc596593a746846b6e320">  409</a></span>&#160;<span class="preprocessor">#define FUSES_DFLL48M_COARSE_CAL_ADDR (NVMCTRL_OTP4 + 4)</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gae354249a65d7b4d818bbcc3594aa4991">  410</a></span>&#160;<span class="preprocessor">#define FUSES_DFLL48M_COARSE_CAL_Pos 26           </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga0dc28e80d782bf23e5b6ad8d7fb5670e">  411</a></span>&#160;<span class="preprocessor">#define FUSES_DFLL48M_COARSE_CAL_Msk (0x3Ful &lt;&lt; FUSES_DFLL48M_COARSE_CAL_Pos)</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gad4952803016d6de9aaaa2dd5c8f28c5a">  412</a></span>&#160;<span class="preprocessor">#define FUSES_DFLL48M_COARSE_CAL(value) (FUSES_DFLL48M_COARSE_CAL_Msk &amp; ((value) &lt;&lt; FUSES_DFLL48M_COARSE_CAL_Pos))</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gac9c0f651b70935ceb423075f1faa41fe">  414</a></span>&#160;<span class="preprocessor">#define FUSES_DFLL48M_FINE_CAL_ADDR (NVMCTRL_OTP4 + 8)</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga40e6a2aa26dfc93b0759bd39abeb1764">  415</a></span>&#160;<span class="preprocessor">#define FUSES_DFLL48M_FINE_CAL_Pos  0            </span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaf8a609bbffdf4350a5a5997f662f9d87">  416</a></span>&#160;<span class="preprocessor">#define FUSES_DFLL48M_FINE_CAL_Msk  (0x3FFul &lt;&lt; FUSES_DFLL48M_FINE_CAL_Pos)</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gad19e3e6eeb2c61330d6db3217512f7fb">  417</a></span>&#160;<span class="preprocessor">#define FUSES_DFLL48M_FINE_CAL(value) (FUSES_DFLL48M_FINE_CAL_Msk &amp; ((value) &lt;&lt; FUSES_DFLL48M_FINE_CAL_Pos))</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gafd0f088c88270c6f6b68f1e7e49af33d">  419</a></span>&#160;<span class="preprocessor">#define FUSES_HOT_ADC_VAL_ADDR      (NVMCTRL_TEMP_LOG + 4)</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gafe7e5ce8a612702c58af6772f5e29985">  420</a></span>&#160;<span class="preprocessor">#define FUSES_HOT_ADC_VAL_Pos       20           </span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga838deb7bc86528e492764edddcf49ece">  421</a></span>&#160;<span class="preprocessor">#define FUSES_HOT_ADC_VAL_Msk       (0xFFFul &lt;&lt; FUSES_HOT_ADC_VAL_Pos)</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga2742e55293067bb3c9da18f85c64070c">  422</a></span>&#160;<span class="preprocessor">#define FUSES_HOT_ADC_VAL(value)    (FUSES_HOT_ADC_VAL_Msk &amp; ((value) &lt;&lt; FUSES_HOT_ADC_VAL_Pos))</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga3c704507ec0c25c1e0ce3f92e4d7d9bc">  424</a></span>&#160;<span class="preprocessor">#define FUSES_HOT_INT1V_VAL_ADDR    (NVMCTRL_TEMP_LOG + 4)</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga8b14f5897dd4c958cde93e08ee14ae2a">  425</a></span>&#160;<span class="preprocessor">#define FUSES_HOT_INT1V_VAL_Pos     0            </span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gada7c46dde8de1bb6463b4f652c54d610">  426</a></span>&#160;<span class="preprocessor">#define FUSES_HOT_INT1V_VAL_Msk     (0xFFul &lt;&lt; FUSES_HOT_INT1V_VAL_Pos)</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga9eae2f7180bca01956d574c35ed687b4">  427</a></span>&#160;<span class="preprocessor">#define FUSES_HOT_INT1V_VAL(value)  (FUSES_HOT_INT1V_VAL_Msk &amp; ((value) &lt;&lt; FUSES_HOT_INT1V_VAL_Pos))</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga6254293b90a6ff46a97e70c99e03d22c">  429</a></span>&#160;<span class="preprocessor">#define FUSES_HOT_TEMP_VAL_DEC_ADDR NVMCTRL_TEMP_LOG</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gafc1b6bd9fd9cdb5f0a1e89d14bb6f100">  430</a></span>&#160;<span class="preprocessor">#define FUSES_HOT_TEMP_VAL_DEC_Pos  20           </span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga005a50ddb15e176969d02e4ffed86fc4">  431</a></span>&#160;<span class="preprocessor">#define FUSES_HOT_TEMP_VAL_DEC_Msk  (0xFul &lt;&lt; FUSES_HOT_TEMP_VAL_DEC_Pos)</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga9ba1cd0264201fcca71e4f8b91e126f4">  432</a></span>&#160;<span class="preprocessor">#define FUSES_HOT_TEMP_VAL_DEC(value) (FUSES_HOT_TEMP_VAL_DEC_Msk &amp; ((value) &lt;&lt; FUSES_HOT_TEMP_VAL_DEC_Pos))</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaf68e4fd5545d5e73c972066eb048fc1f">  434</a></span>&#160;<span class="preprocessor">#define FUSES_HOT_TEMP_VAL_INT_ADDR NVMCTRL_TEMP_LOG</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga3c7e8d3e46d03e0b6424b34762295643">  435</a></span>&#160;<span class="preprocessor">#define FUSES_HOT_TEMP_VAL_INT_Pos  12           </span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaff5f713bd806967ce109e596af3db8c9">  436</a></span>&#160;<span class="preprocessor">#define FUSES_HOT_TEMP_VAL_INT_Msk  (0xFFul &lt;&lt; FUSES_HOT_TEMP_VAL_INT_Pos)</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gab8c34e55e4455db7b5c6bf0d6a0fddff">  437</a></span>&#160;<span class="preprocessor">#define FUSES_HOT_TEMP_VAL_INT(value) (FUSES_HOT_TEMP_VAL_INT_Msk &amp; ((value) &lt;&lt; FUSES_HOT_TEMP_VAL_INT_Pos))</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gad45b9b2000735151828419706b9c4b8c">  439</a></span>&#160;<span class="preprocessor">#define FUSES_OSC32K_CAL_ADDR       (NVMCTRL_OTP4 + 4)</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga58c9e0b089faa8e9b4673ae07c6d9c7e">  440</a></span>&#160;<span class="preprocessor">#define FUSES_OSC32K_CAL_Pos        6            </span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaa519aae35b048c928de47aa4a16eab7b">  441</a></span>&#160;<span class="preprocessor">#define FUSES_OSC32K_CAL_Msk        (0x7Ful &lt;&lt; FUSES_OSC32K_CAL_Pos)</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga17b4d89d3311f4be665234c7c0283a3e">  442</a></span>&#160;<span class="preprocessor">#define FUSES_OSC32K_CAL(value)     (FUSES_OSC32K_CAL_Msk &amp; ((value) &lt;&lt; FUSES_OSC32K_CAL_Pos))</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga124754058b563fa0227d2ba9c258bd58">  444</a></span>&#160;<span class="preprocessor">#define FUSES_ROOM_ADC_VAL_ADDR     (NVMCTRL_TEMP_LOG + 4)</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga91faceb6e2669f510f7a325fb1fd5748">  445</a></span>&#160;<span class="preprocessor">#define FUSES_ROOM_ADC_VAL_Pos      8            </span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaa4fb448b0ef1d623e6c109535872d80b">  446</a></span>&#160;<span class="preprocessor">#define FUSES_ROOM_ADC_VAL_Msk      (0xFFFul &lt;&lt; FUSES_ROOM_ADC_VAL_Pos)</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga7b4d8ebb648f2f48c4f6eb0250d2c6bb">  447</a></span>&#160;<span class="preprocessor">#define FUSES_ROOM_ADC_VAL(value)   (FUSES_ROOM_ADC_VAL_Msk &amp; ((value) &lt;&lt; FUSES_ROOM_ADC_VAL_Pos))</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga04a2707338ea7270dda29b72dfe3b16d">  449</a></span>&#160;<span class="preprocessor">#define FUSES_ROOM_INT1V_VAL_ADDR   NVMCTRL_TEMP_LOG</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaac3dee19f6ada7e3e76edabd527b521d">  450</a></span>&#160;<span class="preprocessor">#define FUSES_ROOM_INT1V_VAL_Pos    24           </span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga063fd7b71cd24c82b856e96d490f3cd8">  451</a></span>&#160;<span class="preprocessor">#define FUSES_ROOM_INT1V_VAL_Msk    (0xFFul &lt;&lt; FUSES_ROOM_INT1V_VAL_Pos)</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga2b3c66271da44cfbcc49e3c0e0bbc9df">  452</a></span>&#160;<span class="preprocessor">#define FUSES_ROOM_INT1V_VAL(value) (FUSES_ROOM_INT1V_VAL_Msk &amp; ((value) &lt;&lt; FUSES_ROOM_INT1V_VAL_Pos))</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gafbcf8dd0b4be710381b85019a2b6f21e">  454</a></span>&#160;<span class="preprocessor">#define FUSES_ROOM_TEMP_VAL_DEC_ADDR NVMCTRL_TEMP_LOG</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaac2a02c5ab8d7fd6e6be94f6657558a6">  455</a></span>&#160;<span class="preprocessor">#define FUSES_ROOM_TEMP_VAL_DEC_Pos 8            </span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaace1130bb063f9870470ccb729f1def6">  456</a></span>&#160;<span class="preprocessor">#define FUSES_ROOM_TEMP_VAL_DEC_Msk (0xFul &lt;&lt; FUSES_ROOM_TEMP_VAL_DEC_Pos)</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga6c48919f5a1093a0a58dcc7b5e2bdaff">  457</a></span>&#160;<span class="preprocessor">#define FUSES_ROOM_TEMP_VAL_DEC(value) (FUSES_ROOM_TEMP_VAL_DEC_Msk &amp; ((value) &lt;&lt; FUSES_ROOM_TEMP_VAL_DEC_Pos))</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga99a8874510c968fb5a619235ac738f4b">  459</a></span>&#160;<span class="preprocessor">#define FUSES_ROOM_TEMP_VAL_INT_ADDR NVMCTRL_TEMP_LOG</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga614f00b6390a26716abbcbbd6e7d7b7d">  460</a></span>&#160;<span class="preprocessor">#define FUSES_ROOM_TEMP_VAL_INT_Pos 0            </span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gad9cfc82c72b2f757ed5d93969b679f19">  461</a></span>&#160;<span class="preprocessor">#define FUSES_ROOM_TEMP_VAL_INT_Msk (0xFFul &lt;&lt; FUSES_ROOM_TEMP_VAL_INT_Pos)</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaca57712e9a2b15cb9e40facb54c0dacb">  462</a></span>&#160;<span class="preprocessor">#define FUSES_ROOM_TEMP_VAL_INT(value) (FUSES_ROOM_TEMP_VAL_INT_Msk &amp; ((value) &lt;&lt; FUSES_ROOM_TEMP_VAL_INT_Pos))</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga83e27e287731bf5589202949b2aad7d4">  464</a></span>&#160;<span class="preprocessor">#define FUSES_SERIAL_NUMBER_0_ADDR  (NVMCTRL_AUX3 + 64)</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaaf29bf16a55932c9b371fb195a106c98">  465</a></span>&#160;<span class="preprocessor">#define FUSES_SERIAL_NUMBER_0_Pos   0            </span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gafe970a96d0393a205733d6391795f419">  466</a></span>&#160;<span class="preprocessor">#define FUSES_SERIAL_NUMBER_0_Msk   (0xFFFFFFFFul &lt;&lt; FUSES_SERIAL_NUMBER_0_Pos)</span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga4ea50e4ffb9b5b1a01f23de26ae43969">  467</a></span>&#160;<span class="preprocessor">#define FUSES_SERIAL_NUMBER_0(value) (FUSES_SERIAL_NUMBER_0_Msk &amp; ((value) &lt;&lt; FUSES_SERIAL_NUMBER_0_Pos))</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga717d606e31f8614e3c9174d297809ac4">  469</a></span>&#160;<span class="preprocessor">#define FUSES_SERIAL_NUMBER_1_ADDR  (NVMCTRL_AUX3 + 68)</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga5793e6245ef927d38ff79952666e2063">  470</a></span>&#160;<span class="preprocessor">#define FUSES_SERIAL_NUMBER_1_Pos   0            </span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gae414ca2007ce94bfef1663be9e7c8b2b">  471</a></span>&#160;<span class="preprocessor">#define FUSES_SERIAL_NUMBER_1_Msk   (0xFFFFFFFFul &lt;&lt; FUSES_SERIAL_NUMBER_1_Pos)</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gafc9cac3d68076b925a1a0943d6bdbbdc">  472</a></span>&#160;<span class="preprocessor">#define FUSES_SERIAL_NUMBER_1(value) (FUSES_SERIAL_NUMBER_1_Msk &amp; ((value) &lt;&lt; FUSES_SERIAL_NUMBER_1_Pos))</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gac3a705a7da6459e37e75421cee5c5b43">  474</a></span>&#160;<span class="preprocessor">#define FUSES_SERIAL_NUMBER_2_ADDR  (NVMCTRL_AUX3 + 72)</span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaab5e97f22331115f7b80c7edb94a7b1f">  475</a></span>&#160;<span class="preprocessor">#define FUSES_SERIAL_NUMBER_2_Pos   0            </span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gac9b9e353eaf5b7cab2b5c3182aa437e3">  476</a></span>&#160;<span class="preprocessor">#define FUSES_SERIAL_NUMBER_2_Msk   (0xFFFFFFFFul &lt;&lt; FUSES_SERIAL_NUMBER_2_Pos)</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga8d19bd156da56da2605bf1cc793e3d46">  477</a></span>&#160;<span class="preprocessor">#define FUSES_SERIAL_NUMBER_2(value) (FUSES_SERIAL_NUMBER_2_Msk &amp; ((value) &lt;&lt; FUSES_SERIAL_NUMBER_2_Pos))</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga73a607ec0d47c20cf6fc08d82a0cdb42">  479</a></span>&#160;<span class="preprocessor">#define FUSES_SERIAL_NUMBER_3_ADDR  (NVMCTRL_AUX3 + 12)</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gad673d3b95aceb82284e4a26f10b0d3ca">  480</a></span>&#160;<span class="preprocessor">#define FUSES_SERIAL_NUMBER_3_Pos   0            </span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga1eede4915402dab3147fb45b34bece45">  481</a></span>&#160;<span class="preprocessor">#define FUSES_SERIAL_NUMBER_3_Msk   (0xFFFFFFFFul &lt;&lt; FUSES_SERIAL_NUMBER_3_Pos)</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaa60647b34f5b51cffe7ac2e9ea04cda5">  482</a></span>&#160;<span class="preprocessor">#define FUSES_SERIAL_NUMBER_3(value) (FUSES_SERIAL_NUMBER_3_Msk &amp; ((value) &lt;&lt; FUSES_SERIAL_NUMBER_3_Pos))</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga9c0a81f9fd5adfc5fb23ea51357116ee">  484</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_BOOTPROT_ADDR NVMCTRL_USER</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gac2867e0c1d1fc1b327991134a24983ca">  485</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_BOOTPROT_Pos  0            </span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga88a9f3dd3aa15ef56a9867ae71bf5fce">  486</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_BOOTPROT_Msk  (0x7ul &lt;&lt; NVMCTRL_FUSES_BOOTPROT_Pos)</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gabba1dc9ec174e4c2a55fca8795d56aa8">  487</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_BOOTPROT(value) (NVMCTRL_FUSES_BOOTPROT_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_BOOTPROT_Pos))</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga9f56c050e270b536768d2b27081faac5">  489</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_EEPROM_SIZE_ADDR NVMCTRL_USER</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gad4d1aae7645f998f9be29556ae21136b">  490</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_EEPROM_SIZE_Pos 4            </span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gab5af398b29da2f557c6e364dd6c13397">  491</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_EEPROM_SIZE_Msk (0x7ul &lt;&lt; NVMCTRL_FUSES_EEPROM_SIZE_Pos)</span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga646501eee0f33491dd39c0a67ab7e933">  492</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_EEPROM_SIZE(value) (NVMCTRL_FUSES_EEPROM_SIZE_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_EEPROM_SIZE_Pos))</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">/* Compatible definition for previous driver (begin 1) */</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga250363970227949f6707a9f320906a39">  495</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_HOT_ADC_VAL_ADDR (NVMCTRL_TEMP_LOG + 4)</span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaac9fd382f744bac789208a43215a0392">  496</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_HOT_ADC_VAL_Pos 20           </span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gab61955d82cacb5aba01b14d41ce77057">  497</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_HOT_ADC_VAL_Msk (0xFFFu &lt;&lt; NVMCTRL_FUSES_HOT_ADC_VAL_Pos)</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gad0bdca247d24909d344b5da3ec380694">  498</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_HOT_ADC_VAL(value) ((NVMCTRL_FUSES_HOT_ADC_VAL_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_HOT_ADC_VAL_Pos)))</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga36366a3b37f567b131a80d29c9889940">  500</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_HOT_INT1V_VAL_ADDR (NVMCTRL_TEMP_LOG + 4)</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gad1b7b3b85a3a761b154b59975f5de897">  501</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_HOT_INT1V_VAL_Pos 0            </span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga597db170df2ccec19aff4e7067f9e291">  502</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_HOT_INT1V_VAL_Msk (0xFFu &lt;&lt; NVMCTRL_FUSES_HOT_INT1V_VAL_Pos)</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga3ee8ba9068f82ea8e788b499548e53dc">  503</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_HOT_INT1V_VAL(value) ((NVMCTRL_FUSES_HOT_INT1V_VAL_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_HOT_INT1V_VAL_Pos)))</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gacbbda60a858bcd87ac67eded99860f5e">  505</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_HOT_TEMP_VAL_DEC_ADDR NVMCTRL_TEMP_LOG</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga5dd188f426f80a6ad1f51c4815482ae6">  506</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_HOT_TEMP_VAL_DEC_Pos 20           </span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga9590f44c54507db098841324ba8162e5">  507</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_HOT_TEMP_VAL_DEC_Msk (0xFu &lt;&lt; NVMCTRL_FUSES_HOT_TEMP_VAL_DEC_Pos)</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga117d4dfd8a1a03957376cddfae9ed5f3">  508</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_HOT_TEMP_VAL_DEC(value) ((NVMCTRL_FUSES_HOT_TEMP_VAL_DEC_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_HOT_TEMP_VAL_DEC_Pos)))</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gad10eed1f2e268f732461b35ff0a5534d">  510</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_HOT_TEMP_VAL_INT_ADDR NVMCTRL_TEMP_LOG</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga77ded05d5530304d7f7c5e00616e24a2">  511</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_HOT_TEMP_VAL_INT_Pos 12           </span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gacf566db13458407fa624d255585d43c3">  512</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_HOT_TEMP_VAL_INT_Msk (0xFFu &lt;&lt; NVMCTRL_FUSES_HOT_TEMP_VAL_INT_Pos)</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaa03571b8d91357795b213f28a90a69e3">  513</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_HOT_TEMP_VAL_INT(value) ((NVMCTRL_FUSES_HOT_TEMP_VAL_INT_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_HOT_TEMP_VAL_INT_Pos)))</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">/* Compatible definition for previous driver (end 1) */</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaa6991e05f9343dab06efb7e275ab84fd">  515</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_REGION_LOCKS_ADDR (NVMCTRL_USER + 4)</span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga553b4d761e65080381c6af440abee0f0">  516</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_REGION_LOCKS_Pos 16           </span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gad7be5211197af07d4d82363d29264bf9">  517</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_REGION_LOCKS_Msk (0xFFFFul &lt;&lt; NVMCTRL_FUSES_REGION_LOCKS_Pos)</span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga61ade65b0ec65479f42594be4d9ba94f">  518</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_REGION_LOCKS(value) (NVMCTRL_FUSES_REGION_LOCKS_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_REGION_LOCKS_Pos))</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">/* Compatible definition for previous driver (begin 2) */</span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga3cd3b88d04873665b1ce924b685711a7">  521</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_ROOM_ADC_VAL_ADDR (NVMCTRL_TEMP_LOG + 4)</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gab18b97e87d18589e6efa8423dd12c6c1">  522</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_ROOM_ADC_VAL_Pos 8            </span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gab74bb49e2241a91fbca615aaa5583021">  523</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_ROOM_ADC_VAL_Msk (0xFFFu &lt;&lt; NVMCTRL_FUSES_ROOM_ADC_VAL_Pos)</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaebf0b6ce2279c66f7d62b28e76f912da">  524</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_ROOM_ADC_VAL(value) ((NVMCTRL_FUSES_ROOM_ADC_VAL_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_ROOM_ADC_VAL_Pos)))</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga3315311ea194c341cdfffdee46859b1e">  526</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_ROOM_INT1V_VAL_ADDR NVMCTRL_TEMP_LOG</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga3d18222622e6af65958612aaf3fcc326">  527</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_ROOM_INT1V_VAL_Pos 24           </span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga3ceba0511a6acad457dce53d86b17230">  528</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_ROOM_INT1V_VAL_Msk (0xFFu &lt;&lt; NVMCTRL_FUSES_ROOM_INT1V_VAL_Pos)</span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaed5d39e28d98b1bb7a028a68e96a3ce7">  529</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_ROOM_INT1V_VAL(value) ((NVMCTRL_FUSES_ROOM_INT1V_VAL_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_ROOM_INT1V_VAL_Pos)))</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga79376d296cde495121a714c2bcb33c92">  531</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_ROOM_TEMP_VAL_DEC_ADDR NVMCTRL_TEMP_LOG</span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gab9dc4439ac02a58c79db1446ec462f97">  532</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_ROOM_TEMP_VAL_DEC_Pos 8            </span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga0ee859efa14d77eee478107b91eb8953">  533</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_ROOM_TEMP_VAL_DEC_Msk (0xFu &lt;&lt; NVMCTRL_FUSES_ROOM_TEMP_VAL_DEC_Pos)</span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga539f1e73b1dc3578d1d133756df0ea3c">  534</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_ROOM_TEMP_VAL_DEC(value) ((NVMCTRL_FUSES_ROOM_TEMP_VAL_DEC_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_ROOM_TEMP_VAL_DEC_Pos)))</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gab9ee95916d82d60e281cf17ec84125a2">  536</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_ROOM_TEMP_VAL_INT_ADDR NVMCTRL_TEMP_LOG</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga433fd1bc26aa2c728b0d82a4d831a309">  537</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_ROOM_TEMP_VAL_INT_Pos 0            </span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga5119bd310c82c2058af49f619b1bee0e">  538</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_ROOM_TEMP_VAL_INT_Msk (0xFFu &lt;&lt; NVMCTRL_FUSES_ROOM_TEMP_VAL_INT_Pos)</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga72e160d5c41270f351122257243b6b6c">  539</a></span>&#160;<span class="preprocessor">#define NVMCTRL_FUSES_ROOM_TEMP_VAL_INT(value) ((NVMCTRL_FUSES_ROOM_TEMP_VAL_INT_Msk &amp; ((value) &lt;&lt; NVMCTRL_FUSES_ROOM_TEMP_VAL_INT_Pos)))</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gac0d9c42a97e796a5e5e804816b4d7b1d">  541</a></span>&#160;<span class="preprocessor">#define SYSCTRL_FUSES_BOD33USERLEVEL_ADDR NVMCTRL_USER</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga6381d49a42185e3592002205884ddb7a">  542</a></span>&#160;<span class="preprocessor">#define SYSCTRL_FUSES_BOD33USERLEVEL_Pos 8            </span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gad3ecc5169d945ad7334890717f3194fb">  543</a></span>&#160;<span class="preprocessor">#define SYSCTRL_FUSES_BOD33USERLEVEL_Msk (0x3Fu &lt;&lt; SYSCTRL_FUSES_BOD33USERLEVEL_Pos)</span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gab96b2e14250f896173693537bf83cbed">  544</a></span>&#160;<span class="preprocessor">#define SYSCTRL_FUSES_BOD33USERLEVEL(value) ((SYSCTRL_FUSES_BOD33USERLEVEL_Msk &amp; ((value) &lt;&lt; SYSCTRL_FUSES_BOD33USERLEVEL_Pos)))</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaf343fe7bba1aa7b1f37385bab8c3a022">  546</a></span>&#160;<span class="preprocessor">#define SYSCTRL_FUSES_BOD33_ACTION_ADDR NVMCTRL_USER</span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga84147f85a3d72236d61fef80eca32bb1">  547</a></span>&#160;<span class="preprocessor">#define SYSCTRL_FUSES_BOD33_ACTION_Pos 15           </span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaaa6355ac55da3df5a629bb56fd780806">  548</a></span>&#160;<span class="preprocessor">#define SYSCTRL_FUSES_BOD33_ACTION_Msk (0x3u &lt;&lt; SYSCTRL_FUSES_BOD33_ACTION_Pos)</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gabf47e2c31377af377919b0396114edb3">  549</a></span>&#160;<span class="preprocessor">#define SYSCTRL_FUSES_BOD33_ACTION(value) ((SYSCTRL_FUSES_BOD33_ACTION_Msk &amp; ((value) &lt;&lt; SYSCTRL_FUSES_BOD33_ACTION_Pos)))</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gadae94fe3fa541f2fc264facc6505732d">  551</a></span>&#160;<span class="preprocessor">#define SYSCTRL_FUSES_BOD33_EN_ADDR NVMCTRL_USER</span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga3976b8e517c93c83adf83c9bf43bee6c">  552</a></span>&#160;<span class="preprocessor">#define SYSCTRL_FUSES_BOD33_EN_Pos  14           </span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaf2cfb662eb5f938582e222e7b091d4c3">  553</a></span>&#160;<span class="preprocessor">#define SYSCTRL_FUSES_BOD33_EN_Msk  (0x1u &lt;&lt; SYSCTRL_FUSES_BOD33_EN_Pos)</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga290b3579279ab15889cfcd71b3d39100">  555</a></span>&#160;<span class="preprocessor">#define SYSCTRL_FUSES_BOD33_HYST_ADDR (NVMCTRL_USER + 4)</span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga523421d1e21f4d4be91a1d0e077051f0">  556</a></span>&#160;<span class="preprocessor">#define SYSCTRL_FUSES_BOD33_HYST_Pos 8            </span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaa6dd0ac763a633167141dae060b7a911">  557</a></span>&#160;<span class="preprocessor">#define SYSCTRL_FUSES_BOD33_HYST_Msk (0x1u &lt;&lt; SYSCTRL_FUSES_BOD33_HYST_Pos)</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga02c6ae2cdaea5e6afa670f7f41a60b28">  559</a></span>&#160;<span class="preprocessor">#define SYSCTRL_FUSES_DFLL48M_COARSE_CAL_ADDR (NVMCTRL_OTP4 + 4)</span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga51f5672c36fc4ecc525645fffc0c01d9">  560</a></span>&#160;<span class="preprocessor">#define SYSCTRL_FUSES_DFLL48M_COARSE_CAL_Pos 26           </span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gabf2803a33a11cc8a876e18c3df480e81">  561</a></span>&#160;<span class="preprocessor">#define SYSCTRL_FUSES_DFLL48M_COARSE_CAL_Msk (0x3Fu &lt;&lt; SYSCTRL_FUSES_DFLL48M_COARSE_CAL_Pos)</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga14bd7786e2f90dc0fca0a703590b1436">  562</a></span>&#160;<span class="preprocessor">#define SYSCTRL_FUSES_DFLL48M_COARSE_CAL(value) ((SYSCTRL_FUSES_DFLL48M_COARSE_CAL_Msk &amp; ((value) &lt;&lt; SYSCTRL_FUSES_DFLL48M_COARSE_CAL_Pos)))</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gac9ee33c95861a26a77b87ecd024a163f">  564</a></span>&#160;<span class="preprocessor">#define SYSCTRL_FUSES_OSC32K_CAL_ADDR (NVMCTRL_OTP4 + 4)</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gae742aeae0713fcc6db6fd3b9036250a9">  565</a></span>&#160;<span class="preprocessor">#define SYSCTRL_FUSES_OSC32K_CAL_Pos 6            </span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gab6daf533ef5ae7a2694f77bdcdf4a785">  566</a></span>&#160;<span class="preprocessor">#define SYSCTRL_FUSES_OSC32K_CAL_Msk (0x7Fu &lt;&lt; SYSCTRL_FUSES_OSC32K_CAL_Pos)</span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga552f448ff891f606d6c7fd2ab8f80d7e">  567</a></span>&#160;<span class="preprocessor">#define SYSCTRL_FUSES_OSC32K_CAL(value) ((SYSCTRL_FUSES_OSC32K_CAL_Msk &amp; ((value) &lt;&lt; SYSCTRL_FUSES_OSC32K_CAL_Pos)))</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">/* Compatible definition for previous driver (end 2) */</span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gac987d8deebc5d8592e0a953fb5d1e9ac">  569</a></span>&#160;<span class="preprocessor">#define USB_FUSES_TRANSN_ADDR       (NVMCTRL_OTP4 + 4)</span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gab0e7f93b7c247b3159128648a749719f">  570</a></span>&#160;<span class="preprocessor">#define USB_FUSES_TRANSN_Pos        13           </span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga34a4daed05b8db2ea3ad1cfcb0a15b47">  571</a></span>&#160;<span class="preprocessor">#define USB_FUSES_TRANSN_Msk        (0x1Ful &lt;&lt; USB_FUSES_TRANSN_Pos)</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaf1d4ce25c05cdd9ec50e268889839292">  572</a></span>&#160;<span class="preprocessor">#define USB_FUSES_TRANSN(value)     (USB_FUSES_TRANSN_Msk &amp; ((value) &lt;&lt; USB_FUSES_TRANSN_Pos))</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga9945c7615643af7f5a4b39ca14dcb5a8">  574</a></span>&#160;<span class="preprocessor">#define USB_FUSES_TRANSP_ADDR       (NVMCTRL_OTP4 + 4)</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaa2619428e9443f013405e7411b2f36ec">  575</a></span>&#160;<span class="preprocessor">#define USB_FUSES_TRANSP_Pos        18           </span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gac808c85c705c2227ffe3c6e7f864935e">  576</a></span>&#160;<span class="preprocessor">#define USB_FUSES_TRANSP_Msk        (0x1Ful &lt;&lt; USB_FUSES_TRANSP_Pos)</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga775fc7aa8cd8a6c499b00c70bff4691c">  577</a></span>&#160;<span class="preprocessor">#define USB_FUSES_TRANSP(value)     (USB_FUSES_TRANSP_Msk &amp; ((value) &lt;&lt; USB_FUSES_TRANSP_Pos))</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga7c84bdced75dfd1ff6fcbdb7fe93071c">  579</a></span>&#160;<span class="preprocessor">#define USB_FUSES_TRIM_ADDR         (NVMCTRL_OTP4 + 4)</span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga699a137d838370a9163b858b8eecccaf">  580</a></span>&#160;<span class="preprocessor">#define USB_FUSES_TRIM_Pos          23           </span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga8f7ad76b603288c4e9af162a61db34be">  581</a></span>&#160;<span class="preprocessor">#define USB_FUSES_TRIM_Msk          (0x7ul &lt;&lt; USB_FUSES_TRIM_Pos)</span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga8089214b3930d329e6dee1270f478fb5">  582</a></span>&#160;<span class="preprocessor">#define USB_FUSES_TRIM(value)       (USB_FUSES_TRIM_Msk &amp; ((value) &lt;&lt; USB_FUSES_TRIM_Pos))</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga3eb73a36a8769a4f7e0dfdac5e488351">  584</a></span>&#160;<span class="preprocessor">#define WDT_FUSES_ALWAYSON_ADDR     NVMCTRL_USER</span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gaad4f4fec9a3339faea07db386174b75e">  585</a></span>&#160;<span class="preprocessor">#define WDT_FUSES_ALWAYSON_Pos      26           </span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga05c6f0eb24d3052a4741e4ac15f4eba7">  586</a></span>&#160;<span class="preprocessor">#define WDT_FUSES_ALWAYSON_Msk      (0x1ul &lt;&lt; WDT_FUSES_ALWAYSON_Pos)</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gae27b2582fb347f81b42d4722e93c19eb">  588</a></span>&#160;<span class="preprocessor">#define WDT_FUSES_ENABLE_ADDR       NVMCTRL_USER</span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga3e49258fa52a7aededcc7b3e54533ef5">  589</a></span>&#160;<span class="preprocessor">#define WDT_FUSES_ENABLE_Pos        25           </span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga7321a6dde7b33a36af18c07c65c6a55e">  590</a></span>&#160;<span class="preprocessor">#define WDT_FUSES_ENABLE_Msk        (0x1ul &lt;&lt; WDT_FUSES_ENABLE_Pos)</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga04fb0607afaf725d76bd4205ea0d4f94">  592</a></span>&#160;<span class="preprocessor">#define WDT_FUSES_EWOFFSET_ADDR     (NVMCTRL_USER + 4)</span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gae2f89f15eabc293811402651af74d059">  593</a></span>&#160;<span class="preprocessor">#define WDT_FUSES_EWOFFSET_Pos      3            </span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga7acf63462b40241031a53d6ecf5a0d69">  594</a></span>&#160;<span class="preprocessor">#define WDT_FUSES_EWOFFSET_Msk      (0xFul &lt;&lt; WDT_FUSES_EWOFFSET_Pos)</span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga97578a46129ba8e2a78d9c2d7e15186e">  595</a></span>&#160;<span class="preprocessor">#define WDT_FUSES_EWOFFSET(value)   (WDT_FUSES_EWOFFSET_Msk &amp; ((value) &lt;&lt; WDT_FUSES_EWOFFSET_Pos))</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga2c50bf4f2c97da8a4a6ae114cc9c0c69">  597</a></span>&#160;<span class="preprocessor">#define WDT_FUSES_PER_ADDR          NVMCTRL_USER</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga87db8b2566c9dd04e5c0cb3838175952">  598</a></span>&#160;<span class="preprocessor">#define WDT_FUSES_PER_Pos           27           </span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga8c0047dcebe5a6775a5f141a9f1e1342">  599</a></span>&#160;<span class="preprocessor">#define WDT_FUSES_PER_Msk           (0xFul &lt;&lt; WDT_FUSES_PER_Pos)</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gadea5dd3449831980a604a0fe3dd323cb">  600</a></span>&#160;<span class="preprocessor">#define WDT_FUSES_PER(value)        (WDT_FUSES_PER_Msk &amp; ((value) &lt;&lt; WDT_FUSES_PER_Pos))</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga9c4f3a13c1cdf6a6f975e5dc304427fc">  602</a></span>&#160;<span class="preprocessor">#define WDT_FUSES_WEN_ADDR          (NVMCTRL_USER + 4)</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga87c9e50a26f5095b90217f854536d90f">  603</a></span>&#160;<span class="preprocessor">#define WDT_FUSES_WEN_Pos           7            </span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gad6114332dfc7f6b0dd36326af632aa9d">  604</a></span>&#160;<span class="preprocessor">#define WDT_FUSES_WEN_Msk           (0x1ul &lt;&lt; WDT_FUSES_WEN_Pos)</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;</div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group__fuses__api.html#gab779c4810b89e87904823d1c39c92023">  606</a></span>&#160;<span class="preprocessor">#define WDT_FUSES_WINDOW_0_ADDR     NVMCTRL_USER</span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga6be021299139a6dcbc80f2b8921afab8">  607</a></span>&#160;<span class="preprocessor">#define WDT_FUSES_WINDOW_0_Pos      31           </span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga37e433bf27dd1905d83d6c32a7597eb2">  608</a></span>&#160;<span class="preprocessor">#define WDT_FUSES_WINDOW_0_Msk      (0x1ul &lt;&lt; WDT_FUSES_WINDOW_0_Pos)</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga099b07c0c8496b371f1d3796a2afc28a">  610</a></span>&#160;<span class="preprocessor">#define WDT_FUSES_WINDOW_1_ADDR     (NVMCTRL_USER + 4)</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga6415817cbbb76773225a7e0ac54b6f80">  611</a></span>&#160;<span class="preprocessor">#define WDT_FUSES_WINDOW_1_Pos      0            </span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga6a142163c91fe087e0e8e445d849b220">  612</a></span>&#160;<span class="preprocessor">#define WDT_FUSES_WINDOW_1_Msk      (0x7ul &lt;&lt; WDT_FUSES_WINDOW_1_Pos)</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group__fuses__api.html#ga4ee0d85de09c6cbf1a4fdb8c3eec9d9f">  613</a></span>&#160;<span class="preprocessor">#define WDT_FUSES_WINDOW_1(value)   (WDT_FUSES_WINDOW_1_Msk &amp; ((value) &lt;&lt; WDT_FUSES_WINDOW_1_Pos))</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMD21_NVMCTRL_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="union_n_v_m_c_t_r_l___l_o_c_k___type_html_a11760f5020019f4aa8cb02e694f7cc44"><div class="ttname"><a href="union_n_v_m_c_t_r_l___l_o_c_k___type.html#a11760f5020019f4aa8cb02e694f7cc44">NVMCTRL_LOCK_Type::reg</a></div><div class="ttdeci">uint16_t reg</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:320</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___c_t_r_l_b___type_html_a18c82c88ecc019ce9cb5178342c17666"><div class="ttname"><a href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a18c82c88ecc019ce9cb5178342c17666">NVMCTRL_CTRLB_Type::CACHEDIS</a></div><div class="ttdeci">uint32_t CACHEDIS</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:112</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type_html"><div class="ttname"><a href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html">NVMCTRL_INTFLAG_Type</a></div><div class="ttdef"><b>Definition:</b> nvmctrl.h:242</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type_html_a4be51829c8720b7d159b77c39924afaa"><div class="ttname"><a href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a4be51829c8720b7d159b77c39924afaa">NVMCTRL_INTENCLR_Type::ERROR</a></div><div class="ttdeci">uint8_t ERROR</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:203</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type_html"><div class="ttname"><a href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html">NVMCTRL_STATUS_Type</a></div><div class="ttdef"><b>Definition:</b> nvmctrl.h:263</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___c_t_r_l_a___type_html"><div class="ttname"><a href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html">NVMCTRL_CTRLA_Type</a></div><div class="ttdef"><b>Definition:</b> nvmctrl.h:48</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___p_a_r_a_m___type_html_a6f8a28fda806303fec39ea5277962697"><div class="ttname"><a href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html#a6f8a28fda806303fec39ea5277962697">NVMCTRL_PARAM_Type::NVMP</a></div><div class="ttdeci">uint32_t NVMP</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:159</div></div>
<div class="ttc" id="struct_nvmctrl_html_a8a070b37504a2280dfa92c874cd24466"><div class="ttname"><a href="struct_nvmctrl.html#a8a070b37504a2280dfa92c874cd24466">Nvmctrl::INTENCLR</a></div><div class="ttdeci">__IO NVMCTRL_INTENCLR_Type INTENCLR</div><div class="ttdoc">Offset: 0x0C (R/W 8) Interrupt Enable Clear.</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:338</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___c_t_r_l_b___type_html_a1a2d80ba7d3019b15cf3229f59de1b47"><div class="ttname"><a href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a1a2d80ba7d3019b15cf3229f59de1b47">NVMCTRL_CTRLB_Type::READMODE</a></div><div class="ttdeci">uint32_t READMODE</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:111</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___p_a_r_a_m___type_html"><div class="ttname"><a href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html">NVMCTRL_PARAM_Type</a></div><div class="ttdef"><b>Definition:</b> nvmctrl.h:157</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type_html_a4be51829c8720b7d159b77c39924afaa"><div class="ttname"><a href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html#a4be51829c8720b7d159b77c39924afaa">NVMCTRL_INTENSET_Type::ERROR</a></div><div class="ttdeci">uint8_t ERROR</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:224</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___c_t_r_l_b___type_html_a51d9ea37b255b1e2d960c22dfc012f6e"><div class="ttname"><a href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a51d9ea37b255b1e2d960c22dfc012f6e">NVMCTRL_CTRLB_Type::MANW</a></div><div class="ttdeci">uint32_t MANW</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:108</div></div>
<div class="ttc" id="struct_nvmctrl_html_a6ce397bffd9c81063a72fb9947dd8163"><div class="ttname"><a href="struct_nvmctrl.html#a6ce397bffd9c81063a72fb9947dd8163">Nvmctrl::CTRLB</a></div><div class="ttdeci">__IO NVMCTRL_CTRLB_Type CTRLB</div><div class="ttdoc">Offset: 0x04 (R/W 32) Control B.</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:336</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___p_a_r_a_m___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html#a6b91636401516a477989a336376d7b40">NVMCTRL_PARAM_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:164</div></div>
<div class="ttc" id="struct_nvmctrl_html_a369472a8cad471612f923050e9c6cf9b"><div class="ttname"><a href="struct_nvmctrl.html#a369472a8cad471612f923050e9c6cf9b">Nvmctrl::INTFLAG</a></div><div class="ttdeci">__IO NVMCTRL_INTFLAG_Type INTFLAG</div><div class="ttdoc">Offset: 0x14 (R/W 8) Interrupt Flag Status and Clear.</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:342</div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_ga0d957f1433aaf5d70e4dc2b68288442d"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a></div><div class="ttdeci">volatile const uint8_t RoReg8</div><div class="ttdef"><b>Definition:</b> samd21e15a.h:57</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type_html_a7571a2b3407b72baa0f60aae0efa49c6"><div class="ttname"><a href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html#a7571a2b3407b72baa0f60aae0efa49c6">NVMCTRL_INTFLAG_Type::READY</a></div><div class="ttdeci">__I uint8_t READY</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:244</div></div>
<div class="ttc" id="struct_nvmctrl_html"><div class="ttname"><a href="struct_nvmctrl.html">Nvmctrl</a></div><div class="ttdoc">NVMCTRL APB hardware registers.</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:333</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type_html_a5b4208c6f4c4a4290c4f2804d1eb1d5b"><div class="ttname"><a href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html#a5b4208c6f4c4a4290c4f2804d1eb1d5b">NVMCTRL_INTFLAG_Type::uint8_t</a></div><div class="ttdeci">__I uint8_t</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:246</div></div>
<div class="ttc" id="struct_nvmctrl_html_abed8e63e79f5f580404555db2fe3687f"><div class="ttname"><a href="struct_nvmctrl.html#abed8e63e79f5f580404555db2fe3687f">Nvmctrl::CTRLA</a></div><div class="ttdeci">__IO NVMCTRL_CTRLA_Type CTRLA</div><div class="ttdoc">Offset: 0x00 (R/W 16) Control A.</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:334</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___c_t_r_l_a___type_html_a6cd9ec462f42ca73fcc999e944c712c5"><div class="ttname"><a href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html#a6cd9ec462f42ca73fcc999e944c712c5">NVMCTRL_CTRLA_Type::CMD</a></div><div class="ttdeci">uint16_t CMD</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:50</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___a_d_d_r___type_html_ac9f49eaa00ec245d66e5342c02bcce9f"><div class="ttname"><a href="union_n_v_m_c_t_r_l___a_d_d_r___type.html#ac9f49eaa00ec245d66e5342c02bcce9f">NVMCTRL_ADDR_Type::ADDR</a></div><div class="ttdeci">uint32_t ADDR</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:299</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___c_t_r_l_b___type_html_a40131bb8314257159c8df97f360d0e41"><div class="ttname"><a href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a40131bb8314257159c8df97f360d0e41">NVMCTRL_CTRLB_Type::SLEEPPRM</a></div><div class="ttdeci">uint32_t SLEEPPRM</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:109</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type_html"><div class="ttname"><a href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html">NVMCTRL_INTENSET_Type</a></div><div class="ttdef"><b>Definition:</b> nvmctrl.h:221</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___a_d_d_r___type_html"><div class="ttname"><a href="union_n_v_m_c_t_r_l___a_d_d_r___type.html">NVMCTRL_ADDR_Type</a></div><div class="ttdef"><b>Definition:</b> nvmctrl.h:297</div></div>
<div class="ttc" id="core__cm0plus_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:205</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___p_a_r_a_m___type_html_a28317a7885dcf4d4bd96aace1056de2b"><div class="ttname"><a href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html#a28317a7885dcf4d4bd96aace1056de2b">NVMCTRL_PARAM_Type::RWWEEP</a></div><div class="ttdeci">uint32_t RWWEEP</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:162</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___a_d_d_r___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_n_v_m_c_t_r_l___a_d_d_r___type.html#a6b91636401516a477989a336376d7b40">NVMCTRL_ADDR_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:302</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___p_a_r_a_m___type_html_a8b696f9f7cfac7fa11c46bd8ddcea521"><div class="ttname"><a href="union_n_v_m_c_t_r_l___p_a_r_a_m___type.html#a8b696f9f7cfac7fa11c46bd8ddcea521">NVMCTRL_PARAM_Type::PSZ</a></div><div class="ttdeci">uint32_t PSZ</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:160</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___c_t_r_l_b___type_html_ae44f50b4b530927bd49372b49e2d7a6c"><div class="ttname"><a href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#ae44f50b4b530927bd49372b49e2d7a6c">NVMCTRL_CTRLB_Type::RWS</a></div><div class="ttdeci">uint32_t RWS</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:106</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type_html_a9428adc9af4653a2050e2536b55dec8d"><div class="ttname"><a href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a9428adc9af4653a2050e2536b55dec8d">NVMCTRL_INTENCLR_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:206</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type_html"><div class="ttname"><a href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html">NVMCTRL_INTENCLR_Type</a></div><div class="ttdef"><b>Definition:</b> nvmctrl.h:200</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type_html_a23db1ec7c6b73f3a75dfcbc553ec1a8b"><div class="ttname"><a href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#a23db1ec7c6b73f3a75dfcbc553ec1a8b">NVMCTRL_STATUS_Type::LOAD</a></div><div class="ttdeci">uint16_t LOAD</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:266</div></div>
<div class="ttc" id="core__cm0plus_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:208</div></div>
<div class="ttc" id="struct_nvmctrl_html_ae3337ae94d80c7ace1f0d77ce2e33fed"><div class="ttname"><a href="struct_nvmctrl.html#ae3337ae94d80c7ace1f0d77ce2e33fed">Nvmctrl::INTENSET</a></div><div class="ttdeci">__IO NVMCTRL_INTENSET_Type INTENSET</div><div class="ttdoc">Offset: 0x10 (R/W 8) Interrupt Enable Set.</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:340</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___l_o_c_k___type_html_a509e421bf1126783f92dc74dced65b5b"><div class="ttname"><a href="union_n_v_m_c_t_r_l___l_o_c_k___type.html#a509e421bf1126783f92dc74dced65b5b">NVMCTRL_LOCK_Type::LOCK</a></div><div class="ttdeci">uint16_t LOCK</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:318</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type_html_a78419bea92237d2fb91c4abe2aa1bb5d"><div class="ttname"><a href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#a78419bea92237d2fb91c4abe2aa1bb5d">NVMCTRL_STATUS_Type::PROGE</a></div><div class="ttdeci">uint16_t PROGE</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:267</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type_html_a87c971ad119330af2fdb7bca4011addb"><div class="ttname"><a href="union_n_v_m_c_t_r_l___i_n_t_e_n_c_l_r___type.html#a87c971ad119330af2fdb7bca4011addb">NVMCTRL_INTENCLR_Type::READY</a></div><div class="ttdeci">uint8_t READY</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:202</div></div>
<div class="ttc" id="struct_nvmctrl_html_ab3ad1564f34bc4fb461d9ccbf4599ccb"><div class="ttname"><a href="struct_nvmctrl.html#ab3ad1564f34bc4fb461d9ccbf4599ccb">Nvmctrl::ADDR</a></div><div class="ttdeci">__IO NVMCTRL_ADDR_Type ADDR</div><div class="ttdoc">Offset: 0x1C (R/W 32) Address.</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:346</div></div>
<div class="ttc" id="struct_nvmctrl_html_ab90ff7c4565b7c2e2da76c4076ad6c6d"><div class="ttname"><a href="struct_nvmctrl.html#ab90ff7c4565b7c2e2da76c4076ad6c6d">Nvmctrl::PARAM</a></div><div class="ttdeci">__IO NVMCTRL_PARAM_Type PARAM</div><div class="ttdoc">Offset: 0x08 (R/W 32) NVM Parameter.</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:337</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___c_t_r_l_a___type_html_abee22c89af9d5f931fec1cf074187b29"><div class="ttname"><a href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html#abee22c89af9d5f931fec1cf074187b29">NVMCTRL_CTRLA_Type::CMDEX</a></div><div class="ttdeci">uint16_t CMDEX</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:52</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type_html_a58b4cfc99058405b6681c69838238820"><div class="ttname"><a href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#a58b4cfc99058405b6681c69838238820">NVMCTRL_STATUS_Type::NVME</a></div><div class="ttdeci">uint16_t NVME</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:269</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type_html_aff79f3454d775a44d83b8e602643201d"><div class="ttname"><a href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#aff79f3454d775a44d83b8e602643201d">NVMCTRL_STATUS_Type::PRM</a></div><div class="ttdeci">uint16_t PRM</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:265</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type_html_a87c971ad119330af2fdb7bca4011addb"><div class="ttname"><a href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html#a87c971ad119330af2fdb7bca4011addb">NVMCTRL_INTENSET_Type::READY</a></div><div class="ttdeci">uint8_t READY</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:223</div></div>
<div class="ttc" id="struct_nvmctrl_html_afd27d22d985df8b03cd6d9b9ae688b66"><div class="ttname"><a href="struct_nvmctrl.html#afd27d22d985df8b03cd6d9b9ae688b66">Nvmctrl::STATUS</a></div><div class="ttdeci">__IO NVMCTRL_STATUS_Type STATUS</div><div class="ttdoc">Offset: 0x18 (R/W 16) Status.</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:344</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type_html_a6ac149611ed92fbb86c2c515f0d9c175"><div class="ttname"><a href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#a6ac149611ed92fbb86c2c515f0d9c175">NVMCTRL_STATUS_Type::LOCKE</a></div><div class="ttdeci">uint16_t LOCKE</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:268</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___c_t_r_l_a___type_html_a11760f5020019f4aa8cb02e694f7cc44"><div class="ttname"><a href="union_n_v_m_c_t_r_l___c_t_r_l_a___type.html#a11760f5020019f4aa8cb02e694f7cc44">NVMCTRL_CTRLA_Type::reg</a></div><div class="ttdeci">uint16_t reg</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:54</div></div>
<div class="ttc" id="struct_nvmctrl_html_a6d3c2a6df1a09849e28a79af84eb49ac"><div class="ttname"><a href="struct_nvmctrl.html#a6d3c2a6df1a09849e28a79af84eb49ac">Nvmctrl::LOCK</a></div><div class="ttdeci">__IO NVMCTRL_LOCK_Type LOCK</div><div class="ttdoc">Offset: 0x20 (R/W 16) Lock Section.</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:347</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type_html_ab083f63120ce20369e2dbb0081da16e3"><div class="ttname"><a href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html#ab083f63120ce20369e2dbb0081da16e3">NVMCTRL_INTFLAG_Type::ERROR</a></div><div class="ttdeci">__I uint8_t ERROR</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:245</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type_html_a11760f5020019f4aa8cb02e694f7cc44"><div class="ttname"><a href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#a11760f5020019f4aa8cb02e694f7cc44">NVMCTRL_STATUS_Type::reg</a></div><div class="ttdeci">uint16_t reg</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:274</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type_html_ac17f518cfb257b6a7cef03bb3ad53eff"><div class="ttname"><a href="union_n_v_m_c_t_r_l___s_t_a_t_u_s___type.html#ac17f518cfb257b6a7cef03bb3ad53eff">NVMCTRL_STATUS_Type::SB</a></div><div class="ttdeci">uint16_t SB</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:271</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___l_o_c_k___type_html"><div class="ttname"><a href="union_n_v_m_c_t_r_l___l_o_c_k___type.html">NVMCTRL_LOCK_Type</a></div><div class="ttdef"><b>Definition:</b> nvmctrl.h:316</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___c_t_r_l_b___type_html_a6b91636401516a477989a336376d7b40"><div class="ttname"><a href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html#a6b91636401516a477989a336376d7b40">NVMCTRL_CTRLB_Type::reg</a></div><div class="ttdeci">uint32_t reg</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:115</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type_html_a9428adc9af4653a2050e2536b55dec8d"><div class="ttname"><a href="union_n_v_m_c_t_r_l___i_n_t_f_l_a_g___type.html#a9428adc9af4653a2050e2536b55dec8d">NVMCTRL_INTFLAG_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:248</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___c_t_r_l_b___type_html"><div class="ttname"><a href="union_n_v_m_c_t_r_l___c_t_r_l_b___type.html">NVMCTRL_CTRLB_Type</a></div><div class="ttdef"><b>Definition:</b> nvmctrl.h:103</div></div>
<div class="ttc" id="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type_html_a9428adc9af4653a2050e2536b55dec8d"><div class="ttname"><a href="union_n_v_m_c_t_r_l___i_n_t_e_n_s_e_t___type.html#a9428adc9af4653a2050e2536b55dec8d">NVMCTRL_INTENSET_Type::reg</a></div><div class="ttdeci">uint8_t reg</div><div class="ttdef"><b>Definition:</b> nvmctrl.h:227</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_de46ac8f88b2bea5be92a4e7d755c3b8.html">ASF</a></li><li class="navelem"><a class="el" href="dir_129b9dd151aa903d3d8e5de2b281bd6f.html">sam0</a></li><li class="navelem"><a class="el" href="dir_8c7f6b60996ac24879b71207592dc63b.html">utils</a></li><li class="navelem"><a class="el" href="dir_9b758187d9ba51448f055809a9f4a4cb.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_6119bd1741bf9c5f227779810512fbe0.html">samd21</a></li><li class="navelem"><a class="el" href="dir_d29a39cbfe25cc75817a501a50fb50c7.html">include</a></li><li class="navelem"><a class="el" href="dir_a575683a26f9ce01b9536f56442a804c.html">component</a></li><li class="navelem"><a class="el" href="component_2nvmctrl_8h.html">nvmctrl.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
