

================================================================
== Vitis HLS Report for 'debouncer'
================================================================
* Date:           Mon Dec  8 18:14:10 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        debouncer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.340 ns|     0.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.33>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [debouncer.cpp:8]   --->   Operation 2 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln8 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0" [debouncer.cpp:8]   --->   Operation 3 'specinterface' 'specinterface_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %btn_in"   --->   Operation 4 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %btn_in, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %btn_out"   --->   Operation 6 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %btn_out, void @empty, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%btn_in_read = read i1 @_ssdm_op_Read.ap_none.i1, i1 %btn_in" [debouncer.cpp:8]   --->   Operation 8 'read' 'btn_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%state_load = load i2 %state" [debouncer.cpp:31]   --->   Operation 9 'load' 'state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.86ns)   --->   "%switch_ln31 = switch i2 %state_load, void %sw.bb, i2 2, void %if.end11, i2 1, void %sw.bb1" [debouncer.cpp:31]   --->   Operation 10 'switch' 'switch_ln31' <Predicate = true> <Delay = 1.86>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %btn_in_read, void %if.else, void %if.then2" [debouncer.cpp:44]   --->   Operation 11 'br' 'br_ln44' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.70ns)   --->   "%store_ln52 = store i31 0, i31 %counter" [debouncer.cpp:52]   --->   Operation 12 'store' 'store_ln52' <Predicate = (state_load == 1 & !btn_in_read)> <Delay = 1.70>
ST_1 : Operation 13 [1/1] (1.70ns)   --->   "%store_ln53 = store i2 0, i2 %state" [debouncer.cpp:53]   --->   Operation 13 'store' 'store_ln53' <Predicate = (state_load == 1 & !btn_in_read)> <Delay = 1.70>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end8"   --->   Operation 14 'br' 'br_ln0' <Predicate = (state_load == 1 & !btn_in_read)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%counter_load = load i31 %counter" [debouncer.cpp:45]   --->   Operation 15 'load' 'counter_load' <Predicate = (state_load == 1 & btn_in_read)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.52ns)   --->   "%icmp_ln45 = icmp_eq  i31 %counter_load, i31 0" [debouncer.cpp:45]   --->   Operation 16 'icmp' 'icmp_ln45' <Predicate = (state_load == 1 & btn_in_read)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %if.then3, void %if.end4" [debouncer.cpp:45]   --->   Operation 17 'br' 'br_ln45' <Predicate = (state_load == 1 & btn_in_read)> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (2.52ns)   --->   "%add_ln46 = add i31 %counter_load, i31 2147483647" [debouncer.cpp:46]   --->   Operation 18 'add' 'add_ln46' <Predicate = (state_load == 1 & btn_in_read & !icmp_ln45)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.70ns)   --->   "%store_ln46 = store i31 %add_ln46, i31 %counter" [debouncer.cpp:46]   --->   Operation 19 'store' 'store_ln46' <Predicate = (state_load == 1 & btn_in_read & !icmp_ln45)> <Delay = 1.70>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%br_ln47 = br void %if.end4" [debouncer.cpp:47]   --->   Operation 20 'br' 'br_ln47' <Predicate = (state_load == 1 & btn_in_read & !icmp_ln45)> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln48)   --->   "%empty = phi i31 %add_ln46, void %if.then3, i31 %counter_load, void %if.then2" [debouncer.cpp:46]   --->   Operation 21 'phi' 'empty' <Predicate = (state_load == 1 & btn_in_read)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.52ns) (out node of the LUT)   --->   "%icmp_ln48 = icmp_eq  i31 %empty, i31 0" [debouncer.cpp:48]   --->   Operation 22 'icmp' 'icmp_ln48' <Predicate = (state_load == 1 & btn_in_read)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %if.end7, void %if.then6" [debouncer.cpp:48]   --->   Operation 23 'br' 'br_ln48' <Predicate = (state_load == 1 & btn_in_read)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.70ns)   --->   "%store_ln49 = store i2 2, i2 %state" [debouncer.cpp:49]   --->   Operation 24 'store' 'store_ln49' <Predicate = (state_load == 1 & btn_in_read & icmp_ln48)> <Delay = 1.70>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln50 = br void %if.end7" [debouncer.cpp:50]   --->   Operation 25 'br' 'br_ln50' <Predicate = (state_load == 1 & btn_in_read & icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln51 = br void %if.end8" [debouncer.cpp:51]   --->   Operation 26 'br' 'br_ln51' <Predicate = (state_load == 1 & btn_in_read)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln55 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %btn_out, i1 0" [debouncer.cpp:55]   --->   Operation 27 'write' 'write_ln55' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln56 = br void %sw.epilog" [debouncer.cpp:56]   --->   Operation 28 'br' 'br_ln56' <Predicate = (state_load == 1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %btn_in_read, void %if.then12, void %if.end13" [debouncer.cpp:64]   --->   Operation 29 'br' 'br_ln64' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.70ns)   --->   "%store_ln65 = store i31 0, i31 %counter" [debouncer.cpp:65]   --->   Operation 30 'store' 'store_ln65' <Predicate = (state_load == 2 & !btn_in_read)> <Delay = 1.70>
ST_1 : Operation 31 [1/1] (1.70ns)   --->   "%store_ln66 = store i2 0, i2 %state" [debouncer.cpp:66]   --->   Operation 31 'store' 'store_ln66' <Predicate = (state_load == 2 & !btn_in_read)> <Delay = 1.70>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln67 = br void %if.end13" [debouncer.cpp:67]   --->   Operation 32 'br' 'br_ln67' <Predicate = (state_load == 2 & !btn_in_read)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln68 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %btn_out, i1 1" [debouncer.cpp:68]   --->   Operation 33 'write' 'write_ln68' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln69 = br void %sw.epilog" [debouncer.cpp:69]   --->   Operation 34 'br' 'br_ln69' <Predicate = (state_load == 2)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %btn_in_read, void %if.end, void %if.then" [debouncer.cpp:34]   --->   Operation 35 'br' 'br_ln34' <Predicate = (state_load != 2 & state_load != 1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.70ns)   --->   "%store_ln35 = store i31 9999999, i31 %counter" [debouncer.cpp:35]   --->   Operation 36 'store' 'store_ln35' <Predicate = (state_load != 2 & state_load != 1 & btn_in_read)> <Delay = 1.70>
ST_1 : Operation 37 [1/1] (1.70ns)   --->   "%store_ln36 = store i2 1, i2 %state" [debouncer.cpp:36]   --->   Operation 37 'store' 'store_ln36' <Predicate = (state_load != 2 & state_load != 1 & btn_in_read)> <Delay = 1.70>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln38 = br void %if.end" [debouncer.cpp:38]   --->   Operation 38 'br' 'br_ln38' <Predicate = (state_load != 2 & state_load != 1 & btn_in_read)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %btn_out, i1 0" [debouncer.cpp:39]   --->   Operation 39 'write' 'write_ln39' <Predicate = (state_load != 2 & state_load != 1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln40 = br void %sw.epilog" [debouncer.cpp:40]   --->   Operation 40 'br' 'br_ln40' <Predicate = (state_load != 2 & state_load != 1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln72 = ret" [debouncer.cpp:72]   --->   Operation 41 'ret' 'ret_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 0.500ns.

 <State 1>: 8.340ns
The critical path consists of the following:
	'load' operation 31 bit ('counter_load', debouncer.cpp:45) on static variable 'counter' [21]  (0.000 ns)
	'add' operation 31 bit ('add_ln46', debouncer.cpp:46) [25]  (2.522 ns)
	multiplexor before 'phi' operation 31 bit ('empty', debouncer.cpp:46) with incoming values : ('counter_load', debouncer.cpp:45) ('add_ln46', debouncer.cpp:46) [29]  (1.588 ns)
	'phi' operation 31 bit ('empty', debouncer.cpp:46) with incoming values : ('counter_load', debouncer.cpp:45) ('add_ln46', debouncer.cpp:46) [29]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln48', debouncer.cpp:48) [30]  (2.522 ns)
	blocking operation 1.7073 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
