0.6
2019.2
Nov  6 2019
21:57:16
D:/Xilinx/workspace/project_3/project_3.sim/sim_1/synth/timing/xsim/FA_HA_time_synth.v,1661111891,verilog,,,,FA_HA;glbl,,,,,,,,
