Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Apr 25 15:41:09 2019
| Host         : 2UA4072285 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file _main_timing_summary_routed.rpt -pb _main_timing_summary_routed.pb -rpx _main_timing_summary_routed.rpx -warn_on_violation
| Design       : _main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.777        0.000                      0                  726        0.054        0.000                      0                  726        4.020        0.000                       0                   380  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.777        0.000                      0                  726        0.054        0.000                      0                  726        4.020        0.000                       0                   380  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/_countDutyCycle_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 3.069ns (58.790%)  route 2.151ns (41.210%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.612     5.214    fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X58Y110        FDRE                                         r  fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y110        FDRE (Prop_fdre_C_Q)         0.518     5.732 r  fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[25]/Q
                         net (fo=2, routed)           0.795     6.527    DAC1/m_axis_data_tdata[3]
    SLICE_X58Y110        LUT4 (Prop_lut4_I0_O)        0.124     6.651 r  DAC1/_countDutyCycle1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.651    DAC1/_countDutyCycle1_carry_i_7_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.184 r  DAC1/_countDutyCycle1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.184    DAC1/_countDutyCycle1_carry_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.301 r  DAC1/_countDutyCycle1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.301    DAC1/_countDutyCycle1_carry__0_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.418 r  DAC1/_countDutyCycle1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.418    DAC1/_countDutyCycle1_carry__1_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.535 r  DAC1/_countDutyCycle1_carry__2/CO[3]
                         net (fo=35, routed)          1.356     8.892    DAC1/_countDutyCycle1_carry__2_n_0
    SLICE_X59Y108        LUT2 (Prop_lut2_I0_O)        0.124     9.016 r  DAC1/_countDutyCycle[0]_i_3/O
                         net (fo=1, routed)           0.000     9.016    DAC1/_countDutyCycle[0]_i_3_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.417 r  DAC1/_countDutyCycle_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.417    DAC1/_countDutyCycle_reg[0]_i_2_n_0
    SLICE_X59Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  DAC1/_countDutyCycle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.531    DAC1/_countDutyCycle_reg[4]_i_1_n_0
    SLICE_X59Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  DAC1/_countDutyCycle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.645    DAC1/_countDutyCycle_reg[8]_i_1_n_0
    SLICE_X59Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.759 r  DAC1/_countDutyCycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.759    DAC1/_countDutyCycle_reg[12]_i_1_n_0
    SLICE_X59Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.873 r  DAC1/_countDutyCycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.873    DAC1/_countDutyCycle_reg[16]_i_1_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.987 r  DAC1/_countDutyCycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.987    DAC1/_countDutyCycle_reg[20]_i_1_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.101 r  DAC1/_countDutyCycle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    DAC1/_countDutyCycle_reg[24]_i_1_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.435 r  DAC1/_countDutyCycle_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.435    DAC1/_countDutyCycle_reg[28]_i_1_n_6
    SLICE_X59Y115        FDCE                                         r  DAC1/_countDutyCycle_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.487    14.909    DAC1/clk_100MHz_IBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  DAC1/_countDutyCycle_reg[29]/C
                         clock pessimism              0.276    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X59Y115        FDCE (Setup_fdce_C_D)        0.062    15.212    DAC1/_countDutyCycle_reg[29]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                         -10.435    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/_countDutyCycle_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 3.048ns (58.623%)  route 2.151ns (41.377%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.612     5.214    fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X58Y110        FDRE                                         r  fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y110        FDRE (Prop_fdre_C_Q)         0.518     5.732 r  fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[25]/Q
                         net (fo=2, routed)           0.795     6.527    DAC1/m_axis_data_tdata[3]
    SLICE_X58Y110        LUT4 (Prop_lut4_I0_O)        0.124     6.651 r  DAC1/_countDutyCycle1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.651    DAC1/_countDutyCycle1_carry_i_7_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.184 r  DAC1/_countDutyCycle1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.184    DAC1/_countDutyCycle1_carry_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.301 r  DAC1/_countDutyCycle1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.301    DAC1/_countDutyCycle1_carry__0_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.418 r  DAC1/_countDutyCycle1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.418    DAC1/_countDutyCycle1_carry__1_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.535 r  DAC1/_countDutyCycle1_carry__2/CO[3]
                         net (fo=35, routed)          1.356     8.892    DAC1/_countDutyCycle1_carry__2_n_0
    SLICE_X59Y108        LUT2 (Prop_lut2_I0_O)        0.124     9.016 r  DAC1/_countDutyCycle[0]_i_3/O
                         net (fo=1, routed)           0.000     9.016    DAC1/_countDutyCycle[0]_i_3_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.417 r  DAC1/_countDutyCycle_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.417    DAC1/_countDutyCycle_reg[0]_i_2_n_0
    SLICE_X59Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  DAC1/_countDutyCycle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.531    DAC1/_countDutyCycle_reg[4]_i_1_n_0
    SLICE_X59Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  DAC1/_countDutyCycle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.645    DAC1/_countDutyCycle_reg[8]_i_1_n_0
    SLICE_X59Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.759 r  DAC1/_countDutyCycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.759    DAC1/_countDutyCycle_reg[12]_i_1_n_0
    SLICE_X59Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.873 r  DAC1/_countDutyCycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.873    DAC1/_countDutyCycle_reg[16]_i_1_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.987 r  DAC1/_countDutyCycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.987    DAC1/_countDutyCycle_reg[20]_i_1_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.101 r  DAC1/_countDutyCycle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    DAC1/_countDutyCycle_reg[24]_i_1_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.414 r  DAC1/_countDutyCycle_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.414    DAC1/_countDutyCycle_reg[28]_i_1_n_4
    SLICE_X59Y115        FDCE                                         r  DAC1/_countDutyCycle_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.487    14.909    DAC1/clk_100MHz_IBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  DAC1/_countDutyCycle_reg[31]/C
                         clock pessimism              0.276    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X59Y115        FDCE (Setup_fdce_C_D)        0.062    15.212    DAC1/_countDutyCycle_reg[31]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  4.798    

Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 DAC2/_countDutyCycle_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC2/_countDutyCycle_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.210ns  (logic 3.109ns (59.675%)  route 2.101ns (40.325%))
  Logic Levels:           13  (CARRY4=12 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.615     5.217    DAC2/clk_100MHz_IBUF_BUFG
    SLICE_X58Y102        FDCE                                         r  DAC2/_countDutyCycle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.518     5.735 r  DAC2/_countDutyCycle_reg[3]/Q
                         net (fo=3, routed)           0.822     6.557    DAC2/_countDutyCycle_reg[3]
    SLICE_X59Y104        LUT4 (Prop_lut4_I1_O)        0.124     6.681 r  DAC2/_countDutyCycle1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.681    DAC2/_countDutyCycle1_carry_i_7__0_n_0
    SLICE_X59Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  DAC2/_countDutyCycle1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    DAC2/_countDutyCycle1_carry_n_0
    SLICE_X59Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  DAC2/_countDutyCycle1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.345    DAC2/_countDutyCycle1_carry__0_n_0
    SLICE_X59Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  DAC2/_countDutyCycle1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.459    DAC2/_countDutyCycle1_carry__1_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  DAC2/_countDutyCycle1_carry__2/CO[3]
                         net (fo=35, routed)          1.279     8.852    DAC2/_countDutyCycle1_carry__2_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.402 r  DAC2/_countDutyCycle_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.402    DAC2/_countDutyCycle_reg[0]_i_2__0_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.519 r  DAC2/_countDutyCycle_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.519    DAC2/_countDutyCycle_reg[4]_i_1__0_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.636 r  DAC2/_countDutyCycle_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.636    DAC2/_countDutyCycle_reg[8]_i_1__0_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.753 r  DAC2/_countDutyCycle_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.753    DAC2/_countDutyCycle_reg[12]_i_1__0_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.870 r  DAC2/_countDutyCycle_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.870    DAC2/_countDutyCycle_reg[16]_i_1__0_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.987 r  DAC2/_countDutyCycle_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.987    DAC2/_countDutyCycle_reg[20]_i_1__0_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.104 r  DAC2/_countDutyCycle_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.104    DAC2/_countDutyCycle_reg[24]_i_1__0_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.427 r  DAC2/_countDutyCycle_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.427    DAC2/_countDutyCycle_reg[28]_i_1__0_n_6
    SLICE_X58Y109        FDCE                                         r  DAC2/_countDutyCycle_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.491    14.913    DAC2/clk_100MHz_IBUF_BUFG
    SLICE_X58Y109        FDCE                                         r  DAC2/_countDutyCycle_reg[29]/C
                         clock pessimism              0.276    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X58Y109        FDCE (Setup_fdce_C_D)        0.109    15.263    DAC2/_countDutyCycle_reg[29]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 DAC2/_countDutyCycle_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC2/_countDutyCycle_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 3.101ns (59.613%)  route 2.101ns (40.387%))
  Logic Levels:           13  (CARRY4=12 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.615     5.217    DAC2/clk_100MHz_IBUF_BUFG
    SLICE_X58Y102        FDCE                                         r  DAC2/_countDutyCycle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.518     5.735 r  DAC2/_countDutyCycle_reg[3]/Q
                         net (fo=3, routed)           0.822     6.557    DAC2/_countDutyCycle_reg[3]
    SLICE_X59Y104        LUT4 (Prop_lut4_I1_O)        0.124     6.681 r  DAC2/_countDutyCycle1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.681    DAC2/_countDutyCycle1_carry_i_7__0_n_0
    SLICE_X59Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  DAC2/_countDutyCycle1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    DAC2/_countDutyCycle1_carry_n_0
    SLICE_X59Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  DAC2/_countDutyCycle1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.345    DAC2/_countDutyCycle1_carry__0_n_0
    SLICE_X59Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  DAC2/_countDutyCycle1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.459    DAC2/_countDutyCycle1_carry__1_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  DAC2/_countDutyCycle1_carry__2/CO[3]
                         net (fo=35, routed)          1.279     8.852    DAC2/_countDutyCycle1_carry__2_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.402 r  DAC2/_countDutyCycle_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.402    DAC2/_countDutyCycle_reg[0]_i_2__0_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.519 r  DAC2/_countDutyCycle_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.519    DAC2/_countDutyCycle_reg[4]_i_1__0_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.636 r  DAC2/_countDutyCycle_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.636    DAC2/_countDutyCycle_reg[8]_i_1__0_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.753 r  DAC2/_countDutyCycle_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.753    DAC2/_countDutyCycle_reg[12]_i_1__0_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.870 r  DAC2/_countDutyCycle_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.870    DAC2/_countDutyCycle_reg[16]_i_1__0_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.987 r  DAC2/_countDutyCycle_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.987    DAC2/_countDutyCycle_reg[20]_i_1__0_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.104 r  DAC2/_countDutyCycle_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.104    DAC2/_countDutyCycle_reg[24]_i_1__0_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.419 r  DAC2/_countDutyCycle_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.419    DAC2/_countDutyCycle_reg[28]_i_1__0_n_4
    SLICE_X58Y109        FDCE                                         r  DAC2/_countDutyCycle_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.491    14.913    DAC2/clk_100MHz_IBUF_BUFG
    SLICE_X58Y109        FDCE                                         r  DAC2/_countDutyCycle_reg[31]/C
                         clock pessimism              0.276    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X58Y109        FDCE (Setup_fdce_C_D)        0.109    15.263    DAC2/_countDutyCycle_reg[31]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/_countDutyCycle_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 2.974ns (58.026%)  route 2.151ns (41.974%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.612     5.214    fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X58Y110        FDRE                                         r  fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y110        FDRE (Prop_fdre_C_Q)         0.518     5.732 r  fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[25]/Q
                         net (fo=2, routed)           0.795     6.527    DAC1/m_axis_data_tdata[3]
    SLICE_X58Y110        LUT4 (Prop_lut4_I0_O)        0.124     6.651 r  DAC1/_countDutyCycle1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.651    DAC1/_countDutyCycle1_carry_i_7_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.184 r  DAC1/_countDutyCycle1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.184    DAC1/_countDutyCycle1_carry_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.301 r  DAC1/_countDutyCycle1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.301    DAC1/_countDutyCycle1_carry__0_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.418 r  DAC1/_countDutyCycle1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.418    DAC1/_countDutyCycle1_carry__1_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.535 r  DAC1/_countDutyCycle1_carry__2/CO[3]
                         net (fo=35, routed)          1.356     8.892    DAC1/_countDutyCycle1_carry__2_n_0
    SLICE_X59Y108        LUT2 (Prop_lut2_I0_O)        0.124     9.016 r  DAC1/_countDutyCycle[0]_i_3/O
                         net (fo=1, routed)           0.000     9.016    DAC1/_countDutyCycle[0]_i_3_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.417 r  DAC1/_countDutyCycle_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.417    DAC1/_countDutyCycle_reg[0]_i_2_n_0
    SLICE_X59Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  DAC1/_countDutyCycle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.531    DAC1/_countDutyCycle_reg[4]_i_1_n_0
    SLICE_X59Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  DAC1/_countDutyCycle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.645    DAC1/_countDutyCycle_reg[8]_i_1_n_0
    SLICE_X59Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.759 r  DAC1/_countDutyCycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.759    DAC1/_countDutyCycle_reg[12]_i_1_n_0
    SLICE_X59Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.873 r  DAC1/_countDutyCycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.873    DAC1/_countDutyCycle_reg[16]_i_1_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.987 r  DAC1/_countDutyCycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.987    DAC1/_countDutyCycle_reg[20]_i_1_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.101 r  DAC1/_countDutyCycle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    DAC1/_countDutyCycle_reg[24]_i_1_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.340 r  DAC1/_countDutyCycle_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.340    DAC1/_countDutyCycle_reg[28]_i_1_n_5
    SLICE_X59Y115        FDCE                                         r  DAC1/_countDutyCycle_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.487    14.909    DAC1/clk_100MHz_IBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  DAC1/_countDutyCycle_reg[30]/C
                         clock pessimism              0.276    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X59Y115        FDCE (Setup_fdce_C_D)        0.062    15.212    DAC1/_countDutyCycle_reg[30]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/_countDutyCycle_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 2.958ns (57.894%)  route 2.151ns (42.106%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.612     5.214    fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X58Y110        FDRE                                         r  fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y110        FDRE (Prop_fdre_C_Q)         0.518     5.732 r  fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[25]/Q
                         net (fo=2, routed)           0.795     6.527    DAC1/m_axis_data_tdata[3]
    SLICE_X58Y110        LUT4 (Prop_lut4_I0_O)        0.124     6.651 r  DAC1/_countDutyCycle1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.651    DAC1/_countDutyCycle1_carry_i_7_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.184 r  DAC1/_countDutyCycle1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.184    DAC1/_countDutyCycle1_carry_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.301 r  DAC1/_countDutyCycle1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.301    DAC1/_countDutyCycle1_carry__0_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.418 r  DAC1/_countDutyCycle1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.418    DAC1/_countDutyCycle1_carry__1_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.535 r  DAC1/_countDutyCycle1_carry__2/CO[3]
                         net (fo=35, routed)          1.356     8.892    DAC1/_countDutyCycle1_carry__2_n_0
    SLICE_X59Y108        LUT2 (Prop_lut2_I0_O)        0.124     9.016 r  DAC1/_countDutyCycle[0]_i_3/O
                         net (fo=1, routed)           0.000     9.016    DAC1/_countDutyCycle[0]_i_3_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.417 r  DAC1/_countDutyCycle_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.417    DAC1/_countDutyCycle_reg[0]_i_2_n_0
    SLICE_X59Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  DAC1/_countDutyCycle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.531    DAC1/_countDutyCycle_reg[4]_i_1_n_0
    SLICE_X59Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  DAC1/_countDutyCycle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.645    DAC1/_countDutyCycle_reg[8]_i_1_n_0
    SLICE_X59Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.759 r  DAC1/_countDutyCycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.759    DAC1/_countDutyCycle_reg[12]_i_1_n_0
    SLICE_X59Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.873 r  DAC1/_countDutyCycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.873    DAC1/_countDutyCycle_reg[16]_i_1_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.987 r  DAC1/_countDutyCycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.987    DAC1/_countDutyCycle_reg[20]_i_1_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.101 r  DAC1/_countDutyCycle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    DAC1/_countDutyCycle_reg[24]_i_1_n_0
    SLICE_X59Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.324 r  DAC1/_countDutyCycle_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.324    DAC1/_countDutyCycle_reg[28]_i_1_n_7
    SLICE_X59Y115        FDCE                                         r  DAC1/_countDutyCycle_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.487    14.909    DAC1/clk_100MHz_IBUF_BUFG
    SLICE_X59Y115        FDCE                                         r  DAC1/_countDutyCycle_reg[28]/C
                         clock pessimism              0.276    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X59Y115        FDCE (Setup_fdce_C_D)        0.062    15.212    DAC1/_countDutyCycle_reg[28]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/_countDutyCycle_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 2.955ns (57.870%)  route 2.151ns (42.130%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.612     5.214    fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X58Y110        FDRE                                         r  fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y110        FDRE (Prop_fdre_C_Q)         0.518     5.732 r  fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[25]/Q
                         net (fo=2, routed)           0.795     6.527    DAC1/m_axis_data_tdata[3]
    SLICE_X58Y110        LUT4 (Prop_lut4_I0_O)        0.124     6.651 r  DAC1/_countDutyCycle1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.651    DAC1/_countDutyCycle1_carry_i_7_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.184 r  DAC1/_countDutyCycle1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.184    DAC1/_countDutyCycle1_carry_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.301 r  DAC1/_countDutyCycle1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.301    DAC1/_countDutyCycle1_carry__0_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.418 r  DAC1/_countDutyCycle1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.418    DAC1/_countDutyCycle1_carry__1_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.535 r  DAC1/_countDutyCycle1_carry__2/CO[3]
                         net (fo=35, routed)          1.356     8.892    DAC1/_countDutyCycle1_carry__2_n_0
    SLICE_X59Y108        LUT2 (Prop_lut2_I0_O)        0.124     9.016 r  DAC1/_countDutyCycle[0]_i_3/O
                         net (fo=1, routed)           0.000     9.016    DAC1/_countDutyCycle[0]_i_3_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.417 r  DAC1/_countDutyCycle_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.417    DAC1/_countDutyCycle_reg[0]_i_2_n_0
    SLICE_X59Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  DAC1/_countDutyCycle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.531    DAC1/_countDutyCycle_reg[4]_i_1_n_0
    SLICE_X59Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  DAC1/_countDutyCycle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.645    DAC1/_countDutyCycle_reg[8]_i_1_n_0
    SLICE_X59Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.759 r  DAC1/_countDutyCycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.759    DAC1/_countDutyCycle_reg[12]_i_1_n_0
    SLICE_X59Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.873 r  DAC1/_countDutyCycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.873    DAC1/_countDutyCycle_reg[16]_i_1_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.987 r  DAC1/_countDutyCycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.987    DAC1/_countDutyCycle_reg[20]_i_1_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.321 r  DAC1/_countDutyCycle_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.321    DAC1/_countDutyCycle_reg[24]_i_1_n_6
    SLICE_X59Y114        FDCE                                         r  DAC1/_countDutyCycle_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.488    14.910    DAC1/clk_100MHz_IBUF_BUFG
    SLICE_X59Y114        FDCE                                         r  DAC1/_countDutyCycle_reg[25]/C
                         clock pessimism              0.276    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X59Y114        FDCE (Setup_fdce_C_D)        0.062    15.213    DAC1/_countDutyCycle_reg[25]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                  4.892    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/_countDutyCycle_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 2.934ns (57.696%)  route 2.151ns (42.304%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.612     5.214    fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X58Y110        FDRE                                         r  fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y110        FDRE (Prop_fdre_C_Q)         0.518     5.732 r  fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[25]/Q
                         net (fo=2, routed)           0.795     6.527    DAC1/m_axis_data_tdata[3]
    SLICE_X58Y110        LUT4 (Prop_lut4_I0_O)        0.124     6.651 r  DAC1/_countDutyCycle1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.651    DAC1/_countDutyCycle1_carry_i_7_n_0
    SLICE_X58Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.184 r  DAC1/_countDutyCycle1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.184    DAC1/_countDutyCycle1_carry_n_0
    SLICE_X58Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.301 r  DAC1/_countDutyCycle1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.301    DAC1/_countDutyCycle1_carry__0_n_0
    SLICE_X58Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.418 r  DAC1/_countDutyCycle1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.418    DAC1/_countDutyCycle1_carry__1_n_0
    SLICE_X58Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.535 r  DAC1/_countDutyCycle1_carry__2/CO[3]
                         net (fo=35, routed)          1.356     8.892    DAC1/_countDutyCycle1_carry__2_n_0
    SLICE_X59Y108        LUT2 (Prop_lut2_I0_O)        0.124     9.016 r  DAC1/_countDutyCycle[0]_i_3/O
                         net (fo=1, routed)           0.000     9.016    DAC1/_countDutyCycle[0]_i_3_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.417 r  DAC1/_countDutyCycle_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.417    DAC1/_countDutyCycle_reg[0]_i_2_n_0
    SLICE_X59Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  DAC1/_countDutyCycle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.531    DAC1/_countDutyCycle_reg[4]_i_1_n_0
    SLICE_X59Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  DAC1/_countDutyCycle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.645    DAC1/_countDutyCycle_reg[8]_i_1_n_0
    SLICE_X59Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.759 r  DAC1/_countDutyCycle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.759    DAC1/_countDutyCycle_reg[12]_i_1_n_0
    SLICE_X59Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.873 r  DAC1/_countDutyCycle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.873    DAC1/_countDutyCycle_reg[16]_i_1_n_0
    SLICE_X59Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.987 r  DAC1/_countDutyCycle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.987    DAC1/_countDutyCycle_reg[20]_i_1_n_0
    SLICE_X59Y114        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.300 r  DAC1/_countDutyCycle_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.300    DAC1/_countDutyCycle_reg[24]_i_1_n_4
    SLICE_X59Y114        FDCE                                         r  DAC1/_countDutyCycle_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.488    14.910    DAC1/clk_100MHz_IBUF_BUFG
    SLICE_X59Y114        FDCE                                         r  DAC1/_countDutyCycle_reg[27]/C
                         clock pessimism              0.276    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X59Y114        FDCE (Setup_fdce_C_D)        0.062    15.213    DAC1/_countDutyCycle_reg[27]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -10.300    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 DAC2/_countDutyCycle_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC2/_countDutyCycle_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 3.025ns (59.014%)  route 2.101ns (40.986%))
  Logic Levels:           13  (CARRY4=12 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.615     5.217    DAC2/clk_100MHz_IBUF_BUFG
    SLICE_X58Y102        FDCE                                         r  DAC2/_countDutyCycle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.518     5.735 r  DAC2/_countDutyCycle_reg[3]/Q
                         net (fo=3, routed)           0.822     6.557    DAC2/_countDutyCycle_reg[3]
    SLICE_X59Y104        LUT4 (Prop_lut4_I1_O)        0.124     6.681 r  DAC2/_countDutyCycle1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.681    DAC2/_countDutyCycle1_carry_i_7__0_n_0
    SLICE_X59Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  DAC2/_countDutyCycle1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    DAC2/_countDutyCycle1_carry_n_0
    SLICE_X59Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  DAC2/_countDutyCycle1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.345    DAC2/_countDutyCycle1_carry__0_n_0
    SLICE_X59Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  DAC2/_countDutyCycle1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.459    DAC2/_countDutyCycle1_carry__1_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  DAC2/_countDutyCycle1_carry__2/CO[3]
                         net (fo=35, routed)          1.279     8.852    DAC2/_countDutyCycle1_carry__2_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.402 r  DAC2/_countDutyCycle_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.402    DAC2/_countDutyCycle_reg[0]_i_2__0_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.519 r  DAC2/_countDutyCycle_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.519    DAC2/_countDutyCycle_reg[4]_i_1__0_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.636 r  DAC2/_countDutyCycle_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.636    DAC2/_countDutyCycle_reg[8]_i_1__0_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.753 r  DAC2/_countDutyCycle_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.753    DAC2/_countDutyCycle_reg[12]_i_1__0_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.870 r  DAC2/_countDutyCycle_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.870    DAC2/_countDutyCycle_reg[16]_i_1__0_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.987 r  DAC2/_countDutyCycle_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.987    DAC2/_countDutyCycle_reg[20]_i_1__0_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.104 r  DAC2/_countDutyCycle_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.104    DAC2/_countDutyCycle_reg[24]_i_1__0_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.343 r  DAC2/_countDutyCycle_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.343    DAC2/_countDutyCycle_reg[28]_i_1__0_n_5
    SLICE_X58Y109        FDCE                                         r  DAC2/_countDutyCycle_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.491    14.913    DAC2/clk_100MHz_IBUF_BUFG
    SLICE_X58Y109        FDCE                                         r  DAC2/_countDutyCycle_reg[30]/C
                         clock pessimism              0.276    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X58Y109        FDCE (Setup_fdce_C_D)        0.109    15.263    DAC2/_countDutyCycle_reg[30]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -10.343    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 DAC2/_countDutyCycle_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC2/_countDutyCycle_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 3.005ns (58.854%)  route 2.101ns (41.146%))
  Logic Levels:           13  (CARRY4=12 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.615     5.217    DAC2/clk_100MHz_IBUF_BUFG
    SLICE_X58Y102        FDCE                                         r  DAC2/_countDutyCycle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.518     5.735 r  DAC2/_countDutyCycle_reg[3]/Q
                         net (fo=3, routed)           0.822     6.557    DAC2/_countDutyCycle_reg[3]
    SLICE_X59Y104        LUT4 (Prop_lut4_I1_O)        0.124     6.681 r  DAC2/_countDutyCycle1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.681    DAC2/_countDutyCycle1_carry_i_7__0_n_0
    SLICE_X59Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.231 r  DAC2/_countDutyCycle1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.231    DAC2/_countDutyCycle1_carry_n_0
    SLICE_X59Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.345 r  DAC2/_countDutyCycle1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.345    DAC2/_countDutyCycle1_carry__0_n_0
    SLICE_X59Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.459 r  DAC2/_countDutyCycle1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.459    DAC2/_countDutyCycle1_carry__1_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.573 r  DAC2/_countDutyCycle1_carry__2/CO[3]
                         net (fo=35, routed)          1.279     8.852    DAC2/_countDutyCycle1_carry__2_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.402 r  DAC2/_countDutyCycle_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.402    DAC2/_countDutyCycle_reg[0]_i_2__0_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.519 r  DAC2/_countDutyCycle_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.519    DAC2/_countDutyCycle_reg[4]_i_1__0_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.636 r  DAC2/_countDutyCycle_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.636    DAC2/_countDutyCycle_reg[8]_i_1__0_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.753 r  DAC2/_countDutyCycle_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.753    DAC2/_countDutyCycle_reg[12]_i_1__0_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.870 r  DAC2/_countDutyCycle_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.870    DAC2/_countDutyCycle_reg[16]_i_1__0_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.987 r  DAC2/_countDutyCycle_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.987    DAC2/_countDutyCycle_reg[20]_i_1__0_n_0
    SLICE_X58Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.104 r  DAC2/_countDutyCycle_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.104    DAC2/_countDutyCycle_reg[24]_i_1__0_n_0
    SLICE_X58Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.323 r  DAC2/_countDutyCycle_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.323    DAC2/_countDutyCycle_reg[28]_i_1__0_n_7
    SLICE_X58Y109        FDCE                                         r  DAC2/_countDutyCycle_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.491    14.913    DAC2/clk_100MHz_IBUF_BUFG
    SLICE_X58Y109        FDCE                                         r  DAC2/_countDutyCycle_reg[28]/C
                         clock pessimism              0.276    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X58Y109        FDCE (Setup_fdce_C_D)        0.109    15.263    DAC2/_countDutyCycle_reg[28]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  4.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.561     1.480    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X63Y107        FDRE                                         r  fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[15]/Q
                         net (fo=1, routed)           0.113     1.734    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/wr_data[15]
    SLICE_X62Y106        SRL16E                                       r  fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.832     1.998    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X62Y106        SRL16E                                       r  fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16/CLK
                         clock pessimism             -0.500     1.497    
    SLICE_X62Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.680    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][15]_srl16
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_simple_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.749%)  route 0.161ns (53.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.562     1.481    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X63Y106        FDRE                                         r  fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[8]/Q
                         net (fo=2, routed)           0.161     1.783    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_simple_dual_port.i_mem/ADDRA[8]
    RAMB18_X1Y42         RAMB18E1                                     r  fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_simple_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.874     2.039    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_simple_dual_port.i_mem/CLK
    RAMB18_X1Y42         RAMB18E1                                     r  fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_simple_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism             -0.500     1.539    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.722    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_simple_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.556     1.475    fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X60Y113        FDRE                                         r  fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y113        FDRE (Prop_fdre_C_Q)         0.164     1.639 r  fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[11]/Q
                         net (fo=1, routed)           0.112     1.751    fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[11]
    SLICE_X60Y114        SRLC32E                                      r  fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.826     1.991    fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X60Y114        SRLC32E                                      r  fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][11]_srl32/CLK
                         clock pessimism             -0.500     1.490    
    SLICE_X60Y114        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.673    fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.730%)  route 0.115ns (41.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.558     1.477    fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X60Y110        FDRE                                         r  fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y110        FDRE (Prop_fdre_C_Q)         0.164     1.641 r  fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[3]/Q
                         net (fo=1, routed)           0.115     1.757    fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[3]
    SLICE_X60Y108        SRLC32E                                      r  fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.830     1.995    fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X60Y108        SRLC32E                                      r  fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][3]_srl32/CLK
                         clock pessimism             -0.500     1.494    
    SLICE_X60Y108        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.677    fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_coef_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_simple_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.610%)  route 0.215ns (60.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.562     1.481    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X64Y105        FDRE                                         r  fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_coef_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_coef_addr_reg[5]/Q
                         net (fo=1, routed)           0.215     1.837    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_simple_dual_port.i_mem/ADDRB[5]
    RAMB18_X1Y42         RAMB18E1                                     r  fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_simple_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.875     2.040    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_simple_dual_port.i_mem/CLK
    RAMB18_X1Y42         RAMB18E1                                     r  fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_simple_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
                         clock pessimism             -0.479     1.561    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.744    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_simple_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.359%)  route 0.177ns (55.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.562     1.481    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X68Y106        FDRE                                         r  fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y106        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[7]/Q
                         net (fo=1, routed)           0.177     1.799    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/wr_data[7]
    SLICE_X66Y106        SRL16E                                       r  fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.834     1.999    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X66Y106        SRL16E                                       r  fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][7]_srl16/CLK
                         clock pessimism             -0.479     1.519    
    SLICE_X66Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.702    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.558     1.477    fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X61Y110        FDRE                                         r  fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.128     1.605 r  fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[7]/Q
                         net (fo=1, routed)           0.113     1.719    fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/wr_data[7]
    SLICE_X60Y110        SRL16E                                       r  fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.829     1.994    fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X60Y110        SRL16E                                       r  fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][7]_srl16/CLK
                         clock pessimism             -0.503     1.490    
    SLICE_X60Y110        SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.620    fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.562     1.481    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X68Y106        FDRE                                         r  fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y106        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[5]/Q
                         net (fo=1, routed)           0.117     1.740    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/wr_data[5]
    SLICE_X66Y106        SRL16E                                       r  fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.834     1.999    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X66Y106        SRL16E                                       r  fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][5]_srl16/CLK
                         clock pessimism             -0.479     1.519    
    SLICE_X66Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.634    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_simple_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.440%)  route 0.217ns (60.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.562     1.481    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X63Y104        FDRE                                         r  fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y104        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[3]/Q
                         net (fo=2, routed)           0.217     1.839    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_simple_dual_port.i_mem/ADDRA[3]
    RAMB18_X1Y42         RAMB18E1                                     r  fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_simple_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.874     2.039    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_simple_dual_port.i_mem/CLK
    RAMB18_X1Y42         RAMB18E1                                     r  fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_simple_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism             -0.500     1.539    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.722    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_simple_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][9]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.594%)  route 0.122ns (46.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.562     1.481    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X64Y106        FDRE                                         r  fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y106        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[9]/Q
                         net (fo=1, routed)           0.122     1.745    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/wr_data[9]
    SLICE_X62Y106        SRL16E                                       r  fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][9]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.832     1.998    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X62Y106        SRL16E                                       r  fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][9]_srl16/CLK
                         clock pessimism             -0.479     1.518    
    SLICE_X62Y106        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.627    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][9]_srl16
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       xadc_instance_0/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y42    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_simple_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y42    fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_simple_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y42     fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y44     fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y114   fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_smac_cntrl.accum_opcode_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y114   fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_smac_cntrl.accum_opcode_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y114   fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_smac_cntrl.accum_opcode_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y112   fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y112   fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y112   fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y112   fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_srl1/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X56Y110   fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X56Y110   fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][0]_srl32__0/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X56Y110   fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X56Y110   fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][4]_srl32__0/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X60Y112   fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][8]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X60Y112   fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][8]_srl32__0/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X60Y112   fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y106   fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y106   fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[4][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y106   fir_instance_1/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X62Y111   fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X62Y111   fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][6]_srl32__0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y112   fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y112   fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_accumulate/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y112   fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y112   fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y112   fir_instance_0/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_load/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][0]_srl1/CLK



