$date
	Sun Oct 23 02:10:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#826093
b10000 !
1"
#826094
b10000 &
b10000 %
1$
#826095
0"
#826098
b1000 &
b1000 %
#826102
b100 &
b100 %
#826106
b10 &
b10 %
#826110
b1 &
1#
b1 %
#826114
b0 &
b0 %
0#
0$
#1785285
b1000 !
1"
#1785286
b1000 &
b1000 %
1$
#1785287
0"
#1785290
b100 &
b100 %
#1785294
b10 &
b10 %
#1785298
b1 &
b1 %
1#
#1785302
b0 &
0#
b0 %
0$
#2827831
b11001 !
1"
#2827834
b11001 &
b11001 %
1$
#2827835
0"
#2827838
b1001100 &
b1001100 %
#2827842
b100110 &
b100110 %
#2827846
b10011 &
b10011 %
#2827850
b111010 &
b111010 %
#2827854
b11101 &
b11101 %
#2827858
b1011000 &
b1011000 %
#2827862
b101100 &
b101100 %
#2827866
b10110 &
b10110 %
#2827870
b1011 &
b1011 %
#2827874
b100010 &
b100010 %
#2827878
b10001 &
b10001 %
#2827882
b110100 &
b110100 %
#2827886
b11010 &
b11010 %
#2827890
b1101 &
b1101 %
#2827894
b101000 &
b101000 %
#2827898
b10100 &
b10100 %
#2827902
b1010 &
b1010 %
#2827906
b101 &
b101 %
#2827910
b10000 &
b10000 %
#2827914
b1000 &
b1000 %
#2827918
b100 &
b100 %
#2827922
b10 &
b10 %
#2827926
b1 &
1#
b1 %
#2827930
b0 &
b0 %
0#
0$
#4500012
