Warning (10268): Verilog HDL information at UART_tx.v(92): always construct contains both blocking and non-blocking assignments File: C:/Users/davim/Documents/Davi/IOwlT/DE10-Nano CD/Tools/SystemBuilder/CodeGenerated/DE10_NANO/IOwlT-2.0/UART_tx.v Line: 92
Warning (10268): Verilog HDL information at UART_Control.v(131): always construct contains both blocking and non-blocking assignments File: C:/Users/davim/Documents/Davi/IOwlT/DE10-Nano CD/Tools/SystemBuilder/CodeGenerated/DE10_NANO/IOwlT-2.0/UART_Control.v Line: 131
Info (10281): Verilog HDL Declaration information at UART_Control.v(119): object "n" differs only in case from object "N" in the same scope File: C:/Users/davim/Documents/Davi/IOwlT/DE10-Nano CD/Tools/SystemBuilder/CodeGenerated/DE10_NANO/IOwlT-2.0/UART_Control.v Line: 119
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/davim/Documents/Davi/IOwlT/DE10-Nano CD/Tools/SystemBuilder/CodeGenerated/DE10_NANO/IOwlT-2.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/davim/Documents/Davi/IOwlT/DE10-Nano CD/Tools/SystemBuilder/CodeGenerated/DE10_NANO/IOwlT-2.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/davim/Documents/Davi/IOwlT/DE10-Nano CD/Tools/SystemBuilder/CodeGenerated/DE10_NANO/IOwlT-2.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/davim/Documents/Davi/IOwlT/DE10-Nano CD/Tools/SystemBuilder/CodeGenerated/DE10_NANO/IOwlT-2.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/davim/Documents/Davi/IOwlT/DE10-Nano CD/Tools/SystemBuilder/CodeGenerated/DE10_NANO/IOwlT-2.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/davim/Documents/Davi/IOwlT/DE10-Nano CD/Tools/SystemBuilder/CodeGenerated/DE10_NANO/IOwlT-2.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/davim/Documents/Davi/IOwlT/DE10-Nano CD/Tools/SystemBuilder/CodeGenerated/DE10_NANO/IOwlT-2.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/davim/Documents/Davi/IOwlT/DE10-Nano CD/Tools/SystemBuilder/CodeGenerated/DE10_NANO/IOwlT-2.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/davim/Documents/Davi/IOwlT/DE10-Nano CD/Tools/SystemBuilder/CodeGenerated/DE10_NANO/IOwlT-2.0/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/davim/Documents/Davi/IOwlT/DE10-Nano CD/Tools/SystemBuilder/CodeGenerated/DE10_NANO/IOwlT-2.0/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/davim/Documents/Davi/IOwlT/DE10-Nano CD/Tools/SystemBuilder/CodeGenerated/DE10_NANO/IOwlT-2.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/davim/Documents/Davi/IOwlT/DE10-Nano CD/Tools/SystemBuilder/CodeGenerated/DE10_NANO/IOwlT-2.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/davim/Documents/Davi/IOwlT/DE10-Nano CD/Tools/SystemBuilder/CodeGenerated/DE10_NANO/IOwlT-2.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/davim/Documents/Davi/IOwlT/DE10-Nano CD/Tools/SystemBuilder/CodeGenerated/DE10_NANO/IOwlT-2.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/davim/Documents/Davi/IOwlT/DE10-Nano CD/Tools/SystemBuilder/CodeGenerated/DE10_NANO/IOwlT-2.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/davim/Documents/Davi/IOwlT/DE10-Nano CD/Tools/SystemBuilder/CodeGenerated/DE10_NANO/IOwlT-2.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/davim/Documents/Davi/IOwlT/DE10-Nano CD/Tools/SystemBuilder/CodeGenerated/DE10_NANO/IOwlT-2.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/davim/Documents/Davi/IOwlT/DE10-Nano CD/Tools/SystemBuilder/CodeGenerated/DE10_NANO/IOwlT-2.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/davim/Documents/Davi/IOwlT/DE10-Nano CD/Tools/SystemBuilder/CodeGenerated/DE10_NANO/IOwlT-2.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/davim/Documents/Davi/IOwlT/DE10-Nano CD/Tools/SystemBuilder/CodeGenerated/DE10_NANO/IOwlT-2.0/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 49
Warning (10268): Verilog HDL information at RAM_Control.v(55): always construct contains both blocking and non-blocking assignments File: C:/Users/davim/Documents/Davi/IOwlT/DE10-Nano CD/Tools/SystemBuilder/CodeGenerated/DE10_NANO/IOwlT-2.0/RAM_Control.v Line: 55
Info (10281): Verilog HDL Declaration information at RAM_Control.v(27): object "Rst_n" differs only in case from object "rst_n" in the same scope File: C:/Users/davim/Documents/Davi/IOwlT/DE10-Nano CD/Tools/SystemBuilder/CodeGenerated/DE10_NANO/IOwlT-2.0/RAM_Control.v Line: 27
