// Seed: 3158019366
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output tri1 id_1;
  assign id_1 = -1;
  final $signed(10);
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd97
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire _id_1;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_5,
      id_6
  );
  logic id_7;
  wire id_8;
  logic [-1 'b0 : id_1  +  (  -1  )] id_9;
endmodule
