

================================================================
== Vitis HLS Report for 'nondf_kernel_heat_x0'
================================================================
* Date:           Fri Jul 15 00:29:32 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.417 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  37401820|  37401820|  0.125 sec|  0.125 sec|  37401820|  37401820|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                                     |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- nondf_kernel_heat_x0_loop_1        |    100416|    100416|      3138|          -|          -|    32|        no|
        | + nondf_kernel_heat_x0_loop_2       |      3136|      3136|        98|          -|          -|    32|        no|
        |  ++ nondf_kernel_heat_x0_loop_3     |        96|        96|         3|          -|          -|    32|        no|
        |- nondf_kernel_heat_x0_loop_4        |  18648620|  18648620|   1864862|          -|          -|    10|        no|
        | + nondf_kernel_heat_x0_loop_5       |   1864860|   1864860|     62162|          -|          -|    30|        no|
        |  ++ nondf_kernel_heat_x0_loop_6     |     62160|     62160|      2072|          -|          -|    30|        no|
        |   +++ nondf_kernel_heat_x0_loop_7   |      2070|      2070|        69|          -|          -|    30|        no|
        |- nondf_kernel_heat_x0_loop_8        |  18648620|  18648620|   1864862|          -|          -|    10|        no|
        | + nondf_kernel_heat_x0_loop_9       |   1864860|   1864860|     62162|          -|          -|    30|        no|
        |  ++ nondf_kernel_heat_x0_loop_10    |     62160|     62160|      2072|          -|          -|    30|        no|
        |   +++ nondf_kernel_heat_x0_loop_11  |      2070|      2070|        69|          -|          -|    30|        no|
        |- nondf_kernel_heat_x0_loop_12       |      4160|      4160|       130|          -|          -|    32|        no|
        | + nondf_kernel_heat_x0_loop_13      |       128|       128|         4|          -|          -|    32|        no|
        +-------------------------------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 155
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 7 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 4 
7 --> 8 79 
8 --> 9 7 
9 --> 10 8 
10 --> 11 9 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 10 
79 --> 80 151 
80 --> 81 79 
81 --> 82 80 
82 --> 83 81 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 82 
151 --> 152 
152 --> 153 151 
153 --> 154 
154 --> 155 
155 --> 152 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%A_V = alloca i64 1" [./dut.cpp:25]   --->   Operation 156 'alloca' 'A_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%B_V = alloca i64 1" [./dut.cpp:26]   --->   Operation 157 'alloca' 'B_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_1 : Operation 158 [1/1] (0.38ns)   --->   "%br_ln29 = br void" [./dut.cpp:29]   --->   Operation 158 'br' 'br_ln29' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%k = phi i6 %add_ln29, void, i6 0, void" [./dut.cpp:29]   --->   Operation 159 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.70ns)   --->   "%add_ln29 = add i6 %k, i6 1" [./dut.cpp:29]   --->   Operation 160 'add' 'add_ln29' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i6 %k" [./dut.cpp:29]   --->   Operation 161 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.61ns)   --->   "%icmp_ln29 = icmp_eq  i6 %k, i6 32" [./dut.cpp:29]   --->   Operation 162 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 163 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %.split28, void %.preheader4.preheader" [./dut.cpp:29]   --->   Operation 164 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_789" [./dut.cpp:29]   --->   Operation 165 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.38ns)   --->   "%br_ln30 = br void" [./dut.cpp:30]   --->   Operation 166 'br' 'br_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.38>
ST_2 : Operation 167 [1/1] (0.38ns)   --->   "%br_ln37 = br void %.preheader4" [./dut.cpp:37]   --->   Operation 167 'br' 'br_ln37' <Predicate = (icmp_ln29)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln30, void, i6 0, void %.split28" [./dut.cpp:30]   --->   Operation 168 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.70ns)   --->   "%add_ln30 = add i6 %i, i6 1" [./dut.cpp:30]   --->   Operation 169 'add' 'add_ln30' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i6 %i" [./dut.cpp:32]   --->   Operation 170 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln32, i5 0" [./dut.cpp:32]   --->   Operation 171 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.61ns)   --->   "%icmp_ln30 = icmp_eq  i6 %i, i6 32" [./dut.cpp:30]   --->   Operation 172 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 173 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %.split26, void" [./dut.cpp:30]   --->   Operation 174 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_745" [./dut.cpp:30]   --->   Operation 175 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%empty = trunc i6 %i" [./dut.cpp:30]   --->   Operation 176 'trunc' 'empty' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0" [./dut.cpp:30]   --->   Operation 177 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.38ns)   --->   "%br_ln31 = br void" [./dut.cpp:31]   --->   Operation 178 'br' 'br_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.38>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 179 'br' 'br_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.92>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%j = phi i6 %add_ln31, void %.split24, i6 0, void %.split26" [./dut.cpp:31]   --->   Operation 180 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.70ns)   --->   "%add_ln31 = add i6 %j, i6 1" [./dut.cpp:31]   --->   Operation 181 'add' 'add_ln31' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i6 %j" [./dut.cpp:32]   --->   Operation 182 'zext' 'zext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.72ns)   --->   "%add_ln32_1 = add i10 %tmp_cast, i10 %zext_ln32_1" [./dut.cpp:32]   --->   Operation 183 'add' 'add_ln32_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_27_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln32_1, i5 0" [./dut.cpp:32]   --->   Operation 184 'bitconcatenate' 'tmp_27_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.77ns)   --->   "%add_ln32_2 = add i15 %tmp_27_cast, i15 %zext_ln29" [./dut.cpp:32]   --->   Operation 185 'add' 'add_ln32_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i15 %add_ln32_2" [./dut.cpp:32]   --->   Operation 186 'zext' 'zext_ln32_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%A_V_addr = getelementptr i512 %A_V, i64 0, i64 %zext_ln32_2" [./dut.cpp:32]   --->   Operation 187 'getelementptr' 'A_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%B_V_addr = getelementptr i512 %B_V, i64 0, i64 %zext_ln32_2" [./dut.cpp:33]   --->   Operation 188 'getelementptr' 'B_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i6 %j" [./dut.cpp:31]   --->   Operation 189 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.61ns)   --->   "%icmp_ln31 = icmp_eq  i6 %j, i6 32" [./dut.cpp:31]   --->   Operation 190 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 191 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.split24, void" [./dut.cpp:31]   --->   Operation 192 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.72ns)   --->   "%add_ln32 = add i10 %tmp_s, i10 %zext_ln31" [./dut.cpp:32]   --->   Operation 193 'add' 'add_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i10 %add_ln32" [./dut.cpp:32]   --->   Operation 194 'zext' 'zext_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%xout_addr = getelementptr i512 %xout, i64 0, i64 %zext_ln32" [./dut.cpp:32]   --->   Operation 195 'getelementptr' 'xout_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 196 [2/2] (1.20ns)   --->   "%xout_load = load i10 %xout_addr" [./dut.cpp:32]   --->   Operation 196 'load' 'xout_load' <Predicate = (!icmp_ln31)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 197 'br' 'br_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 198 [1/2] (1.20ns)   --->   "%xout_load = load i10 %xout_addr" [./dut.cpp:32]   --->   Operation 198 'load' 'xout_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 1.25>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_902" [./dut.cpp:31]   --->   Operation 199 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (1.25ns)   --->   "%store_ln32 = store i512 %xout_load, i15 %A_V_addr" [./dut.cpp:32]   --->   Operation 200 'store' 'store_ln32' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_6 : Operation 201 [1/1] (1.25ns)   --->   "%store_ln33 = store i512 %xout_load, i15 %B_V_addr" [./dut.cpp:33]   --->   Operation 201 'store' 'store_ln33' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 202 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.70>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%t = phi i4 %t_5, void, i4 0, void %.preheader4.preheader"   --->   Operation 203 'phi' 't' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.70ns)   --->   "%t_5 = add i4 %t, i4 1" [./dut.cpp:37]   --->   Operation 204 'add' 't_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [1/1] (0.65ns)   --->   "%icmp_ln37 = icmp_eq  i4 %t, i4 10" [./dut.cpp:37]   --->   Operation 205 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 206 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %.split22, void %.preheader3.preheader" [./dut.cpp:37]   --->   Operation 207 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_734" [./dut.cpp:37]   --->   Operation 208 'specloopname' 'specloopname_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.38ns)   --->   "%br_ln38 = br void" [./dut.cpp:38]   --->   Operation 209 'br' 'br_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.38>
ST_7 : Operation 210 [1/1] (0.38ns)   --->   "%br_ln46 = br void %.preheader3" [./dut.cpp:46]   --->   Operation 210 'br' 'br_ln46' <Predicate = (icmp_ln37)> <Delay = 0.38>

State 8 <SV = 3> <Delay = 0.70>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "%i_4 = phi i5 %indvars_iv_next73, void, i5 1, void %.split22"   --->   Operation 211 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (0.63ns)   --->   "%icmp_ln38 = icmp_eq  i5 %i_4, i5 31" [./dut.cpp:38]   --->   Operation 212 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 213 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split20, void" [./dut.cpp:38]   --->   Operation 214 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.70ns)   --->   "%indvars_iv_next73 = add i5 %i_4, i5 1"   --->   Operation 215 'add' 'indvars_iv_next73' <Predicate = (!icmp_ln38)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_824" [./dut.cpp:24]   --->   Operation 216 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.70ns)   --->   "%empty_2984 = add i5 %i_4, i5 31"   --->   Operation 217 'add' 'empty_2984' <Predicate = (!icmp_ln38)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 218 [1/1] (0.38ns)   --->   "%br_ln39 = br void" [./dut.cpp:39]   --->   Operation 218 'br' 'br_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.38>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader4"   --->   Operation 219 'br' 'br_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.70>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%j_4 = phi i5 %indvars_iv_next69, void, i5 1, void %.split20"   --->   Operation 220 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.63ns)   --->   "%icmp_ln39 = icmp_eq  i5 %j_4, i5 31" [./dut.cpp:39]   --->   Operation 221 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 222 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %.split18, void" [./dut.cpp:39]   --->   Operation 223 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.70ns)   --->   "%indvars_iv_next69 = add i5 %j_4, i5 1"   --->   Operation 224 'add' 'indvars_iv_next69' <Predicate = (!icmp_ln39)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_741" [./dut.cpp:24]   --->   Operation 225 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (0.70ns)   --->   "%empty_2985 = add i5 %j_4, i5 31"   --->   Operation 226 'add' 'empty_2985' <Predicate = (!icmp_ln39)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 227 [1/1] (0.38ns)   --->   "%br_ln40 = br void" [./dut.cpp:40]   --->   Operation 227 'br' 'br_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.38>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 228 'br' 'br_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 1.25>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%k_3 = phi i5 %add_ln41, void %.split16_ifconv, i5 1, void %.split18" [./dut.cpp:41]   --->   Operation 229 'phi' 'k_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_4, i5 %j_4, i5 %k_3"   --->   Operation 230 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i15 %tmp_20"   --->   Operation 231 'zext' 'zext_ln534' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "%A_V_addr_11 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534"   --->   Operation 232 'getelementptr' 'A_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %indvars_iv_next73, i5 %j_4, i5 %k_3"   --->   Operation 233 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln534_13 = zext i15 %tmp_21"   --->   Operation 234 'zext' 'zext_ln534_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "%A_V_addr_12 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_13"   --->   Operation 235 'getelementptr' 'A_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %empty_2984, i5 %j_4, i5 %k_3"   --->   Operation 236 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln534_14 = zext i15 %tmp_22"   --->   Operation 237 'zext' 'zext_ln534_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "%A_V_addr_13 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_14"   --->   Operation 238 'getelementptr' 'A_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_4, i5 %indvars_iv_next69, i5 %k_3"   --->   Operation 239 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln534_15 = zext i15 %tmp_23"   --->   Operation 240 'zext' 'zext_ln534_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%A_V_addr_14 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_15"   --->   Operation 241 'getelementptr' 'A_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_4, i5 %empty_2985, i5 %k_3"   --->   Operation 242 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln534_16 = zext i15 %tmp_24"   --->   Operation 243 'zext' 'zext_ln534_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "%A_V_addr_15 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_16"   --->   Operation 244 'getelementptr' 'A_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%B_V_addr_18 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534" [./dut.cpp:41]   --->   Operation 245 'getelementptr' 'B_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (0.63ns)   --->   "%icmp_ln40 = icmp_eq  i5 %k_3, i5 31" [./dut.cpp:40]   --->   Operation 246 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 247 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %.split16_ifconv, void" [./dut.cpp:40]   --->   Operation 248 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 249 [3/3] (1.25ns)   --->   "%A_V_load_8 = load i15 %A_V_addr_11"   --->   Operation 249 'load' 'A_V_load_8' <Predicate = (!icmp_ln40)> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_10 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 250 'br' 'br_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 1.25>
ST_11 : Operation 251 [2/3] (1.25ns)   --->   "%A_V_load_8 = load i15 %A_V_addr_11"   --->   Operation 251 'load' 'A_V_load_8' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>

State 12 <SV = 7> <Delay = 1.25>
ST_12 : Operation 252 [1/3] (1.25ns)   --->   "%A_V_load_8 = load i15 %A_V_addr_11"   --->   Operation 252 'load' 'A_V_load_8' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_12 : Operation 253 [1/1] (0.00ns)   --->   "%op2 = trunc i512 %A_V_load_8"   --->   Operation 253 'trunc' 'op2' <Predicate = true> <Delay = 0.00>

State 13 <SV = 8> <Delay = 2.21>
ST_13 : Operation 254 [5/5] (2.21ns)   --->   "%conv_i = uitodp i64 %op2"   --->   Operation 254 'uitodp' 'conv_i' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 9> <Delay = 2.21>
ST_14 : Operation 255 [4/5] (2.21ns)   --->   "%conv_i = uitodp i64 %op2"   --->   Operation 255 'uitodp' 'conv_i' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 10> <Delay = 2.21>
ST_15 : Operation 256 [3/5] (2.21ns)   --->   "%conv_i = uitodp i64 %op2"   --->   Operation 256 'uitodp' 'conv_i' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 11> <Delay = 2.21>
ST_16 : Operation 257 [2/5] (2.21ns)   --->   "%conv_i = uitodp i64 %op2"   --->   Operation 257 'uitodp' 'conv_i' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 12> <Delay = 2.21>
ST_17 : Operation 258 [1/5] (2.21ns)   --->   "%conv_i = uitodp i64 %op2"   --->   Operation 258 'uitodp' 'conv_i' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 13> <Delay = 2.32>
ST_18 : Operation 259 [8/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 259 'dmul' 'i_op_assign' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 260 [3/3] (1.25ns)   --->   "%A_V_load_9 = load i15 %A_V_addr_12"   --->   Operation 260 'load' 'A_V_load_9' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_18 : Operation 261 [3/3] (1.25ns)   --->   "%A_V_load_11 = load i15 %A_V_addr_14"   --->   Operation 261 'load' 'A_V_load_11' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>

State 19 <SV = 14> <Delay = 2.32>
ST_19 : Operation 262 [7/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 262 'dmul' 'i_op_assign' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 263 [2/3] (1.25ns)   --->   "%A_V_load_9 = load i15 %A_V_addr_12"   --->   Operation 263 'load' 'A_V_load_9' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_19 : Operation 264 [2/3] (1.25ns)   --->   "%A_V_load_11 = load i15 %A_V_addr_14"   --->   Operation 264 'load' 'A_V_load_11' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>

State 20 <SV = 15> <Delay = 2.32>
ST_20 : Operation 265 [6/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 265 'dmul' 'i_op_assign' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 266 [1/3] (1.25ns)   --->   "%A_V_load_9 = load i15 %A_V_addr_12"   --->   Operation 266 'load' 'A_V_load_9' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_20 : Operation 267 [1/1] (0.00ns)   --->   "%op2_14 = trunc i512 %A_V_load_9"   --->   Operation 267 'trunc' 'op2_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 268 [1/3] (1.25ns)   --->   "%A_V_load_11 = load i15 %A_V_addr_14"   --->   Operation 268 'load' 'A_V_load_11' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_20 : Operation 269 [1/1] (0.00ns)   --->   "%op2_16 = trunc i512 %A_V_load_11"   --->   Operation 269 'trunc' 'op2_16' <Predicate = true> <Delay = 0.00>

State 21 <SV = 16> <Delay = 2.32>
ST_21 : Operation 270 [5/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 270 'dmul' 'i_op_assign' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 271 [5/5] (2.21ns)   --->   "%conv_i14 = uitodp i64 %op2_14"   --->   Operation 271 'uitodp' 'conv_i14' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 272 [5/5] (2.21ns)   --->   "%conv_i16 = uitodp i64 %op2_16"   --->   Operation 272 'uitodp' 'conv_i16' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 17> <Delay = 2.32>
ST_22 : Operation 273 [4/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 273 'dmul' 'i_op_assign' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 274 [4/5] (2.21ns)   --->   "%conv_i14 = uitodp i64 %op2_14"   --->   Operation 274 'uitodp' 'conv_i14' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 275 [4/5] (2.21ns)   --->   "%conv_i16 = uitodp i64 %op2_16"   --->   Operation 275 'uitodp' 'conv_i16' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 18> <Delay = 2.32>
ST_23 : Operation 276 [3/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 276 'dmul' 'i_op_assign' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 277 [3/5] (2.21ns)   --->   "%conv_i14 = uitodp i64 %op2_14"   --->   Operation 277 'uitodp' 'conv_i14' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 278 [3/5] (2.21ns)   --->   "%conv_i16 = uitodp i64 %op2_16"   --->   Operation 278 'uitodp' 'conv_i16' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 19> <Delay = 2.32>
ST_24 : Operation 279 [2/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 279 'dmul' 'i_op_assign' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 280 [2/5] (2.21ns)   --->   "%conv_i14 = uitodp i64 %op2_14"   --->   Operation 280 'uitodp' 'conv_i14' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 281 [2/5] (2.21ns)   --->   "%conv_i16 = uitodp i64 %op2_16"   --->   Operation 281 'uitodp' 'conv_i16' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 20> <Delay = 2.32>
ST_25 : Operation 282 [1/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 282 'dmul' 'i_op_assign' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 283 [1/5] (2.21ns)   --->   "%conv_i14 = uitodp i64 %op2_14"   --->   Operation 283 'uitodp' 'conv_i14' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 284 [3/3] (1.25ns)   --->   "%A_V_load_10 = load i15 %A_V_addr_13"   --->   Operation 284 'load' 'A_V_load_10' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_25 : Operation 285 [1/5] (2.21ns)   --->   "%conv_i16 = uitodp i64 %op2_16"   --->   Operation 285 'uitodp' 'conv_i16' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 21> <Delay = 1.95>
ST_26 : Operation 286 [1/1] (0.70ns)   --->   "%add_ln41 = add i5 %k_3, i5 1" [./dut.cpp:41]   --->   Operation 286 'add' 'add_ln41' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 287 [8/8] (1.90ns)   --->   "%i_op_assign_s = dsub i64 %conv_i14, i64 %i_op_assign"   --->   Operation 287 'dsub' 'i_op_assign_s' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 288 [2/3] (1.25ns)   --->   "%A_V_load_10 = load i15 %A_V_addr_13"   --->   Operation 288 'load' 'A_V_load_10' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_26 : Operation 289 [8/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i16, i64 %i_op_assign"   --->   Operation 289 'dsub' 'i_op_assign_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 290 [3/3] (1.25ns)   --->   "%A_V_load_12 = load i15 %A_V_addr_15"   --->   Operation 290 'load' 'A_V_load_12' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_26 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_4, i5 %j_4, i5 %add_ln41"   --->   Operation 291 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln534_17 = zext i15 %tmp_25"   --->   Operation 292 'zext' 'zext_ln534_17' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 293 [1/1] (0.00ns)   --->   "%A_V_addr_16 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_17"   --->   Operation 293 'getelementptr' 'A_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 294 [3/3] (1.25ns)   --->   "%A_V_load_13 = load i15 %A_V_addr_16"   --->   Operation 294 'load' 'A_V_load_13' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>

State 27 <SV = 22> <Delay = 1.90>
ST_27 : Operation 295 [7/8] (1.90ns)   --->   "%i_op_assign_s = dsub i64 %conv_i14, i64 %i_op_assign"   --->   Operation 295 'dsub' 'i_op_assign_s' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 296 [1/3] (1.25ns)   --->   "%A_V_load_10 = load i15 %A_V_addr_13"   --->   Operation 296 'load' 'A_V_load_10' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_27 : Operation 297 [1/1] (0.00ns)   --->   "%op2_15 = trunc i512 %A_V_load_10"   --->   Operation 297 'trunc' 'op2_15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 298 [7/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i16, i64 %i_op_assign"   --->   Operation 298 'dsub' 'i_op_assign_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 299 [2/3] (1.25ns)   --->   "%A_V_load_12 = load i15 %A_V_addr_15"   --->   Operation 299 'load' 'A_V_load_12' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_27 : Operation 300 [2/3] (1.25ns)   --->   "%A_V_load_13 = load i15 %A_V_addr_16"   --->   Operation 300 'load' 'A_V_load_13' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>

State 28 <SV = 23> <Delay = 1.90>
ST_28 : Operation 301 [6/8] (1.90ns)   --->   "%i_op_assign_s = dsub i64 %conv_i14, i64 %i_op_assign"   --->   Operation 301 'dsub' 'i_op_assign_s' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 302 [6/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i16, i64 %i_op_assign"   --->   Operation 302 'dsub' 'i_op_assign_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 303 [1/3] (1.25ns)   --->   "%A_V_load_12 = load i15 %A_V_addr_15"   --->   Operation 303 'load' 'A_V_load_12' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_28 : Operation 304 [1/1] (0.00ns)   --->   "%op2_17 = trunc i512 %A_V_load_12"   --->   Operation 304 'trunc' 'op2_17' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 305 [1/3] (1.25ns)   --->   "%A_V_load_13 = load i15 %A_V_addr_16"   --->   Operation 305 'load' 'A_V_load_13' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_28 : Operation 306 [1/1] (0.00ns)   --->   "%op2_18 = trunc i512 %A_V_load_13"   --->   Operation 306 'trunc' 'op2_18' <Predicate = true> <Delay = 0.00>

State 29 <SV = 24> <Delay = 2.21>
ST_29 : Operation 307 [5/8] (1.90ns)   --->   "%i_op_assign_s = dsub i64 %conv_i14, i64 %i_op_assign"   --->   Operation 307 'dsub' 'i_op_assign_s' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 308 [5/5] (2.21ns)   --->   "%conv_i15 = uitodp i64 %op2_15"   --->   Operation 308 'uitodp' 'conv_i15' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 309 [5/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i16, i64 %i_op_assign"   --->   Operation 309 'dsub' 'i_op_assign_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 310 [5/5] (2.21ns)   --->   "%conv_i17 = uitodp i64 %op2_17"   --->   Operation 310 'uitodp' 'conv_i17' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 311 [5/5] (2.21ns)   --->   "%conv_i18 = uitodp i64 %op2_18"   --->   Operation 311 'uitodp' 'conv_i18' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 25> <Delay = 2.21>
ST_30 : Operation 312 [4/8] (1.90ns)   --->   "%i_op_assign_s = dsub i64 %conv_i14, i64 %i_op_assign"   --->   Operation 312 'dsub' 'i_op_assign_s' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 313 [4/5] (2.21ns)   --->   "%conv_i15 = uitodp i64 %op2_15"   --->   Operation 313 'uitodp' 'conv_i15' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 314 [4/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i16, i64 %i_op_assign"   --->   Operation 314 'dsub' 'i_op_assign_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 315 [4/5] (2.21ns)   --->   "%conv_i17 = uitodp i64 %op2_17"   --->   Operation 315 'uitodp' 'conv_i17' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 316 [4/5] (2.21ns)   --->   "%conv_i18 = uitodp i64 %op2_18"   --->   Operation 316 'uitodp' 'conv_i18' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 26> <Delay = 2.21>
ST_31 : Operation 317 [3/8] (1.90ns)   --->   "%i_op_assign_s = dsub i64 %conv_i14, i64 %i_op_assign"   --->   Operation 317 'dsub' 'i_op_assign_s' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 318 [3/5] (2.21ns)   --->   "%conv_i15 = uitodp i64 %op2_15"   --->   Operation 318 'uitodp' 'conv_i15' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 319 [3/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i16, i64 %i_op_assign"   --->   Operation 319 'dsub' 'i_op_assign_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 320 [3/5] (2.21ns)   --->   "%conv_i17 = uitodp i64 %op2_17"   --->   Operation 320 'uitodp' 'conv_i17' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 321 [3/5] (2.21ns)   --->   "%conv_i18 = uitodp i64 %op2_18"   --->   Operation 321 'uitodp' 'conv_i18' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 27> <Delay = 2.21>
ST_32 : Operation 322 [2/8] (1.90ns)   --->   "%i_op_assign_s = dsub i64 %conv_i14, i64 %i_op_assign"   --->   Operation 322 'dsub' 'i_op_assign_s' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 323 [2/5] (2.21ns)   --->   "%conv_i15 = uitodp i64 %op2_15"   --->   Operation 323 'uitodp' 'conv_i15' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 324 [2/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i16, i64 %i_op_assign"   --->   Operation 324 'dsub' 'i_op_assign_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 325 [2/5] (2.21ns)   --->   "%conv_i17 = uitodp i64 %op2_17"   --->   Operation 325 'uitodp' 'conv_i17' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 326 [2/5] (2.21ns)   --->   "%conv_i18 = uitodp i64 %op2_18"   --->   Operation 326 'uitodp' 'conv_i18' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 28> <Delay = 2.21>
ST_33 : Operation 327 [1/8] (1.90ns)   --->   "%i_op_assign_s = dsub i64 %conv_i14, i64 %i_op_assign"   --->   Operation 327 'dsub' 'i_op_assign_s' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 328 [1/5] (2.21ns)   --->   "%conv_i15 = uitodp i64 %op2_15"   --->   Operation 328 'uitodp' 'conv_i15' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 329 [1/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i16, i64 %i_op_assign"   --->   Operation 329 'dsub' 'i_op_assign_1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 330 [1/5] (2.21ns)   --->   "%conv_i17 = uitodp i64 %op2_17"   --->   Operation 330 'uitodp' 'conv_i17' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 331 [1/5] (2.21ns)   --->   "%conv_i18 = uitodp i64 %op2_18"   --->   Operation 331 'uitodp' 'conv_i18' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 29> <Delay = 1.95>
ST_34 : Operation 332 [8/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_s, i64 %conv_i15"   --->   Operation 332 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 333 [8/8] (1.90ns)   --->   "%add_i8 = dadd i64 %i_op_assign_1, i64 %conv_i17"   --->   Operation 333 'dadd' 'add_i8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 334 [8/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i18, i64 %i_op_assign"   --->   Operation 334 'dsub' 'i_op_assign_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 335 [1/1] (0.70ns)   --->   "%add_ln41_1 = add i5 %k_3, i5 31" [./dut.cpp:41]   --->   Operation 335 'add' 'add_ln41_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_4, i5 %j_4, i5 %add_ln41_1"   --->   Operation 336 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln534_18 = zext i15 %tmp_26"   --->   Operation 337 'zext' 'zext_ln534_18' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 338 [1/1] (0.00ns)   --->   "%A_V_addr_17 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_18"   --->   Operation 338 'getelementptr' 'A_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 339 [3/3] (1.25ns)   --->   "%A_V_load_14 = load i15 %A_V_addr_17"   --->   Operation 339 'load' 'A_V_load_14' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>

State 35 <SV = 30> <Delay = 1.90>
ST_35 : Operation 340 [7/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_s, i64 %conv_i15"   --->   Operation 340 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 341 [7/8] (1.90ns)   --->   "%add_i8 = dadd i64 %i_op_assign_1, i64 %conv_i17"   --->   Operation 341 'dadd' 'add_i8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 342 [7/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i18, i64 %i_op_assign"   --->   Operation 342 'dsub' 'i_op_assign_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 343 [2/3] (1.25ns)   --->   "%A_V_load_14 = load i15 %A_V_addr_17"   --->   Operation 343 'load' 'A_V_load_14' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>

State 36 <SV = 31> <Delay = 1.90>
ST_36 : Operation 344 [6/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_s, i64 %conv_i15"   --->   Operation 344 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 345 [6/8] (1.90ns)   --->   "%add_i8 = dadd i64 %i_op_assign_1, i64 %conv_i17"   --->   Operation 345 'dadd' 'add_i8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 346 [6/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i18, i64 %i_op_assign"   --->   Operation 346 'dsub' 'i_op_assign_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 347 [1/3] (1.25ns)   --->   "%A_V_load_14 = load i15 %A_V_addr_17"   --->   Operation 347 'load' 'A_V_load_14' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_36 : Operation 348 [1/1] (0.00ns)   --->   "%op2_19 = trunc i512 %A_V_load_14"   --->   Operation 348 'trunc' 'op2_19' <Predicate = true> <Delay = 0.00>

State 37 <SV = 32> <Delay = 2.21>
ST_37 : Operation 349 [5/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_s, i64 %conv_i15"   --->   Operation 349 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 350 [5/8] (1.90ns)   --->   "%add_i8 = dadd i64 %i_op_assign_1, i64 %conv_i17"   --->   Operation 350 'dadd' 'add_i8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 351 [5/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i18, i64 %i_op_assign"   --->   Operation 351 'dsub' 'i_op_assign_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 352 [5/5] (2.21ns)   --->   "%conv_i19 = uitodp i64 %op2_19"   --->   Operation 352 'uitodp' 'conv_i19' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 33> <Delay = 2.21>
ST_38 : Operation 353 [4/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_s, i64 %conv_i15"   --->   Operation 353 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 354 [4/8] (1.90ns)   --->   "%add_i8 = dadd i64 %i_op_assign_1, i64 %conv_i17"   --->   Operation 354 'dadd' 'add_i8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 355 [4/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i18, i64 %i_op_assign"   --->   Operation 355 'dsub' 'i_op_assign_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 356 [4/5] (2.21ns)   --->   "%conv_i19 = uitodp i64 %op2_19"   --->   Operation 356 'uitodp' 'conv_i19' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 34> <Delay = 2.21>
ST_39 : Operation 357 [3/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_s, i64 %conv_i15"   --->   Operation 357 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 358 [3/8] (1.90ns)   --->   "%add_i8 = dadd i64 %i_op_assign_1, i64 %conv_i17"   --->   Operation 358 'dadd' 'add_i8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 359 [3/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i18, i64 %i_op_assign"   --->   Operation 359 'dsub' 'i_op_assign_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 360 [3/5] (2.21ns)   --->   "%conv_i19 = uitodp i64 %op2_19"   --->   Operation 360 'uitodp' 'conv_i19' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 35> <Delay = 2.21>
ST_40 : Operation 361 [2/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_s, i64 %conv_i15"   --->   Operation 361 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 362 [2/8] (1.90ns)   --->   "%add_i8 = dadd i64 %i_op_assign_1, i64 %conv_i17"   --->   Operation 362 'dadd' 'add_i8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 363 [2/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i18, i64 %i_op_assign"   --->   Operation 363 'dsub' 'i_op_assign_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 364 [2/5] (2.21ns)   --->   "%conv_i19 = uitodp i64 %op2_19"   --->   Operation 364 'uitodp' 'conv_i19' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 36> <Delay = 2.21>
ST_41 : Operation 365 [1/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_s, i64 %conv_i15"   --->   Operation 365 'dadd' 'add_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 366 [1/8] (1.90ns)   --->   "%add_i8 = dadd i64 %i_op_assign_1, i64 %conv_i17"   --->   Operation 366 'dadd' 'add_i8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 367 [1/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i18, i64 %i_op_assign"   --->   Operation 367 'dsub' 'i_op_assign_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 368 [1/5] (2.21ns)   --->   "%conv_i19 = uitodp i64 %op2_19"   --->   Operation 368 'uitodp' 'conv_i19' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 37> <Delay = 2.32>
ST_42 : Operation 369 [8/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:41]   --->   Operation 369 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 370 [8/8] (2.32ns)   --->   "%mul6 = dmul i64 %add_i8, i64 0.125" [./dut.cpp:41]   --->   Operation 370 'dmul' 'mul6' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 371 [8/8] (1.90ns)   --->   "%add_i9 = dadd i64 %i_op_assign_2, i64 %conv_i19"   --->   Operation 371 'dadd' 'add_i9' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 38> <Delay = 2.32>
ST_43 : Operation 372 [7/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:41]   --->   Operation 372 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 373 [7/8] (2.32ns)   --->   "%mul6 = dmul i64 %add_i8, i64 0.125" [./dut.cpp:41]   --->   Operation 373 'dmul' 'mul6' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 374 [7/8] (1.90ns)   --->   "%add_i9 = dadd i64 %i_op_assign_2, i64 %conv_i19"   --->   Operation 374 'dadd' 'add_i9' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 39> <Delay = 2.32>
ST_44 : Operation 375 [6/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:41]   --->   Operation 375 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 376 [6/8] (2.32ns)   --->   "%mul6 = dmul i64 %add_i8, i64 0.125" [./dut.cpp:41]   --->   Operation 376 'dmul' 'mul6' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 377 [6/8] (1.90ns)   --->   "%add_i9 = dadd i64 %i_op_assign_2, i64 %conv_i19"   --->   Operation 377 'dadd' 'add_i9' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 40> <Delay = 2.32>
ST_45 : Operation 378 [5/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:41]   --->   Operation 378 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 379 [5/8] (2.32ns)   --->   "%mul6 = dmul i64 %add_i8, i64 0.125" [./dut.cpp:41]   --->   Operation 379 'dmul' 'mul6' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 380 [5/8] (1.90ns)   --->   "%add_i9 = dadd i64 %i_op_assign_2, i64 %conv_i19"   --->   Operation 380 'dadd' 'add_i9' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 41> <Delay = 2.32>
ST_46 : Operation 381 [4/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:41]   --->   Operation 381 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 382 [4/8] (2.32ns)   --->   "%mul6 = dmul i64 %add_i8, i64 0.125" [./dut.cpp:41]   --->   Operation 382 'dmul' 'mul6' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 383 [4/8] (1.90ns)   --->   "%add_i9 = dadd i64 %i_op_assign_2, i64 %conv_i19"   --->   Operation 383 'dadd' 'add_i9' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 42> <Delay = 2.32>
ST_47 : Operation 384 [3/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:41]   --->   Operation 384 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 385 [3/8] (2.32ns)   --->   "%mul6 = dmul i64 %add_i8, i64 0.125" [./dut.cpp:41]   --->   Operation 385 'dmul' 'mul6' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 386 [3/8] (1.90ns)   --->   "%add_i9 = dadd i64 %i_op_assign_2, i64 %conv_i19"   --->   Operation 386 'dadd' 'add_i9' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 43> <Delay = 2.32>
ST_48 : Operation 387 [2/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:41]   --->   Operation 387 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 388 [2/8] (2.32ns)   --->   "%mul6 = dmul i64 %add_i8, i64 0.125" [./dut.cpp:41]   --->   Operation 388 'dmul' 'mul6' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 389 [2/8] (1.90ns)   --->   "%add_i9 = dadd i64 %i_op_assign_2, i64 %conv_i19"   --->   Operation 389 'dadd' 'add_i9' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 44> <Delay = 2.32>
ST_49 : Operation 390 [1/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:41]   --->   Operation 390 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 391 [1/8] (2.32ns)   --->   "%mul6 = dmul i64 %add_i8, i64 0.125" [./dut.cpp:41]   --->   Operation 391 'dmul' 'mul6' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 392 [1/8] (1.90ns)   --->   "%add_i9 = dadd i64 %i_op_assign_2, i64 %conv_i19"   --->   Operation 392 'dadd' 'add_i9' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 45> <Delay = 2.32>
ST_50 : Operation 393 [8/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul6" [./dut.cpp:41]   --->   Operation 393 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 394 [8/8] (2.32ns)   --->   "%mul7 = dmul i64 %add_i9, i64 0.125" [./dut.cpp:41]   --->   Operation 394 'dmul' 'mul7' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 46> <Delay = 2.32>
ST_51 : Operation 395 [7/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul6" [./dut.cpp:41]   --->   Operation 395 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 396 [7/8] (2.32ns)   --->   "%mul7 = dmul i64 %add_i9, i64 0.125" [./dut.cpp:41]   --->   Operation 396 'dmul' 'mul7' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 47> <Delay = 2.32>
ST_52 : Operation 397 [6/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul6" [./dut.cpp:41]   --->   Operation 397 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 398 [6/8] (2.32ns)   --->   "%mul7 = dmul i64 %add_i9, i64 0.125" [./dut.cpp:41]   --->   Operation 398 'dmul' 'mul7' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 48> <Delay = 2.32>
ST_53 : Operation 399 [5/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul6" [./dut.cpp:41]   --->   Operation 399 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 400 [5/8] (2.32ns)   --->   "%mul7 = dmul i64 %add_i9, i64 0.125" [./dut.cpp:41]   --->   Operation 400 'dmul' 'mul7' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 49> <Delay = 2.32>
ST_54 : Operation 401 [4/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul6" [./dut.cpp:41]   --->   Operation 401 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 402 [4/8] (2.32ns)   --->   "%mul7 = dmul i64 %add_i9, i64 0.125" [./dut.cpp:41]   --->   Operation 402 'dmul' 'mul7' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 50> <Delay = 2.32>
ST_55 : Operation 403 [3/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul6" [./dut.cpp:41]   --->   Operation 403 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 404 [3/8] (2.32ns)   --->   "%mul7 = dmul i64 %add_i9, i64 0.125" [./dut.cpp:41]   --->   Operation 404 'dmul' 'mul7' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 51> <Delay = 2.32>
ST_56 : Operation 405 [2/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul6" [./dut.cpp:41]   --->   Operation 405 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 406 [2/8] (2.32ns)   --->   "%mul7 = dmul i64 %add_i9, i64 0.125" [./dut.cpp:41]   --->   Operation 406 'dmul' 'mul7' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 52> <Delay = 2.32>
ST_57 : Operation 407 [1/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul6" [./dut.cpp:41]   --->   Operation 407 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 408 [1/8] (2.32ns)   --->   "%mul7 = dmul i64 %add_i9, i64 0.125" [./dut.cpp:41]   --->   Operation 408 'dmul' 'mul7' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 53> <Delay = 1.90>
ST_58 : Operation 409 [8/8] (1.90ns)   --->   "%i_op_assign_3 = dadd i64 %add, i64 %mul7" [./dut.cpp:41]   --->   Operation 409 'dadd' 'i_op_assign_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 54> <Delay = 1.90>
ST_59 : Operation 410 [7/8] (1.90ns)   --->   "%i_op_assign_3 = dadd i64 %add, i64 %mul7" [./dut.cpp:41]   --->   Operation 410 'dadd' 'i_op_assign_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 55> <Delay = 1.90>
ST_60 : Operation 411 [6/8] (1.90ns)   --->   "%i_op_assign_3 = dadd i64 %add, i64 %mul7" [./dut.cpp:41]   --->   Operation 411 'dadd' 'i_op_assign_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 56> <Delay = 1.90>
ST_61 : Operation 412 [5/8] (1.90ns)   --->   "%i_op_assign_3 = dadd i64 %add, i64 %mul7" [./dut.cpp:41]   --->   Operation 412 'dadd' 'i_op_assign_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 57> <Delay = 1.90>
ST_62 : Operation 413 [4/8] (1.90ns)   --->   "%i_op_assign_3 = dadd i64 %add, i64 %mul7" [./dut.cpp:41]   --->   Operation 413 'dadd' 'i_op_assign_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 58> <Delay = 1.90>
ST_63 : Operation 414 [3/8] (1.90ns)   --->   "%i_op_assign_3 = dadd i64 %add, i64 %mul7" [./dut.cpp:41]   --->   Operation 414 'dadd' 'i_op_assign_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 59> <Delay = 1.90>
ST_64 : Operation 415 [2/8] (1.90ns)   --->   "%i_op_assign_3 = dadd i64 %add, i64 %mul7" [./dut.cpp:41]   --->   Operation 415 'dadd' 'i_op_assign_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 60> <Delay = 1.90>
ST_65 : Operation 416 [1/8] (1.90ns)   --->   "%i_op_assign_3 = dadd i64 %add, i64 %mul7" [./dut.cpp:41]   --->   Operation 416 'dadd' 'i_op_assign_3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 61> <Delay = 1.90>
ST_66 : Operation 417 [8/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_3, i64 %conv_i"   --->   Operation 417 'dadd' 'val' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 62> <Delay = 1.90>
ST_67 : Operation 418 [7/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_3, i64 %conv_i"   --->   Operation 418 'dadd' 'val' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 63> <Delay = 1.90>
ST_68 : Operation 419 [6/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_3, i64 %conv_i"   --->   Operation 419 'dadd' 'val' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 64> <Delay = 1.90>
ST_69 : Operation 420 [5/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_3, i64 %conv_i"   --->   Operation 420 'dadd' 'val' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 65> <Delay = 1.90>
ST_70 : Operation 421 [4/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_3, i64 %conv_i"   --->   Operation 421 'dadd' 'val' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 66> <Delay = 1.90>
ST_71 : Operation 422 [3/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_3, i64 %conv_i"   --->   Operation 422 'dadd' 'val' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 67> <Delay = 1.90>
ST_72 : Operation 423 [2/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_3, i64 %conv_i"   --->   Operation 423 'dadd' 'val' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 68> <Delay = 1.90>
ST_73 : Operation 424 [1/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_3, i64 %conv_i"   --->   Operation 424 'dadd' 'val' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 69> <Delay = 1.37>
ST_74 : Operation 425 [1/1] (0.00ns)   --->   "%reg = bitcast i64 %val"   --->   Operation 425 'bitcast' 'reg' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln306 = trunc i64 %reg"   --->   Operation 426 'trunc' 'trunc_ln306' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 427 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg, i32 63"   --->   Operation 427 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 428 [1/1] (0.00ns)   --->   "%exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg, i32 52, i32 62"   --->   Operation 428 'partselect' 'exp' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln311 = zext i11 %exp"   --->   Operation 429 'zext' 'zext_ln311' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln315 = trunc i64 %reg"   --->   Operation 430 'trunc' 'trunc_ln315' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 431 [1/1] (0.00ns)   --->   "%p_Result_4 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315"   --->   Operation 431 'bitconcatenate' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 432 [1/1] (1.05ns)   --->   "%icmp_ln323 = icmp_eq  i63 %trunc_ln306, i63 0"   --->   Operation 432 'icmp' 'icmp_ln323' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 433 [1/1] (0.74ns)   --->   "%sh_amt = sub i12 1075, i12 %zext_ln311"   --->   Operation 433 'sub' 'sh_amt' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 434 [1/1] (0.00ns)   --->   "%trunc_ln326 = trunc i12 %sh_amt"   --->   Operation 434 'trunc' 'trunc_ln326' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 435 [1/1] (0.61ns)   --->   "%icmp_ln327 = icmp_eq  i11 %exp, i11 1075"   --->   Operation 435 'icmp' 'icmp_ln327' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 436 [1/1] (0.62ns)   --->   "%icmp_ln329 = icmp_sgt  i12 %sh_amt, i12 0"   --->   Operation 436 'icmp' 'icmp_ln329' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 437 [1/1] (0.62ns)   --->   "%icmp_ln330 = icmp_slt  i12 %sh_amt, i12 54"   --->   Operation 437 'icmp' 'icmp_ln330' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node select_ln327)   --->   "%xor_ln323 = xor i1 %icmp_ln323, i1 1"   --->   Operation 438 'xor' 'xor_ln323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node select_ln327)   --->   "%and_ln327 = and i1 %icmp_ln327, i1 %xor_ln323"   --->   Operation 439 'and' 'and_ln327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 440 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln327 = select i1 %and_ln327, i53 %p_Result_4, i53 0"   --->   Operation 440 'select' 'select_ln327' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 441 [1/1] (0.12ns)   --->   "%or_ln327 = or i1 %icmp_ln323, i1 %icmp_ln327"   --->   Operation 441 'or' 'or_ln327' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 70> <Delay = 2.38>
ST_75 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node select_ln337)   --->   "%zext_ln328 = zext i53 %p_Result_4"   --->   Operation 442 'zext' 'zext_ln328' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 443 [1/1] (0.72ns)   --->   "%sh_amt_4 = sub i10 0, i10 %trunc_ln326"   --->   Operation 443 'sub' 'sh_amt_4' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node select_ln337)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %sh_amt_4, i32 9"   --->   Operation 444 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%trunc_ln331 = trunc i12 %sh_amt"   --->   Operation 445 'trunc' 'trunc_ln331' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%trunc_ln331cast = zext i6 %trunc_ln331"   --->   Operation 446 'zext' 'trunc_ln331cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%lshr_ln331 = lshr i53 %p_Result_4, i53 %trunc_ln331cast"   --->   Operation 447 'lshr' 'lshr_ln331' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node select_ln337)   --->   "%zext_ln339 = zext i10 %sh_amt_4"   --->   Operation 448 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node select_ln337)   --->   "%shl_ln339 = shl i512 %zext_ln328, i512 %zext_ln339"   --->   Operation 449 'shl' 'shl_ln339' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node and_ln329)   --->   "%xor_ln327 = xor i1 %or_ln327, i1 1"   --->   Operation 450 'xor' 'xor_ln327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 451 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln329 = and i1 %icmp_ln329, i1 %xor_ln327"   --->   Operation 451 'and' 'and_ln329' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%and_ln330 = and i1 %and_ln329, i1 %icmp_ln330"   --->   Operation 452 'and' 'and_ln330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 453 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln330 = select i1 %and_ln330, i53 %lshr_ln331, i53 %select_ln327"   --->   Operation 453 'select' 'select_ln330' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node select_ln337)   --->   "%zext_ln329 = zext i53 %select_ln330"   --->   Operation 454 'zext' 'zext_ln329' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node select_ln337)   --->   "%or_ln329 = or i1 %or_ln327, i1 %icmp_ln329"   --->   Operation 455 'or' 'or_ln329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node select_ln337)   --->   "%or_ln337 = or i1 %tmp_28, i1 %or_ln329"   --->   Operation 456 'or' 'or_ln337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 457 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln337 = select i1 %or_ln337, i512 %zext_ln329, i512 %shl_ln339"   --->   Operation 457 'select' 'select_ln337' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 76 <SV = 71> <Delay = 1.74>
ST_76 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_4)   --->   "%xor_ln330 = xor i1 %icmp_ln330, i1 1"   --->   Operation 458 'xor' 'xor_ln330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_4)   --->   "%and_ln330_4 = and i1 %and_ln329, i1 %xor_ln330"   --->   Operation 459 'and' 'and_ln330_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_4)   --->   "%or_ln330 = or i1 %and_ln330_4, i1 %icmp_ln323"   --->   Operation 460 'or' 'or_ln330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 461 [1/1] (0.57ns) (out node of the LUT)   --->   "%select_ln330_4 = select i1 %or_ln330, i512 0, i512 %select_ln337"   --->   Operation 461 'select' 'select_ln330_4' <Predicate = true> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 462 [2/2] (1.16ns)   --->   "%sub_ln455 = sub i512 0, i512 %select_ln330_4"   --->   Operation 462 'sub' 'sub_ln455' <Predicate = (p_Result_s)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 72> <Delay = 1.74>
ST_77 : Operation 463 [1/2] (1.16ns)   --->   "%sub_ln455 = sub i512 0, i512 %select_ln330_4"   --->   Operation 463 'sub' 'sub_ln455' <Predicate = (p_Result_s)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 464 [1/1] (0.57ns)   --->   "%select_ln345 = select i1 %p_Result_s, i512 %sub_ln455, i512 %select_ln330_4"   --->   Operation 464 'select' 'select_ln345' <Predicate = true> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 78 <SV = 73> <Delay = 1.25>
ST_78 : Operation 465 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_815" [./dut.cpp:24]   --->   Operation 465 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 466 [1/1] (1.25ns)   --->   "%store_ln41 = store i512 %select_ln345, i15 %B_V_addr_18" [./dut.cpp:41]   --->   Operation 466 'store' 'store_ln41' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_78 : Operation 467 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 467 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 79 <SV = 3> <Delay = 0.70>
ST_79 : Operation 468 [1/1] (0.00ns)   --->   "%t_4 = phi i4 %t_6, void, i4 0, void %.preheader3.preheader"   --->   Operation 468 'phi' 't_4' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 469 [1/1] (0.70ns)   --->   "%t_6 = add i4 %t_4, i4 1" [./dut.cpp:46]   --->   Operation 469 'add' 't_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 470 [1/1] (0.65ns)   --->   "%icmp_ln46 = icmp_eq  i4 %t_4, i4 10" [./dut.cpp:46]   --->   Operation 470 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 471 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 471 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 472 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %.split14, void %.preheader.preheader" [./dut.cpp:46]   --->   Operation 472 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 473 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_449" [./dut.cpp:46]   --->   Operation 473 'specloopname' 'specloopname_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_79 : Operation 474 [1/1] (0.38ns)   --->   "%br_ln47 = br void" [./dut.cpp:47]   --->   Operation 474 'br' 'br_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.38>
ST_79 : Operation 475 [1/1] (0.38ns)   --->   "%br_ln215 = br void %.preheader"   --->   Operation 475 'br' 'br_ln215' <Predicate = (icmp_ln46)> <Delay = 0.38>

State 80 <SV = 4> <Delay = 0.70>
ST_80 : Operation 476 [1/1] (0.00ns)   --->   "%i_6 = phi i5 %indvars_iv_next60, void, i5 1, void %.split14"   --->   Operation 476 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 477 [1/1] (0.63ns)   --->   "%icmp_ln47 = icmp_eq  i5 %i_6, i5 31" [./dut.cpp:47]   --->   Operation 477 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 478 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 478 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %.split12, void" [./dut.cpp:47]   --->   Operation 479 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 480 [1/1] (0.70ns)   --->   "%indvars_iv_next60 = add i5 %i_6, i5 1"   --->   Operation 480 'add' 'indvars_iv_next60' <Predicate = (!icmp_ln47)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 481 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_813" [./dut.cpp:24]   --->   Operation 481 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_80 : Operation 482 [1/1] (0.70ns)   --->   "%empty_2986 = add i5 %i_6, i5 31"   --->   Operation 482 'add' 'empty_2986' <Predicate = (!icmp_ln47)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 483 [1/1] (0.38ns)   --->   "%br_ln48 = br void" [./dut.cpp:48]   --->   Operation 483 'br' 'br_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.38>
ST_80 : Operation 484 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 484 'br' 'br_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 81 <SV = 5> <Delay = 0.70>
ST_81 : Operation 485 [1/1] (0.00ns)   --->   "%j_6 = phi i5 %indvars_iv_next56, void, i5 1, void %.split12"   --->   Operation 485 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 486 [1/1] (0.63ns)   --->   "%icmp_ln48 = icmp_eq  i5 %j_6, i5 31" [./dut.cpp:48]   --->   Operation 486 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 487 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 487 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 488 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %.split10, void" [./dut.cpp:48]   --->   Operation 488 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 489 [1/1] (0.70ns)   --->   "%indvars_iv_next56 = add i5 %j_6, i5 1"   --->   Operation 489 'add' 'indvars_iv_next56' <Predicate = (!icmp_ln48)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 490 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_812" [./dut.cpp:24]   --->   Operation 490 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_81 : Operation 491 [1/1] (0.70ns)   --->   "%empty_2987 = add i5 %j_6, i5 31"   --->   Operation 491 'add' 'empty_2987' <Predicate = (!icmp_ln48)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 492 [1/1] (0.38ns)   --->   "%br_ln49 = br void" [./dut.cpp:49]   --->   Operation 492 'br' 'br_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.38>
ST_81 : Operation 493 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 493 'br' 'br_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 82 <SV = 6> <Delay = 1.25>
ST_82 : Operation 494 [1/1] (0.00ns)   --->   "%k_4 = phi i5 %add_ln50, void %.split8_ifconv, i5 1, void %.split10" [./dut.cpp:50]   --->   Operation 494 'phi' 'k_4' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_6, i5 %j_6, i5 %k_4" [./dut.cpp:50]   --->   Operation 495 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i15 %tmp_27" [./dut.cpp:50]   --->   Operation 496 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 497 [1/1] (0.00ns)   --->   "%A_V_addr_18 = getelementptr i512 %A_V, i64 0, i64 %zext_ln50" [./dut.cpp:50]   --->   Operation 497 'getelementptr' 'A_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 498 [1/1] (0.00ns)   --->   "%B_V_addr_11 = getelementptr i512 %B_V, i64 0, i64 %zext_ln50"   --->   Operation 498 'getelementptr' 'B_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %indvars_iv_next60, i5 %j_6, i5 %k_4"   --->   Operation 499 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln534_19 = zext i15 %tmp_29"   --->   Operation 500 'zext' 'zext_ln534_19' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 501 [1/1] (0.00ns)   --->   "%B_V_addr_12 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_19"   --->   Operation 501 'getelementptr' 'B_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %empty_2986, i5 %j_6, i5 %k_4"   --->   Operation 502 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln534_20 = zext i15 %tmp_30"   --->   Operation 503 'zext' 'zext_ln534_20' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 504 [1/1] (0.00ns)   --->   "%B_V_addr_13 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_20"   --->   Operation 504 'getelementptr' 'B_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_6, i5 %indvars_iv_next56, i5 %k_4"   --->   Operation 505 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln534_21 = zext i15 %tmp_31"   --->   Operation 506 'zext' 'zext_ln534_21' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 507 [1/1] (0.00ns)   --->   "%B_V_addr_14 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_21"   --->   Operation 507 'getelementptr' 'B_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_6, i5 %empty_2987, i5 %k_4"   --->   Operation 508 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln534_22 = zext i15 %tmp_32"   --->   Operation 509 'zext' 'zext_ln534_22' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 510 [1/1] (0.00ns)   --->   "%B_V_addr_15 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_22"   --->   Operation 510 'getelementptr' 'B_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 511 [1/1] (0.63ns)   --->   "%icmp_ln49 = icmp_eq  i5 %k_4, i5 31" [./dut.cpp:49]   --->   Operation 511 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 512 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 512 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 513 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %.split8_ifconv, void" [./dut.cpp:49]   --->   Operation 513 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 514 [3/3] (1.25ns)   --->   "%B_V_load_8 = load i15 %B_V_addr_11"   --->   Operation 514 'load' 'B_V_load_8' <Predicate = (!icmp_ln49)> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_82 : Operation 515 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 515 'br' 'br_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 83 <SV = 7> <Delay = 1.25>
ST_83 : Operation 516 [2/3] (1.25ns)   --->   "%B_V_load_8 = load i15 %B_V_addr_11"   --->   Operation 516 'load' 'B_V_load_8' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>

State 84 <SV = 8> <Delay = 1.25>
ST_84 : Operation 517 [1/3] (1.25ns)   --->   "%B_V_load_8 = load i15 %B_V_addr_11"   --->   Operation 517 'load' 'B_V_load_8' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_84 : Operation 518 [1/1] (0.00ns)   --->   "%op2_20 = trunc i512 %B_V_load_8"   --->   Operation 518 'trunc' 'op2_20' <Predicate = true> <Delay = 0.00>

State 85 <SV = 9> <Delay = 2.21>
ST_85 : Operation 519 [5/5] (2.21ns)   --->   "%conv_i20 = uitodp i64 %op2_20"   --->   Operation 519 'uitodp' 'conv_i20' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 86 <SV = 10> <Delay = 2.21>
ST_86 : Operation 520 [4/5] (2.21ns)   --->   "%conv_i20 = uitodp i64 %op2_20"   --->   Operation 520 'uitodp' 'conv_i20' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 11> <Delay = 2.21>
ST_87 : Operation 521 [3/5] (2.21ns)   --->   "%conv_i20 = uitodp i64 %op2_20"   --->   Operation 521 'uitodp' 'conv_i20' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 12> <Delay = 2.21>
ST_88 : Operation 522 [2/5] (2.21ns)   --->   "%conv_i20 = uitodp i64 %op2_20"   --->   Operation 522 'uitodp' 'conv_i20' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 13> <Delay = 2.21>
ST_89 : Operation 523 [1/5] (2.21ns)   --->   "%conv_i20 = uitodp i64 %op2_20"   --->   Operation 523 'uitodp' 'conv_i20' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 14> <Delay = 2.32>
ST_90 : Operation 524 [8/8] (2.32ns)   --->   "%i_op_assign_4 = dmul i64 %conv_i20, i64 2"   --->   Operation 524 'dmul' 'i_op_assign_4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 525 [3/3] (1.25ns)   --->   "%B_V_load_9 = load i15 %B_V_addr_12"   --->   Operation 525 'load' 'B_V_load_9' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_90 : Operation 526 [3/3] (1.25ns)   --->   "%B_V_load_11 = load i15 %B_V_addr_14"   --->   Operation 526 'load' 'B_V_load_11' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>

State 91 <SV = 15> <Delay = 2.32>
ST_91 : Operation 527 [7/8] (2.32ns)   --->   "%i_op_assign_4 = dmul i64 %conv_i20, i64 2"   --->   Operation 527 'dmul' 'i_op_assign_4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 528 [2/3] (1.25ns)   --->   "%B_V_load_9 = load i15 %B_V_addr_12"   --->   Operation 528 'load' 'B_V_load_9' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_91 : Operation 529 [2/3] (1.25ns)   --->   "%B_V_load_11 = load i15 %B_V_addr_14"   --->   Operation 529 'load' 'B_V_load_11' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>

State 92 <SV = 16> <Delay = 2.32>
ST_92 : Operation 530 [6/8] (2.32ns)   --->   "%i_op_assign_4 = dmul i64 %conv_i20, i64 2"   --->   Operation 530 'dmul' 'i_op_assign_4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 531 [1/3] (1.25ns)   --->   "%B_V_load_9 = load i15 %B_V_addr_12"   --->   Operation 531 'load' 'B_V_load_9' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_92 : Operation 532 [1/1] (0.00ns)   --->   "%op2_21 = trunc i512 %B_V_load_9"   --->   Operation 532 'trunc' 'op2_21' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 533 [1/3] (1.25ns)   --->   "%B_V_load_11 = load i15 %B_V_addr_14"   --->   Operation 533 'load' 'B_V_load_11' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_92 : Operation 534 [1/1] (0.00ns)   --->   "%op2_23 = trunc i512 %B_V_load_11"   --->   Operation 534 'trunc' 'op2_23' <Predicate = true> <Delay = 0.00>

State 93 <SV = 17> <Delay = 2.32>
ST_93 : Operation 535 [5/8] (2.32ns)   --->   "%i_op_assign_4 = dmul i64 %conv_i20, i64 2"   --->   Operation 535 'dmul' 'i_op_assign_4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 536 [5/5] (2.21ns)   --->   "%conv_i21 = uitodp i64 %op2_21"   --->   Operation 536 'uitodp' 'conv_i21' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 537 [5/5] (2.21ns)   --->   "%conv_i23 = uitodp i64 %op2_23"   --->   Operation 537 'uitodp' 'conv_i23' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 18> <Delay = 2.32>
ST_94 : Operation 538 [4/8] (2.32ns)   --->   "%i_op_assign_4 = dmul i64 %conv_i20, i64 2"   --->   Operation 538 'dmul' 'i_op_assign_4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 539 [4/5] (2.21ns)   --->   "%conv_i21 = uitodp i64 %op2_21"   --->   Operation 539 'uitodp' 'conv_i21' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 540 [4/5] (2.21ns)   --->   "%conv_i23 = uitodp i64 %op2_23"   --->   Operation 540 'uitodp' 'conv_i23' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 95 <SV = 19> <Delay = 2.32>
ST_95 : Operation 541 [3/8] (2.32ns)   --->   "%i_op_assign_4 = dmul i64 %conv_i20, i64 2"   --->   Operation 541 'dmul' 'i_op_assign_4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 542 [3/5] (2.21ns)   --->   "%conv_i21 = uitodp i64 %op2_21"   --->   Operation 542 'uitodp' 'conv_i21' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 543 [3/5] (2.21ns)   --->   "%conv_i23 = uitodp i64 %op2_23"   --->   Operation 543 'uitodp' 'conv_i23' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 96 <SV = 20> <Delay = 2.32>
ST_96 : Operation 544 [2/8] (2.32ns)   --->   "%i_op_assign_4 = dmul i64 %conv_i20, i64 2"   --->   Operation 544 'dmul' 'i_op_assign_4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 545 [2/5] (2.21ns)   --->   "%conv_i21 = uitodp i64 %op2_21"   --->   Operation 545 'uitodp' 'conv_i21' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 546 [2/5] (2.21ns)   --->   "%conv_i23 = uitodp i64 %op2_23"   --->   Operation 546 'uitodp' 'conv_i23' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 97 <SV = 21> <Delay = 2.32>
ST_97 : Operation 547 [1/8] (2.32ns)   --->   "%i_op_assign_4 = dmul i64 %conv_i20, i64 2"   --->   Operation 547 'dmul' 'i_op_assign_4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 548 [1/5] (2.21ns)   --->   "%conv_i21 = uitodp i64 %op2_21"   --->   Operation 548 'uitodp' 'conv_i21' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 549 [3/3] (1.25ns)   --->   "%B_V_load_10 = load i15 %B_V_addr_13"   --->   Operation 549 'load' 'B_V_load_10' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_97 : Operation 550 [1/5] (2.21ns)   --->   "%conv_i23 = uitodp i64 %op2_23"   --->   Operation 550 'uitodp' 'conv_i23' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 98 <SV = 22> <Delay = 1.95>
ST_98 : Operation 551 [1/1] (0.70ns)   --->   "%add_ln50 = add i5 %k_4, i5 1" [./dut.cpp:50]   --->   Operation 551 'add' 'add_ln50' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 552 [8/8] (1.90ns)   --->   "%i_op_assign_5 = dsub i64 %conv_i21, i64 %i_op_assign_4"   --->   Operation 552 'dsub' 'i_op_assign_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 553 [2/3] (1.25ns)   --->   "%B_V_load_10 = load i15 %B_V_addr_13"   --->   Operation 553 'load' 'B_V_load_10' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_98 : Operation 554 [8/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i23, i64 %i_op_assign_4"   --->   Operation 554 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 555 [3/3] (1.25ns)   --->   "%B_V_load_12 = load i15 %B_V_addr_15"   --->   Operation 555 'load' 'B_V_load_12' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_98 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_6, i5 %j_6, i5 %add_ln50"   --->   Operation 556 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln534_23 = zext i15 %tmp_33"   --->   Operation 557 'zext' 'zext_ln534_23' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 558 [1/1] (0.00ns)   --->   "%B_V_addr_16 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_23"   --->   Operation 558 'getelementptr' 'B_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 559 [3/3] (1.25ns)   --->   "%B_V_load_13 = load i15 %B_V_addr_16"   --->   Operation 559 'load' 'B_V_load_13' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>

State 99 <SV = 23> <Delay = 1.90>
ST_99 : Operation 560 [7/8] (1.90ns)   --->   "%i_op_assign_5 = dsub i64 %conv_i21, i64 %i_op_assign_4"   --->   Operation 560 'dsub' 'i_op_assign_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 561 [1/3] (1.25ns)   --->   "%B_V_load_10 = load i15 %B_V_addr_13"   --->   Operation 561 'load' 'B_V_load_10' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_99 : Operation 562 [1/1] (0.00ns)   --->   "%op2_22 = trunc i512 %B_V_load_10"   --->   Operation 562 'trunc' 'op2_22' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 563 [7/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i23, i64 %i_op_assign_4"   --->   Operation 563 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 564 [2/3] (1.25ns)   --->   "%B_V_load_12 = load i15 %B_V_addr_15"   --->   Operation 564 'load' 'B_V_load_12' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_99 : Operation 565 [2/3] (1.25ns)   --->   "%B_V_load_13 = load i15 %B_V_addr_16"   --->   Operation 565 'load' 'B_V_load_13' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>

State 100 <SV = 24> <Delay = 1.90>
ST_100 : Operation 566 [6/8] (1.90ns)   --->   "%i_op_assign_5 = dsub i64 %conv_i21, i64 %i_op_assign_4"   --->   Operation 566 'dsub' 'i_op_assign_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 567 [6/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i23, i64 %i_op_assign_4"   --->   Operation 567 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 568 [1/3] (1.25ns)   --->   "%B_V_load_12 = load i15 %B_V_addr_15"   --->   Operation 568 'load' 'B_V_load_12' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_100 : Operation 569 [1/1] (0.00ns)   --->   "%op2_24 = trunc i512 %B_V_load_12"   --->   Operation 569 'trunc' 'op2_24' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 570 [1/3] (1.25ns)   --->   "%B_V_load_13 = load i15 %B_V_addr_16"   --->   Operation 570 'load' 'B_V_load_13' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_100 : Operation 571 [1/1] (0.00ns)   --->   "%op2_25 = trunc i512 %B_V_load_13"   --->   Operation 571 'trunc' 'op2_25' <Predicate = true> <Delay = 0.00>

State 101 <SV = 25> <Delay = 2.21>
ST_101 : Operation 572 [5/8] (1.90ns)   --->   "%i_op_assign_5 = dsub i64 %conv_i21, i64 %i_op_assign_4"   --->   Operation 572 'dsub' 'i_op_assign_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 573 [5/5] (2.21ns)   --->   "%conv_i22 = uitodp i64 %op2_22"   --->   Operation 573 'uitodp' 'conv_i22' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 574 [5/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i23, i64 %i_op_assign_4"   --->   Operation 574 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 575 [5/5] (2.21ns)   --->   "%conv_i24 = uitodp i64 %op2_24"   --->   Operation 575 'uitodp' 'conv_i24' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 576 [5/5] (2.21ns)   --->   "%conv_i25 = uitodp i64 %op2_25"   --->   Operation 576 'uitodp' 'conv_i25' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 102 <SV = 26> <Delay = 2.21>
ST_102 : Operation 577 [4/8] (1.90ns)   --->   "%i_op_assign_5 = dsub i64 %conv_i21, i64 %i_op_assign_4"   --->   Operation 577 'dsub' 'i_op_assign_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 578 [4/5] (2.21ns)   --->   "%conv_i22 = uitodp i64 %op2_22"   --->   Operation 578 'uitodp' 'conv_i22' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 579 [4/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i23, i64 %i_op_assign_4"   --->   Operation 579 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 580 [4/5] (2.21ns)   --->   "%conv_i24 = uitodp i64 %op2_24"   --->   Operation 580 'uitodp' 'conv_i24' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 581 [4/5] (2.21ns)   --->   "%conv_i25 = uitodp i64 %op2_25"   --->   Operation 581 'uitodp' 'conv_i25' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 103 <SV = 27> <Delay = 2.21>
ST_103 : Operation 582 [3/8] (1.90ns)   --->   "%i_op_assign_5 = dsub i64 %conv_i21, i64 %i_op_assign_4"   --->   Operation 582 'dsub' 'i_op_assign_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 583 [3/5] (2.21ns)   --->   "%conv_i22 = uitodp i64 %op2_22"   --->   Operation 583 'uitodp' 'conv_i22' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 584 [3/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i23, i64 %i_op_assign_4"   --->   Operation 584 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 585 [3/5] (2.21ns)   --->   "%conv_i24 = uitodp i64 %op2_24"   --->   Operation 585 'uitodp' 'conv_i24' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 586 [3/5] (2.21ns)   --->   "%conv_i25 = uitodp i64 %op2_25"   --->   Operation 586 'uitodp' 'conv_i25' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 104 <SV = 28> <Delay = 2.21>
ST_104 : Operation 587 [2/8] (1.90ns)   --->   "%i_op_assign_5 = dsub i64 %conv_i21, i64 %i_op_assign_4"   --->   Operation 587 'dsub' 'i_op_assign_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 588 [2/5] (2.21ns)   --->   "%conv_i22 = uitodp i64 %op2_22"   --->   Operation 588 'uitodp' 'conv_i22' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 589 [2/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i23, i64 %i_op_assign_4"   --->   Operation 589 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 590 [2/5] (2.21ns)   --->   "%conv_i24 = uitodp i64 %op2_24"   --->   Operation 590 'uitodp' 'conv_i24' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 591 [2/5] (2.21ns)   --->   "%conv_i25 = uitodp i64 %op2_25"   --->   Operation 591 'uitodp' 'conv_i25' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 105 <SV = 29> <Delay = 2.21>
ST_105 : Operation 592 [1/8] (1.90ns)   --->   "%i_op_assign_5 = dsub i64 %conv_i21, i64 %i_op_assign_4"   --->   Operation 592 'dsub' 'i_op_assign_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 593 [1/5] (2.21ns)   --->   "%conv_i22 = uitodp i64 %op2_22"   --->   Operation 593 'uitodp' 'conv_i22' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 594 [1/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i23, i64 %i_op_assign_4"   --->   Operation 594 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 595 [1/5] (2.21ns)   --->   "%conv_i24 = uitodp i64 %op2_24"   --->   Operation 595 'uitodp' 'conv_i24' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 596 [1/5] (2.21ns)   --->   "%conv_i25 = uitodp i64 %op2_25"   --->   Operation 596 'uitodp' 'conv_i25' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 106 <SV = 30> <Delay = 1.95>
ST_106 : Operation 597 [8/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_5, i64 %conv_i22"   --->   Operation 597 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 598 [8/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_6, i64 %conv_i24"   --->   Operation 598 'dadd' 'add_i2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 599 [8/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i25, i64 %i_op_assign_4"   --->   Operation 599 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 600 [1/1] (0.70ns)   --->   "%add_ln50_1 = add i5 %k_4, i5 31" [./dut.cpp:50]   --->   Operation 600 'add' 'add_ln50_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_6, i5 %j_6, i5 %add_ln50_1"   --->   Operation 601 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln534_24 = zext i15 %tmp_34"   --->   Operation 602 'zext' 'zext_ln534_24' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 603 [1/1] (0.00ns)   --->   "%B_V_addr_17 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_24"   --->   Operation 603 'getelementptr' 'B_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 604 [3/3] (1.25ns)   --->   "%B_V_load_14 = load i15 %B_V_addr_17"   --->   Operation 604 'load' 'B_V_load_14' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>

State 107 <SV = 31> <Delay = 1.90>
ST_107 : Operation 605 [7/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_5, i64 %conv_i22"   --->   Operation 605 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 606 [7/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_6, i64 %conv_i24"   --->   Operation 606 'dadd' 'add_i2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 607 [7/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i25, i64 %i_op_assign_4"   --->   Operation 607 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 608 [2/3] (1.25ns)   --->   "%B_V_load_14 = load i15 %B_V_addr_17"   --->   Operation 608 'load' 'B_V_load_14' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>

State 108 <SV = 32> <Delay = 1.90>
ST_108 : Operation 609 [6/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_5, i64 %conv_i22"   --->   Operation 609 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 610 [6/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_6, i64 %conv_i24"   --->   Operation 610 'dadd' 'add_i2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 611 [6/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i25, i64 %i_op_assign_4"   --->   Operation 611 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 612 [1/3] (1.25ns)   --->   "%B_V_load_14 = load i15 %B_V_addr_17"   --->   Operation 612 'load' 'B_V_load_14' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_108 : Operation 613 [1/1] (0.00ns)   --->   "%op2_26 = trunc i512 %B_V_load_14"   --->   Operation 613 'trunc' 'op2_26' <Predicate = true> <Delay = 0.00>

State 109 <SV = 33> <Delay = 2.21>
ST_109 : Operation 614 [5/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_5, i64 %conv_i22"   --->   Operation 614 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 615 [5/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_6, i64 %conv_i24"   --->   Operation 615 'dadd' 'add_i2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 616 [5/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i25, i64 %i_op_assign_4"   --->   Operation 616 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 617 [5/5] (2.21ns)   --->   "%conv_i26 = uitodp i64 %op2_26"   --->   Operation 617 'uitodp' 'conv_i26' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 110 <SV = 34> <Delay = 2.21>
ST_110 : Operation 618 [4/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_5, i64 %conv_i22"   --->   Operation 618 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 619 [4/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_6, i64 %conv_i24"   --->   Operation 619 'dadd' 'add_i2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 620 [4/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i25, i64 %i_op_assign_4"   --->   Operation 620 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 621 [4/5] (2.21ns)   --->   "%conv_i26 = uitodp i64 %op2_26"   --->   Operation 621 'uitodp' 'conv_i26' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 111 <SV = 35> <Delay = 2.21>
ST_111 : Operation 622 [3/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_5, i64 %conv_i22"   --->   Operation 622 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 623 [3/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_6, i64 %conv_i24"   --->   Operation 623 'dadd' 'add_i2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 624 [3/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i25, i64 %i_op_assign_4"   --->   Operation 624 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 625 [3/5] (2.21ns)   --->   "%conv_i26 = uitodp i64 %op2_26"   --->   Operation 625 'uitodp' 'conv_i26' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 112 <SV = 36> <Delay = 2.21>
ST_112 : Operation 626 [2/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_5, i64 %conv_i22"   --->   Operation 626 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 627 [2/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_6, i64 %conv_i24"   --->   Operation 627 'dadd' 'add_i2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 628 [2/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i25, i64 %i_op_assign_4"   --->   Operation 628 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 629 [2/5] (2.21ns)   --->   "%conv_i26 = uitodp i64 %op2_26"   --->   Operation 629 'uitodp' 'conv_i26' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 113 <SV = 37> <Delay = 2.21>
ST_113 : Operation 630 [1/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_5, i64 %conv_i22"   --->   Operation 630 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 631 [1/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_6, i64 %conv_i24"   --->   Operation 631 'dadd' 'add_i2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 632 [1/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i25, i64 %i_op_assign_4"   --->   Operation 632 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 633 [1/5] (2.21ns)   --->   "%conv_i26 = uitodp i64 %op2_26"   --->   Operation 633 'uitodp' 'conv_i26' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 114 <SV = 38> <Delay = 2.32>
ST_114 : Operation 634 [8/8] (2.32ns)   --->   "%mul8 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:50]   --->   Operation 634 'dmul' 'mul8' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 635 [8/8] (2.32ns)   --->   "%mul9 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:50]   --->   Operation 635 'dmul' 'mul9' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 636 [8/8] (1.90ns)   --->   "%add_i3 = dadd i64 %i_op_assign_7, i64 %conv_i26"   --->   Operation 636 'dadd' 'add_i3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 39> <Delay = 2.32>
ST_115 : Operation 637 [7/8] (2.32ns)   --->   "%mul8 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:50]   --->   Operation 637 'dmul' 'mul8' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 638 [7/8] (2.32ns)   --->   "%mul9 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:50]   --->   Operation 638 'dmul' 'mul9' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 639 [7/8] (1.90ns)   --->   "%add_i3 = dadd i64 %i_op_assign_7, i64 %conv_i26"   --->   Operation 639 'dadd' 'add_i3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 40> <Delay = 2.32>
ST_116 : Operation 640 [6/8] (2.32ns)   --->   "%mul8 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:50]   --->   Operation 640 'dmul' 'mul8' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 641 [6/8] (2.32ns)   --->   "%mul9 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:50]   --->   Operation 641 'dmul' 'mul9' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 642 [6/8] (1.90ns)   --->   "%add_i3 = dadd i64 %i_op_assign_7, i64 %conv_i26"   --->   Operation 642 'dadd' 'add_i3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 41> <Delay = 2.32>
ST_117 : Operation 643 [5/8] (2.32ns)   --->   "%mul8 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:50]   --->   Operation 643 'dmul' 'mul8' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 644 [5/8] (2.32ns)   --->   "%mul9 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:50]   --->   Operation 644 'dmul' 'mul9' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 645 [5/8] (1.90ns)   --->   "%add_i3 = dadd i64 %i_op_assign_7, i64 %conv_i26"   --->   Operation 645 'dadd' 'add_i3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 42> <Delay = 2.32>
ST_118 : Operation 646 [4/8] (2.32ns)   --->   "%mul8 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:50]   --->   Operation 646 'dmul' 'mul8' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 647 [4/8] (2.32ns)   --->   "%mul9 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:50]   --->   Operation 647 'dmul' 'mul9' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 648 [4/8] (1.90ns)   --->   "%add_i3 = dadd i64 %i_op_assign_7, i64 %conv_i26"   --->   Operation 648 'dadd' 'add_i3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 43> <Delay = 2.32>
ST_119 : Operation 649 [3/8] (2.32ns)   --->   "%mul8 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:50]   --->   Operation 649 'dmul' 'mul8' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 650 [3/8] (2.32ns)   --->   "%mul9 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:50]   --->   Operation 650 'dmul' 'mul9' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 651 [3/8] (1.90ns)   --->   "%add_i3 = dadd i64 %i_op_assign_7, i64 %conv_i26"   --->   Operation 651 'dadd' 'add_i3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 44> <Delay = 2.32>
ST_120 : Operation 652 [2/8] (2.32ns)   --->   "%mul8 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:50]   --->   Operation 652 'dmul' 'mul8' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 653 [2/8] (2.32ns)   --->   "%mul9 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:50]   --->   Operation 653 'dmul' 'mul9' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 654 [2/8] (1.90ns)   --->   "%add_i3 = dadd i64 %i_op_assign_7, i64 %conv_i26"   --->   Operation 654 'dadd' 'add_i3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 45> <Delay = 2.32>
ST_121 : Operation 655 [1/8] (2.32ns)   --->   "%mul8 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:50]   --->   Operation 655 'dmul' 'mul8' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 656 [1/8] (2.32ns)   --->   "%mul9 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:50]   --->   Operation 656 'dmul' 'mul9' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 657 [1/8] (1.90ns)   --->   "%add_i3 = dadd i64 %i_op_assign_7, i64 %conv_i26"   --->   Operation 657 'dadd' 'add_i3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 46> <Delay = 2.32>
ST_122 : Operation 658 [8/8] (1.90ns)   --->   "%add5 = dadd i64 %mul8, i64 %mul9" [./dut.cpp:50]   --->   Operation 658 'dadd' 'add5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 659 [8/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i3, i64 0.125" [./dut.cpp:50]   --->   Operation 659 'dmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 47> <Delay = 2.32>
ST_123 : Operation 660 [7/8] (1.90ns)   --->   "%add5 = dadd i64 %mul8, i64 %mul9" [./dut.cpp:50]   --->   Operation 660 'dadd' 'add5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 661 [7/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i3, i64 0.125" [./dut.cpp:50]   --->   Operation 661 'dmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 48> <Delay = 2.32>
ST_124 : Operation 662 [6/8] (1.90ns)   --->   "%add5 = dadd i64 %mul8, i64 %mul9" [./dut.cpp:50]   --->   Operation 662 'dadd' 'add5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 663 [6/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i3, i64 0.125" [./dut.cpp:50]   --->   Operation 663 'dmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 49> <Delay = 2.32>
ST_125 : Operation 664 [5/8] (1.90ns)   --->   "%add5 = dadd i64 %mul8, i64 %mul9" [./dut.cpp:50]   --->   Operation 664 'dadd' 'add5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 665 [5/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i3, i64 0.125" [./dut.cpp:50]   --->   Operation 665 'dmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 50> <Delay = 2.32>
ST_126 : Operation 666 [4/8] (1.90ns)   --->   "%add5 = dadd i64 %mul8, i64 %mul9" [./dut.cpp:50]   --->   Operation 666 'dadd' 'add5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 667 [4/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i3, i64 0.125" [./dut.cpp:50]   --->   Operation 667 'dmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 51> <Delay = 2.32>
ST_127 : Operation 668 [3/8] (1.90ns)   --->   "%add5 = dadd i64 %mul8, i64 %mul9" [./dut.cpp:50]   --->   Operation 668 'dadd' 'add5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 669 [3/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i3, i64 0.125" [./dut.cpp:50]   --->   Operation 669 'dmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 52> <Delay = 2.32>
ST_128 : Operation 670 [2/8] (1.90ns)   --->   "%add5 = dadd i64 %mul8, i64 %mul9" [./dut.cpp:50]   --->   Operation 670 'dadd' 'add5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 671 [2/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i3, i64 0.125" [./dut.cpp:50]   --->   Operation 671 'dmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 53> <Delay = 2.32>
ST_129 : Operation 672 [1/8] (1.90ns)   --->   "%add5 = dadd i64 %mul8, i64 %mul9" [./dut.cpp:50]   --->   Operation 672 'dadd' 'add5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 673 [1/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i3, i64 0.125" [./dut.cpp:50]   --->   Operation 673 'dmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 54> <Delay = 1.90>
ST_130 : Operation 674 [8/8] (1.90ns)   --->   "%i_op_assign_8 = dadd i64 %add5, i64 %mul1" [./dut.cpp:50]   --->   Operation 674 'dadd' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 55> <Delay = 1.90>
ST_131 : Operation 675 [7/8] (1.90ns)   --->   "%i_op_assign_8 = dadd i64 %add5, i64 %mul1" [./dut.cpp:50]   --->   Operation 675 'dadd' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 56> <Delay = 1.90>
ST_132 : Operation 676 [6/8] (1.90ns)   --->   "%i_op_assign_8 = dadd i64 %add5, i64 %mul1" [./dut.cpp:50]   --->   Operation 676 'dadd' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 57> <Delay = 1.90>
ST_133 : Operation 677 [5/8] (1.90ns)   --->   "%i_op_assign_8 = dadd i64 %add5, i64 %mul1" [./dut.cpp:50]   --->   Operation 677 'dadd' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 58> <Delay = 1.90>
ST_134 : Operation 678 [4/8] (1.90ns)   --->   "%i_op_assign_8 = dadd i64 %add5, i64 %mul1" [./dut.cpp:50]   --->   Operation 678 'dadd' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 59> <Delay = 1.90>
ST_135 : Operation 679 [3/8] (1.90ns)   --->   "%i_op_assign_8 = dadd i64 %add5, i64 %mul1" [./dut.cpp:50]   --->   Operation 679 'dadd' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 60> <Delay = 1.90>
ST_136 : Operation 680 [2/8] (1.90ns)   --->   "%i_op_assign_8 = dadd i64 %add5, i64 %mul1" [./dut.cpp:50]   --->   Operation 680 'dadd' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 61> <Delay = 1.90>
ST_137 : Operation 681 [1/8] (1.90ns)   --->   "%i_op_assign_8 = dadd i64 %add5, i64 %mul1" [./dut.cpp:50]   --->   Operation 681 'dadd' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 62> <Delay = 1.90>
ST_138 : Operation 682 [8/8] (1.90ns)   --->   "%val_2 = dadd i64 %i_op_assign_8, i64 %conv_i20"   --->   Operation 682 'dadd' 'val_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 63> <Delay = 1.90>
ST_139 : Operation 683 [7/8] (1.90ns)   --->   "%val_2 = dadd i64 %i_op_assign_8, i64 %conv_i20"   --->   Operation 683 'dadd' 'val_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 64> <Delay = 1.90>
ST_140 : Operation 684 [6/8] (1.90ns)   --->   "%val_2 = dadd i64 %i_op_assign_8, i64 %conv_i20"   --->   Operation 684 'dadd' 'val_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 65> <Delay = 1.90>
ST_141 : Operation 685 [5/8] (1.90ns)   --->   "%val_2 = dadd i64 %i_op_assign_8, i64 %conv_i20"   --->   Operation 685 'dadd' 'val_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 66> <Delay = 1.90>
ST_142 : Operation 686 [4/8] (1.90ns)   --->   "%val_2 = dadd i64 %i_op_assign_8, i64 %conv_i20"   --->   Operation 686 'dadd' 'val_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 67> <Delay = 1.90>
ST_143 : Operation 687 [3/8] (1.90ns)   --->   "%val_2 = dadd i64 %i_op_assign_8, i64 %conv_i20"   --->   Operation 687 'dadd' 'val_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 68> <Delay = 1.90>
ST_144 : Operation 688 [2/8] (1.90ns)   --->   "%val_2 = dadd i64 %i_op_assign_8, i64 %conv_i20"   --->   Operation 688 'dadd' 'val_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 69> <Delay = 1.90>
ST_145 : Operation 689 [1/8] (1.90ns)   --->   "%val_2 = dadd i64 %i_op_assign_8, i64 %conv_i20"   --->   Operation 689 'dadd' 'val_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 70> <Delay = 1.37>
ST_146 : Operation 690 [1/1] (0.00ns)   --->   "%reg_2 = bitcast i64 %val_2"   --->   Operation 690 'bitcast' 'reg_2' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 691 [1/1] (0.00ns)   --->   "%trunc_ln306_2 = trunc i64 %reg_2"   --->   Operation 691 'trunc' 'trunc_ln306_2' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 692 [1/1] (0.00ns)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg_2, i32 63"   --->   Operation 692 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 693 [1/1] (0.00ns)   --->   "%exp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg_2, i32 52, i32 62"   --->   Operation 693 'partselect' 'exp_2' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln311_2 = zext i11 %exp_2"   --->   Operation 694 'zext' 'zext_ln311_2' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln315_2 = trunc i64 %reg_2"   --->   Operation 695 'trunc' 'trunc_ln315_2' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 696 [1/1] (0.00ns)   --->   "%p_Result_6 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315_2"   --->   Operation 696 'bitconcatenate' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 697 [1/1] (1.05ns)   --->   "%icmp_ln323_2 = icmp_eq  i63 %trunc_ln306_2, i63 0"   --->   Operation 697 'icmp' 'icmp_ln323_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 698 [1/1] (0.74ns)   --->   "%sh_amt_5 = sub i12 1075, i12 %zext_ln311_2"   --->   Operation 698 'sub' 'sh_amt_5' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 699 [1/1] (0.00ns)   --->   "%trunc_ln326_2 = trunc i12 %sh_amt_5"   --->   Operation 699 'trunc' 'trunc_ln326_2' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 700 [1/1] (0.61ns)   --->   "%icmp_ln327_2 = icmp_eq  i11 %exp_2, i11 1075"   --->   Operation 700 'icmp' 'icmp_ln327_2' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 701 [1/1] (0.62ns)   --->   "%icmp_ln329_2 = icmp_sgt  i12 %sh_amt_5, i12 0"   --->   Operation 701 'icmp' 'icmp_ln329_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 702 [1/1] (0.62ns)   --->   "%icmp_ln330_2 = icmp_slt  i12 %sh_amt_5, i12 54"   --->   Operation 702 'icmp' 'icmp_ln330_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node select_ln327_2)   --->   "%xor_ln323_2 = xor i1 %icmp_ln323_2, i1 1"   --->   Operation 703 'xor' 'xor_ln323_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node select_ln327_2)   --->   "%and_ln327_2 = and i1 %icmp_ln327_2, i1 %xor_ln323_2"   --->   Operation 704 'and' 'and_ln327_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 705 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln327_2 = select i1 %and_ln327_2, i53 %p_Result_6, i53 0"   --->   Operation 705 'select' 'select_ln327_2' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_146 : Operation 706 [1/1] (0.12ns)   --->   "%or_ln327_2 = or i1 %icmp_ln323_2, i1 %icmp_ln327_2"   --->   Operation 706 'or' 'or_ln327_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 71> <Delay = 2.38>
ST_147 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_2)   --->   "%zext_ln328_2 = zext i53 %p_Result_6"   --->   Operation 707 'zext' 'zext_ln328_2' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 708 [1/1] (0.72ns)   --->   "%sh_amt_6 = sub i10 0, i10 %trunc_ln326_2"   --->   Operation 708 'sub' 'sh_amt_6' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_2)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %sh_amt_6, i32 9"   --->   Operation 709 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_5)   --->   "%trunc_ln331_2 = trunc i12 %sh_amt_5"   --->   Operation 710 'trunc' 'trunc_ln331_2' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_5)   --->   "%trunc_ln331_2cast = zext i6 %trunc_ln331_2"   --->   Operation 711 'zext' 'trunc_ln331_2cast' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_5)   --->   "%lshr_ln331_2 = lshr i53 %p_Result_6, i53 %trunc_ln331_2cast"   --->   Operation 712 'lshr' 'lshr_ln331_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_2)   --->   "%zext_ln339_2 = zext i10 %sh_amt_6"   --->   Operation 713 'zext' 'zext_ln339_2' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_2)   --->   "%shl_ln339_2 = shl i512 %zext_ln328_2, i512 %zext_ln339_2"   --->   Operation 714 'shl' 'shl_ln339_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node and_ln329_2)   --->   "%xor_ln327_2 = xor i1 %or_ln327_2, i1 1"   --->   Operation 715 'xor' 'xor_ln327_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 716 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln329_2 = and i1 %icmp_ln329_2, i1 %xor_ln327_2"   --->   Operation 716 'and' 'and_ln329_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_5)   --->   "%and_ln330_5 = and i1 %and_ln329_2, i1 %icmp_ln330_2"   --->   Operation 717 'and' 'and_ln330_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 718 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln330_5 = select i1 %and_ln330_5, i53 %lshr_ln331_2, i53 %select_ln327_2"   --->   Operation 718 'select' 'select_ln330_5' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_2)   --->   "%zext_ln329_2 = zext i53 %select_ln330_5"   --->   Operation 719 'zext' 'zext_ln329_2' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_2)   --->   "%or_ln329_2 = or i1 %or_ln327_2, i1 %icmp_ln329_2"   --->   Operation 720 'or' 'or_ln329_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_2)   --->   "%or_ln337_2 = or i1 %tmp_36, i1 %or_ln329_2"   --->   Operation 721 'or' 'or_ln337_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 722 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln337_2 = select i1 %or_ln337_2, i512 %zext_ln329_2, i512 %shl_ln339_2"   --->   Operation 722 'select' 'select_ln337_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 148 <SV = 72> <Delay = 1.74>
ST_148 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_6)   --->   "%xor_ln330_2 = xor i1 %icmp_ln330_2, i1 1"   --->   Operation 723 'xor' 'xor_ln330_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_6)   --->   "%and_ln330_6 = and i1 %and_ln329_2, i1 %xor_ln330_2"   --->   Operation 724 'and' 'and_ln330_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_6)   --->   "%or_ln330_2 = or i1 %and_ln330_6, i1 %icmp_ln323_2"   --->   Operation 725 'or' 'or_ln330_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 726 [1/1] (0.57ns) (out node of the LUT)   --->   "%select_ln330_6 = select i1 %or_ln330_2, i512 0, i512 %select_ln337_2"   --->   Operation 726 'select' 'select_ln330_6' <Predicate = true> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_148 : Operation 727 [2/2] (1.16ns)   --->   "%sub_ln455_2 = sub i512 0, i512 %select_ln330_6"   --->   Operation 727 'sub' 'sub_ln455_2' <Predicate = (p_Result_5)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 73> <Delay = 1.74>
ST_149 : Operation 728 [1/2] (1.16ns)   --->   "%sub_ln455_2 = sub i512 0, i512 %select_ln330_6"   --->   Operation 728 'sub' 'sub_ln455_2' <Predicate = (p_Result_5)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 729 [1/1] (0.57ns)   --->   "%select_ln345_2 = select i1 %p_Result_5, i512 %sub_ln455_2, i512 %select_ln330_6"   --->   Operation 729 'select' 'select_ln345_2' <Predicate = true> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 150 <SV = 74> <Delay = 1.25>
ST_150 : Operation 730 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_811" [./dut.cpp:24]   --->   Operation 730 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 731 [1/1] (1.25ns)   --->   "%store_ln50 = store i512 %select_ln345_2, i15 %A_V_addr_18" [./dut.cpp:50]   --->   Operation 731 'store' 'store_ln50' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_150 : Operation 732 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 732 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 151 <SV = 4> <Delay = 0.70>
ST_151 : Operation 733 [1/1] (0.00ns)   --->   "%i_5 = phi i6 %add_ln55, void, i6 0, void %.preheader.preheader" [./dut.cpp:55]   --->   Operation 733 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 734 [1/1] (0.70ns)   --->   "%add_ln55 = add i6 %i_5, i6 1" [./dut.cpp:55]   --->   Operation 734 'add' 'add_ln55' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_5, i5 0"   --->   Operation 735 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i11 %tmp_18" [./dut.cpp:55]   --->   Operation 736 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 737 [1/1] (0.61ns)   --->   "%icmp_ln55 = icmp_eq  i6 %i_5, i6 32" [./dut.cpp:55]   --->   Operation 737 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 738 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 738 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 739 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %.split6, void" [./dut.cpp:55]   --->   Operation 739 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 740 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_799" [./dut.cpp:55]   --->   Operation 740 'specloopname' 'specloopname_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_151 : Operation 741 [1/1] (0.00ns)   --->   "%empty_2988 = trunc i6 %i_5" [./dut.cpp:55]   --->   Operation 741 'trunc' 'empty_2988' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_151 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_2988, i5 0" [./dut.cpp:55]   --->   Operation 742 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_151 : Operation 743 [1/1] (0.38ns)   --->   "%br_ln56 = br void" [./dut.cpp:56]   --->   Operation 743 'br' 'br_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.38>
ST_151 : Operation 744 [1/1] (0.00ns)   --->   "%ret_ln60 = ret" [./dut.cpp:60]   --->   Operation 744 'ret' 'ret_ln60' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 152 <SV = 5> <Delay = 1.98>
ST_152 : Operation 745 [1/1] (0.00ns)   --->   "%j_5 = phi i6 %add_ln56, void %.split, i6 0, void %.split6" [./dut.cpp:56]   --->   Operation 745 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 746 [1/1] (0.70ns)   --->   "%add_ln56 = add i6 %j_5, i6 1" [./dut.cpp:56]   --->   Operation 746 'add' 'add_ln56' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i6 %j_5"   --->   Operation 747 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 748 [1/1] (0.73ns)   --->   "%add_ln215 = add i12 %zext_ln55, i12 %zext_ln215"   --->   Operation 748 'add' 'add_ln215' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 749 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %add_ln215, i5 0"   --->   Operation 749 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i17 %tmp"   --->   Operation 750 'zext' 'zext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 751 [1/1] (0.00ns)   --->   "%A_V_addr_10 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_2"   --->   Operation 751 'getelementptr' 'A_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 752 [1/1] (0.00ns)   --->   "%B_V_addr_10 = getelementptr i512 %B_V, i64 0, i64 %zext_ln215_2"   --->   Operation 752 'getelementptr' 'B_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 753 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i6 %j_5" [./dut.cpp:56]   --->   Operation 753 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 754 [1/1] (0.61ns)   --->   "%icmp_ln56 = icmp_eq  i6 %j_5, i6 32" [./dut.cpp:56]   --->   Operation 754 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 755 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 755 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 756 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %.split, void" [./dut.cpp:56]   --->   Operation 756 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 757 [3/3] (1.25ns)   --->   "%A_V_load = load i15 %A_V_addr_10"   --->   Operation 757 'load' 'A_V_load' <Predicate = (!icmp_ln56)> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_152 : Operation 758 [3/3] (1.25ns)   --->   "%B_V_load = load i15 %B_V_addr_10"   --->   Operation 758 'load' 'B_V_load' <Predicate = (!icmp_ln56)> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_152 : Operation 759 [1/1] (0.72ns)   --->   "%add_ln57 = add i10 %tmp_19, i10 %zext_ln56" [./dut.cpp:57]   --->   Operation 759 'add' 'add_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 760 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 760 'br' 'br_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 153 <SV = 6> <Delay = 1.25>
ST_153 : Operation 761 [2/3] (1.25ns)   --->   "%A_V_load = load i15 %A_V_addr_10"   --->   Operation 761 'load' 'A_V_load' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_153 : Operation 762 [2/3] (1.25ns)   --->   "%B_V_load = load i15 %B_V_addr_10"   --->   Operation 762 'load' 'B_V_load' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>

State 154 <SV = 7> <Delay = 2.41>
ST_154 : Operation 763 [1/3] (1.25ns)   --->   "%A_V_load = load i15 %A_V_addr_10"   --->   Operation 763 'load' 'A_V_load' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_154 : Operation 764 [1/3] (1.25ns)   --->   "%B_V_load = load i15 %B_V_addr_10"   --->   Operation 764 'load' 'B_V_load' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_154 : Operation 765 [2/2] (1.16ns)   --->   "%add_ln208 = add i512 %B_V_load, i512 %A_V_load"   --->   Operation 765 'add' 'add_ln208' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 8> <Delay = 2.36>
ST_155 : Operation 766 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_735" [./dut.cpp:56]   --->   Operation 766 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 767 [1/2] (1.16ns)   --->   "%add_ln208 = add i512 %B_V_load, i512 %A_V_load"   --->   Operation 767 'add' 'add_ln208' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i10 %add_ln57" [./dut.cpp:57]   --->   Operation 768 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 769 [1/1] (0.00ns)   --->   "%xin_addr = getelementptr i512 %xin, i64 0, i64 %zext_ln57" [./dut.cpp:57]   --->   Operation 769 'getelementptr' 'xin_addr' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 770 [1/1] (1.20ns)   --->   "%store_ln57 = store i512 %add_ln208, i10 %xin_addr" [./dut.cpp:57]   --->   Operation 770 'store' 'store_ln57' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_155 : Operation 771 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 771 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', ./dut.cpp:29) with incoming values : ('add_ln29', ./dut.cpp:29) [7]  (0.387 ns)

 <State 2>: 0.706ns
The critical path consists of the following:
	'phi' operation ('k', ./dut.cpp:29) with incoming values : ('add_ln29', ./dut.cpp:29) [7]  (0 ns)
	'add' operation ('add_ln29', ./dut.cpp:29) [8]  (0.706 ns)

 <State 3>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:30) with incoming values : ('add_ln30', ./dut.cpp:30) [17]  (0 ns)
	'add' operation ('add_ln30', ./dut.cpp:30) [18]  (0.706 ns)

 <State 4>: 1.92ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:31) with incoming values : ('add_ln31', ./dut.cpp:31) [30]  (0 ns)
	'add' operation ('add_ln32', ./dut.cpp:32) [45]  (0.725 ns)
	'getelementptr' operation ('xout_addr', ./dut.cpp:32) [47]  (0 ns)
	'load' operation ('xout_load', ./dut.cpp:32) on array 'xout' [48]  (1.2 ns)

 <State 5>: 1.2ns
The critical path consists of the following:
	'load' operation ('xout_load', ./dut.cpp:32) on array 'xout' [48]  (1.2 ns)

 <State 6>: 1.25ns
The critical path consists of the following:
	'store' operation ('store_ln32', ./dut.cpp:32) of variable 'xout_load', ./dut.cpp:32 on array 'A.V', ./dut.cpp:25 [49]  (1.25 ns)

 <State 7>: 0.708ns
The critical path consists of the following:
	'phi' operation ('t') with incoming values : ('t', ./dut.cpp:37) [59]  (0 ns)
	'add' operation ('t', ./dut.cpp:37) [60]  (0.708 ns)

 <State 8>: 0.707ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('indvars_iv_next73') [68]  (0 ns)
	'add' operation ('indvars_iv_next73') [73]  (0.707 ns)

 <State 9>: 0.707ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('indvars_iv_next69') [78]  (0 ns)
	'add' operation ('indvars_iv_next69') [83]  (0.707 ns)

 <State 10>: 1.25ns
The critical path consists of the following:
	'phi' operation ('k', ./dut.cpp:41) with incoming values : ('add_ln41', ./dut.cpp:41) [88]  (0 ns)
	'getelementptr' operation ('A_V_addr_11') [91]  (0 ns)
	'load' operation ('A_V_load_8') on array 'A.V', ./dut.cpp:25 [111]  (1.25 ns)

 <State 11>: 1.25ns
The critical path consists of the following:
	'load' operation ('A_V_load_8') on array 'A.V', ./dut.cpp:25 [111]  (1.25 ns)

 <State 12>: 1.25ns
The critical path consists of the following:
	'load' operation ('A_V_load_8') on array 'A.V', ./dut.cpp:25 [111]  (1.25 ns)

 <State 13>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i') [113]  (2.22 ns)

 <State 14>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i') [113]  (2.22 ns)

 <State 15>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i') [113]  (2.22 ns)

 <State 16>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i') [113]  (2.22 ns)

 <State 17>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i') [113]  (2.22 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [114]  (2.32 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [114]  (2.32 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [114]  (2.32 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [114]  (2.32 ns)

 <State 22>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [114]  (2.32 ns)

 <State 23>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [114]  (2.32 ns)

 <State 24>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [114]  (2.32 ns)

 <State 25>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [114]  (2.32 ns)

 <State 26>: 1.96ns
The critical path consists of the following:
	'add' operation ('add_ln41', ./dut.cpp:41) [109]  (0.707 ns)
	'getelementptr' operation ('A_V_addr_16') [136]  (0 ns)
	'load' operation ('A_V_load_13') on array 'A.V', ./dut.cpp:25 [137]  (1.25 ns)

 <State 27>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [118]  (1.91 ns)

 <State 28>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [118]  (1.91 ns)

 <State 29>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i15') [121]  (2.22 ns)

 <State 30>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i15') [121]  (2.22 ns)

 <State 31>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i15') [121]  (2.22 ns)

 <State 32>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i15') [121]  (2.22 ns)

 <State 33>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i15') [121]  (2.22 ns)

 <State 34>: 1.96ns
The critical path consists of the following:
	'add' operation ('add_ln41_1', ./dut.cpp:41) [141]  (0.707 ns)
	'getelementptr' operation ('A_V_addr_17') [144]  (0 ns)
	'load' operation ('A_V_load_14') on array 'A.V', ./dut.cpp:25 [145]  (1.25 ns)

 <State 35>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i') [122]  (1.91 ns)

 <State 36>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i') [122]  (1.91 ns)

 <State 37>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i19') [147]  (2.22 ns)

 <State 38>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i19') [147]  (2.22 ns)

 <State 39>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i19') [147]  (2.22 ns)

 <State 40>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i19') [147]  (2.22 ns)

 <State 41>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i19') [147]  (2.22 ns)

 <State 42>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:41) [123]  (2.32 ns)

 <State 43>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:41) [123]  (2.32 ns)

 <State 44>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:41) [123]  (2.32 ns)

 <State 45>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:41) [123]  (2.32 ns)

 <State 46>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:41) [123]  (2.32 ns)

 <State 47>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:41) [123]  (2.32 ns)

 <State 48>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:41) [123]  (2.32 ns)

 <State 49>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:41) [123]  (2.32 ns)

 <State 50>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul7', ./dut.cpp:41) [149]  (2.32 ns)

 <State 51>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul7', ./dut.cpp:41) [149]  (2.32 ns)

 <State 52>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul7', ./dut.cpp:41) [149]  (2.32 ns)

 <State 53>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul7', ./dut.cpp:41) [149]  (2.32 ns)

 <State 54>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul7', ./dut.cpp:41) [149]  (2.32 ns)

 <State 55>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul7', ./dut.cpp:41) [149]  (2.32 ns)

 <State 56>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul7', ./dut.cpp:41) [149]  (2.32 ns)

 <State 57>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul7', ./dut.cpp:41) [149]  (2.32 ns)

 <State 58>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:41) [150]  (1.91 ns)

 <State 59>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:41) [150]  (1.91 ns)

 <State 60>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:41) [150]  (1.91 ns)

 <State 61>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:41) [150]  (1.91 ns)

 <State 62>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:41) [150]  (1.91 ns)

 <State 63>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:41) [150]  (1.91 ns)

 <State 64>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:41) [150]  (1.91 ns)

 <State 65>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:41) [150]  (1.91 ns)

 <State 66>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [151]  (1.91 ns)

 <State 67>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [151]  (1.91 ns)

 <State 68>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [151]  (1.91 ns)

 <State 69>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [151]  (1.91 ns)

 <State 70>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [151]  (1.91 ns)

 <State 71>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [151]  (1.91 ns)

 <State 72>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [151]  (1.91 ns)

 <State 73>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [151]  (1.91 ns)

 <State 74>: 1.37ns
The critical path consists of the following:
	'sub' operation ('sh_amt') [160]  (0.745 ns)
	'icmp' operation ('icmp_ln329') [164]  (0.629 ns)

 <State 75>: 2.38ns
The critical path consists of the following:
	'xor' operation ('xor_ln327') [177]  (0 ns)
	'and' operation ('and_ln329') [178]  (0.122 ns)
	'and' operation ('and_ln330') [179]  (0 ns)
	'select' operation ('select_ln330') [180]  (1.13 ns)
	'select' operation ('select_ln337') [184]  (1.13 ns)

 <State 76>: 1.74ns
The critical path consists of the following:
	'xor' operation ('xor_ln330') [185]  (0 ns)
	'and' operation ('and_ln330_4') [186]  (0 ns)
	'or' operation ('or_ln330') [187]  (0 ns)
	'select' operation ('select_ln330_4') [188]  (0.578 ns)
	'sub' operation ('sub_ln455') [189]  (1.17 ns)

 <State 77>: 1.74ns
The critical path consists of the following:
	'sub' operation ('sub_ln455') [189]  (1.17 ns)
	'select' operation ('select_ln345') [190]  (0.578 ns)

 <State 78>: 1.25ns
The critical path consists of the following:
	'store' operation ('store_ln41', ./dut.cpp:41) of variable 'select_ln345' on array 'B.V', ./dut.cpp:26 [191]  (1.25 ns)

 <State 79>: 0.708ns
The critical path consists of the following:
	'phi' operation ('t') with incoming values : ('t', ./dut.cpp:46) [202]  (0 ns)
	'add' operation ('t', ./dut.cpp:46) [203]  (0.708 ns)

 <State 80>: 0.707ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('indvars_iv_next60') [211]  (0 ns)
	'add' operation ('indvars_iv_next60') [216]  (0.707 ns)

 <State 81>: 0.707ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('indvars_iv_next56') [221]  (0 ns)
	'add' operation ('indvars_iv_next56') [226]  (0.707 ns)

 <State 82>: 1.25ns
The critical path consists of the following:
	'phi' operation ('k', ./dut.cpp:50) with incoming values : ('add_ln50', ./dut.cpp:50) [231]  (0 ns)
	'getelementptr' operation ('B_V_addr_11') [235]  (0 ns)
	'load' operation ('B_V_load_8') on array 'B.V', ./dut.cpp:26 [254]  (1.25 ns)

 <State 83>: 1.25ns
The critical path consists of the following:
	'load' operation ('B_V_load_8') on array 'B.V', ./dut.cpp:26 [254]  (1.25 ns)

 <State 84>: 1.25ns
The critical path consists of the following:
	'load' operation ('B_V_load_8') on array 'B.V', ./dut.cpp:26 [254]  (1.25 ns)

 <State 85>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i20') [256]  (2.22 ns)

 <State 86>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i20') [256]  (2.22 ns)

 <State 87>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i20') [256]  (2.22 ns)

 <State 88>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i20') [256]  (2.22 ns)

 <State 89>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i20') [256]  (2.22 ns)

 <State 90>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [257]  (2.32 ns)

 <State 91>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [257]  (2.32 ns)

 <State 92>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [257]  (2.32 ns)

 <State 93>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [257]  (2.32 ns)

 <State 94>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [257]  (2.32 ns)

 <State 95>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [257]  (2.32 ns)

 <State 96>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [257]  (2.32 ns)

 <State 97>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [257]  (2.32 ns)

 <State 98>: 1.96ns
The critical path consists of the following:
	'add' operation ('add_ln50', ./dut.cpp:50) [252]  (0.707 ns)
	'getelementptr' operation ('B_V_addr_16') [279]  (0 ns)
	'load' operation ('B_V_load_13') on array 'B.V', ./dut.cpp:26 [280]  (1.25 ns)

 <State 99>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [261]  (1.91 ns)

 <State 100>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [261]  (1.91 ns)

 <State 101>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i22') [264]  (2.22 ns)

 <State 102>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i22') [264]  (2.22 ns)

 <State 103>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i22') [264]  (2.22 ns)

 <State 104>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i22') [264]  (2.22 ns)

 <State 105>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i22') [264]  (2.22 ns)

 <State 106>: 1.96ns
The critical path consists of the following:
	'add' operation ('add_ln50_1', ./dut.cpp:50) [284]  (0.707 ns)
	'getelementptr' operation ('B_V_addr_17') [287]  (0 ns)
	'load' operation ('B_V_load_14') on array 'B.V', ./dut.cpp:26 [288]  (1.25 ns)

 <State 107>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i1') [265]  (1.91 ns)

 <State 108>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i1') [265]  (1.91 ns)

 <State 109>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i26') [290]  (2.22 ns)

 <State 110>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i26') [290]  (2.22 ns)

 <State 111>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i26') [290]  (2.22 ns)

 <State 112>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i26') [290]  (2.22 ns)

 <State 113>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i26') [290]  (2.22 ns)

 <State 114>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul8', ./dut.cpp:50) [266]  (2.32 ns)

 <State 115>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul8', ./dut.cpp:50) [266]  (2.32 ns)

 <State 116>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul8', ./dut.cpp:50) [266]  (2.32 ns)

 <State 117>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul8', ./dut.cpp:50) [266]  (2.32 ns)

 <State 118>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul8', ./dut.cpp:50) [266]  (2.32 ns)

 <State 119>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul8', ./dut.cpp:50) [266]  (2.32 ns)

 <State 120>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul8', ./dut.cpp:50) [266]  (2.32 ns)

 <State 121>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul8', ./dut.cpp:50) [266]  (2.32 ns)

 <State 122>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./dut.cpp:50) [292]  (2.32 ns)

 <State 123>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./dut.cpp:50) [292]  (2.32 ns)

 <State 124>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./dut.cpp:50) [292]  (2.32 ns)

 <State 125>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./dut.cpp:50) [292]  (2.32 ns)

 <State 126>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./dut.cpp:50) [292]  (2.32 ns)

 <State 127>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./dut.cpp:50) [292]  (2.32 ns)

 <State 128>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./dut.cpp:50) [292]  (2.32 ns)

 <State 129>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./dut.cpp:50) [292]  (2.32 ns)

 <State 130>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:50) [293]  (1.91 ns)

 <State 131>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:50) [293]  (1.91 ns)

 <State 132>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:50) [293]  (1.91 ns)

 <State 133>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:50) [293]  (1.91 ns)

 <State 134>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:50) [293]  (1.91 ns)

 <State 135>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:50) [293]  (1.91 ns)

 <State 136>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:50) [293]  (1.91 ns)

 <State 137>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:50) [293]  (1.91 ns)

 <State 138>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [294]  (1.91 ns)

 <State 139>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [294]  (1.91 ns)

 <State 140>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [294]  (1.91 ns)

 <State 141>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [294]  (1.91 ns)

 <State 142>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [294]  (1.91 ns)

 <State 143>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [294]  (1.91 ns)

 <State 144>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [294]  (1.91 ns)

 <State 145>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [294]  (1.91 ns)

 <State 146>: 1.37ns
The critical path consists of the following:
	'sub' operation ('sh_amt') [303]  (0.745 ns)
	'icmp' operation ('icmp_ln329_2') [307]  (0.629 ns)

 <State 147>: 2.38ns
The critical path consists of the following:
	'xor' operation ('xor_ln327_2') [320]  (0 ns)
	'and' operation ('and_ln329_2') [321]  (0.122 ns)
	'and' operation ('and_ln330_5') [322]  (0 ns)
	'select' operation ('select_ln330_5') [323]  (1.13 ns)
	'select' operation ('select_ln337_2') [327]  (1.13 ns)

 <State 148>: 1.74ns
The critical path consists of the following:
	'xor' operation ('xor_ln330_2') [328]  (0 ns)
	'and' operation ('and_ln330_6') [329]  (0 ns)
	'or' operation ('or_ln330_2') [330]  (0 ns)
	'select' operation ('select_ln330_6') [331]  (0.578 ns)
	'sub' operation ('sub_ln455_2') [332]  (1.17 ns)

 <State 149>: 1.74ns
The critical path consists of the following:
	'sub' operation ('sub_ln455_2') [332]  (1.17 ns)
	'select' operation ('select_ln345_2') [333]  (0.578 ns)

 <State 150>: 1.25ns
The critical path consists of the following:
	'store' operation ('store_ln50', ./dut.cpp:50) of variable 'select_ln345_2' on array 'A.V', ./dut.cpp:25 [334]  (1.25 ns)

 <State 151>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:55) with incoming values : ('add_ln55', ./dut.cpp:55) [345]  (0 ns)
	'add' operation ('add_ln55', ./dut.cpp:55) [346]  (0.706 ns)

 <State 152>: 1.99ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:56) with incoming values : ('add_ln56', ./dut.cpp:56) [358]  (0 ns)
	'add' operation ('add_ln215') [361]  (0.735 ns)
	'getelementptr' operation ('A_V_addr_10') [364]  (0 ns)
	'load' operation ('A_V_load') on array 'A.V', ./dut.cpp:25 [372]  (1.25 ns)

 <State 153>: 1.25ns
The critical path consists of the following:
	'load' operation ('A_V_load') on array 'A.V', ./dut.cpp:25 [372]  (1.25 ns)

 <State 154>: 2.42ns
The critical path consists of the following:
	'load' operation ('A_V_load') on array 'A.V', ./dut.cpp:25 [372]  (1.25 ns)
	'add' operation ('add_ln208') [374]  (1.17 ns)

 <State 155>: 2.37ns
The critical path consists of the following:
	'add' operation ('add_ln208') [374]  (1.17 ns)
	'store' operation ('store_ln57', ./dut.cpp:57) of variable 'add_ln208' on array 'xin' [378]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
