Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 25 20:55:28 2024
| Host         : index-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file chiffres_differents_timing_summary_routed.rpt -pb chiffres_differents_timing_summary_routed.pb -rpx chiffres_differents_timing_summary_routed.rpx -warn_on_violation
| Design       : chiffres_differents
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: clk_10khz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.475        0.000                      0                   32        0.263        0.000                      0                   32        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.475        0.000                      0                   32        0.263        0.000                      0                   32        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.475ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.704ns (23.180%)  route 2.333ns (76.820%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.146    CLK_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.862     6.464    counter_reg_n_0_[3]
    SLICE_X64Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.588 f  counter[0]_i_4/O
                         net (fo=3, routed)           0.831     7.419    counter[0]_i_4_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.543 r  counter[15]_i_1/O
                         net (fo=15, routed)          0.641     8.183    clk_10khz
    SLICE_X65Y21         FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.507    14.848    CLK_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y21         FDRE (Setup_fdre_C_R)       -0.429    14.658    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  6.475    

Slack (MET) :             6.475ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.704ns (23.180%)  route 2.333ns (76.820%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.146    CLK_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.862     6.464    counter_reg_n_0_[3]
    SLICE_X64Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.588 f  counter[0]_i_4/O
                         net (fo=3, routed)           0.831     7.419    counter[0]_i_4_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.543 r  counter[15]_i_1/O
                         net (fo=15, routed)          0.641     8.183    clk_10khz
    SLICE_X65Y21         FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.507    14.848    CLK_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y21         FDRE (Setup_fdre_C_R)       -0.429    14.658    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  6.475    

Slack (MET) :             6.475ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.704ns (23.180%)  route 2.333ns (76.820%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.146    CLK_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.862     6.464    counter_reg_n_0_[3]
    SLICE_X64Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.588 f  counter[0]_i_4/O
                         net (fo=3, routed)           0.831     7.419    counter[0]_i_4_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.543 r  counter[15]_i_1/O
                         net (fo=15, routed)          0.641     8.183    clk_10khz
    SLICE_X65Y21         FDRE                                         r  counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.507    14.848    CLK_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  counter_reg[7]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y21         FDRE (Setup_fdre_C_R)       -0.429    14.658    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  6.475    

Slack (MET) :             6.475ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.704ns (23.180%)  route 2.333ns (76.820%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.146    CLK_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.862     6.464    counter_reg_n_0_[3]
    SLICE_X64Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.588 f  counter[0]_i_4/O
                         net (fo=3, routed)           0.831     7.419    counter[0]_i_4_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.543 r  counter[15]_i_1/O
                         net (fo=15, routed)          0.641     8.183    clk_10khz
    SLICE_X65Y21         FDRE                                         r  counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.507    14.848    CLK_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  counter_reg[8]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y21         FDRE (Setup_fdre_C_R)       -0.429    14.658    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  6.475    

Slack (MET) :             6.613ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.704ns (24.309%)  route 2.192ns (75.690%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.146    CLK_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.862     6.464    counter_reg_n_0_[3]
    SLICE_X64Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.588 f  counter[0]_i_4/O
                         net (fo=3, routed)           0.831     7.419    counter[0]_i_4_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.543 r  counter[15]_i_1/O
                         net (fo=15, routed)          0.500     8.042    clk_10khz
    SLICE_X65Y23         FDRE                                         r  counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504    14.845    CLK_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                  6.613    

Slack (MET) :             6.613ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.704ns (24.309%)  route 2.192ns (75.690%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.146    CLK_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.862     6.464    counter_reg_n_0_[3]
    SLICE_X64Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.588 f  counter[0]_i_4/O
                         net (fo=3, routed)           0.831     7.419    counter[0]_i_4_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.543 r  counter[15]_i_1/O
                         net (fo=15, routed)          0.500     8.042    clk_10khz
    SLICE_X65Y23         FDRE                                         r  counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504    14.845    CLK_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                  6.613    

Slack (MET) :             6.613ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.704ns (24.309%)  route 2.192ns (75.690%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.146    CLK_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.862     6.464    counter_reg_n_0_[3]
    SLICE_X64Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.588 f  counter[0]_i_4/O
                         net (fo=3, routed)           0.831     7.419    counter[0]_i_4_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.543 r  counter[15]_i_1/O
                         net (fo=15, routed)          0.500     8.042    clk_10khz
    SLICE_X65Y23         FDRE                                         r  counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.504    14.845    CLK_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X65Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                  6.613    

Slack (MET) :             6.637ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.704ns (24.287%)  route 2.195ns (75.713%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.146    CLK_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.862     6.464    counter_reg_n_0_[3]
    SLICE_X64Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.588 f  counter[0]_i_4/O
                         net (fo=3, routed)           0.831     7.419    counter[0]_i_4_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.543 r  counter[15]_i_1/O
                         net (fo=15, routed)          0.502     8.045    clk_10khz
    SLICE_X65Y20         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.508    14.849    CLK_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X65Y20         FDRE (Setup_fdre_C_R)       -0.429    14.682    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  6.637    

Slack (MET) :             6.637ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.704ns (24.287%)  route 2.195ns (75.713%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.146    CLK_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.862     6.464    counter_reg_n_0_[3]
    SLICE_X64Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.588 f  counter[0]_i_4/O
                         net (fo=3, routed)           0.831     7.419    counter[0]_i_4_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.543 r  counter[15]_i_1/O
                         net (fo=15, routed)          0.502     8.045    clk_10khz
    SLICE_X65Y20         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.508    14.849    CLK_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X65Y20         FDRE (Setup_fdre_C_R)       -0.429    14.682    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  6.637    

Slack (MET) :             6.637ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.704ns (24.287%)  route 2.195ns (75.713%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.625     5.146    CLK_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.862     6.464    counter_reg_n_0_[3]
    SLICE_X64Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.588 f  counter[0]_i_4/O
                         net (fo=3, routed)           0.831     7.419    counter[0]_i_4_n_0
    SLICE_X64Y21         LUT5 (Prop_lut5_I2_O)        0.124     7.543 r  counter[15]_i_1/O
                         net (fo=15, routed)          0.502     8.045    clk_10khz
    SLICE_X65Y20         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.508    14.849    CLK_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X65Y20         FDRE (Setup_fdre_C_R)       -0.429    14.682    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  6.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.585     1.468    CLK_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.728    counter_reg_n_0_[12]
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    data0[12]
    SLICE_X65Y22         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.853     1.980    CLK_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.585     1.468    CLK_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  counter_reg[8]/Q
                         net (fo=2, routed)           0.119     1.728    counter_reg_n_0_[8]
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    data0[8]
    SLICE_X65Y21         FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.854     1.981    CLK_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.586     1.469    CLK_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.119     1.729    counter_reg_n_0_[4]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    data0[4]
    SLICE_X65Y20         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.855     1.982    CLK_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_10khz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_10khz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.585     1.468    CLK_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  clk_10khz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  clk_10khz_reg/Q
                         net (fo=14, routed)          0.175     1.807    clk_10khz_reg_n_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.852 r  clk_10khz_i_1/O
                         net (fo=1, routed)           0.000     1.852    clk_10khz_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  clk_10khz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.854     1.981    CLK_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  clk_10khz_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.120     1.588    clk_10khz_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.585     1.468    CLK_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.730    counter_reg_n_0_[11]
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.841 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.841    data0[11]
    SLICE_X65Y22         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.853     1.980    CLK_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.585     1.468    CLK_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.730    counter_reg_n_0_[7]
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.841 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.841    data0[7]
    SLICE_X65Y21         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.854     1.981    CLK_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.586     1.469    CLK_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.121     1.731    counter_reg_n_0_[3]
    SLICE_X65Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.842 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.842    data0[3]
    SLICE_X65Y20         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.855     1.982    CLK_IBUF_BUFG
    SLICE_X65Y20         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.583     1.466    CLK_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  counter_reg[13]/Q
                         net (fo=2, routed)           0.117     1.724    counter_reg_n_0_[13]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  counter_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.839    data0[13]
    SLICE_X65Y23         FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.851     1.978    CLK_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  counter_reg[13]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.585     1.468    CLK_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.117     1.726    counter_reg_n_0_[5]
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.841 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.841    data0[5]
    SLICE_X65Y21         FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.854     1.981    CLK_IBUF_BUFG
    SLICE_X65Y21         FDRE                                         r  counter_reg[5]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.585     1.468    CLK_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  counter_reg[9]/Q
                         net (fo=2, routed)           0.117     1.726    counter_reg_n_0_[9]
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.841 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.841    data0[9]
    SLICE_X65Y22         FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.853     1.980    CLK_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  counter_reg[9]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   clk_10khz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y20   counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   clk_10khz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   clk_10khz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   clk_10khz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   clk_10khz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   counter_reg[0]/C



