# Synchronous-FIFO
This repository contains the design and verification of a Synchronous FIFO (First-In-First-Out) memory using Verilog. The FIFO is designed with parameterized depth and width, and vered through a comprehensive testbench to ensure correctness in various scenarios.  ⚙️ Features
