Release 10.1 - xst K.31 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Users/student/Desktop/single/single/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to C:/Users/student/Desktop/single/single/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : CPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : CPU.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "adder_32bits.v" in library work
Module <adder_32bits> compiled
Compiling verilog file "single_pc_plus_4.v" in library work
Module <adder_1bit> compiled
Compiling verilog file "single_pc.v" in library work
Module <single_pc_plus_4> compiled
Compiling verilog file "single_gpr.v" in library work
Module <single_pc> compiled
Compiling verilog file "pbdebounce.v" in library work
Module <single_gpr> compiled
Module <pbdebounce> compiled
Compiling verilog file "mux_5.v" in library work
Module <timer_1ms> compiled
Compiling verilog file "mux_32.v" in library work
Module <mux_5> compiled
Compiling verilog file "inst.v" in library work
Module <mux_32> compiled
Compiling verilog file "display.v" in library work
Module <inst> compiled
Compiling verilog file "./data.v" in library work
Module <display> compiled
Compiling verilog file "control.v" in library work
Module <data> compiled
Compiling verilog file "branch_addr.v" in library work
Module <control> compiled
Compiling verilog file "aluc.v" in library work
Module <branch_addr> compiled
Compiling verilog file "alu.v" in library work
Module <aluc> compiled
Compiling verilog file "CPU.v" in library work
Module <alu> compiled
Module <CPU> compiled
No errors in compilation
Analysis of file <"CPU.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <CPU> in library <work>.

Analyzing hierarchy for module <pbdebounce> in library <work>.

Analyzing hierarchy for module <control> in library <work>.

Analyzing hierarchy for module <single_pc_plus_4> in library <work>.

Analyzing hierarchy for module <single_pc> in library <work>.

Analyzing hierarchy for module <branch_addr> in library <work>.

Analyzing hierarchy for module <mux_5> in library <work>.

Analyzing hierarchy for module <mux_32> in library <work>.

Analyzing hierarchy for module <aluc> in library <work>.

Analyzing hierarchy for module <alu> in library <work>.

Analyzing hierarchy for module <single_gpr> in library <work>.

Analyzing hierarchy for module <display> in library <work>.

Analyzing hierarchy for module <timer_1ms> in library <work>.

Analyzing hierarchy for module <adder_32bits> in library <work> with parameters.
	size = "00000000000000000000000000100000"

Analyzing hierarchy for module <adder_1bit> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <CPU>.
Module <CPU> is correct for synthesis.
 
Analyzing module <pbdebounce> in library <work>.
Module <pbdebounce> is correct for synthesis.
 
Analyzing module <timer_1ms> in library <work>.
Module <timer_1ms> is correct for synthesis.
 
Analyzing module <control> in library <work>.
Module <control> is correct for synthesis.
 
Analyzing module <single_pc_plus_4> in library <work>.
Module <single_pc_plus_4> is correct for synthesis.
 
Analyzing module <single_pc> in library <work>.
Module <single_pc> is correct for synthesis.
 
Analyzing module <branch_addr> in library <work>.
Module <branch_addr> is correct for synthesis.
 
Analyzing module <mux_5> in library <work>.
Module <mux_5> is correct for synthesis.
 
Analyzing module <mux_32> in library <work>.
Module <mux_32> is correct for synthesis.
 
Analyzing module <aluc> in library <work>.
Module <aluc> is correct for synthesis.
 
Analyzing module <alu> in library <work>.
WARNING:Xst:883 - "alu.v" line 43: Ignored duplicate item in case statement. 
WARNING:Xst:883 - "alu.v" line 44: Ignored duplicate item in case statement. 
Module <alu> is correct for synthesis.
 
Analyzing module <adder_32bits> in library <work>.
	size = 32'sb00000000000000000000000000100000
Module <adder_32bits> is correct for synthesis.
 
Analyzing module <adder_1bit> in library <work>.
Module <adder_1bit> is correct for synthesis.
 
Analyzing module <single_gpr> in library <work>.
Module <single_gpr> is correct for synthesis.
 
Analyzing module <display> in library <work>.
Module <display> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <control>.
    Related source file is "control.v".
Unit <control> synthesized.


Synthesizing Unit <single_pc_plus_4>.
    Related source file is "single_pc_plus_4.v".
    Found 32-bit adder for signal <o_pc>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <single_pc_plus_4> synthesized.


Synthesizing Unit <single_pc>.
    Related source file is "single_pc.v".
    Found 32-bit register for signal <t_pc>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <single_pc> synthesized.


Synthesizing Unit <branch_addr>.
    Related source file is "branch_addr.v".
    Found 32-bit adder for signal <branch_addr>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <branch_addr> synthesized.


Synthesizing Unit <mux_5>.
    Related source file is "mux_5.v".
Unit <mux_5> synthesized.


Synthesizing Unit <mux_32>.
    Related source file is "mux_32.v".
Unit <mux_32> synthesized.


Synthesizing Unit <aluc>.
    Related source file is "aluc.v".
WARNING:Xst:647 - Input <switch<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <result3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <or_result2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <aluc> synthesized.


Synthesizing Unit <single_gpr>.
    Related source file is "single_gpr.v".
    Found 1024-bit register for signal <mem>.
INFO:Xst:738 - HDL ADVISOR - 1024 flip-flops were inferred for signal <mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  96 Multiplexer(s).
Unit <single_gpr> synthesized.


Synthesizing Unit <display>.
    Related source file is "display.v".
    Found 16x8-bit ROM for signal <segment$mux0000> created at line 50.
    Found 4-bit register for signal <anode>.
    Found 8-bit register for signal <segment>.
    Found 1-of-4 decoder for signal <anode$mux0000> created at line 32.
    Found 4-bit register for signal <code>.
    Found 4-bit 4-to-1 multiplexer for signal <code$mux0000> created at line 32.
    Found 16-bit up counter for signal <count>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <display> synthesized.


Synthesizing Unit <timer_1ms>.
    Related source file is "pbdebounce.v".
    Found 1-bit register for signal <clk_1ms>.
    Found 16-bit up counter for signal <cnt>.
    Found 16-bit comparator greatequal for signal <cnt$cmp_ge0000> created at line 49.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <timer_1ms> synthesized.


Synthesizing Unit <adder_1bit>.
    Related source file is "adder_32bits.v".
    Found 1-bit xor3 for signal <s>.
    Summary:
	inferred   1 Xor(s).
Unit <adder_1bit> synthesized.


Synthesizing Unit <pbdebounce>.
    Related source file is "pbdebounce.v".
WARNING:Xst:646 - Signal <pbshift<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <button_out>.
    Found 7-bit register for signal <pbshift<6:0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <pbdebounce> synthesized.


Synthesizing Unit <adder_32bits>.
    Related source file is "adder_32bits.v".
    Found 1-bit xor2 for signal <Bo$xor0000> created at line 31.
    Found 1-bit xor2 for signal <Bo$xor0001> created at line 31.
    Found 1-bit xor2 for signal <Bo$xor0002> created at line 31.
    Found 1-bit xor2 for signal <Bo$xor0003> created at line 31.
    Found 1-bit xor2 for signal <Bo$xor0004> created at line 31.
    Found 1-bit xor2 for signal <Bo$xor0005> created at line 31.
    Found 1-bit xor2 for signal <Bo$xor0006> created at line 31.
    Found 1-bit xor2 for signal <Bo$xor0007> created at line 31.
    Found 1-bit xor2 for signal <Bo$xor0008> created at line 31.
    Found 1-bit xor2 for signal <Bo$xor0009> created at line 31.
    Found 1-bit xor2 for signal <Bo$xor0010> created at line 31.
    Found 1-bit xor2 for signal <Bo$xor0011> created at line 31.
    Found 1-bit xor2 for signal <Bo$xor0012> created at line 31.
    Found 1-bit xor2 for signal <Bo$xor0013> created at line 31.
    Found 1-bit xor2 for signal <Bo$xor0014> created at line 31.
    Found 1-bit xor2 for signal <Bo$xor0015> created at line 31.
Unit <adder_32bits> synthesized.


Synthesizing Unit <alu>.
    Related source file is "alu.v".
WARNING:Xst:646 - Signal <co> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit comparator less for signal <disp_code$cmp_lt0000> created at line 47.
    Summary:
	inferred   1 Comparator(s).
Unit <alu> synthesized.


Synthesizing Unit <CPU>.
    Related source file is "CPU.v".
WARNING:Xst:1780 - Signal <bracn_or_next> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit up counter for signal <clock>.
    Found 16-bit 4-to-1 multiplexer for signal <disp_num>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 Multiplexer(s).
Unit <CPU> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Counters                                             : 4
 16-bit up counter                                     : 4
# Registers                                            : 54
 1-bit register                                        : 18
 32-bit register                                       : 33
 4-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 3
 16-bit comparator greatequal                          : 2
 32-bit comparator less                                : 1
# Multiplexers                                         : 5
 16-bit 4-to-1 multiplexer                             : 1
 32-bit 32-to-1 multiplexer                            : 3
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 48
 1-bit xor2                                            : 16
 1-bit xor3                                            : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s200.nph' in environment C:\Xilinx\10.1\ISE.
Reading core <data.ngc>.
Reading core <inst.ngc>.
Loading core <data> for timing and area information for instance <mem1>.
Loading core <inst> for timing and area information for instance <in1>.

Synthesizing (advanced) Unit <display>.
INFO:Xst - In order to maximize performance and save block RAM resources, the small ROM <Mrom_segment_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <display> synthesized (advanced).
WARNING:Xst:1293 - FF/Latch <mem_0_31> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_30> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_29> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_28> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_27> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_26> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_25> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_24> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_23> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_22> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_21> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_20> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_19> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_18> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_17> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_16> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_15> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_14> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_13> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_12> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_11> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_10> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_9> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_8> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_7> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_6> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_5> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_4> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_3> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_2> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_1> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mem_0_0> has a constant value of 0 in block <single_gpr>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Counters                                             : 4
 16-bit up counter                                     : 4
# Registers                                            : 1058
 Flip-Flops                                            : 1058
# Comparators                                          : 3
 16-bit comparator greatequal                          : 2
 32-bit comparator less                                : 1
# Multiplexers                                         : 5
 16-bit 4-to-1 multiplexer                             : 1
 32-bit 32-to-1 multiplexer                            : 3
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 48
 1-bit xor2                                            : 16
 1-bit xor3                                            : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <segment_7> (without init value) has a constant value of 1 in block <display>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <CPU> ...

Optimizing unit <single_pc> ...

Optimizing unit <single_gpr> ...

Optimizing unit <display> ...

Optimizing unit <pbdebounce> ...

Optimizing unit <adder_32bits> ...

Optimizing unit <alu> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU, actual ratio is 81.
FlipFlop p2/button_out has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1123
 Flip-Flops                                            : 1123

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CPU.ngr
Top Level Output File Name         : CPU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 28

Cell Usage :
# BELS                             : 4022
#      BUF                         : 3
#      GND                         : 3
#      INV                         : 15
#      LUT1                        : 64
#      LUT2                        : 201
#      LUT3                        : 1541
#      LUT3_D                      : 10
#      LUT3_L                      : 6
#      LUT4                        : 359
#      LUT4_D                      : 8
#      LUT4_L                      : 4
#      MUXCY                       : 183
#      MUXF5                       : 828
#      MUXF6                       : 384
#      MUXF7                       : 192
#      MUXF8                       : 96
#      VCC                         : 3
#      XORCY                       : 122
# FlipFlops/Latches                : 1123
#      FD                          : 42
#      FDC                         : 16
#      FDCE_1                      : 992
#      FDE                         : 2
#      FDP                         : 32
#      FDR                         : 32
#      FDS                         : 7
# RAMS                             : 2
#      RAMB16_S36                  : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 9
#      OBUF                        : 18
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                     1593  out of   1920    82%  
 Number of Slice Flip Flops:           1123  out of   3840    29%  
 Number of 4 input LUTs:               2208  out of   3840    57%  
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    173    16%  
 Number of BRAMs:                         2  out of     12    16%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
p1/button_out1                     | BUFG                   | 1040  |
clk                                | BUFGP                  | 65    |
p2/m0/clk_1ms                      | NONE(p2/pbshift_6)     | 10    |
p1/m0/clk_1ms                      | NONE(p1/pbshift_6)     | 8     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
p2/button_out(p2/button_out:Q)     | NONE(clock_1)          | 373   |
p2/button_out_2(p2/button_out_2:Q) | NONE(g1/mem_23_23)     | 373   |
p2/button_out_1(p2/button_out_1:Q) | NONE(k2/t_pc_8)        | 294   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 35.052ns (Maximum Frequency: 28.529MHz)
   Minimum input arrival time before clock: 13.943ns
   Maximum output required time after clock: 16.708ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'p1/button_out1'
  Clock period: 35.052ns (frequency: 28.529MHz)
  Total number of paths / destination ports: 2176369 / 1040
-------------------------------------------------------------------------
Delay:               17.526ns (Levels of Logic = 18)
  Source:            g1/mem_1_6 (FF)
  Destination:       k2/t_pc_31 (FF)
  Source Clock:      p1/button_out1 falling
  Destination Clock: p1/button_out1 rising

  Data Path: g1/mem_1_6 to k2/t_pc_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE_1:C->Q           3   0.720   1.102  g1/mem_1_6 (g1/mem_1_6)
     LUT2:I1->O            1   0.551   0.000  g1/Mmux__COND_4_1028 (g1/Mmux__COND_4_1028)
     MUXF5:I0->O           1   0.360   0.000  g1/Mmux__COND_4_8_f5_27 (g1/Mmux__COND_4_8_f528)
     MUXF6:I0->O           1   0.342   0.000  g1/Mmux__COND_4_6_f6_27 (g1/Mmux__COND_4_6_f628)
     MUXF7:I0->O           1   0.342   0.000  g1/Mmux__COND_4_4_f7_27 (g1/Mmux__COND_4_4_f728)
     MUXF8:I0->O           3   0.342   0.975  g1/Mmux__COND_4_2_f8_27 (Rdata2<6>)
     LUT3:I2->O            6   0.551   1.029  m4/S<6>1 (addr_or_data<6>)
     LUT4:I3->O            1   0.551   0.000  a2/m0/A6/co1_SW1_F (N231)
     MUXF5:I0->O           2   0.360   1.216  a2/m0/A6/co1_SW1 (N152)
     LUT3:I0->O            2   0.551   1.072  a2/m0/A5/co1_SW0 (N172)
     LUT3:I1->O            8   0.551   1.109  a2/m0/A7/co1 (a2/m0/Ctemp<7>)
     LUT4:I3->O            2   0.551   1.072  a2/m0/A12/Mxor_s_xo<1>1 (a2/add_sub_result<11>)
     LUT4:I1->O            1   0.551   0.000  equal_branch_wg_lut<0> (equal_branch_wg_lut<0>)
     MUXCY:S->O            1   0.500   0.000  equal_branch_wg_cy<0> (equal_branch_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  equal_branch_wg_cy<1> (equal_branch_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  equal_branch_wg_cy<2> (equal_branch_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  equal_branch_wg_cy<3> (equal_branch_wg_cy<3>)
     MUXCY:CI->O          32   0.303   1.879  equal_branch_wg_cy<4> (equal_branch)
     LUT4:I3->O            1   0.551   0.000  m3/S<9>35 (jump_or_not<9>)
     FDP:D                     0.203          k2/t_pc_9
    ----------------------------------------
    Total                     17.526ns (8.072ns logic, 9.454ns route)
                                       (46.1% logic, 53.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.023ns (frequency: 166.030MHz)
  Total number of paths / destination ports: 900 / 102
-------------------------------------------------------------------------
Delay:               6.023ns (Levels of Logic = 9)
  Source:            p2/m0/cnt_3 (FF)
  Destination:       p2/m0/cnt_15 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: p2/m0/cnt_3 to p2/m0/cnt_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   1.216  p2/m0/cnt_3 (p2/m0/cnt_3)
     LUT1:I0->O            1   0.551   0.000  p2/m0/Mcompar_cnt_cmp_ge0000_cy<0>_rt (p2/m0/Mcompar_cnt_cmp_ge0000_cy<0>_rt)
     MUXCY:S->O            1   0.500   0.000  p2/m0/Mcompar_cnt_cmp_ge0000_cy<0> (p2/m0/Mcompar_cnt_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  p2/m0/Mcompar_cnt_cmp_ge0000_cy<1> (p2/m0/Mcompar_cnt_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  p2/m0/Mcompar_cnt_cmp_ge0000_cy<2> (p2/m0/Mcompar_cnt_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  p2/m0/Mcompar_cnt_cmp_ge0000_cy<3> (p2/m0/Mcompar_cnt_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  p2/m0/Mcompar_cnt_cmp_ge0000_cy<4> (p2/m0/Mcompar_cnt_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  p2/m0/Mcompar_cnt_cmp_ge0000_cy<5> (p2/m0/Mcompar_cnt_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  p2/m0/Mcompar_cnt_cmp_ge0000_cy<6> (p2/m0/Mcompar_cnt_cmp_ge0000_cy<6>)
     MUXCY:CI->O          17   0.281   1.345  p2/m0/Mcompar_cnt_cmp_ge0000_cy<7> (p2/m0/cnt_cmp_ge0000)
     FDR:R                     1.026          p2/m0/cnt_0
    ----------------------------------------
    Total                      6.023ns (3.462ns logic, 2.561ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p2/m0/clk_1ms'
  Clock period: 6.141ns (frequency: 162.840MHz)
  Total number of paths / destination ports: 51 / 12
-------------------------------------------------------------------------
Delay:               6.141ns (Levels of Logic = 2)
  Source:            p2/pbshift_2 (FF)
  Destination:       p2/button_out (FF)
  Source Clock:      p2/m0/clk_1ms rising
  Destination Clock: p2/m0/clk_1ms rising

  Data Path: p2/pbshift_2 to p2/button_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.720   1.246  p2/pbshift_2 (p2/pbshift_2)
     LUT4:I0->O            1   0.551   1.140  p2/button_out_mux000029 (p2/button_out_mux000029)
     LUT2:I0->O            3   0.551   0.907  p2/button_out_mux000035 (p2/button_out_mux000035)
     FDS:S                     1.026          p2/button_out
    ----------------------------------------
    Total                      6.141ns (2.848ns logic, 3.293ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'p1/m0/clk_1ms'
  Clock period: 6.035ns (frequency: 165.700MHz)
  Total number of paths / destination ports: 21 / 8
-------------------------------------------------------------------------
Delay:               6.035ns (Levels of Logic = 2)
  Source:            p1/pbshift_2 (FF)
  Destination:       p1/button_out (FF)
  Source Clock:      p1/m0/clk_1ms rising
  Destination Clock: p1/m0/clk_1ms rising

  Data Path: p1/pbshift_2 to p1/button_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.720   1.246  p1/pbshift_2 (p1/pbshift_2)
     LUT4:I0->O            1   0.551   1.140  p1/button_out_mux000029 (p1/button_out_mux000029)
     LUT2:I0->O            1   0.551   0.801  p1/button_out_mux000035 (p1/button_out_mux000035)
     FDS:S                     1.026          p1/button_out
    ----------------------------------------
    Total                      6.035ns (2.848ns logic, 3.187ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1040 / 4
-------------------------------------------------------------------------
Offset:              13.943ns (Levels of Logic = 11)
  Source:            reg_index<0> (PAD)
  Destination:       d1/code_3 (FF)
  Destination Clock: clk rising

  Data Path: reg_index<0> to d1/code_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           256   0.821   3.136  reg_index_0_IBUF (reg_index_0_IBUF)
     BUF:I->O            257   0.551   3.481  reg_index_0_IBUF_1 (reg_index_0_IBUF_1)
     LUT3:I0->O            1   0.551   0.000  g1/Mmux__COND_5_991 (g1/Mmux__COND_5_991)
     MUXF5:I1->O           1   0.360   0.000  g1/Mmux__COND_5_8_f5_21 (g1/Mmux__COND_5_8_f522)
     MUXF6:I0->O           1   0.342   0.000  g1/Mmux__COND_5_6_f6_21 (g1/Mmux__COND_5_6_f622)
     MUXF7:I0->O           1   0.342   0.000  g1/Mmux__COND_5_4_f7_21 (g1/Mmux__COND_5_4_f722)
     MUXF8:I0->O           1   0.342   0.996  g1/Mmux__COND_5_2_f8_21 (Rdata3<2>)
     LUT3:I1->O            1   0.551   0.000  Mmux_disp_num_48 (Mmux_disp_num_48)
     MUXF5:I0->O           1   0.360   0.996  Mmux_disp_num_2_f5_7 (disp_num<2>)
     LUT3:I1->O            1   0.551   0.000  d1/Mmux_code_mux0000_42 (d1/Mmux_code_mux0000_42)
     MUXF5:I0->O           1   0.360   0.000  d1/Mmux_code_mux0000_2_f5_1 (d1/code_mux0000<2>)
     FD:D                      0.203          d1/code_2
    ----------------------------------------
    Total                     13.943ns (5.334ns logic, 8.609ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p2/m0/clk_1ms'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              5.929ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       p2/button_out (FF)
  Destination Clock: p2/m0/clk_1ms rising

  Data Path: rst to p2/button_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   0.933  rst_IBUF (rst_IBUF)
     LUT4:I3->O            1   0.551   1.140  p2/button_out_mux000029 (p2/button_out_mux000029)
     LUT2:I0->O            3   0.551   0.907  p2/button_out_mux000035 (p2/button_out_mux000035)
     FDS:S                     1.026          p2/button_out
    ----------------------------------------
    Total                      5.929ns (2.949ns logic, 2.980ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p1/m0/clk_1ms'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.823ns (Levels of Logic = 3)
  Source:            exec (PAD)
  Destination:       p1/button_out (FF)
  Destination Clock: p1/m0/clk_1ms rising

  Data Path: exec to p1/button_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   0.933  exec_IBUF (exec_IBUF)
     LUT4:I3->O            1   0.551   1.140  p1/button_out_mux000029 (p1/button_out_mux000029)
     LUT2:I0->O            1   0.551   0.801  p1/button_out_mux000035 (p1/button_out_mux000035)
     FDS:S                     1.026          p1/button_out
    ----------------------------------------
    Total                      5.823ns (2.949ns logic, 2.874ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            d1/anode_3 (FF)
  Destination:       anode<3> (PAD)
  Source Clock:      clk rising

  Data Path: d1/anode_3 to anode<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.720   0.801  d1/anode_3 (d1/anode_3)
     OBUF:I->O                 5.644          anode_3_OBUF (anode<3>)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'p2/m0/clk_1ms'
  Total number of paths / destination ports: 174 / 6
-------------------------------------------------------------------------
Offset:              16.708ns (Levels of Logic = 12)
  Source:            p2/button_out_1 (FF)
  Destination:       led<2> (PAD)
  Source Clock:      p2/m0/clk_1ms rising

  Data Path: p2/button_out_1 to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q            373   0.720   4.145  p2/button_out_1 (p2/button_out_1)
     LUT2:I0->O            2   0.551   1.216  k2/o_pc<8>1 (pc<8>)
     LUT4:I0->O            1   0.551   0.000  led_0_and0000_wg_lut<0> (led_0_and0000_wg_lut<0>)
     MUXCY:S->O            1   0.500   0.000  led_0_and0000_wg_cy<0> (led_0_and0000_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  led_0_and0000_wg_cy<1> (led_0_and0000_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  led_0_and0000_wg_cy<2> (led_0_and0000_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  led_0_and0000_wg_cy<3> (led_0_and0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  led_0_and0000_wg_cy<4> (led_0_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  led_0_and0000_wg_cy<5> (led_0_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  led_0_and0000_wg_cy<6> (led_0_and0000_wg_cy<6>)
     MUXCY:CI->O           6   0.303   1.342  led_0_and0000_wg_cy<7> (led_0_and0000)
     LUT3:I0->O            1   0.551   0.801  led_2_and00001 (led_2_OBUF)
     OBUF:I->O                 5.644          led_2_OBUF (led<2>)
    ----------------------------------------
    Total                     16.708ns (9.204ns logic, 7.504ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'p1/button_out1'
  Total number of paths / destination ports: 192 / 6
-------------------------------------------------------------------------
Offset:              13.665ns (Levels of Logic = 12)
  Source:            k2/t_pc_8 (FF)
  Destination:       led<2> (PAD)
  Source Clock:      p1/button_out1 rising

  Data Path: k2/t_pc_8 to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.720   1.102  k2/t_pc_8 (k2/t_pc_8)
     LUT2:I1->O            2   0.551   1.216  k2/o_pc<8>1 (pc<8>)
     LUT4:I0->O            1   0.551   0.000  led_0_and0000_wg_lut<0> (led_0_and0000_wg_lut<0>)
     MUXCY:S->O            1   0.500   0.000  led_0_and0000_wg_cy<0> (led_0_and0000_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  led_0_and0000_wg_cy<1> (led_0_and0000_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  led_0_and0000_wg_cy<2> (led_0_and0000_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  led_0_and0000_wg_cy<3> (led_0_and0000_wg_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  led_0_and0000_wg_cy<4> (led_0_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  led_0_and0000_wg_cy<5> (led_0_and0000_wg_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  led_0_and0000_wg_cy<6> (led_0_and0000_wg_cy<6>)
     MUXCY:CI->O           6   0.303   1.342  led_0_and0000_wg_cy<7> (led_0_and0000)
     LUT3:I0->O            1   0.551   0.801  led_2_and00001 (led_2_OBUF)
     OBUF:I->O                 5.644          led_2_OBUF (led<2>)
    ----------------------------------------
    Total                     13.665ns (9.204ns logic, 4.461ns route)
                                       (67.4% logic, 32.6% route)

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 23.98 secs
 
--> 

Total memory usage is 213232 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   42 (   0 filtered)
Number of infos    :    3 (   0 filtered)

