Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 31 18:45:16 2023
| Host         : DESKTOP-JKUPK39 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file joysticktester_wrapper_timing_summary_routed.rpt -pb joysticktester_wrapper_timing_summary_routed.pb -rpx joysticktester_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : joysticktester_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.902        0.000                      0                  143        0.122        0.000                      0                  143        3.000        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                  ------------       ----------      --------------
sys_clock                              {0.000 5.000}      10.000          100.000         
  clk_out1_joysticktester_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clkfbout_joysticktester_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_joysticktester_clk_wiz_0_0        5.902        0.000                      0                  128        0.122        0.000                      0                  128        4.020        0.000                       0                    81  
  clkfbout_joysticktester_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                           From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           ----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                    clk_out1_joysticktester_clk_wiz_0_0  clk_out1_joysticktester_clk_wiz_0_0        6.856        0.000                      0                   15        0.904        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_joysticktester_clk_wiz_0_0
  To Clock:  clk_out1_joysticktester_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_joysticktester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@10.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.828ns (21.700%)  route 2.988ns (78.300%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.626    -0.886    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X63Y95         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/Q
                         net (fo=8, routed)           0.922     0.492    joysticktester_i/digilent_jstk2_0/U0/state_cmd__0[0]
    SLICE_X63Y95         LUT3 (Prop_lut3_I1_O)        0.124     0.616 r  joysticktester_i/digilent_jstk2_0/U0/m_axis_tvalid_INST_0/O
                         net (fo=11, routed)          1.274     1.890    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/s_axis_tvalid
    SLICE_X64Y97         LUT6 (Prop_lut6_I3_O)        0.124     2.014 r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_5/O
                         net (fo=1, routed)           0.282     2.296    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_5_n_0
    SLICE_X64Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.420 r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_1/O
                         net (fo=7, routed)           0.510     2.930    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_1_n_0
    SLICE_X60Y97         FDRE                                         r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.509     8.513    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X60Y97         FDRE                                         r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[1]/C
                         clock pessimism              0.562     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X60Y97         FDRE (Setup_fdre_C_CE)      -0.169     8.832    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.832    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_joysticktester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@10.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.828ns (21.700%)  route 2.988ns (78.300%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.626    -0.886    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X63Y95         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/Q
                         net (fo=8, routed)           0.922     0.492    joysticktester_i/digilent_jstk2_0/U0/state_cmd__0[0]
    SLICE_X63Y95         LUT3 (Prop_lut3_I1_O)        0.124     0.616 r  joysticktester_i/digilent_jstk2_0/U0/m_axis_tvalid_INST_0/O
                         net (fo=11, routed)          1.274     1.890    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/s_axis_tvalid
    SLICE_X64Y97         LUT6 (Prop_lut6_I3_O)        0.124     2.014 r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_5/O
                         net (fo=1, routed)           0.282     2.296    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_5_n_0
    SLICE_X64Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.420 r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_1/O
                         net (fo=7, routed)           0.510     2.930    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_1_n_0
    SLICE_X60Y97         FDRE                                         r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.509     8.513    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X60Y97         FDRE                                         r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[2]/C
                         clock pessimism              0.562     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X60Y97         FDRE (Setup_fdre_C_CE)      -0.169     8.832    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.832    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_joysticktester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@10.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.828ns (21.700%)  route 2.988ns (78.300%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.626    -0.886    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X63Y95         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/Q
                         net (fo=8, routed)           0.922     0.492    joysticktester_i/digilent_jstk2_0/U0/state_cmd__0[0]
    SLICE_X63Y95         LUT3 (Prop_lut3_I1_O)        0.124     0.616 r  joysticktester_i/digilent_jstk2_0/U0/m_axis_tvalid_INST_0/O
                         net (fo=11, routed)          1.274     1.890    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/s_axis_tvalid
    SLICE_X64Y97         LUT6 (Prop_lut6_I3_O)        0.124     2.014 r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_5/O
                         net (fo=1, routed)           0.282     2.296    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_5_n_0
    SLICE_X64Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.420 r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_1/O
                         net (fo=7, routed)           0.510     2.930    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_1_n_0
    SLICE_X60Y97         FDRE                                         r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.509     8.513    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X60Y97         FDRE                                         r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[7]/C
                         clock pessimism              0.562     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X60Y97         FDRE (Setup_fdre_C_CE)      -0.169     8.832    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.832    
                         arrival time                          -2.930    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_joysticktester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@10.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.828ns (22.693%)  route 2.821ns (77.307%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.626    -0.886    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X63Y95         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/Q
                         net (fo=8, routed)           0.922     0.492    joysticktester_i/digilent_jstk2_0/U0/state_cmd__0[0]
    SLICE_X63Y95         LUT3 (Prop_lut3_I1_O)        0.124     0.616 r  joysticktester_i/digilent_jstk2_0/U0/m_axis_tvalid_INST_0/O
                         net (fo=11, routed)          1.274     1.890    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/s_axis_tvalid
    SLICE_X64Y97         LUT6 (Prop_lut6_I3_O)        0.124     2.014 r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_5/O
                         net (fo=1, routed)           0.282     2.296    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_5_n_0
    SLICE_X64Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.420 r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_1/O
                         net (fo=7, routed)           0.343     2.763    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_1_n_0
    SLICE_X64Y98         FDRE                                         r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.510     8.514    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X64Y98         FDRE                                         r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[3]/C
                         clock pessimism              0.576     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X64Y98         FDRE (Setup_fdre_C_CE)      -0.169     8.847    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.847    
                         arrival time                          -2.763    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_joysticktester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@10.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.828ns (22.693%)  route 2.821ns (77.307%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.626    -0.886    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X63Y95         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/Q
                         net (fo=8, routed)           0.922     0.492    joysticktester_i/digilent_jstk2_0/U0/state_cmd__0[0]
    SLICE_X63Y95         LUT3 (Prop_lut3_I1_O)        0.124     0.616 r  joysticktester_i/digilent_jstk2_0/U0/m_axis_tvalid_INST_0/O
                         net (fo=11, routed)          1.274     1.890    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/s_axis_tvalid
    SLICE_X64Y97         LUT6 (Prop_lut6_I3_O)        0.124     2.014 r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_5/O
                         net (fo=1, routed)           0.282     2.296    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_5_n_0
    SLICE_X64Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.420 r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_1/O
                         net (fo=7, routed)           0.343     2.763    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_1_n_0
    SLICE_X64Y98         FDRE                                         r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.510     8.514    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X64Y98         FDRE                                         r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[4]/C
                         clock pessimism              0.576     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X64Y98         FDRE (Setup_fdre_C_CE)      -0.169     8.847    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.847    
                         arrival time                          -2.763    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_joysticktester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@10.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.828ns (22.693%)  route 2.821ns (77.307%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.626    -0.886    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X63Y95         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/Q
                         net (fo=8, routed)           0.922     0.492    joysticktester_i/digilent_jstk2_0/U0/state_cmd__0[0]
    SLICE_X63Y95         LUT3 (Prop_lut3_I1_O)        0.124     0.616 r  joysticktester_i/digilent_jstk2_0/U0/m_axis_tvalid_INST_0/O
                         net (fo=11, routed)          1.274     1.890    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/s_axis_tvalid
    SLICE_X64Y97         LUT6 (Prop_lut6_I3_O)        0.124     2.014 r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_5/O
                         net (fo=1, routed)           0.282     2.296    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_5_n_0
    SLICE_X64Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.420 r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_1/O
                         net (fo=7, routed)           0.343     2.763    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_1_n_0
    SLICE_X64Y98         FDRE                                         r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.510     8.514    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X64Y98         FDRE                                         r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[5]/C
                         clock pessimism              0.576     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X64Y98         FDRE (Setup_fdre_C_CE)      -0.169     8.847    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.847    
                         arrival time                          -2.763    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_joysticktester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@10.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.828ns (22.693%)  route 2.821ns (77.307%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.626    -0.886    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X63Y95         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.430 r  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/Q
                         net (fo=8, routed)           0.922     0.492    joysticktester_i/digilent_jstk2_0/U0/state_cmd__0[0]
    SLICE_X63Y95         LUT3 (Prop_lut3_I1_O)        0.124     0.616 r  joysticktester_i/digilent_jstk2_0/U0/m_axis_tvalid_INST_0/O
                         net (fo=11, routed)          1.274     1.890    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/s_axis_tvalid
    SLICE_X64Y97         LUT6 (Prop_lut6_I3_O)        0.124     2.014 r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_5/O
                         net (fo=1, routed)           0.282     2.296    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_5_n_0
    SLICE_X64Y97         LUT6 (Prop_lut6_I5_O)        0.124     2.420 r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_1/O
                         net (fo=7, routed)           0.343     2.763    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_1_n_0
    SLICE_X64Y98         FDRE                                         r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.510     8.514    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X64Y98         FDRE                                         r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[6]/C
                         clock pessimism              0.576     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X64Y98         FDRE (Setup_fdre_C_CE)      -0.169     8.847    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.847    
                         arrival time                          -2.763    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_joysticktester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@10.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 1.021ns (29.433%)  route 2.448ns (70.567%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.625    -0.887    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X60Y96         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDCE (Prop_fdce_C_Q)         0.478    -0.409 f  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[4]/Q
                         net (fo=2, routed)           0.675     0.266    joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter[4]
    SLICE_X61Y96         LUT4 (Prop_lut4_I3_O)        0.295     0.561 f  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter[0]_i_3/O
                         net (fo=2, routed)           0.571     1.132    joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter[0]_i_3_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.256 f  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_4/O
                         net (fo=12, routed)          0.562     1.818    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_4_n_0
    SLICE_X63Y95         LUT5 (Prop_lut5_I1_O)        0.124     1.942 r  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_1/O
                         net (fo=3, routed)           0.640     2.582    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_1_n_0
    SLICE_X63Y95         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.509     8.513    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X63Y95         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/C
                         clock pessimism              0.562     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X63Y95         FDCE (Setup_fdce_C_CE)      -0.205     8.796    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -2.582    
  -------------------------------------------------------------------
                         slack                                  6.214    

Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_joysticktester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@10.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 1.021ns (29.433%)  route 2.448ns (70.567%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.625    -0.887    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X60Y96         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDCE (Prop_fdce_C_Q)         0.478    -0.409 f  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[4]/Q
                         net (fo=2, routed)           0.675     0.266    joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter[4]
    SLICE_X61Y96         LUT4 (Prop_lut4_I3_O)        0.295     0.561 f  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter[0]_i_3/O
                         net (fo=2, routed)           0.571     1.132    joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter[0]_i_3_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.256 f  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_4/O
                         net (fo=12, routed)          0.562     1.818    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_4_n_0
    SLICE_X63Y95         LUT5 (Prop_lut5_I1_O)        0.124     1.942 r  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_1/O
                         net (fo=3, routed)           0.640     2.582    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_1_n_0
    SLICE_X63Y95         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.509     8.513    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X63Y95         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[1]/C
                         clock pessimism              0.562     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X63Y95         FDCE (Setup_fdce_C_CE)      -0.205     8.796    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[1]
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -2.582    
  -------------------------------------------------------------------
                         slack                                  6.214    

Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_joysticktester_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@10.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 1.021ns (29.433%)  route 2.448ns (70.567%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.625    -0.887    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X60Y96         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDCE (Prop_fdce_C_Q)         0.478    -0.409 f  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[4]/Q
                         net (fo=2, routed)           0.675     0.266    joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter[4]
    SLICE_X61Y96         LUT4 (Prop_lut4_I3_O)        0.295     0.561 f  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter[0]_i_3/O
                         net (fo=2, routed)           0.571     1.132    joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter[0]_i_3_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I0_O)        0.124     1.256 f  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_4/O
                         net (fo=12, routed)          0.562     1.818    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_4_n_0
    SLICE_X63Y95         LUT5 (Prop_lut5_I1_O)        0.124     1.942 r  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_1/O
                         net (fo=3, routed)           0.640     2.582    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_1_n_0
    SLICE_X63Y95         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.509     8.513    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X63Y95         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[2]/C
                         clock pessimism              0.562     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X63Y95         FDCE (Setup_fdce_C_CE)      -0.205     8.796    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[2]
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -2.582    
  -------------------------------------------------------------------
                         slack                                  6.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_joysticktester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.592    -0.589    joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X61Y93         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.392    joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X61Y93         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.861    -0.828    joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X61Y93         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.589    
    SLICE_X61Y93         FDRE (Hold_fdre_C_D)         0.075    -0.514    joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_joysticktester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.592    -0.589    joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X61Y95         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.381    joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/p_1_in4_in
    SLICE_X61Y95         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.861    -0.828    joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X61Y95         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                         clock pessimism              0.239    -0.589    
    SLICE_X61Y95         FDRE (Hold_fdre_C_D)         0.078    -0.511    joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_joysticktester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.593    -0.588    joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X62Y95         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.382    joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X62Y95         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.863    -0.826    joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X62Y95         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.588    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.075    -0.513    joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 joysticktester_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_joysticktester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.777%)  route 0.073ns (28.223%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.593    -0.588    joysticktester_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X62Y94         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  joysticktester_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.073    -0.374    joysticktester_i/proc_sys_reset_0/U0/SEQ/seq_cnt[5]
    SLICE_X63Y94         LUT4 (Prop_lut4_I2_O)        0.045    -0.329 r  joysticktester_i/proc_sys_reset_0/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.329    joysticktester_i/proc_sys_reset_0/U0/SEQ/p_3_out[0]
    SLICE_X63Y94         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.863    -0.826    joysticktester_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X63Y94         FDRE (Hold_fdre_C_D)         0.092    -0.483    joysticktester_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/digilent_jstk2_0/U0/m_axis_tdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_joysticktester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.765%)  route 0.093ns (33.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.593    -0.588    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X63Y95         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[2]/Q
                         net (fo=8, routed)           0.093    -0.355    joysticktester_i/digilent_jstk2_0/U0/state_cmd__0[2]
    SLICE_X62Y95         LUT6 (Prop_lut6_I2_O)        0.045    -0.310 r  joysticktester_i/digilent_jstk2_0/U0/m_axis_tdata[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    joysticktester_i/digilent_jstk2_0/U0/m_axis_tdata[7]_i_1_n_0
    SLICE_X62Y95         FDRE                                         r  joysticktester_i/digilent_jstk2_0/U0/m_axis_tdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.863    -0.826    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X62Y95         FDRE                                         r  joysticktester_i/digilent_jstk2_0/U0/m_axis_tdata_reg[7]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.092    -0.483    joysticktester_i/digilent_jstk2_0/U0/m_axis_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_joysticktester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.593    -0.588    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X61Y98         FDRE                                         r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr_reg[5]/Q
                         net (fo=4, routed)           0.124    -0.323    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr[5]
    SLICE_X60Y98         LUT6 (Prop_lut6_I5_O)        0.045    -0.278 r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr_0[4]
    SLICE_X60Y98         FDRE                                         r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.863    -0.827    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X60Y98         FDRE                                         r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr_reg[4]/C
                         clock pessimism              0.252    -0.575    
    SLICE_X60Y98         FDRE (Hold_fdre_C_D)         0.121    -0.454    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 joysticktester_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_joysticktester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.682%)  route 0.121ns (39.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.593    -0.588    joysticktester_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X63Y96         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  joysticktester_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=2, routed)           0.121    -0.327    joysticktester_i/proc_sys_reset_0/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X63Y94         LUT2 (Prop_lut2_I0_O)        0.045    -0.282 r  joysticktester_i/proc_sys_reset_0/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    joysticktester_i/proc_sys_reset_0/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X63Y94         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.863    -0.826    joysticktester_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X63Y94         FDRE (Hold_fdre_C_D)         0.092    -0.480    joysticktester_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_joysticktester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.726%)  route 0.095ns (31.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.593    -0.588    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X60Y98         FDRE                                         r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr_reg[0]/Q
                         net (fo=7, routed)           0.095    -0.329    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr[0]
    SLICE_X61Y98         LUT6 (Prop_lut6_I0_O)        0.045    -0.284 r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.284    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr_0[5]
    SLICE_X61Y98         FDRE                                         r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.863    -0.827    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/aclk
    SLICE_X61Y98         FDRE                                         r  joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr_reg[5]/C
                         clock pessimism              0.252    -0.575    
    SLICE_X61Y98         FDRE (Hold_fdre_C_D)         0.091    -0.484    joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 joysticktester_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_joysticktester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.593    -0.588    joysticktester_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X62Y94         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  joysticktester_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.120    -0.327    joysticktester_i/proc_sys_reset_0/U0/SEQ/seq_cnt[3]
    SLICE_X63Y94         LUT4 (Prop_lut4_I2_O)        0.045    -0.282 r  joysticktester_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    joysticktester_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X63Y94         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.863    -0.826    joysticktester_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X63Y94         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism              0.251    -0.575    
    SLICE_X63Y94         FDRE (Hold_fdre_C_D)         0.091    -0.484    joysticktester_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_joysticktester_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.592    -0.589    joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X61Y95         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.068    -0.394    joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X61Y95         LUT5 (Prop_lut5_I1_O)        0.099    -0.295 r  joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.295    joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X61Y95         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.861    -0.828    joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X61Y95         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.239    -0.589    
    SLICE_X61Y95         FDRE (Hold_fdre_C_D)         0.092    -0.497    joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_joysticktester_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    joysticktester_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y95     joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/data_ready_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y96     joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cntr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y96     joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cntr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y96     joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cntr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y96     joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cntr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y97     joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cs_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y95     joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/data_ready_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y98     joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y95     joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y95     joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y96     joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y96     joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y93     joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y93     joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y93     joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y93     joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y95     joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y95     joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y95     joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y95     joysticktester_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y95     joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/data_ready_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y96     joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y96     joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cntr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y96     joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cntr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y96     joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cntr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y97     joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cs_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y95     joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/data_ready_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y98     joysticktester_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_joysticktester_clk_wiz_0_0
  To Clock:  clkfbout_joysticktester_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_joysticktester_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    joysticktester_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_joysticktester_clk_wiz_0_0
  To Clock:  clk_out1_joysticktester_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.904ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.856ns  (required time - arrival time)
  Source:                 joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@10.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.608ns (25.325%)  route 1.793ns (74.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.627    -0.885    joysticktester_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X65Y97         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.846     0.417    joysticktester_i/digilent_jstk2_0/U0/aresetn
    SLICE_X64Y97         LUT1 (Prop_lut1_I0_O)        0.152     0.569 f  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3/O
                         net (fo=15, routed)          0.947     1.516    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3_n_0
    SLICE_X61Y97         FDCE                                         f  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.509     8.513    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X61Y97         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[0]/C
                         clock pessimism              0.562     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X61Y97         FDCE (Recov_fdce_C_CLR)     -0.629     8.372    joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -1.516    
  -------------------------------------------------------------------
                         slack                                  6.856    

Slack (MET) :             6.856ns  (required time - arrival time)
  Source:                 joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@10.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.608ns (25.325%)  route 1.793ns (74.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.627    -0.885    joysticktester_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X65Y97         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.846     0.417    joysticktester_i/digilent_jstk2_0/U0/aresetn
    SLICE_X64Y97         LUT1 (Prop_lut1_I0_O)        0.152     0.569 f  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3/O
                         net (fo=15, routed)          0.947     1.516    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3_n_0
    SLICE_X61Y97         FDCE                                         f  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.509     8.513    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X61Y97         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[10]/C
                         clock pessimism              0.562     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X61Y97         FDCE (Recov_fdce_C_CLR)     -0.629     8.372    joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -1.516    
  -------------------------------------------------------------------
                         slack                                  6.856    

Slack (MET) :             6.856ns  (required time - arrival time)
  Source:                 joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@10.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.608ns (25.325%)  route 1.793ns (74.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.627    -0.885    joysticktester_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X65Y97         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.846     0.417    joysticktester_i/digilent_jstk2_0/U0/aresetn
    SLICE_X64Y97         LUT1 (Prop_lut1_I0_O)        0.152     0.569 f  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3/O
                         net (fo=15, routed)          0.947     1.516    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3_n_0
    SLICE_X61Y97         FDCE                                         f  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.509     8.513    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X61Y97         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[11]/C
                         clock pessimism              0.562     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X61Y97         FDCE (Recov_fdce_C_CLR)     -0.629     8.372    joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -1.516    
  -------------------------------------------------------------------
                         slack                                  6.856    

Slack (MET) :             6.856ns  (required time - arrival time)
  Source:                 joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@10.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.608ns (25.325%)  route 1.793ns (74.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.627    -0.885    joysticktester_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X65Y97         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.846     0.417    joysticktester_i/digilent_jstk2_0/U0/aresetn
    SLICE_X64Y97         LUT1 (Prop_lut1_I0_O)        0.152     0.569 f  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3/O
                         net (fo=15, routed)          0.947     1.516    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3_n_0
    SLICE_X61Y97         FDCE                                         f  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.509     8.513    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X61Y97         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[1]/C
                         clock pessimism              0.562     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X61Y97         FDCE (Recov_fdce_C_CLR)     -0.629     8.372    joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -1.516    
  -------------------------------------------------------------------
                         slack                                  6.856    

Slack (MET) :             6.856ns  (required time - arrival time)
  Source:                 joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@10.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.608ns (25.325%)  route 1.793ns (74.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.627    -0.885    joysticktester_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X65Y97         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.846     0.417    joysticktester_i/digilent_jstk2_0/U0/aresetn
    SLICE_X64Y97         LUT1 (Prop_lut1_I0_O)        0.152     0.569 f  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3/O
                         net (fo=15, routed)          0.947     1.516    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3_n_0
    SLICE_X61Y97         FDCE                                         f  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.509     8.513    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X61Y97         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[2]/C
                         clock pessimism              0.562     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X61Y97         FDCE (Recov_fdce_C_CLR)     -0.629     8.372    joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -1.516    
  -------------------------------------------------------------------
                         slack                                  6.856    

Slack (MET) :             6.856ns  (required time - arrival time)
  Source:                 joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@10.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.608ns (25.325%)  route 1.793ns (74.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.627    -0.885    joysticktester_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X65Y97         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.846     0.417    joysticktester_i/digilent_jstk2_0/U0/aresetn
    SLICE_X64Y97         LUT1 (Prop_lut1_I0_O)        0.152     0.569 f  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3/O
                         net (fo=15, routed)          0.947     1.516    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3_n_0
    SLICE_X61Y97         FDCE                                         f  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.509     8.513    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X61Y97         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[9]/C
                         clock pessimism              0.562     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X61Y97         FDCE (Recov_fdce_C_CLR)     -0.629     8.372    joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -1.516    
  -------------------------------------------------------------------
                         slack                                  6.856    

Slack (MET) :             6.958ns  (required time - arrival time)
  Source:                 joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@10.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.608ns (26.296%)  route 1.704ns (73.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.627    -0.885    joysticktester_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X65Y97         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.846     0.417    joysticktester_i/digilent_jstk2_0/U0/aresetn
    SLICE_X64Y97         LUT1 (Prop_lut1_I0_O)        0.152     0.569 f  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3/O
                         net (fo=15, routed)          0.858     1.427    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3_n_0
    SLICE_X63Y95         FDCE                                         f  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.509     8.513    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X63Y95         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]/C
                         clock pessimism              0.576     9.089    
                         clock uncertainty           -0.074     9.015    
    SLICE_X63Y95         FDCE (Recov_fdce_C_CLR)     -0.629     8.386    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[0]
  -------------------------------------------------------------------
                         required time                          8.386    
                         arrival time                          -1.427    
  -------------------------------------------------------------------
                         slack                                  6.958    

Slack (MET) :             6.958ns  (required time - arrival time)
  Source:                 joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@10.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.608ns (26.296%)  route 1.704ns (73.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.627    -0.885    joysticktester_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X65Y97         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.846     0.417    joysticktester_i/digilent_jstk2_0/U0/aresetn
    SLICE_X64Y97         LUT1 (Prop_lut1_I0_O)        0.152     0.569 f  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3/O
                         net (fo=15, routed)          0.858     1.427    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3_n_0
    SLICE_X63Y95         FDCE                                         f  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.509     8.513    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X63Y95         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[1]/C
                         clock pessimism              0.576     9.089    
                         clock uncertainty           -0.074     9.015    
    SLICE_X63Y95         FDCE (Recov_fdce_C_CLR)     -0.629     8.386    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[1]
  -------------------------------------------------------------------
                         required time                          8.386    
                         arrival time                          -1.427    
  -------------------------------------------------------------------
                         slack                                  6.958    

Slack (MET) :             6.958ns  (required time - arrival time)
  Source:                 joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@10.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.608ns (26.296%)  route 1.704ns (73.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.627    -0.885    joysticktester_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X65Y97         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.846     0.417    joysticktester_i/digilent_jstk2_0/U0/aresetn
    SLICE_X64Y97         LUT1 (Prop_lut1_I0_O)        0.152     0.569 f  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3/O
                         net (fo=15, routed)          0.858     1.427    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3_n_0
    SLICE_X63Y95         FDCE                                         f  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.509     8.513    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X63Y95         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[2]/C
                         clock pessimism              0.576     9.089    
                         clock uncertainty           -0.074     9.015    
    SLICE_X63Y95         FDCE (Recov_fdce_C_CLR)     -0.629     8.386    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd_reg[2]
  -------------------------------------------------------------------
                         required time                          8.386    
                         arrival time                          -1.427    
  -------------------------------------------------------------------
                         slack                                  6.958    

Slack (MET) :             7.103ns  (required time - arrival time)
  Source:                 joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@10.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.608ns (28.043%)  route 1.560ns (71.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 8.514 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.627    -0.885    joysticktester_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X65Y97         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.846     0.417    joysticktester_i/digilent_jstk2_0/U0/aresetn
    SLICE_X64Y97         LUT1 (Prop_lut1_I0_O)        0.152     0.569 f  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3/O
                         net (fo=15, routed)          0.714     1.283    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3_n_0
    SLICE_X63Y97         FDCE                                         f  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.510     8.514    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X63Y97         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[5]/C
                         clock pessimism              0.576     9.090    
                         clock uncertainty           -0.074     9.016    
    SLICE_X63Y97         FDCE (Recov_fdce_C_CLR)     -0.629     8.387    joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.387    
                         arrival time                          -1.283    
  -------------------------------------------------------------------
                         slack                                  7.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.185ns (23.169%)  route 0.613ns (76.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.594    -0.587    joysticktester_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X65Y97         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.328    -0.118    joysticktester_i/digilent_jstk2_0/U0/aresetn
    SLICE_X64Y97         LUT1 (Prop_lut1_I0_O)        0.044    -0.074 f  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3/O
                         net (fo=15, routed)          0.286     0.211    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3_n_0
    SLICE_X60Y96         FDCE                                         f  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.861    -0.828    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X60Y96         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[3]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X60Y96         FDCE (Remov_fdce_C_CLR)     -0.140    -0.693    joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.185ns (23.169%)  route 0.613ns (76.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.594    -0.587    joysticktester_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X65Y97         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.328    -0.118    joysticktester_i/digilent_jstk2_0/U0/aresetn
    SLICE_X64Y97         LUT1 (Prop_lut1_I0_O)        0.044    -0.074 f  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3/O
                         net (fo=15, routed)          0.286     0.211    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3_n_0
    SLICE_X60Y96         FDCE                                         f  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.861    -0.828    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X60Y96         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[4]/C
                         clock pessimism              0.275    -0.553    
    SLICE_X60Y96         FDCE (Remov_fdce_C_CLR)     -0.140    -0.693    joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.185ns (23.065%)  route 0.617ns (76.935%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.594    -0.587    joysticktester_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X65Y97         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.328    -0.118    joysticktester_i/digilent_jstk2_0/U0/aresetn
    SLICE_X64Y97         LUT1 (Prop_lut1_I0_O)        0.044    -0.074 f  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3/O
                         net (fo=15, routed)          0.289     0.215    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3_n_0
    SLICE_X63Y97         FDCE                                         f  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.864    -0.825    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X63Y97         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[5]/C
                         clock pessimism              0.254    -0.571    
    SLICE_X63Y97         FDCE (Remov_fdce_C_CLR)     -0.165    -0.736    joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.736    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.185ns (23.065%)  route 0.617ns (76.935%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.594    -0.587    joysticktester_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X65Y97         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.328    -0.118    joysticktester_i/digilent_jstk2_0/U0/aresetn
    SLICE_X64Y97         LUT1 (Prop_lut1_I0_O)        0.044    -0.074 f  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3/O
                         net (fo=15, routed)          0.289     0.215    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3_n_0
    SLICE_X63Y97         FDCE                                         f  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.864    -0.825    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X63Y97         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[6]/C
                         clock pessimism              0.254    -0.571    
    SLICE_X63Y97         FDCE (Remov_fdce_C_CLR)     -0.165    -0.736    joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.736    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.185ns (23.065%)  route 0.617ns (76.935%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.594    -0.587    joysticktester_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X65Y97         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.328    -0.118    joysticktester_i/digilent_jstk2_0/U0/aresetn
    SLICE_X64Y97         LUT1 (Prop_lut1_I0_O)        0.044    -0.074 f  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3/O
                         net (fo=15, routed)          0.289     0.215    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3_n_0
    SLICE_X63Y97         FDCE                                         f  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.864    -0.825    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X63Y97         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[7]/C
                         clock pessimism              0.254    -0.571    
    SLICE_X63Y97         FDCE (Remov_fdce_C_CLR)     -0.165    -0.736    joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.736    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.185ns (23.065%)  route 0.617ns (76.935%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.594    -0.587    joysticktester_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X65Y97         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.328    -0.118    joysticktester_i/digilent_jstk2_0/U0/aresetn
    SLICE_X64Y97         LUT1 (Prop_lut1_I0_O)        0.044    -0.074 f  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3/O
                         net (fo=15, routed)          0.289     0.215    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3_n_0
    SLICE_X63Y97         FDCE                                         f  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.864    -0.825    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X63Y97         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[8]/C
                         clock pessimism              0.254    -0.571    
    SLICE_X63Y97         FDCE (Remov_fdce_C_CLR)     -0.165    -0.736    joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.736    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.185ns (21.443%)  route 0.678ns (78.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.594    -0.587    joysticktester_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X65Y97         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.328    -0.118    joysticktester_i/digilent_jstk2_0/U0/aresetn
    SLICE_X64Y97         LUT1 (Prop_lut1_I0_O)        0.044    -0.074 f  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3/O
                         net (fo=15, routed)          0.350     0.275    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3_n_0
    SLICE_X61Y97         FDCE                                         f  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.863    -0.827    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X61Y97         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[0]/C
                         clock pessimism              0.275    -0.552    
    SLICE_X61Y97         FDCE (Remov_fdce_C_CLR)     -0.165    -0.717    joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.185ns (21.443%)  route 0.678ns (78.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.594    -0.587    joysticktester_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X65Y97         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.328    -0.118    joysticktester_i/digilent_jstk2_0/U0/aresetn
    SLICE_X64Y97         LUT1 (Prop_lut1_I0_O)        0.044    -0.074 f  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3/O
                         net (fo=15, routed)          0.350     0.275    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3_n_0
    SLICE_X61Y97         FDCE                                         f  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.863    -0.827    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X61Y97         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[10]/C
                         clock pessimism              0.275    -0.552    
    SLICE_X61Y97         FDCE (Remov_fdce_C_CLR)     -0.165    -0.717    joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.185ns (21.443%)  route 0.678ns (78.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.594    -0.587    joysticktester_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X65Y97         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.328    -0.118    joysticktester_i/digilent_jstk2_0/U0/aresetn
    SLICE_X64Y97         LUT1 (Prop_lut1_I0_O)        0.044    -0.074 f  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3/O
                         net (fo=15, routed)          0.350     0.275    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3_n_0
    SLICE_X61Y97         FDCE                                         f  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.863    -0.827    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X61Y97         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[11]/C
                         clock pessimism              0.275    -0.552    
    SLICE_X61Y97         FDCE (Remov_fdce_C_CLR)     -0.165    -0.717    joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_joysticktester_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns - clk_out1_joysticktester_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.185ns (21.443%)  route 0.678ns (78.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.594    -0.587    joysticktester_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X65Y97         FDRE                                         r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  joysticktester_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.328    -0.118    joysticktester_i/digilent_jstk2_0/U0/aresetn
    SLICE_X64Y97         LUT1 (Prop_lut1_I0_O)        0.044    -0.074 f  joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3/O
                         net (fo=15, routed)          0.350     0.275    joysticktester_i/digilent_jstk2_0/U0/FSM_sequential_state_cmd[2]_i_3_n_0
    SLICE_X61Y97         FDCE                                         f  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_joysticktester_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    joysticktester_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  joysticktester_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    joysticktester_i/clk_wiz_0/inst/clk_in1_joysticktester_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  joysticktester_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    joysticktester_i/clk_wiz_0/inst/clk_out1_joysticktester_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  joysticktester_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.863    -0.827    joysticktester_i/digilent_jstk2_0/U0/aclk
    SLICE_X61Y97         FDCE                                         r  joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[1]/C
                         clock pessimism              0.275    -0.552    
    SLICE_X61Y97         FDCE (Remov_fdce_C_CLR)     -0.165    -0.717    joysticktester_i/digilent_jstk2_0/U0/tx_delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.993    





