// Seed: 3462786609
module module_0 (
    input  uwire id_0,
    output wor   id_1,
    output tri   id_2,
    input  tri0  id_3
);
  wire id_5;
  wire id_6;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    inout tri id_2,
    input tri id_3,
    input wor id_4,
    output tri0 id_5,
    input tri id_6,
    input wor id_7,
    input tri id_8,
    input tri1 id_9,
    input uwire id_10,
    input wor id_11,
    input supply1 id_12,
    input tri1 id_13,
    output tri1 id_14,
    input uwire id_15
);
  assign id_5 = -1'b0;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_14,
      id_10
  );
  wire id_17;
  wire id_18;
endmodule
