strict digraph "" {
	node [label="\N"];
	"Leaf_3675:AL"	 [def_var="['go_early_tx_latched']",
		label="Leaf_3675:AL"];
	"3678:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b33a50>",
		fillcolor=firebrick,
		label="3678:NS
go_early_tx_latched <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b33a50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3678:NS" -> "Leaf_3675:AL"	 [cond="[]",
		lineno=None];
	"3681:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b33b90>",
		fillcolor=springgreen,
		label="3681:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3682:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b33bd0>",
		fillcolor=firebrick,
		label="3682:NS
go_early_tx_latched <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b33bd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3681:IF" -> "3682:NS"	 [cond="['go_early_tx']",
		label=go_early_tx,
		lineno=3681];
	"3675:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f6b33e10>",
		clk_sens=True,
		fillcolor=gold,
		label="3675:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'go_early_tx', 'reset_mode', 'tx_point']"];
	"3676:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f6b33f90>",
		fillcolor=turquoise,
		label="3676:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"3675:AL" -> "3676:BL"	 [cond="[]",
		lineno=None];
	"3677:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b33fd0>",
		fillcolor=springgreen,
		label="3677:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3677:IF" -> "3678:NS"	 [cond="['rst']",
		label=rst,
		lineno=3677];
	"3679:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b3f050>",
		fillcolor=springgreen,
		label="3679:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"3677:IF" -> "3679:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=3677];
	"3680:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b3f090>",
		fillcolor=firebrick,
		label="3680:NS
go_early_tx_latched <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b3f090>]",
		style=filled,
		typ=NonblockingSubstitution];
	"3680:NS" -> "Leaf_3675:AL"	 [cond="[]",
		lineno=None];
	"3676:BL" -> "3677:IF"	 [cond="[]",
		lineno=None];
	"3679:IF" -> "3681:IF"	 [cond="['reset_mode', 'tx_point']",
		label="!((reset_mode || tx_point))",
		lineno=3679];
	"3679:IF" -> "3680:NS"	 [cond="['reset_mode', 'tx_point']",
		label="(reset_mode || tx_point)",
		lineno=3679];
	"3682:NS" -> "Leaf_3675:AL"	 [cond="[]",
		lineno=None];
}
