TRACE::2025-09-29.22:59:33::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:33::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:33::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:35::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:35::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-09-29.22:59:37::SCWPlatform::Opened new HwDB with name system_wrapper_0
TRACE::2025-09-29.22:59:37::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2025-09-29.22:59:37::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper"
		}]
}
TRACE::2025-09-29.22:59:37::SCWPlatform::Boot application domains not present, creating them
TRACE::2025-09-29.22:59:37::SCWDomain::checking for install qemu data   : 
TRACE::2025-09-29.22:59:37::SCWDomain:: Using the QEMU Data from install at  : D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2025-09-29.22:59:37::SCWDomain:: Using the QEMU args  from install at  : D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2025-09-29.22:59:37::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:37::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:37::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:37::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:37::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:37::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:37::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:37::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:37::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:37::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:37::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:37::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:37::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2025-09-29.22:59:37::SCWPlatform::Generating the sources  .
TRACE::2025-09-29.22:59:37::SCWBDomain::Generating boot domain sources.
TRACE::2025-09-29.22:59:37::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2025-09-29.22:59:37::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:37::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:37::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:37::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:37::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:37::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:37::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:37::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:37::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-09-29.22:59:37::SCWMssOS::No sw design opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:37::SCWMssOS::mss does not exists at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:37::SCWMssOS::Creating sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:37::SCWMssOS::Adding the swdes entry, created swdb D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:37::SCWMssOS::updating the scw layer changes to swdes at   D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:37::SCWMssOS::Writing mss at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:37::SCWMssOS::Completed writing the mss file at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-09-29.22:59:37::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-09-29.22:59:37::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-09-29.22:59:37::SCWBDomain::Completed writing the mss file at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-09-29.22:59:50::SCWPlatform::Generating sources Done.
TRACE::2025-09-29.22:59:50::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:50::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:50::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:50::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:50::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:50::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:50::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:50::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2025-09-29.22:59:50::SCWMssOS::Could not open the swdb for D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2025-09-29.22:59:50::SCWMssOS::Could not open the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2025-09-29.22:59:50::SCWMssOS::Cleared the swdb table entry
TRACE::2025-09-29.22:59:50::SCWMssOS::No sw design opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:50::SCWMssOS::mss exists loading the mss file  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:50::SCWMssOS::Opened the sw design from mss  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:50::SCWMssOS::Adding the swdes entry D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-09-29.22:59:50::SCWMssOS::updating the scw layer about changes
TRACE::2025-09-29.22:59:50::SCWMssOS::Opened the sw design.  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:50::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:50::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:50::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:50::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:50::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:50::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:50::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:50::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:50::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:50::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:50::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:50::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:50::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:50::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:50::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:50::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:50::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:50::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:50::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:50::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:50::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:50::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:50::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:50::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:50::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:50::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:50::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:50::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ab119811a3b273134f239a82646e3b3f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-09-29.22:59:50::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:50::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:50::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:50::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:50::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:50::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:50::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:50::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:50::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:50::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:50::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:50::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:50::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:50::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:50::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:50::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:50::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:50::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:50::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:50::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:50::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:50::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:50::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:50::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:50::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:50::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:50::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:50::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:50::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ab119811a3b273134f239a82646e3b3f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-09-29.22:59:51::SCWDomain::checking for install qemu data   : 
TRACE::2025-09-29.22:59:51::SCWDomain:: Using the QEMU Data from install at  : D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2025-09-29.22:59:51::SCWDomain:: Using the QEMU args  from install at  : D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2025-09-29.22:59:51::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:51::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:51::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:51::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:51::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:51::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:51::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:51::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:51::SCWMssOS::No sw design opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:51::SCWMssOS::mss does not exists at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:51::SCWMssOS::Creating sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:51::SCWMssOS::Adding the swdes entry, created swdb D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:51::SCWMssOS::updating the scw layer changes to swdes at   D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:51::SCWMssOS::Writing mss at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:51::SCWMssOS::Completed writing the mss file at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-09-29.22:59:51::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-09-29.22:59:51::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-09-29.22:59:51::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:51::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:51::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:51::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:51::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:51::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:51::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:51::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:51::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:51::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:51::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:51::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:51::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:51::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:51::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:51::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:51::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:51::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:51::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:51::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:51::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:51::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:51::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:51::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:51::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:51::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:51::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:51::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:51::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:51::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:51::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:51::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:51::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:51::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:51::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:51::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:51::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ab119811a3b273134f239a82646e3b3f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-09-29.22:59:51::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:51::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:51::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:51::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:51::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:51::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:51::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:51::SCWMssOS::Completed writing the mss file at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-09-29.22:59:51::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2025-09-29.22:59:55::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2025-09-29.22:59:55::SCWPlatform::Sanity checking of platform is completed
LOG::2025-09-29.22:59:55::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2025-09-29.22:59:55::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-09-29.22:59:55::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-09-29.22:59:55::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-09-29.22:59:55::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2025-09-29.22:59:55::SCWSystem::Checking the domain standalone_domain
LOG::2025-09-29.22:59:55::SCWSystem::Not a boot domain 
LOG::2025-09-29.22:59:55::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-09-29.22:59:55::SCWDomain::Generating domain artifcats
TRACE::2025-09-29.22:59:55::SCWMssOS::Generating standalone artifcats
TRACE::2025-09-29.22:59:55::SCWMssOS::Copying the qemu file from  D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2025-09-29.22:59:55::SCWMssOS::Copying the qemu file from  D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/qemu/
TRACE::2025-09-29.22:59:55::SCWMssOS:: Copying the user libraries. 
TRACE::2025-09-29.22:59:55::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:55::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:55::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:55::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:55::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:55::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:55::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:55::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:55::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2025-09-29.22:59:55::SCWMssOS::Could not open the swdb for D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2025-09-29.22:59:55::SCWMssOS::Could not open the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2025-09-29.22:59:55::SCWMssOS::Cleared the swdb table entry
TRACE::2025-09-29.22:59:55::SCWMssOS::No sw design opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:55::SCWMssOS::mss exists loading the mss file  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:55::SCWMssOS::Opened the sw design from mss  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:55::SCWMssOS::Adding the swdes entry D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2025-09-29.22:59:55::SCWMssOS::updating the scw layer about changes
TRACE::2025-09-29.22:59:56::SCWMssOS::Opened the sw design.  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::Completed writing the mss file at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-09-29.22:59:56::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-09-29.22:59:56::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-09-29.22:59:56::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2025-09-29.22:59:56::SCWMssOS::skipping the bsp build ... 
TRACE::2025-09-29.22:59:56::SCWMssOS::Copying to export directory.
TRACE::2025-09-29.22:59:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-09-29.22:59:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2025-09-29.22:59:56::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2025-09-29.22:59:56::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-09-29.22:59:56::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2025-09-29.22:59:56::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2025-09-29.22:59:56::SCWPlatform::Started preparing the platform 
TRACE::2025-09-29.22:59:56::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2025-09-29.22:59:56::SCWSystem::dir created 
TRACE::2025-09-29.22:59:56::SCWSystem::Writing the bif 
TRACE::2025-09-29.22:59:56::SCWPlatform::Started writing the spfm file 
TRACE::2025-09-29.22:59:56::SCWPlatform::Started writing the xpfm file 
TRACE::2025-09-29.22:59:56::SCWPlatform::Completed generating the platform
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:56::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:56::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:56::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:56::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:56::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:56::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:56::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:56::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:56::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:56::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:56::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:56::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:56::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:56::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:56::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:56::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:56::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:56::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ab119811a3b273134f239a82646e3b3f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7d26c1c20d7a4697c79d90ee44260fb8",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-09-29.22:59:56::SCWPlatform::updated the xpfm file.
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:56::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:56::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:56::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:56::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:56::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:56::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:56::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:56::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:56::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:56::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:56::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:56::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:56::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:56::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:56::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:56::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:56::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:56::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:56::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:56::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:56::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ab119811a3b273134f239a82646e3b3f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7d26c1c20d7a4697c79d90ee44260fb8",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:56::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:56::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:56::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:56::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:56::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:56::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:56::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:56::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:56::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:56::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:56::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:56::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:56::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:56::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:56::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:56::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:56::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:56::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:56::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:56::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:56::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:56::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:56::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:56::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ab119811a3b273134f239a82646e3b3f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7d26c1c20d7a4697c79d90ee44260fb8",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-09-29.22:59:56::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2025-09-29.22:59:56::SCWPlatform::Sanity checking of platform is completed
LOG::2025-09-29.22:59:56::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2025-09-29.22:59:56::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-09-29.22:59:56::SCWDomain::Generating domain artifcats
TRACE::2025-09-29.22:59:56::SCWMssOS::Generating standalone artifcats
TRACE::2025-09-29.22:59:56::SCWMssOS::Copying the qemu file from  D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2025-09-29.22:59:56::SCWMssOS::Copying the qemu file from  D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/qemu/
TRACE::2025-09-29.22:59:56::SCWMssOS:: Copying the user libraries. 
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:56::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:56::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:56::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::Completed writing the mss file at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-09-29.22:59:56::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-09-29.22:59:56::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-09-29.22:59:56::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-09-29.22:59:56::SCWMssOS::skipping the bsp build ... 
TRACE::2025-09-29.22:59:56::SCWMssOS::Copying to export directory.
TRACE::2025-09-29.22:59:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-09-29.22:59:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2025-09-29.22:59:56::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2025-09-29.22:59:56::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-09-29.22:59:56::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2025-09-29.22:59:56::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2025-09-29.22:59:56::SCWPlatform::Started preparing the platform 
TRACE::2025-09-29.22:59:56::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2025-09-29.22:59:56::SCWSystem::dir created 
TRACE::2025-09-29.22:59:56::SCWSystem::Writing the bif 
TRACE::2025-09-29.22:59:56::SCWPlatform::Started writing the spfm file 
TRACE::2025-09-29.22:59:56::SCWPlatform::Started writing the xpfm file 
TRACE::2025-09-29.22:59:56::SCWPlatform::Completed generating the platform
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:56::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:56::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:56::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:56::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:56::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:56::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:56::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:56::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:56::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:56::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:56::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:56::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:56::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:56::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:56::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.22:59:56::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.22:59:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.22:59:56::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.22:59:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.22:59:56::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.22:59:56::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.22:59:56::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ab119811a3b273134f239a82646e3b3f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7d26c1c20d7a4697c79d90ee44260fb8",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-09-29.22:59:56::SCWPlatform::updated the xpfm file.
LOG::2025-09-29.23:01:03::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2025-09-29.23:01:03::SCWPlatform::Sanity checking of platform is completed
LOG::2025-09-29.23:01:03::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2025-09-29.23:01:03::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-09-29.23:01:03::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-09-29.23:01:03::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-09-29.23:01:03::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2025-09-29.23:01:03::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:03::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:03::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:03::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.23:01:03::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.23:01:03::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.23:01:03::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.23:01:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.23:01:03::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.23:01:03::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.23:01:03::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.23:01:03::SCWBDomain::Completed writing the mss file at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-09-29.23:01:03::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-09-29.23:01:03::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-09-29.23:01:03::SCWBDomain::System Command Ran  D:&  cd  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl & make 
TRACE::2025-09-29.23:01:03::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2025-09-29.23:01:03::SCWBDomain::make[1]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2025-09-29.23:01:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2025-09-29.23:01:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-09-29.23:01:03::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-09-29.23:01:03::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:04::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:04::SCWBDomain::rc/bram_v4_3/src'

TRACE::2025-09-29.23:01:04::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:04::SCWBDomain::c/bram_v4_3/src'

TRACE::2025-09-29.23:01:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2025-09-29.23:01:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-09-29.23:01:04::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-09-29.23:01:04::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:04::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:04::SCWBDomain::rc/coresightps_dcc_v1_6/src'

TRACE::2025-09-29.23:01:04::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:04::SCWBDomain::c/coresightps_dcc_v1_6/src'

TRACE::2025-09-29.23:01:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2025-09-29.23:01:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-09-29.23:01:04::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-09-29.23:01:04::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:04::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:04::SCWBDomain::rc/cpu_cortexa9_v2_8/src'

TRACE::2025-09-29.23:01:04::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:04::SCWBDomain::c/cpu_cortexa9_v2_8/src'

TRACE::2025-09-29.23:01:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2025-09-29.23:01:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-09-29.23:01:04::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-09-29.23:01:04::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:04::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:04::SCWBDomain::rc/ddrps_v1_0/src'

TRACE::2025-09-29.23:01:04::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:04::SCWBDomain::c/ddrps_v1_0/src'

TRACE::2025-09-29.23:01:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2025-09-29.23:01:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-09-29.23:01:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-09-29.23:01:04::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:04::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:04::SCWBDomain::rc/devcfg_v3_5/src'

TRACE::2025-09-29.23:01:04::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:04::SCWBDomain::c/devcfg_v3_5/src'

TRACE::2025-09-29.23:01:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2025-09-29.23:01:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-09-29.23:01:04::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-09-29.23:01:04::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:04::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:04::SCWBDomain::rc/dmaps_v2_5/src'

TRACE::2025-09-29.23:01:04::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:04::SCWBDomain::c/dmaps_v2_5/src'

TRACE::2025-09-29.23:01:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src"

TRACE::2025-09-29.23:01:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-09-29.23:01:04::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-09-29.23:01:04::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:04::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:04::SCWBDomain::rc/pl_bram_rd_v1_0/src'

TRACE::2025-09-29.23:01:04::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:04::SCWBDomain::c/pl_bram_rd_v1_0/src'

TRACE::2025-09-29.23:01:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2025-09-29.23:01:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-09-29.23:01:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-09-29.23:01:05::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:05::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:05::SCWBDomain::rc/scugic_v4_1/src'

TRACE::2025-09-29.23:01:05::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:05::SCWBDomain::c/scugic_v4_1/src'

TRACE::2025-09-29.23:01:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2025-09-29.23:01:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-09-29.23:01:05::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-09-29.23:01:05::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:05::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:05::SCWBDomain::rc/scutimer_v2_1/src'

TRACE::2025-09-29.23:01:05::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:05::SCWBDomain::c/scutimer_v2_1/src'

TRACE::2025-09-29.23:01:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2025-09-29.23:01:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-09-29.23:01:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-09-29.23:01:05::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:05::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:05::SCWBDomain::rc/scuwdt_v2_1/src'

TRACE::2025-09-29.23:01:05::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:05::SCWBDomain::c/scuwdt_v2_1/src'

TRACE::2025-09-29.23:01:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2025-09-29.23:01:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-09-29.23:01:05::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-09-29.23:01:05::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:05::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:05::SCWBDomain::rc/standalone_v7_1/src'

TRACE::2025-09-29.23:01:06::SCWBDomain::make[3]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:06::SCWBDomain::rc/standalone_v7_1/src/profile'

TRACE::2025-09-29.23:01:06::SCWBDomain::make[3]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:06::SCWBDomain::c/standalone_v7_1/src/profile'

TRACE::2025-09-29.23:01:06::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:06::SCWBDomain::c/standalone_v7_1/src'

TRACE::2025-09-29.23:01:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2025-09-29.23:01:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-09-29.23:01:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-09-29.23:01:06::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:06::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:06::SCWBDomain::rc/uartps_v3_8/src'

TRACE::2025-09-29.23:01:06::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:06::SCWBDomain::c/uartps_v3_8/src'

TRACE::2025-09-29.23:01:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2025-09-29.23:01:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-09-29.23:01:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-09-29.23:01:06::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:06::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:06::SCWBDomain::rc/xadcps_v2_3/src'

TRACE::2025-09-29.23:01:06::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:06::SCWBDomain::c/xadcps_v2_3/src'

TRACE::2025-09-29.23:01:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2025-09-29.23:01:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-09-29.23:01:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-09-29.23:01:06::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:06::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:06::SCWBDomain::rc/xilffs_v4_2/src'

TRACE::2025-09-29.23:01:06::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:06::SCWBDomain::c/xilffs_v4_2/src'

TRACE::2025-09-29.23:01:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2025-09-29.23:01:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-09-29.23:01:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-09-29.23:01:06::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:06::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:06::SCWBDomain::rc/xilrsa_v1_5/src'

TRACE::2025-09-29.23:01:06::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:06::SCWBDomain::c/xilrsa_v1_5/src'

TRACE::2025-09-29.23:01:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2025-09-29.23:01:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-09-29.23:01:06::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-09-29.23:01:06::SCWBDomain::les -g -Wall -Wextra"

TRACE::2025-09-29.23:01:07::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:07::SCWBDomain::rc/bram_v4_3/src'

TRACE::2025-09-29.23:01:07::SCWBDomain::"Compiling bram"

TRACE::2025-09-29.23:01:08::SCWBDomain::make[3]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:08::SCWBDomain::rc/bram_v4_3/src'

TRACE::2025-09-29.23:01:08::SCWBDomain::make[3]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:08::SCWBDomain::c/bram_v4_3/src'

TRACE::2025-09-29.23:01:08::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:08::SCWBDomain::c/bram_v4_3/src'

TRACE::2025-09-29.23:01:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2025-09-29.23:01:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-09-29.23:01:08::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-09-29.23:01:08::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:08::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:08::SCWBDomain::rc/coresightps_dcc_v1_6/src'

TRACE::2025-09-29.23:01:08::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2025-09-29.23:01:08::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:08::SCWBDomain::c/coresightps_dcc_v1_6/src'

TRACE::2025-09-29.23:01:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2025-09-29.23:01:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2025-09-29.23:01:08::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2025-09-29.23:01:08::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:08::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:08::SCWBDomain::rc/cpu_cortexa9_v2_8/src'

TRACE::2025-09-29.23:01:08::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2025-09-29.23:01:08::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:08::SCWBDomain::c/cpu_cortexa9_v2_8/src'

TRACE::2025-09-29.23:01:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2025-09-29.23:01:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-09-29.23:01:08::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-09-29.23:01:08::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:08::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:08::SCWBDomain::rc/ddrps_v1_0/src'

TRACE::2025-09-29.23:01:08::SCWBDomain::"Compiling ddrps"

TRACE::2025-09-29.23:01:08::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:08::SCWBDomain::c/ddrps_v1_0/src'

TRACE::2025-09-29.23:01:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2025-09-29.23:01:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-09-29.23:01:08::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-09-29.23:01:08::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-09-29.23:01:08::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:08::SCWBDomain::rc/devcfg_v3_5/src'

TRACE::2025-09-29.23:01:09::SCWBDomain::"Compiling devcfg"

TRACE::2025-09-29.23:01:10::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:10::SCWBDomain::c/devcfg_v3_5/src'

TRACE::2025-09-29.23:01:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2025-09-29.23:01:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-09-29.23:01:10::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-09-29.23:01:10::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:10::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:10::SCWBDomain::rc/dmaps_v2_5/src'

TRACE::2025-09-29.23:01:10::SCWBDomain::"Compiling dmaps"

TRACE::2025-09-29.23:01:11::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:11::SCWBDomain::c/dmaps_v2_5/src'

TRACE::2025-09-29.23:01:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src"

TRACE::2025-09-29.23:01:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-09-29.23:01:11::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-09-29.23:01:11::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:11::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:11::SCWBDomain::rc/pl_bram_rd_v1_0/src'

TRACE::2025-09-29.23:01:11::SCWBDomain::"Compiling pl_bram_rd..."

TRACE::2025-09-29.23:01:12::SCWBDomain::make[3]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:12::SCWBDomain::rc/pl_bram_rd_v1_0/src'

TRACE::2025-09-29.23:01:12::SCWBDomain::make[3]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:12::SCWBDomain::c/pl_bram_rd_v1_0/src'

TRACE::2025-09-29.23:01:12::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:12::SCWBDomain::c/pl_bram_rd_v1_0/src'

TRACE::2025-09-29.23:01:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2025-09-29.23:01:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-09-29.23:01:12::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-09-29.23:01:12::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-09-29.23:01:12::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:12::SCWBDomain::rc/scugic_v4_1/src'

TRACE::2025-09-29.23:01:12::SCWBDomain::"Compiling scugic"

TRACE::2025-09-29.23:01:13::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:13::SCWBDomain::c/scugic_v4_1/src'

TRACE::2025-09-29.23:01:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2025-09-29.23:01:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-09-29.23:01:13::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-09-29.23:01:13::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:13::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:13::SCWBDomain::rc/scutimer_v2_1/src'

TRACE::2025-09-29.23:01:13::SCWBDomain::"Compiling scutimer"

TRACE::2025-09-29.23:01:14::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:14::SCWBDomain::c/scutimer_v2_1/src'

TRACE::2025-09-29.23:01:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2025-09-29.23:01:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-09-29.23:01:14::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-09-29.23:01:14::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-09-29.23:01:14::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:14::SCWBDomain::rc/scuwdt_v2_1/src'

TRACE::2025-09-29.23:01:14::SCWBDomain::"Compiling scuwdt"

TRACE::2025-09-29.23:01:15::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:15::SCWBDomain::c/scuwdt_v2_1/src'

TRACE::2025-09-29.23:01:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2025-09-29.23:01:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-09-29.23:01:15::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-09-29.23:01:15::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:15::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:15::SCWBDomain::rc/standalone_v7_1/src'

TRACE::2025-09-29.23:01:15::SCWBDomain::"Compiling standalone"

TRACE::2025-09-29.23:01:21::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:21::SCWBDomain::c/standalone_v7_1/src'

TRACE::2025-09-29.23:01:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2025-09-29.23:01:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-09-29.23:01:21::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-09-29.23:01:21::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-09-29.23:01:21::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:21::SCWBDomain::rc/uartps_v3_8/src'

TRACE::2025-09-29.23:01:21::SCWBDomain::"Compiling uartps"

TRACE::2025-09-29.23:01:23::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:23::SCWBDomain::c/uartps_v3_8/src'

TRACE::2025-09-29.23:01:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2025-09-29.23:01:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-09-29.23:01:23::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-09-29.23:01:23::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-09-29.23:01:23::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:23::SCWBDomain::rc/xadcps_v2_3/src'

TRACE::2025-09-29.23:01:23::SCWBDomain::"Compiling xadcps"

TRACE::2025-09-29.23:01:24::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:24::SCWBDomain::c/xadcps_v2_3/src'

TRACE::2025-09-29.23:01:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2025-09-29.23:01:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-09-29.23:01:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-09-29.23:01:24::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-09-29.23:01:24::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:24::SCWBDomain::rc/xilffs_v4_2/src'

TRACE::2025-09-29.23:01:24::SCWBDomain::"Compiling XilFFs Library"

TRACE::2025-09-29.23:01:25::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:25::SCWBDomain::c/xilffs_v4_2/src'

TRACE::2025-09-29.23:01:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2025-09-29.23:01:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-09-29.23:01:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-09-29.23:01:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-09-29.23:01:25::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-09-29.23:01:25::SCWBDomain::rc/xilrsa_v1_5/src'

TRACE::2025-09-29.23:01:25::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-09-29.23:01:25::SCWBDomain::c/xilrsa_v1_5/src'

TRACE::2025-09-29.23:01:25::SCWBDomain::'Finished building libraries'

TRACE::2025-09-29.23:01:25::SCWBDomain::make[1]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2025-09-29.23:01:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2025-09-29.23:01:25::SCWBDomain::include -I.

TRACE::2025-09-29.23:01:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2025-09-29.23:01:25::SCWBDomain::9_0/include -I.

TRACE::2025-09-29.23:01:26::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2025-09-29.23:01:26::SCWBDomain::0/include -I.

TRACE::2025-09-29.23:01:26::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2025-09-29.23:01:26::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2025-09-29.23:01:26::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2025-09-29.23:01:26::SCWBDomain::0/include -I.

TRACE::2025-09-29.23:01:26::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2025-09-29.23:01:26::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2025-09-29.23:01:26::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2025-09-29.23:01:26::SCWBDomain::9_0/include -I.

TRACE::2025-09-29.23:01:26::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2025-09-29.23:01:26::SCWBDomain::0/include -I.

TRACE::2025-09-29.23:01:27::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2025-09-29.23:01:27::SCWBDomain::9_0/include -I.

TRACE::2025-09-29.23:01:27::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2025-09-29.23:01:27::SCWBDomain::_cortexa9_0/include -I.

TRACE::2025-09-29.23:01:27::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2025-09-29.23:01:27::SCWBDomain::9_0/include -I.

TRACE::2025-09-29.23:01:27::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2025-09-29.23:01:27::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-09-29.23:01:27::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2025-09-29.23:01:27::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2025-09-29.23:01:27::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2025-09-29.23:01:27::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                               -Wl,--gc-sections -Lz
TRACE::2025-09-29.23:01:27::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2025-09-29.23:01:27::SCWSystem::Checking the domain standalone_domain
LOG::2025-09-29.23:01:27::SCWSystem::Not a boot domain 
LOG::2025-09-29.23:01:27::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-09-29.23:01:27::SCWDomain::Generating domain artifcats
TRACE::2025-09-29.23:01:27::SCWMssOS::Generating standalone artifcats
TRACE::2025-09-29.23:01:27::SCWMssOS::Copying the qemu file from  D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2025-09-29.23:01:27::SCWMssOS::Copying the qemu file from  D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/qemu/
TRACE::2025-09-29.23:01:27::SCWMssOS:: Copying the user libraries. 
TRACE::2025-09-29.23:01:27::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:27::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:27::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:27::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.23:01:27::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.23:01:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.23:01:27::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.23:01:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.23:01:27::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.23:01:27::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.23:01:27::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.23:01:27::SCWMssOS::Completed writing the mss file at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-09-29.23:01:27::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.23:01:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-09-29.23:01:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-09-29.23:01:27::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-09-29.23:01:27::SCWMssOS::doing bsp build ... 
TRACE::2025-09-29.23:01:27::SCWMssOS::System Command Ran  D: & cd  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2025-09-29.23:01:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2025-09-29.23:01:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-09-29.23:01:27::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-09-29.23:01:27::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2025-09-29.23:01:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-09-29.23:01:28::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-09-29.23:01:28::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2025-09-29.23:01:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-09-29.23:01:28::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-09-29.23:01:28::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2025-09-29.23:01:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-09-29.23:01:28::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-09-29.23:01:28::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2025-09-29.23:01:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-09-29.23:01:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-09-29.23:01:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2025-09-29.23:01:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-09-29.23:01:28::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-09-29.23:01:28::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src"

TRACE::2025-09-29.23:01:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-09-29.23:01:28::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-09-29.23:01:28::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2025-09-29.23:01:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-09-29.23:01:29::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-09-29.23:01:29::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2025-09-29.23:01:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-09-29.23:01:29::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-09-29.23:01:29::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2025-09-29.23:01:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-09-29.23:01:29::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-09-29.23:01:29::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2025-09-29.23:01:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-09-29.23:01:29::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-09-29.23:01:29::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2025-09-29.23:01:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-09-29.23:01:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-09-29.23:01:30::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2025-09-29.23:01:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-09-29.23:01:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-09-29.23:01:30::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2025-09-29.23:01:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-09-29.23:01:30::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-09-29.23:01:30::SCWMssOS::les -g -Wall -Wextra"

TRACE::2025-09-29.23:01:30::SCWMssOS::"Compiling bram"

TRACE::2025-09-29.23:01:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2025-09-29.23:01:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-09-29.23:01:31::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-09-29.23:01:31::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:31::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2025-09-29.23:01:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2025-09-29.23:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2025-09-29.23:01:32::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2025-09-29.23:01:32::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:32::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2025-09-29.23:01:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2025-09-29.23:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-09-29.23:01:32::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-09-29.23:01:32::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:32::SCWMssOS::"Compiling ddrps"

TRACE::2025-09-29.23:01:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2025-09-29.23:01:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-09-29.23:01:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-09-29.23:01:32::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-09-29.23:01:32::SCWMssOS::"Compiling devcfg"

TRACE::2025-09-29.23:01:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2025-09-29.23:01:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-09-29.23:01:34::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-09-29.23:01:34::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:34::SCWMssOS::"Compiling dmaps"

TRACE::2025-09-29.23:01:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src"

TRACE::2025-09-29.23:01:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-09-29.23:01:35::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-09-29.23:01:35::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:35::SCWMssOS::"Compiling pl_bram_rd..."

TRACE::2025-09-29.23:01:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2025-09-29.23:01:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-09-29.23:01:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-09-29.23:01:36::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-09-29.23:01:36::SCWMssOS::"Compiling scugic"

TRACE::2025-09-29.23:01:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2025-09-29.23:01:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-09-29.23:01:37::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-09-29.23:01:37::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:37::SCWMssOS::"Compiling scutimer"

TRACE::2025-09-29.23:01:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2025-09-29.23:01:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-09-29.23:01:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-09-29.23:01:38::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-09-29.23:01:38::SCWMssOS::"Compiling scuwdt"

TRACE::2025-09-29.23:01:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2025-09-29.23:01:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-09-29.23:01:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-09-29.23:01:39::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2025-09-29.23:01:39::SCWMssOS::"Compiling standalone"

TRACE::2025-09-29.23:01:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2025-09-29.23:01:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-09-29.23:01:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-09-29.23:01:45::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-09-29.23:01:45::SCWMssOS::"Compiling uartps"

TRACE::2025-09-29.23:01:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2025-09-29.23:01:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-09-29.23:01:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-09-29.23:01:46::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-09-29.23:01:46::SCWMssOS::"Compiling xadcps"

TRACE::2025-09-29.23:01:48::SCWMssOS::'Finished building libraries'

TRACE::2025-09-29.23:01:48::SCWMssOS::Copying to export directory.
TRACE::2025-09-29.23:01:48::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-09-29.23:01:48::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-09-29.23:01:48::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-09-29.23:01:48::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2025-09-29.23:01:48::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2025-09-29.23:01:48::SCWPlatform::Started preparing the platform 
TRACE::2025-09-29.23:01:48::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2025-09-29.23:01:48::SCWSystem::dir created 
TRACE::2025-09-29.23:01:48::SCWSystem::Writing the bif 
TRACE::2025-09-29.23:01:48::SCWPlatform::Started writing the spfm file 
TRACE::2025-09-29.23:01:48::SCWPlatform::Started writing the xpfm file 
TRACE::2025-09-29.23:01:48::SCWPlatform::Completed generating the platform
TRACE::2025-09-29.23:01:48::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:48::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:48::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:48::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.23:01:48::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.23:01:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.23:01:48::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.23:01:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.23:01:48::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.23:01:48::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.23:01:48::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.23:01:48::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:48::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:48::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:48::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.23:01:48::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.23:01:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.23:01:48::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.23:01:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.23:01:48::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.23:01:48::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.23:01:48::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.23:01:48::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:48::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:48::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:48::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.23:01:48::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.23:01:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.23:01:48::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.23:01:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.23:01:48::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.23:01:48::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.23:01:48::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-09-29.23:01:48::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:48::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:48::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:48::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.23:01:48::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.23:01:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.23:01:48::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.23:01:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.23:01:48::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.23:01:48::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.23:01:48::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.23:01:48::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:48::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:48::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:48::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.23:01:48::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.23:01:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.23:01:48::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.23:01:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.23:01:48::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.23:01:48::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.23:01:48::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.23:01:48::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:48::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:48::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:48::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.23:01:48::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.23:01:48::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.23:01:48::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.23:01:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.23:01:48::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.23:01:48::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.23:01:48::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.23:01:48::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ab119811a3b273134f239a82646e3b3f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7d26c1c20d7a4697c79d90ee44260fb8",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-09-29.23:01:48::SCWPlatform::updated the xpfm file.
TRACE::2025-09-29.23:01:49::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:49::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:49::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:49::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-09-29.23:01:49::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-09-29.23:01:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-09-29.23:01:49::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_0
TRACE::2025-09-29.23:01:49::SCWPlatform::Opened existing hwdb system_wrapper_0
TRACE::2025-09-29.23:01:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-09-29.23:01:49::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-09-29.23:01:49::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-09-29.23:01:49::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:17:07::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:07::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:07::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:20::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:17:20::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:17:20::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-10-04.16:17:25::SCWPlatform::Opened new HwDB with name system_wrapper
TRACE::2025-10-04.16:17:25::SCWReader::Active system found as  system_wrapper
TRACE::2025-10-04.16:17:25::SCWReader::Handling sysconfig system_wrapper
TRACE::2025-10-04.16:17:25::SCWDomain::checking for install qemu data   : 
TRACE::2025-10-04.16:17:25::SCWDomain:: Using the QEMU Data from install at  : D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2025-10-04.16:17:25::SCWDomain:: Using the QEMU args  from install at  : D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2025-10-04.16:17:25::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:17:25::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:17:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.16:17:25::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.16:17:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.16:17:25::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:17:25::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:17:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.16:17:25::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.16:17:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.16:17:25::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2025-10-04.16:17:25::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:17:25::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:17:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.16:17:25::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.16:17:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.16:17:25::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.16:17:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-10-04.16:17:25::SCWMssOS::No sw design opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.16:17:25::SCWMssOS::mss exists loading the mss file  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.16:17:25::SCWMssOS::Opened the sw design from mss  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.16:17:25::SCWMssOS::Adding the swdes entry D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-10-04.16:17:25::SCWMssOS::updating the scw layer about changes
TRACE::2025-10-04.16:17:25::SCWMssOS::Opened the sw design.  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.16:17:25::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:17:25::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:17:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.16:17:25::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.16:17:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.16:17:25::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.16:17:25::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.16:17:25::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.16:17:25::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2025-10-04.16:17:25::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:17:25::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:17:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.16:17:25::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.16:17:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.16:17:25::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.16:17:25::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.16:17:25::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.16:17:25::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2025-10-04.16:17:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-10-04.16:17:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-10-04.16:17:25::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:17:25::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:17:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.16:17:25::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.16:17:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.16:17:25::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.16:17:25::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.16:17:25::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.16:17:25::SCWReader::No isolation master present  
TRACE::2025-10-04.16:17:25::SCWDomain::checking for install qemu data   : 
TRACE::2025-10-04.16:17:25::SCWDomain:: Using the QEMU Data from install at  : D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2025-10-04.16:17:25::SCWDomain:: Using the QEMU args  from install at  : D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2025-10-04.16:17:25::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:17:25::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:17:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.16:17:25::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.16:17:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.16:17:25::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:17:25::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:17:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.16:17:25::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.16:17:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.16:17:25::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:17:25::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.16:17:25::SCWMssOS::No sw design opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:17:25::SCWMssOS::mss exists loading the mss file  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:17:25::SCWMssOS::Opened the sw design from mss  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:17:25::SCWMssOS::Adding the swdes entry D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2025-10-04.16:17:25::SCWMssOS::updating the scw layer about changes
TRACE::2025-10-04.16:17:25::SCWMssOS::Opened the sw design.  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:17:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-10-04.16:17:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-10-04.16:17:25::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:17:25::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:17:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.16:17:25::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.16:17:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.16:17:25::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:17:25::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.16:17:25::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:17:25::SCWReader::No isolation master present  
LOG::2025-10-04.16:17:25::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2025-10-04.16:17:25::SCWPlatform::Sanity checking of platform is completed
LOG::2025-10-04.16:17:25::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2025-10-04.16:17:25::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-10-04.16:17:25::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-10-04.16:17:25::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-10-04.16:17:25::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2025-10-04.16:17:25::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:17:25::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:17:25::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.16:17:25::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.16:17:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.16:17:25::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.16:17:25::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.16:17:25::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.16:17:25::SCWBDomain::Completed writing the mss file at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-10-04.16:17:25::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-10-04.16:17:25::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-10-04.16:17:25::SCWBDomain::System Command Ran  D:&  cd  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl & make 
TRACE::2025-10-04.16:17:27::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2025-10-04.16:17:27::SCWSystem::Checking the domain standalone_domain
LOG::2025-10-04.16:17:27::SCWSystem::Not a boot domain 
LOG::2025-10-04.16:17:27::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-10-04.16:17:27::SCWDomain::Generating domain artifcats
TRACE::2025-10-04.16:17:27::SCWMssOS::Generating standalone artifcats
TRACE::2025-10-04.16:17:27::SCWMssOS::Copying the qemu file from  D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2025-10-04.16:17:27::SCWMssOS::Copying the qemu file from  D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/qemu/
TRACE::2025-10-04.16:17:27::SCWMssOS:: Copying the user libraries. 
TRACE::2025-10-04.16:17:27::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:27::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:27::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:27::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:17:27::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:17:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:17:27::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.16:17:27::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.16:17:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.16:17:27::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:17:27::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.16:17:27::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:17:27::SCWMssOS::Completed writing the mss file at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-10-04.16:17:27::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:17:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-10-04.16:17:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-10-04.16:17:27::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-10-04.16:17:27::SCWMssOS::doing bsp build ... 
TRACE::2025-10-04.16:17:27::SCWMssOS::System Command Ran  D: & cd  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2025-10-04.16:17:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2025-10-04.16:17:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-10-04.16:17:27::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-10-04.16:17:27::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:17:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2025-10-04.16:17:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-10-04.16:17:28::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-10-04.16:17:28::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:17:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2025-10-04.16:17:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-10-04.16:17:28::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-10-04.16:17:28::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:17:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2025-10-04.16:17:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-10-04.16:17:29::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-10-04.16:17:29::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:17:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2025-10-04.16:17:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:17:29::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:17:29::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:17:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2025-10-04.16:17:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-10-04.16:17:29::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-10-04.16:17:29::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:17:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src"

TRACE::2025-10-04.16:17:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-10-04.16:17:29::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-10-04.16:17:29::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:17:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2025-10-04.16:17:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:17:29::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:17:29::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:17:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2025-10-04.16:17:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-10-04.16:17:30::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-10-04.16:17:30::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:17:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2025-10-04.16:17:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:17:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:17:30::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:17:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2025-10-04.16:17:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-10-04.16:17:30::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-10-04.16:17:30::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:17:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2025-10-04.16:17:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:17:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:17:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:17:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2025-10-04.16:17:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:17:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:17:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:17:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2025-10-04.16:17:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-10-04.16:17:33::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-10-04.16:17:33::SCWMssOS::les -g -Wall -Wextra"

TRACE::2025-10-04.16:17:33::SCWMssOS::"Compiling bram"

TRACE::2025-10-04.16:17:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2025-10-04.16:17:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-10-04.16:17:43::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-10-04.16:17:43::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:17:43::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2025-10-04.16:17:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2025-10-04.16:17:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2025-10-04.16:17:43::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2025-10-04.16:17:43::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:17:43::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2025-10-04.16:17:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2025-10-04.16:17:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-10-04.16:17:43::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-10-04.16:17:43::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2025-10-04.16:17:44::SCWMssOS::"Compiling ddrps"

TRACE::2025-10-04.16:17:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2025-10-04.16:17:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:17:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:17:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-10-04.16:17:44::SCWMssOS::"Compiling devcfg"

TRACE::2025-10-04.16:17:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2025-10-04.16:17:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-10-04.16:17:45::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-10-04.16:17:45::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2025-10-04.16:17:45::SCWMssOS::"Compiling dmaps"

TRACE::2025-10-04.16:17:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src"

TRACE::2025-10-04.16:17:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-10-04.16:17:47::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-10-04.16:17:47::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:17:47::SCWMssOS::"Compiling pl_bram_rd..."

TRACE::2025-10-04.16:17:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2025-10-04.16:17:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:17:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:17:48::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-10-04.16:17:48::SCWMssOS::"Compiling scugic"

TRACE::2025-10-04.16:17:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2025-10-04.16:17:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-10-04.16:17:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-10-04.16:17:49::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:17:49::SCWMssOS::"Compiling scutimer"

TRACE::2025-10-04.16:17:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2025-10-04.16:17:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:17:50::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:17:50::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-10-04.16:17:50::SCWMssOS::"Compiling scuwdt"

TRACE::2025-10-04.16:17:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2025-10-04.16:17:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-10-04.16:17:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-10-04.16:17:51::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:17:51::SCWMssOS::"Compiling standalone"

TRACE::2025-10-04.16:17:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2025-10-04.16:17:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:17:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:17:58::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-10-04.16:17:58::SCWMssOS::"Compiling uartps"

TRACE::2025-10-04.16:18:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2025-10-04.16:18:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:18:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:18:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-10-04.16:18:00::SCWMssOS::"Compiling xadcps"

TRACE::2025-10-04.16:18:01::SCWMssOS::'Finished building libraries'

TRACE::2025-10-04.16:18:01::SCWMssOS::Copying to export directory.
TRACE::2025-10-04.16:18:02::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-10-04.16:18:02::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-10-04.16:18:02::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-10-04.16:18:02::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2025-10-04.16:18:02::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2025-10-04.16:18:02::SCWPlatform::Started preparing the platform 
TRACE::2025-10-04.16:18:02::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2025-10-04.16:18:02::SCWSystem::dir created 
TRACE::2025-10-04.16:18:02::SCWSystem::Writing the bif 
TRACE::2025-10-04.16:18:02::SCWPlatform::Started writing the spfm file 
TRACE::2025-10-04.16:18:02::SCWPlatform::Started writing the xpfm file 
TRACE::2025-10-04.16:18:02::SCWPlatform::Completed generating the platform
TRACE::2025-10-04.16:18:02::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:18:02::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:18:02::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:18:02::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:18:02::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:18:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:18:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.16:18:02::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.16:18:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.16:18:02::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.16:18:02::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.16:18:02::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.16:18:02::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:18:02::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:18:02::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:18:02::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:18:02::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:18:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:18:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.16:18:02::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.16:18:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.16:18:02::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:18:02::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.16:18:02::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:18:02::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ab119811a3b273134f239a82646e3b3f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7d26c1c20d7a4697c79d90ee44260fb8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-10-04.16:18:02::SCWPlatform::updated the xpfm file.
TRACE::2025-10-04.16:18:02::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:18:02::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:18:02::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:18:02::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:18:02::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:18:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:18:02::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.16:18:02::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.16:18:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.16:18:02::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:18:02::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.16:18:02::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:23:26::SCWBDomain::System Command Ran  D:&  cd  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl & make clean
TRACE::2025-10-04.16:23:26::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2025-10-04.16:23:26::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2025-10-04.16:23:26::SCWBDomain::System Command Ran  D:&  cd  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2025-10-04.16:23:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s clean 

TRACE::2025-10-04.16:23:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2025-10-04.16:23:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2025-10-04.16:23:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2025-10-04.16:23:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2025-10-04.16:23:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2025-10-04.16:23:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src -s clean 

TRACE::2025-10-04.16:23:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2025-10-04.16:23:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2025-10-04.16:23:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2025-10-04.16:23:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2025-10-04.16:23:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2025-10-04.16:23:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2025-10-04.16:23:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s clean 

TRACE::2025-10-04.16:23:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s clean 

TRACE::2025-10-04.16:23:28::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2025-10-04.16:23:28::SCWMssOS::cleaning the bsp 
TRACE::2025-10-04.16:23:28::SCWMssOS::System Command Ran  D: & cd  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2025-10-04.16:23:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s clean 

TRACE::2025-10-04.16:23:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2025-10-04.16:23:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2025-10-04.16:23:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2025-10-04.16:23:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2025-10-04.16:23:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2025-10-04.16:23:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src -s clean 

TRACE::2025-10-04.16:23:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2025-10-04.16:23:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2025-10-04.16:23:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2025-10-04.16:23:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2025-10-04.16:23:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2025-10-04.16:23:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2025-10-04.16:23:28::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2025-10-04.16:23:30::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2025-10-04.16:23:30::SCWPlatform::Sanity checking of platform is completed
LOG::2025-10-04.16:23:30::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2025-10-04.16:23:30::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-10-04.16:23:30::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-10-04.16:23:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-10-04.16:23:30::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2025-10-04.16:23:30::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:23:30::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:23:30::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:23:30::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:23:30::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:23:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:23:30::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.16:23:30::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.16:23:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.16:23:30::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.16:23:30::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.16:23:30::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.16:23:30::SCWBDomain::Completed writing the mss file at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-10-04.16:23:30::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-10-04.16:23:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-10-04.16:23:30::SCWBDomain::System Command Ran  D:&  cd  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl & make 
TRACE::2025-10-04.16:23:30::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2025-10-04.16:23:30::SCWBDomain::make[1]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2025-10-04.16:23:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2025-10-04.16:23:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-10-04.16:23:30::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-10-04.16:23:30::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:30::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:30::SCWBDomain::rc/bram_v4_3/src'

TRACE::2025-10-04.16:23:30::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:30::SCWBDomain::c/bram_v4_3/src'

TRACE::2025-10-04.16:23:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2025-10-04.16:23:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-10-04.16:23:31::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-10-04.16:23:31::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:31::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:31::SCWBDomain::rc/coresightps_dcc_v1_6/src'

TRACE::2025-10-04.16:23:31::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:31::SCWBDomain::c/coresightps_dcc_v1_6/src'

TRACE::2025-10-04.16:23:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2025-10-04.16:23:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-10-04.16:23:31::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-10-04.16:23:31::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:31::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:31::SCWBDomain::rc/cpu_cortexa9_v2_8/src'

TRACE::2025-10-04.16:23:31::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:31::SCWBDomain::c/cpu_cortexa9_v2_8/src'

TRACE::2025-10-04.16:23:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2025-10-04.16:23:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-10-04.16:23:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-10-04.16:23:31::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:31::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:31::SCWBDomain::rc/ddrps_v1_0/src'

TRACE::2025-10-04.16:23:31::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:31::SCWBDomain::c/ddrps_v1_0/src'

TRACE::2025-10-04.16:23:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2025-10-04.16:23:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:23:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:23:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:31::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:31::SCWBDomain::rc/devcfg_v3_5/src'

TRACE::2025-10-04.16:23:31::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:31::SCWBDomain::c/devcfg_v3_5/src'

TRACE::2025-10-04.16:23:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2025-10-04.16:23:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-10-04.16:23:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-10-04.16:23:31::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:31::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:31::SCWBDomain::rc/dmaps_v2_5/src'

TRACE::2025-10-04.16:23:31::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:31::SCWBDomain::c/dmaps_v2_5/src'

TRACE::2025-10-04.16:23:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src"

TRACE::2025-10-04.16:23:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-10-04.16:23:31::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-10-04.16:23:31::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:31::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:31::SCWBDomain::rc/pl_bram_rd_v1_0/src'

TRACE::2025-10-04.16:23:31::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:31::SCWBDomain::c/pl_bram_rd_v1_0/src'

TRACE::2025-10-04.16:23:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2025-10-04.16:23:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:23:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:23:32::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:32::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:32::SCWBDomain::rc/scugic_v4_1/src'

TRACE::2025-10-04.16:23:32::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:32::SCWBDomain::c/scugic_v4_1/src'

TRACE::2025-10-04.16:23:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2025-10-04.16:23:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-10-04.16:23:32::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-10-04.16:23:32::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:32::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:32::SCWBDomain::rc/scutimer_v2_1/src'

TRACE::2025-10-04.16:23:32::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:32::SCWBDomain::c/scutimer_v2_1/src'

TRACE::2025-10-04.16:23:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2025-10-04.16:23:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:23:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:23:32::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:32::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:32::SCWBDomain::rc/scuwdt_v2_1/src'

TRACE::2025-10-04.16:23:32::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:32::SCWBDomain::c/scuwdt_v2_1/src'

TRACE::2025-10-04.16:23:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2025-10-04.16:23:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-10-04.16:23:32::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-10-04.16:23:32::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:32::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:32::SCWBDomain::rc/standalone_v7_1/src'

TRACE::2025-10-04.16:23:33::SCWBDomain::make[3]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:33::SCWBDomain::rc/standalone_v7_1/src/profile'

TRACE::2025-10-04.16:23:33::SCWBDomain::make[3]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:33::SCWBDomain::c/standalone_v7_1/src/profile'

TRACE::2025-10-04.16:23:33::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:33::SCWBDomain::c/standalone_v7_1/src'

TRACE::2025-10-04.16:23:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2025-10-04.16:23:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:23:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:23:33::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:33::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:33::SCWBDomain::rc/uartps_v3_8/src'

TRACE::2025-10-04.16:23:33::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:33::SCWBDomain::c/uartps_v3_8/src'

TRACE::2025-10-04.16:23:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2025-10-04.16:23:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:23:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:23:33::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:33::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:33::SCWBDomain::rc/xadcps_v2_3/src'

TRACE::2025-10-04.16:23:34::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:34::SCWBDomain::c/xadcps_v2_3/src'

TRACE::2025-10-04.16:23:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2025-10-04.16:23:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:23:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:23:34::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:34::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:34::SCWBDomain::rc/xilffs_v4_2/src'

TRACE::2025-10-04.16:23:34::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:34::SCWBDomain::c/xilffs_v4_2/src'

TRACE::2025-10-04.16:23:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2025-10-04.16:23:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:23:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:23:34::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:34::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:34::SCWBDomain::rc/xilrsa_v1_5/src'

TRACE::2025-10-04.16:23:34::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:34::SCWBDomain::c/xilrsa_v1_5/src'

TRACE::2025-10-04.16:23:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2025-10-04.16:23:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-10-04.16:23:34::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-10-04.16:23:34::SCWBDomain::les -g -Wall -Wextra"

TRACE::2025-10-04.16:23:34::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:34::SCWBDomain::rc/bram_v4_3/src'

TRACE::2025-10-04.16:23:34::SCWBDomain::"Compiling bram"

TRACE::2025-10-04.16:23:35::SCWBDomain::make[3]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:35::SCWBDomain::rc/bram_v4_3/src'

TRACE::2025-10-04.16:23:35::SCWBDomain::make[3]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:35::SCWBDomain::c/bram_v4_3/src'

TRACE::2025-10-04.16:23:35::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:35::SCWBDomain::c/bram_v4_3/src'

TRACE::2025-10-04.16:23:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2025-10-04.16:23:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-10-04.16:23:35::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-10-04.16:23:35::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:35::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:35::SCWBDomain::rc/coresightps_dcc_v1_6/src'

TRACE::2025-10-04.16:23:35::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2025-10-04.16:23:36::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:36::SCWBDomain::c/coresightps_dcc_v1_6/src'

TRACE::2025-10-04.16:23:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2025-10-04.16:23:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2025-10-04.16:23:36::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2025-10-04.16:23:36::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:36::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:36::SCWBDomain::rc/cpu_cortexa9_v2_8/src'

TRACE::2025-10-04.16:23:36::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2025-10-04.16:23:36::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:36::SCWBDomain::c/cpu_cortexa9_v2_8/src'

TRACE::2025-10-04.16:23:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2025-10-04.16:23:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-10-04.16:23:36::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-10-04.16:23:36::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:36::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:36::SCWBDomain::rc/ddrps_v1_0/src'

TRACE::2025-10-04.16:23:36::SCWBDomain::"Compiling ddrps"

TRACE::2025-10-04.16:23:36::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:36::SCWBDomain::c/ddrps_v1_0/src'

TRACE::2025-10-04.16:23:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2025-10-04.16:23:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:23:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:23:36::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-10-04.16:23:36::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:36::SCWBDomain::rc/devcfg_v3_5/src'

TRACE::2025-10-04.16:23:36::SCWBDomain::"Compiling devcfg"

TRACE::2025-10-04.16:23:37::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:37::SCWBDomain::c/devcfg_v3_5/src'

TRACE::2025-10-04.16:23:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2025-10-04.16:23:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-10-04.16:23:37::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-10-04.16:23:37::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:37::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:37::SCWBDomain::rc/dmaps_v2_5/src'

TRACE::2025-10-04.16:23:37::SCWBDomain::"Compiling dmaps"

TRACE::2025-10-04.16:23:38::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:38::SCWBDomain::c/dmaps_v2_5/src'

TRACE::2025-10-04.16:23:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src"

TRACE::2025-10-04.16:23:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-10-04.16:23:39::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-10-04.16:23:39::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:39::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:39::SCWBDomain::rc/pl_bram_rd_v1_0/src'

TRACE::2025-10-04.16:23:39::SCWBDomain::"Compiling pl_bram_rd..."

TRACE::2025-10-04.16:23:39::SCWBDomain::make[3]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:39::SCWBDomain::rc/pl_bram_rd_v1_0/src'

TRACE::2025-10-04.16:23:39::SCWBDomain::make[3]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:39::SCWBDomain::c/pl_bram_rd_v1_0/src'

TRACE::2025-10-04.16:23:39::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:39::SCWBDomain::c/pl_bram_rd_v1_0/src'

TRACE::2025-10-04.16:23:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2025-10-04.16:23:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:23:39::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:23:39::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-10-04.16:23:39::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:39::SCWBDomain::rc/scugic_v4_1/src'

TRACE::2025-10-04.16:23:39::SCWBDomain::"Compiling scugic"

TRACE::2025-10-04.16:23:40::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:40::SCWBDomain::c/scugic_v4_1/src'

TRACE::2025-10-04.16:23:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2025-10-04.16:23:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-10-04.16:23:40::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-10-04.16:23:40::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:40::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:40::SCWBDomain::rc/scutimer_v2_1/src'

TRACE::2025-10-04.16:23:40::SCWBDomain::"Compiling scutimer"

TRACE::2025-10-04.16:23:41::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:41::SCWBDomain::c/scutimer_v2_1/src'

TRACE::2025-10-04.16:23:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2025-10-04.16:23:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:23:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:23:41::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-10-04.16:23:41::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:41::SCWBDomain::rc/scuwdt_v2_1/src'

TRACE::2025-10-04.16:23:41::SCWBDomain::"Compiling scuwdt"

TRACE::2025-10-04.16:23:42::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:42::SCWBDomain::c/scuwdt_v2_1/src'

TRACE::2025-10-04.16:23:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2025-10-04.16:23:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-10-04.16:23:42::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-10-04.16:23:42::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:42::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:42::SCWBDomain::rc/standalone_v7_1/src'

TRACE::2025-10-04.16:23:42::SCWBDomain::"Compiling standalone"

TRACE::2025-10-04.16:23:48::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:48::SCWBDomain::c/standalone_v7_1/src'

TRACE::2025-10-04.16:23:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2025-10-04.16:23:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:23:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:23:48::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-10-04.16:23:48::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:48::SCWBDomain::rc/uartps_v3_8/src'

TRACE::2025-10-04.16:23:48::SCWBDomain::"Compiling uartps"

TRACE::2025-10-04.16:23:50::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:50::SCWBDomain::c/uartps_v3_8/src'

TRACE::2025-10-04.16:23:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2025-10-04.16:23:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:23:50::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:23:50::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-10-04.16:23:50::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:50::SCWBDomain::rc/xadcps_v2_3/src'

TRACE::2025-10-04.16:23:50::SCWBDomain::"Compiling xadcps"

TRACE::2025-10-04.16:23:51::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:51::SCWBDomain::c/xadcps_v2_3/src'

TRACE::2025-10-04.16:23:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2025-10-04.16:23:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:23:51::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:23:51::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-10-04.16:23:51::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:51::SCWBDomain::rc/xilffs_v4_2/src'

TRACE::2025-10-04.16:23:51::SCWBDomain::"Compiling XilFFs Library"

TRACE::2025-10-04.16:23:52::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:52::SCWBDomain::c/xilffs_v4_2/src'

TRACE::2025-10-04.16:23:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2025-10-04.16:23:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:23:52::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:23:52::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-10-04.16:23:52::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:23:52::SCWBDomain::rc/xilrsa_v1_5/src'

TRACE::2025-10-04.16:23:52::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:23:52::SCWBDomain::c/xilrsa_v1_5/src'

TRACE::2025-10-04.16:23:52::SCWBDomain::'Finished building libraries'

TRACE::2025-10-04.16:23:52::SCWBDomain::make[1]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2025-10-04.16:23:52::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2025-10-04.16:23:52::SCWBDomain::include -I.

TRACE::2025-10-04.16:23:52::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2025-10-04.16:23:52::SCWBDomain::9_0/include -I.

TRACE::2025-10-04.16:23:52::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2025-10-04.16:23:52::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2025-10-04.16:23:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2025-10-04.16:23:53::SCWBDomain::0/include -I.

TRACE::2025-10-04.16:23:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2025-10-04.16:23:53::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2025-10-04.16:23:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2025-10-04.16:23:53::SCWBDomain::9_0/include -I.

TRACE::2025-10-04.16:23:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2025-10-04.16:23:53::SCWBDomain::0/include -I.

TRACE::2025-10-04.16:23:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2025-10-04.16:23:53::SCWBDomain::0/include -I.

TRACE::2025-10-04.16:23:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2025-10-04.16:23:53::SCWBDomain::9_0/include -I.

TRACE::2025-10-04.16:23:53::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2025-10-04.16:23:53::SCWBDomain::_cortexa9_0/include -I.

TRACE::2025-10-04.16:23:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2025-10-04.16:23:54::SCWBDomain::9_0/include -I.

TRACE::2025-10-04.16:23:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2025-10-04.16:23:54::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-10-04.16:23:54::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2025-10-04.16:23:54::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2025-10-04.16:23:54::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2025-10-04.16:23:54::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                               -Wl,--gc-sections -Lz
TRACE::2025-10-04.16:23:54::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2025-10-04.16:23:54::SCWSystem::Checking the domain standalone_domain
LOG::2025-10-04.16:23:54::SCWSystem::Not a boot domain 
LOG::2025-10-04.16:23:54::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-10-04.16:23:54::SCWDomain::Generating domain artifcats
TRACE::2025-10-04.16:23:54::SCWMssOS::Generating standalone artifcats
TRACE::2025-10-04.16:23:54::SCWMssOS::Copying the qemu file from  D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2025-10-04.16:23:54::SCWMssOS::Copying the qemu file from  D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/qemu/
TRACE::2025-10-04.16:23:54::SCWMssOS:: Copying the user libraries. 
TRACE::2025-10-04.16:23:54::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:23:54::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:23:54::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:23:54::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:23:54::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:23:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:23:54::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.16:23:54::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.16:23:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.16:23:54::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:23:54::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.16:23:54::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:23:54::SCWMssOS::Completed writing the mss file at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-10-04.16:23:54::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:23:54::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-10-04.16:23:54::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-10-04.16:23:54::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-10-04.16:23:54::SCWMssOS::doing bsp build ... 
TRACE::2025-10-04.16:23:54::SCWMssOS::System Command Ran  D: & cd  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2025-10-04.16:23:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2025-10-04.16:23:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-10-04.16:23:54::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-10-04.16:23:54::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2025-10-04.16:23:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-10-04.16:23:54::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-10-04.16:23:54::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2025-10-04.16:23:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-10-04.16:23:54::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-10-04.16:23:54::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2025-10-04.16:23:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-10-04.16:23:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-10-04.16:23:54::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2025-10-04.16:23:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:23:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:23:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2025-10-04.16:23:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-10-04.16:23:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-10-04.16:23:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src"

TRACE::2025-10-04.16:23:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-10-04.16:23:55::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-10-04.16:23:55::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2025-10-04.16:23:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:23:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:23:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2025-10-04.16:23:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-10-04.16:23:55::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-10-04.16:23:55::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2025-10-04.16:23:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:23:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:23:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2025-10-04.16:23:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-10-04.16:23:55::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-10-04.16:23:55::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2025-10-04.16:23:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:23:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:23:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2025-10-04.16:23:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:23:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:23:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2025-10-04.16:23:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-10-04.16:23:56::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-10-04.16:23:56::SCWMssOS::les -g -Wall -Wextra"

TRACE::2025-10-04.16:23:56::SCWMssOS::"Compiling bram"

TRACE::2025-10-04.16:23:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2025-10-04.16:23:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-10-04.16:23:57::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-10-04.16:23:57::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:57::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2025-10-04.16:23:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2025-10-04.16:23:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2025-10-04.16:23:58::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2025-10-04.16:23:58::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:58::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2025-10-04.16:23:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2025-10-04.16:23:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-10-04.16:23:58::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-10-04.16:23:58::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2025-10-04.16:23:58::SCWMssOS::"Compiling ddrps"

TRACE::2025-10-04.16:23:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2025-10-04.16:23:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:23:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:23:58::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-10-04.16:23:58::SCWMssOS::"Compiling devcfg"

TRACE::2025-10-04.16:23:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2025-10-04.16:23:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-10-04.16:23:59::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-10-04.16:23:59::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2025-10-04.16:24:00::SCWMssOS::"Compiling dmaps"

TRACE::2025-10-04.16:24:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src"

TRACE::2025-10-04.16:24:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-10-04.16:24:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-10-04.16:24:01::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:24:01::SCWMssOS::"Compiling pl_bram_rd..."

TRACE::2025-10-04.16:24:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2025-10-04.16:24:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:24:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:24:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-10-04.16:24:01::SCWMssOS::"Compiling scugic"

TRACE::2025-10-04.16:24:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2025-10-04.16:24:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-10-04.16:24:02::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-10-04.16:24:02::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:24:03::SCWMssOS::"Compiling scutimer"

TRACE::2025-10-04.16:24:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2025-10-04.16:24:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:24:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:24:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-10-04.16:24:03::SCWMssOS::"Compiling scuwdt"

TRACE::2025-10-04.16:24:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2025-10-04.16:24:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-10-04.16:24:04::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-10-04.16:24:04::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:24:04::SCWMssOS::"Compiling standalone"

TRACE::2025-10-04.16:24:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2025-10-04.16:24:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:24:09::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:24:09::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-10-04.16:24:09::SCWMssOS::"Compiling uartps"

TRACE::2025-10-04.16:24:11::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2025-10-04.16:24:11::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:24:11::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:24:11::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-10-04.16:24:11::SCWMssOS::"Compiling xadcps"

TRACE::2025-10-04.16:24:12::SCWMssOS::'Finished building libraries'

TRACE::2025-10-04.16:24:12::SCWMssOS::Copying to export directory.
TRACE::2025-10-04.16:24:13::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-10-04.16:24:13::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-10-04.16:24:13::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-10-04.16:24:13::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2025-10-04.16:24:13::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2025-10-04.16:24:13::SCWPlatform::Started preparing the platform 
TRACE::2025-10-04.16:24:13::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2025-10-04.16:24:13::SCWSystem::dir created 
TRACE::2025-10-04.16:24:13::SCWSystem::Writing the bif 
TRACE::2025-10-04.16:24:13::SCWPlatform::Started writing the spfm file 
TRACE::2025-10-04.16:24:13::SCWPlatform::Started writing the xpfm file 
TRACE::2025-10-04.16:24:13::SCWPlatform::Completed generating the platform
TRACE::2025-10-04.16:24:13::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:24:13::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:24:13::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:24:13::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:24:13::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:24:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:24:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.16:24:13::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.16:24:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.16:24:13::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.16:24:13::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.16:24:13::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.16:24:13::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:24:13::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:24:13::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:24:13::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:24:13::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:24:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:24:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.16:24:13::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.16:24:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.16:24:13::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:24:13::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.16:24:13::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:24:13::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ab119811a3b273134f239a82646e3b3f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7d26c1c20d7a4697c79d90ee44260fb8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-10-04.16:24:13::SCWPlatform::updated the xpfm file.
TRACE::2025-10-04.16:24:13::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:24:13::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:24:13::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:24:13::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:24:13::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:24:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:24:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.16:24:13::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.16:24:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.16:24:13::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:24:13::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.16:24:13::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:38:49::SCWBDomain::System Command Ran  D:&  cd  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl & make clean
TRACE::2025-10-04.16:38:49::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2025-10-04.16:38:49::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2025-10-04.16:38:49::SCWBDomain::System Command Ran  D:&  cd  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2025-10-04.16:38:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s clean 

TRACE::2025-10-04.16:38:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2025-10-04.16:38:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2025-10-04.16:38:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2025-10-04.16:38:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2025-10-04.16:38:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2025-10-04.16:38:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src -s clean 

TRACE::2025-10-04.16:38:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2025-10-04.16:38:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2025-10-04.16:38:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2025-10-04.16:38:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2025-10-04.16:38:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2025-10-04.16:38:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2025-10-04.16:38:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s clean 

TRACE::2025-10-04.16:38:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s clean 

TRACE::2025-10-04.16:38:50::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2025-10-04.16:38:50::SCWMssOS::cleaning the bsp 
TRACE::2025-10-04.16:38:50::SCWMssOS::System Command Ran  D: & cd  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2025-10-04.16:38:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s clean 

TRACE::2025-10-04.16:38:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2025-10-04.16:38:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2025-10-04.16:38:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2025-10-04.16:38:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2025-10-04.16:38:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2025-10-04.16:38:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src -s clean 

TRACE::2025-10-04.16:38:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2025-10-04.16:38:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2025-10-04.16:38:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2025-10-04.16:38:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2025-10-04.16:38:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2025-10-04.16:38:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2025-10-04.16:38:50::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2025-10-04.16:38:52::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2025-10-04.16:38:52::SCWPlatform::Sanity checking of platform is completed
LOG::2025-10-04.16:38:52::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2025-10-04.16:38:52::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-10-04.16:38:52::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-10-04.16:38:52::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-10-04.16:38:52::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2025-10-04.16:38:52::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:38:52::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:38:52::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:38:52::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:38:52::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:38:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:38:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.16:38:52::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.16:38:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.16:38:52::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.16:38:52::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.16:38:52::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.16:38:52::SCWBDomain::Completed writing the mss file at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-10-04.16:38:52::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-10-04.16:38:52::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-10-04.16:38:52::SCWBDomain::System Command Ran  D:&  cd  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl & make 
TRACE::2025-10-04.16:38:52::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2025-10-04.16:38:52::SCWBDomain::make[1]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2025-10-04.16:38:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2025-10-04.16:38:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-10-04.16:38:53::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-10-04.16:38:53::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:38:53::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:38:53::SCWBDomain::rc/bram_v4_3/src'

TRACE::2025-10-04.16:38:53::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:38:53::SCWBDomain::c/bram_v4_3/src'

TRACE::2025-10-04.16:38:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2025-10-04.16:38:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-10-04.16:38:53::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-10-04.16:38:53::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:38:53::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:38:53::SCWBDomain::rc/coresightps_dcc_v1_6/src'

TRACE::2025-10-04.16:38:53::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:38:53::SCWBDomain::c/coresightps_dcc_v1_6/src'

TRACE::2025-10-04.16:38:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2025-10-04.16:38:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-10-04.16:38:53::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-10-04.16:38:53::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:38:53::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:38:53::SCWBDomain::rc/cpu_cortexa9_v2_8/src'

TRACE::2025-10-04.16:38:53::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:38:53::SCWBDomain::c/cpu_cortexa9_v2_8/src'

TRACE::2025-10-04.16:38:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2025-10-04.16:38:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-10-04.16:38:53::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-10-04.16:38:53::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:38:53::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:38:53::SCWBDomain::rc/ddrps_v1_0/src'

TRACE::2025-10-04.16:38:53::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:38:53::SCWBDomain::c/ddrps_v1_0/src'

TRACE::2025-10-04.16:38:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2025-10-04.16:38:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:38:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:38:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:38:53::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:38:53::SCWBDomain::rc/devcfg_v3_5/src'

TRACE::2025-10-04.16:38:53::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:38:53::SCWBDomain::c/devcfg_v3_5/src'

TRACE::2025-10-04.16:38:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2025-10-04.16:38:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-10-04.16:38:53::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-10-04.16:38:53::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:38:53::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:38:53::SCWBDomain::rc/dmaps_v2_5/src'

TRACE::2025-10-04.16:38:53::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:38:53::SCWBDomain::c/dmaps_v2_5/src'

TRACE::2025-10-04.16:38:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src"

TRACE::2025-10-04.16:38:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-10-04.16:38:53::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-10-04.16:38:53::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:38:53::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:38:53::SCWBDomain::rc/pl_bram_rd_v1_0/src'

TRACE::2025-10-04.16:38:53::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:38:53::SCWBDomain::c/pl_bram_rd_v1_0/src'

TRACE::2025-10-04.16:38:53::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2025-10-04.16:38:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:38:53::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:38:53::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:38:54::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:38:54::SCWBDomain::rc/scugic_v4_1/src'

TRACE::2025-10-04.16:38:54::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:38:54::SCWBDomain::c/scugic_v4_1/src'

TRACE::2025-10-04.16:38:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2025-10-04.16:38:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-10-04.16:38:54::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-10-04.16:38:54::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:38:54::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:38:54::SCWBDomain::rc/scutimer_v2_1/src'

TRACE::2025-10-04.16:38:54::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:38:54::SCWBDomain::c/scutimer_v2_1/src'

TRACE::2025-10-04.16:38:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2025-10-04.16:38:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:38:54::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:38:54::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:38:54::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:38:54::SCWBDomain::rc/scuwdt_v2_1/src'

TRACE::2025-10-04.16:38:54::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:38:54::SCWBDomain::c/scuwdt_v2_1/src'

TRACE::2025-10-04.16:38:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2025-10-04.16:38:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-10-04.16:38:54::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-10-04.16:38:54::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:38:54::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:38:54::SCWBDomain::rc/standalone_v7_1/src'

TRACE::2025-10-04.16:38:54::SCWBDomain::make[3]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:38:54::SCWBDomain::rc/standalone_v7_1/src/profile'

TRACE::2025-10-04.16:38:54::SCWBDomain::make[3]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:38:54::SCWBDomain::c/standalone_v7_1/src/profile'

TRACE::2025-10-04.16:38:54::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:38:54::SCWBDomain::c/standalone_v7_1/src'

TRACE::2025-10-04.16:38:54::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2025-10-04.16:38:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:38:54::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:38:54::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:38:54::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:38:54::SCWBDomain::rc/uartps_v3_8/src'

TRACE::2025-10-04.16:38:55::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:38:55::SCWBDomain::c/uartps_v3_8/src'

TRACE::2025-10-04.16:38:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2025-10-04.16:38:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:38:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:38:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:38:55::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:38:55::SCWBDomain::rc/xadcps_v2_3/src'

TRACE::2025-10-04.16:38:55::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:38:55::SCWBDomain::c/xadcps_v2_3/src'

TRACE::2025-10-04.16:38:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2025-10-04.16:38:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:38:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:38:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:38:55::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:38:55::SCWBDomain::rc/xilffs_v4_2/src'

TRACE::2025-10-04.16:38:55::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:38:55::SCWBDomain::c/xilffs_v4_2/src'

TRACE::2025-10-04.16:38:55::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2025-10-04.16:38:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:38:55::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:38:55::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:38:55::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:38:55::SCWBDomain::rc/xilrsa_v1_5/src'

TRACE::2025-10-04.16:38:55::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:38:55::SCWBDomain::c/xilrsa_v1_5/src'

TRACE::2025-10-04.16:38:55::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2025-10-04.16:38:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-10-04.16:38:55::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-10-04.16:38:55::SCWBDomain::les -g -Wall -Wextra"

TRACE::2025-10-04.16:38:55::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:38:55::SCWBDomain::rc/bram_v4_3/src'

TRACE::2025-10-04.16:38:55::SCWBDomain::"Compiling bram"

TRACE::2025-10-04.16:38:56::SCWBDomain::make[3]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:38:56::SCWBDomain::rc/bram_v4_3/src'

TRACE::2025-10-04.16:38:56::SCWBDomain::make[3]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:38:56::SCWBDomain::c/bram_v4_3/src'

TRACE::2025-10-04.16:38:56::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:38:56::SCWBDomain::c/bram_v4_3/src'

TRACE::2025-10-04.16:38:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2025-10-04.16:38:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-10-04.16:38:56::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-10-04.16:38:56::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:38:56::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:38:56::SCWBDomain::rc/coresightps_dcc_v1_6/src'

TRACE::2025-10-04.16:38:56::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2025-10-04.16:38:56::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:38:56::SCWBDomain::c/coresightps_dcc_v1_6/src'

TRACE::2025-10-04.16:38:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2025-10-04.16:38:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2025-10-04.16:38:56::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2025-10-04.16:38:56::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:38:56::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:38:56::SCWBDomain::rc/cpu_cortexa9_v2_8/src'

TRACE::2025-10-04.16:38:56::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2025-10-04.16:38:56::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:38:56::SCWBDomain::c/cpu_cortexa9_v2_8/src'

TRACE::2025-10-04.16:38:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2025-10-04.16:38:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-10-04.16:38:57::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-10-04.16:38:57::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2025-10-04.16:38:57::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:38:57::SCWBDomain::rc/ddrps_v1_0/src'

TRACE::2025-10-04.16:38:57::SCWBDomain::"Compiling ddrps"

TRACE::2025-10-04.16:38:57::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:38:57::SCWBDomain::c/ddrps_v1_0/src'

TRACE::2025-10-04.16:38:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2025-10-04.16:38:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:38:57::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:38:57::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-10-04.16:38:57::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:38:57::SCWBDomain::rc/devcfg_v3_5/src'

TRACE::2025-10-04.16:38:57::SCWBDomain::"Compiling devcfg"

TRACE::2025-10-04.16:38:58::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:38:58::SCWBDomain::c/devcfg_v3_5/src'

TRACE::2025-10-04.16:38:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2025-10-04.16:38:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-10-04.16:38:58::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-10-04.16:38:58::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2025-10-04.16:38:58::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:38:58::SCWBDomain::rc/dmaps_v2_5/src'

TRACE::2025-10-04.16:38:58::SCWBDomain::"Compiling dmaps"

TRACE::2025-10-04.16:38:59::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:38:59::SCWBDomain::c/dmaps_v2_5/src'

TRACE::2025-10-04.16:38:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src"

TRACE::2025-10-04.16:38:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-10-04.16:38:59::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-10-04.16:38:59::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:38:59::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:38:59::SCWBDomain::rc/pl_bram_rd_v1_0/src'

TRACE::2025-10-04.16:38:59::SCWBDomain::"Compiling pl_bram_rd..."

TRACE::2025-10-04.16:38:59::SCWBDomain::make[3]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:38:59::SCWBDomain::rc/pl_bram_rd_v1_0/src'

TRACE::2025-10-04.16:39:00::SCWBDomain::make[3]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:39:00::SCWBDomain::c/pl_bram_rd_v1_0/src'

TRACE::2025-10-04.16:39:00::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:39:00::SCWBDomain::c/pl_bram_rd_v1_0/src'

TRACE::2025-10-04.16:39:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2025-10-04.16:39:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:39:00::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:39:00::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-10-04.16:39:00::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:39:00::SCWBDomain::rc/scugic_v4_1/src'

TRACE::2025-10-04.16:39:00::SCWBDomain::"Compiling scugic"

TRACE::2025-10-04.16:39:01::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:39:01::SCWBDomain::c/scugic_v4_1/src'

TRACE::2025-10-04.16:39:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2025-10-04.16:39:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-10-04.16:39:01::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-10-04.16:39:01::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:39:01::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:39:01::SCWBDomain::rc/scutimer_v2_1/src'

TRACE::2025-10-04.16:39:01::SCWBDomain::"Compiling scutimer"

TRACE::2025-10-04.16:39:01::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:39:01::SCWBDomain::c/scutimer_v2_1/src'

TRACE::2025-10-04.16:39:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2025-10-04.16:39:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:39:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:39:02::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-10-04.16:39:02::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:39:02::SCWBDomain::rc/scuwdt_v2_1/src'

TRACE::2025-10-04.16:39:02::SCWBDomain::"Compiling scuwdt"

TRACE::2025-10-04.16:39:02::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:39:02::SCWBDomain::c/scuwdt_v2_1/src'

TRACE::2025-10-04.16:39:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2025-10-04.16:39:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-10-04.16:39:02::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-10-04.16:39:02::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:39:02::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:39:02::SCWBDomain::rc/standalone_v7_1/src'

TRACE::2025-10-04.16:39:02::SCWBDomain::"Compiling standalone"

TRACE::2025-10-04.16:39:07::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:39:07::SCWBDomain::c/standalone_v7_1/src'

TRACE::2025-10-04.16:39:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2025-10-04.16:39:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:39:08::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:39:08::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-10-04.16:39:08::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:39:08::SCWBDomain::rc/uartps_v3_8/src'

TRACE::2025-10-04.16:39:08::SCWBDomain::"Compiling uartps"

TRACE::2025-10-04.16:39:09::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:39:09::SCWBDomain::c/uartps_v3_8/src'

TRACE::2025-10-04.16:39:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2025-10-04.16:39:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:39:09::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:39:09::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-10-04.16:39:09::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:39:09::SCWBDomain::rc/xadcps_v2_3/src'

TRACE::2025-10-04.16:39:09::SCWBDomain::"Compiling xadcps"

TRACE::2025-10-04.16:39:10::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:39:10::SCWBDomain::c/xadcps_v2_3/src'

TRACE::2025-10-04.16:39:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2025-10-04.16:39:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:39:10::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:39:10::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-10-04.16:39:10::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:39:10::SCWBDomain::rc/xilffs_v4_2/src'

TRACE::2025-10-04.16:39:11::SCWBDomain::"Compiling XilFFs Library"

TRACE::2025-10-04.16:39:11::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:39:11::SCWBDomain::c/xilffs_v4_2/src'

TRACE::2025-10-04.16:39:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2025-10-04.16:39:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:39:11::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:39:11::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-10-04.16:39:11::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:39:11::SCWBDomain::rc/xilrsa_v1_5/src'

TRACE::2025-10-04.16:39:11::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:39:11::SCWBDomain::c/xilrsa_v1_5/src'

TRACE::2025-10-04.16:39:11::SCWBDomain::'Finished building libraries'

TRACE::2025-10-04.16:39:11::SCWBDomain::make[1]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2025-10-04.16:39:11::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2025-10-04.16:39:11::SCWBDomain::include -I.

TRACE::2025-10-04.16:39:11::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2025-10-04.16:39:11::SCWBDomain::9_0/include -I.

TRACE::2025-10-04.16:39:11::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2025-10-04.16:39:11::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2025-10-04.16:39:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2025-10-04.16:39:12::SCWBDomain::0/include -I.

TRACE::2025-10-04.16:39:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2025-10-04.16:39:12::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2025-10-04.16:39:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2025-10-04.16:39:12::SCWBDomain::9_0/include -I.

TRACE::2025-10-04.16:39:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2025-10-04.16:39:12::SCWBDomain::0/include -I.

TRACE::2025-10-04.16:39:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2025-10-04.16:39:12::SCWBDomain::0/include -I.

TRACE::2025-10-04.16:39:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2025-10-04.16:39:12::SCWBDomain::9_0/include -I.

TRACE::2025-10-04.16:39:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2025-10-04.16:39:12::SCWBDomain::_cortexa9_0/include -I.

TRACE::2025-10-04.16:39:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2025-10-04.16:39:12::SCWBDomain::9_0/include -I.

TRACE::2025-10-04.16:39:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2025-10-04.16:39:12::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-10-04.16:39:13::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2025-10-04.16:39:13::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2025-10-04.16:39:13::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2025-10-04.16:39:13::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                               -Wl,--gc-sections -Lz
TRACE::2025-10-04.16:39:13::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2025-10-04.16:39:13::SCWSystem::Checking the domain standalone_domain
LOG::2025-10-04.16:39:13::SCWSystem::Not a boot domain 
LOG::2025-10-04.16:39:13::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-10-04.16:39:13::SCWDomain::Generating domain artifcats
TRACE::2025-10-04.16:39:13::SCWMssOS::Generating standalone artifcats
TRACE::2025-10-04.16:39:13::SCWMssOS::Copying the qemu file from  D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2025-10-04.16:39:13::SCWMssOS::Copying the qemu file from  D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/qemu/
TRACE::2025-10-04.16:39:13::SCWMssOS:: Copying the user libraries. 
TRACE::2025-10-04.16:39:13::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:39:13::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:39:13::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:39:13::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:39:13::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:39:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:39:13::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.16:39:13::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.16:39:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.16:39:13::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:39:13::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.16:39:13::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:39:13::SCWMssOS::Completed writing the mss file at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-10-04.16:39:13::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:39:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-10-04.16:39:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-10-04.16:39:13::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-10-04.16:39:13::SCWMssOS::doing bsp build ... 
TRACE::2025-10-04.16:39:13::SCWMssOS::System Command Ran  D: & cd  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2025-10-04.16:39:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2025-10-04.16:39:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-10-04.16:39:13::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-10-04.16:39:13::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:39:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2025-10-04.16:39:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-10-04.16:39:13::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-10-04.16:39:13::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:39:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2025-10-04.16:39:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-10-04.16:39:13::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-10-04.16:39:13::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:39:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2025-10-04.16:39:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-10-04.16:39:13::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-10-04.16:39:13::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:39:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2025-10-04.16:39:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:39:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:39:13::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:39:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2025-10-04.16:39:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-10-04.16:39:13::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-10-04.16:39:13::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:39:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src"

TRACE::2025-10-04.16:39:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-10-04.16:39:14::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-10-04.16:39:14::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:39:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2025-10-04.16:39:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:39:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:39:14::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:39:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2025-10-04.16:39:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-10-04.16:39:14::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-10-04.16:39:14::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:39:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2025-10-04.16:39:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:39:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:39:14::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:39:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2025-10-04.16:39:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-10-04.16:39:14::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-10-04.16:39:14::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:39:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2025-10-04.16:39:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:39:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:39:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:39:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2025-10-04.16:39:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:39:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:39:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:39:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2025-10-04.16:39:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-10-04.16:39:15::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-10-04.16:39:15::SCWMssOS::les -g -Wall -Wextra"

TRACE::2025-10-04.16:39:15::SCWMssOS::"Compiling bram"

TRACE::2025-10-04.16:39:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2025-10-04.16:39:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-10-04.16:39:16::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-10-04.16:39:16::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:39:16::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2025-10-04.16:39:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2025-10-04.16:39:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2025-10-04.16:39:17::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2025-10-04.16:39:17::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:39:17::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2025-10-04.16:39:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2025-10-04.16:39:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-10-04.16:39:17::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-10-04.16:39:17::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2025-10-04.16:39:17::SCWMssOS::"Compiling ddrps"

TRACE::2025-10-04.16:39:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2025-10-04.16:39:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:39:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:39:17::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-10-04.16:39:17::SCWMssOS::"Compiling devcfg"

TRACE::2025-10-04.16:39:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2025-10-04.16:39:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-10-04.16:39:18::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-10-04.16:39:18::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2025-10-04.16:39:18::SCWMssOS::"Compiling dmaps"

TRACE::2025-10-04.16:39:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src"

TRACE::2025-10-04.16:39:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-10-04.16:39:19::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-10-04.16:39:19::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:39:19::SCWMssOS::"Compiling pl_bram_rd..."

TRACE::2025-10-04.16:39:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2025-10-04.16:39:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:39:20::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:39:20::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-10-04.16:39:20::SCWMssOS::"Compiling scugic"

TRACE::2025-10-04.16:39:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2025-10-04.16:39:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-10-04.16:39:21::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-10-04.16:39:21::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:39:21::SCWMssOS::"Compiling scutimer"

TRACE::2025-10-04.16:39:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2025-10-04.16:39:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:39:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:39:22::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-10-04.16:39:22::SCWMssOS::"Compiling scuwdt"

TRACE::2025-10-04.16:39:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2025-10-04.16:39:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-10-04.16:39:23::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-10-04.16:39:23::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:39:23::SCWMssOS::"Compiling standalone"

TRACE::2025-10-04.16:39:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2025-10-04.16:39:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:39:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:39:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-10-04.16:39:28::SCWMssOS::"Compiling uartps"

TRACE::2025-10-04.16:39:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2025-10-04.16:39:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:39:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:39:30::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-10-04.16:39:30::SCWMssOS::"Compiling xadcps"

TRACE::2025-10-04.16:39:31::SCWMssOS::'Finished building libraries'

TRACE::2025-10-04.16:39:31::SCWMssOS::Copying to export directory.
TRACE::2025-10-04.16:39:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-10-04.16:39:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-10-04.16:39:31::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-10-04.16:39:31::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2025-10-04.16:39:31::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2025-10-04.16:39:31::SCWPlatform::Started preparing the platform 
TRACE::2025-10-04.16:39:31::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2025-10-04.16:39:31::SCWSystem::dir created 
TRACE::2025-10-04.16:39:31::SCWSystem::Writing the bif 
TRACE::2025-10-04.16:39:31::SCWPlatform::Started writing the spfm file 
TRACE::2025-10-04.16:39:31::SCWPlatform::Started writing the xpfm file 
TRACE::2025-10-04.16:39:31::SCWPlatform::Completed generating the platform
TRACE::2025-10-04.16:39:31::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:39:31::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:39:31::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:39:31::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:39:31::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:39:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:39:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.16:39:31::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.16:39:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.16:39:31::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.16:39:31::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.16:39:31::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.16:39:31::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:39:31::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:39:31::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:39:31::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:39:31::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:39:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:39:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.16:39:31::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.16:39:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.16:39:31::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:39:31::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.16:39:31::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:39:31::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ab119811a3b273134f239a82646e3b3f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7d26c1c20d7a4697c79d90ee44260fb8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-10-04.16:39:31::SCWPlatform::updated the xpfm file.
TRACE::2025-10-04.16:39:31::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:39:31::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:39:31::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:39:31::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:39:31::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:39:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:39:31::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.16:39:31::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.16:39:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.16:39:31::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:39:31::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.16:39:31::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:55:02::SCWBDomain::System Command Ran  D:&  cd  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl & make clean
TRACE::2025-10-04.16:55:03::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2025-10-04.16:55:03::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2025-10-04.16:55:03::SCWBDomain::System Command Ran  D:&  cd  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2025-10-04.16:55:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s clean 

TRACE::2025-10-04.16:55:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2025-10-04.16:55:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2025-10-04.16:55:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2025-10-04.16:55:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2025-10-04.16:55:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2025-10-04.16:55:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src -s clean 

TRACE::2025-10-04.16:55:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2025-10-04.16:55:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2025-10-04.16:55:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2025-10-04.16:55:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2025-10-04.16:55:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2025-10-04.16:55:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2025-10-04.16:55:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s clean 

TRACE::2025-10-04.16:55:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s clean 

TRACE::2025-10-04.16:55:03::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2025-10-04.16:55:03::SCWMssOS::cleaning the bsp 
TRACE::2025-10-04.16:55:03::SCWMssOS::System Command Ran  D: & cd  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2025-10-04.16:55:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s clean 

TRACE::2025-10-04.16:55:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2025-10-04.16:55:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s clean 

TRACE::2025-10-04.16:55:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s clean 

TRACE::2025-10-04.16:55:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s clean 

TRACE::2025-10-04.16:55:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s clean 

TRACE::2025-10-04.16:55:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src -s clean 

TRACE::2025-10-04.16:55:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2025-10-04.16:55:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s clean 

TRACE::2025-10-04.16:55:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s clean 

TRACE::2025-10-04.16:55:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2025-10-04.16:55:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2025-10-04.16:55:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s clean 

TRACE::2025-10-04.16:55:04::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2025-10-04.16:55:06::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2025-10-04.16:55:06::SCWPlatform::Sanity checking of platform is completed
LOG::2025-10-04.16:55:06::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2025-10-04.16:55:06::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-10-04.16:55:06::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-10-04.16:55:06::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-10-04.16:55:06::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2025-10-04.16:55:06::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:55:06::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:55:06::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:55:06::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:55:06::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:55:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:55:06::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.16:55:06::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.16:55:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.16:55:06::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.16:55:06::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.16:55:06::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.16:55:06::SCWBDomain::Completed writing the mss file at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-10-04.16:55:06::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-10-04.16:55:06::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-10-04.16:55:06::SCWBDomain::System Command Ran  D:&  cd  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl & make 
TRACE::2025-10-04.16:55:06::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2025-10-04.16:55:06::SCWBDomain::make[1]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2025-10-04.16:55:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2025-10-04.16:55:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-10-04.16:55:06::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-10-04.16:55:06::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:06::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:06::SCWBDomain::rc/bram_v4_3/src'

TRACE::2025-10-04.16:55:06::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:06::SCWBDomain::c/bram_v4_3/src'

TRACE::2025-10-04.16:55:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2025-10-04.16:55:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-10-04.16:55:06::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-10-04.16:55:06::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:06::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:06::SCWBDomain::rc/coresightps_dcc_v1_6/src'

TRACE::2025-10-04.16:55:06::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:06::SCWBDomain::c/coresightps_dcc_v1_6/src'

TRACE::2025-10-04.16:55:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2025-10-04.16:55:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-10-04.16:55:06::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-10-04.16:55:06::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:06::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:06::SCWBDomain::rc/cpu_cortexa9_v2_8/src'

TRACE::2025-10-04.16:55:06::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:06::SCWBDomain::c/cpu_cortexa9_v2_8/src'

TRACE::2025-10-04.16:55:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2025-10-04.16:55:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-10-04.16:55:06::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-10-04.16:55:06::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:06::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:06::SCWBDomain::rc/ddrps_v1_0/src'

TRACE::2025-10-04.16:55:07::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:07::SCWBDomain::c/ddrps_v1_0/src'

TRACE::2025-10-04.16:55:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2025-10-04.16:55:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:55:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:55:07::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:07::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:07::SCWBDomain::rc/devcfg_v3_5/src'

TRACE::2025-10-04.16:55:07::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:07::SCWBDomain::c/devcfg_v3_5/src'

TRACE::2025-10-04.16:55:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2025-10-04.16:55:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-10-04.16:55:07::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-10-04.16:55:07::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:07::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:07::SCWBDomain::rc/dmaps_v2_5/src'

TRACE::2025-10-04.16:55:07::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:07::SCWBDomain::c/dmaps_v2_5/src'

TRACE::2025-10-04.16:55:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src"

TRACE::2025-10-04.16:55:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-10-04.16:55:07::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-10-04.16:55:07::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:07::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:07::SCWBDomain::rc/pl_bram_rd_v1_0/src'

TRACE::2025-10-04.16:55:07::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:07::SCWBDomain::c/pl_bram_rd_v1_0/src'

TRACE::2025-10-04.16:55:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2025-10-04.16:55:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:55:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:55:07::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:07::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:07::SCWBDomain::rc/scugic_v4_1/src'

TRACE::2025-10-04.16:55:07::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:07::SCWBDomain::c/scugic_v4_1/src'

TRACE::2025-10-04.16:55:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2025-10-04.16:55:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-10-04.16:55:07::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-10-04.16:55:07::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:07::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:07::SCWBDomain::rc/scutimer_v2_1/src'

TRACE::2025-10-04.16:55:07::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:07::SCWBDomain::c/scutimer_v2_1/src'

TRACE::2025-10-04.16:55:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2025-10-04.16:55:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:55:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:55:07::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:07::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:07::SCWBDomain::rc/scuwdt_v2_1/src'

TRACE::2025-10-04.16:55:07::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:07::SCWBDomain::c/scuwdt_v2_1/src'

TRACE::2025-10-04.16:55:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2025-10-04.16:55:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-10-04.16:55:08::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-10-04.16:55:08::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:08::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:08::SCWBDomain::rc/standalone_v7_1/src'

TRACE::2025-10-04.16:55:08::SCWBDomain::make[3]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:08::SCWBDomain::rc/standalone_v7_1/src/profile'

TRACE::2025-10-04.16:55:08::SCWBDomain::make[3]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:08::SCWBDomain::c/standalone_v7_1/src/profile'

TRACE::2025-10-04.16:55:08::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:08::SCWBDomain::c/standalone_v7_1/src'

TRACE::2025-10-04.16:55:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2025-10-04.16:55:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:55:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:55:08::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:08::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:08::SCWBDomain::rc/uartps_v3_8/src'

TRACE::2025-10-04.16:55:08::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:08::SCWBDomain::c/uartps_v3_8/src'

TRACE::2025-10-04.16:55:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2025-10-04.16:55:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:55:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:55:08::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:08::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:08::SCWBDomain::rc/xadcps_v2_3/src'

TRACE::2025-10-04.16:55:08::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:08::SCWBDomain::c/xadcps_v2_3/src'

TRACE::2025-10-04.16:55:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2025-10-04.16:55:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:55:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:55:08::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:08::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:08::SCWBDomain::rc/xilffs_v4_2/src'

TRACE::2025-10-04.16:55:09::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:09::SCWBDomain::c/xilffs_v4_2/src'

TRACE::2025-10-04.16:55:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2025-10-04.16:55:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:55:09::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:55:09::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:09::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:09::SCWBDomain::rc/xilrsa_v1_5/src'

TRACE::2025-10-04.16:55:09::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:09::SCWBDomain::c/xilrsa_v1_5/src'

TRACE::2025-10-04.16:55:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2025-10-04.16:55:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-10-04.16:55:09::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-10-04.16:55:09::SCWBDomain::les -g -Wall -Wextra"

TRACE::2025-10-04.16:55:09::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:09::SCWBDomain::rc/bram_v4_3/src'

TRACE::2025-10-04.16:55:09::SCWBDomain::"Compiling bram"

TRACE::2025-10-04.16:55:10::SCWBDomain::make[3]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:10::SCWBDomain::rc/bram_v4_3/src'

TRACE::2025-10-04.16:55:10::SCWBDomain::make[3]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:10::SCWBDomain::c/bram_v4_3/src'

TRACE::2025-10-04.16:55:10::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:10::SCWBDomain::c/bram_v4_3/src'

TRACE::2025-10-04.16:55:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2025-10-04.16:55:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-10-04.16:55:10::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-10-04.16:55:10::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:10::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:10::SCWBDomain::rc/coresightps_dcc_v1_6/src'

TRACE::2025-10-04.16:55:10::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2025-10-04.16:55:10::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:10::SCWBDomain::c/coresightps_dcc_v1_6/src'

TRACE::2025-10-04.16:55:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2025-10-04.16:55:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2025-10-04.16:55:10::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2025-10-04.16:55:10::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:10::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:10::SCWBDomain::rc/cpu_cortexa9_v2_8/src'

TRACE::2025-10-04.16:55:10::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2025-10-04.16:55:10::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:10::SCWBDomain::c/cpu_cortexa9_v2_8/src'

TRACE::2025-10-04.16:55:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2025-10-04.16:55:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-10-04.16:55:10::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-10-04.16:55:10::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:10::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:10::SCWBDomain::rc/ddrps_v1_0/src'

TRACE::2025-10-04.16:55:10::SCWBDomain::"Compiling ddrps"

TRACE::2025-10-04.16:55:10::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:10::SCWBDomain::c/ddrps_v1_0/src'

TRACE::2025-10-04.16:55:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2025-10-04.16:55:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:55:10::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:55:10::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-10-04.16:55:10::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:10::SCWBDomain::rc/devcfg_v3_5/src'

TRACE::2025-10-04.16:55:11::SCWBDomain::"Compiling devcfg"

TRACE::2025-10-04.16:55:12::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:12::SCWBDomain::c/devcfg_v3_5/src'

TRACE::2025-10-04.16:55:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2025-10-04.16:55:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-10-04.16:55:12::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-10-04.16:55:12::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:12::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:12::SCWBDomain::rc/dmaps_v2_5/src'

TRACE::2025-10-04.16:55:12::SCWBDomain::"Compiling dmaps"

TRACE::2025-10-04.16:55:13::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:13::SCWBDomain::c/dmaps_v2_5/src'

TRACE::2025-10-04.16:55:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src"

TRACE::2025-10-04.16:55:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-10-04.16:55:13::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-10-04.16:55:13::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:13::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:13::SCWBDomain::rc/pl_bram_rd_v1_0/src'

TRACE::2025-10-04.16:55:13::SCWBDomain::"Compiling pl_bram_rd..."

TRACE::2025-10-04.16:55:13::SCWBDomain::make[3]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:13::SCWBDomain::rc/pl_bram_rd_v1_0/src'

TRACE::2025-10-04.16:55:13::SCWBDomain::make[3]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:13::SCWBDomain::c/pl_bram_rd_v1_0/src'

TRACE::2025-10-04.16:55:13::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:13::SCWBDomain::c/pl_bram_rd_v1_0/src'

TRACE::2025-10-04.16:55:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2025-10-04.16:55:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:55:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:55:13::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-10-04.16:55:13::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:13::SCWBDomain::rc/scugic_v4_1/src'

TRACE::2025-10-04.16:55:13::SCWBDomain::"Compiling scugic"

TRACE::2025-10-04.16:55:14::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:14::SCWBDomain::c/scugic_v4_1/src'

TRACE::2025-10-04.16:55:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2025-10-04.16:55:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-10-04.16:55:15::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-10-04.16:55:15::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:15::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:15::SCWBDomain::rc/scutimer_v2_1/src'

TRACE::2025-10-04.16:55:15::SCWBDomain::"Compiling scutimer"

TRACE::2025-10-04.16:55:15::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:15::SCWBDomain::c/scutimer_v2_1/src'

TRACE::2025-10-04.16:55:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2025-10-04.16:55:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:55:15::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:55:15::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-10-04.16:55:15::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:15::SCWBDomain::rc/scuwdt_v2_1/src'

TRACE::2025-10-04.16:55:15::SCWBDomain::"Compiling scuwdt"

TRACE::2025-10-04.16:55:16::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:16::SCWBDomain::c/scuwdt_v2_1/src'

TRACE::2025-10-04.16:55:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2025-10-04.16:55:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-10-04.16:55:16::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-10-04.16:55:16::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:16::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:16::SCWBDomain::rc/standalone_v7_1/src'

TRACE::2025-10-04.16:55:16::SCWBDomain::"Compiling standalone"

TRACE::2025-10-04.16:55:21::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:21::SCWBDomain::c/standalone_v7_1/src'

TRACE::2025-10-04.16:55:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2025-10-04.16:55:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:55:21::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:55:21::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-10-04.16:55:21::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:21::SCWBDomain::rc/uartps_v3_8/src'

TRACE::2025-10-04.16:55:22::SCWBDomain::"Compiling uartps"

TRACE::2025-10-04.16:55:23::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:23::SCWBDomain::c/uartps_v3_8/src'

TRACE::2025-10-04.16:55:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2025-10-04.16:55:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:55:23::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:55:23::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-10-04.16:55:23::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:23::SCWBDomain::rc/xadcps_v2_3/src'

TRACE::2025-10-04.16:55:23::SCWBDomain::"Compiling xadcps"

TRACE::2025-10-04.16:55:24::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:24::SCWBDomain::c/xadcps_v2_3/src'

TRACE::2025-10-04.16:55:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2025-10-04.16:55:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:55:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:55:24::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-10-04.16:55:24::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:24::SCWBDomain::rc/xilffs_v4_2/src'

TRACE::2025-10-04.16:55:24::SCWBDomain::"Compiling XilFFs Library"

TRACE::2025-10-04.16:55:25::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:25::SCWBDomain::c/xilffs_v4_2/src'

TRACE::2025-10-04.16:55:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2025-10-04.16:55:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:55:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:55:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2025-10-04.16:55:25::SCWBDomain::make[2]: Entering directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libs
TRACE::2025-10-04.16:55:25::SCWBDomain::rc/xilrsa_v1_5/src'

TRACE::2025-10-04.16:55:25::SCWBDomain::make[2]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsr
TRACE::2025-10-04.16:55:25::SCWBDomain::c/xilrsa_v1_5/src'

TRACE::2025-10-04.16:55:25::SCWBDomain::'Finished building libraries'

TRACE::2025-10-04.16:55:25::SCWBDomain::make[1]: Leaving directory 'D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2025-10-04.16:55:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2025-10-04.16:55:25::SCWBDomain::include -I.

TRACE::2025-10-04.16:55:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2025-10-04.16:55:25::SCWBDomain::9_0/include -I.

TRACE::2025-10-04.16:55:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2025-10-04.16:55:25::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2025-10-04.16:55:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2025-10-04.16:55:25::SCWBDomain::0/include -I.

TRACE::2025-10-04.16:55:25::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2025-10-04.16:55:25::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2025-10-04.16:55:26::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2025-10-04.16:55:26::SCWBDomain::9_0/include -I.

TRACE::2025-10-04.16:55:26::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2025-10-04.16:55:26::SCWBDomain::0/include -I.

TRACE::2025-10-04.16:55:26::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2025-10-04.16:55:26::SCWBDomain::0/include -I.

TRACE::2025-10-04.16:55:26::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2025-10-04.16:55:26::SCWBDomain::9_0/include -I.

TRACE::2025-10-04.16:55:26::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2025-10-04.16:55:26::SCWBDomain::_cortexa9_0/include -I.

TRACE::2025-10-04.16:55:26::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2025-10-04.16:55:26::SCWBDomain::9_0/include -I.

TRACE::2025-10-04.16:55:26::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2025-10-04.16:55:26::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-10-04.16:55:26::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2025-10-04.16:55:26::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2025-10-04.16:55:26::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2025-10-04.16:55:26::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                               -Wl,--gc-sections -Lz
TRACE::2025-10-04.16:55:26::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2025-10-04.16:55:26::SCWSystem::Checking the domain standalone_domain
LOG::2025-10-04.16:55:26::SCWSystem::Not a boot domain 
LOG::2025-10-04.16:55:26::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-10-04.16:55:26::SCWDomain::Generating domain artifcats
TRACE::2025-10-04.16:55:26::SCWMssOS::Generating standalone artifcats
TRACE::2025-10-04.16:55:26::SCWMssOS::Copying the qemu file from  D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2025-10-04.16:55:26::SCWMssOS::Copying the qemu file from  D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/qemu/
TRACE::2025-10-04.16:55:26::SCWMssOS:: Copying the user libraries. 
TRACE::2025-10-04.16:55:26::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:55:26::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:55:26::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:55:26::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:55:26::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:55:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:55:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.16:55:26::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.16:55:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.16:55:26::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:55:26::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.16:55:26::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:55:26::SCWMssOS::Completed writing the mss file at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-10-04.16:55:26::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:55:26::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-10-04.16:55:26::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-10-04.16:55:26::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-10-04.16:55:26::SCWMssOS::doing bsp build ... 
TRACE::2025-10-04.16:55:26::SCWMssOS::System Command Ran  D: & cd  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2025-10-04.16:55:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2025-10-04.16:55:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-10-04.16:55:27::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-10-04.16:55:27::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2025-10-04.16:55:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-10-04.16:55:27::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-10-04.16:55:27::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2025-10-04.16:55:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-10-04.16:55:27::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-10-04.16:55:27::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2025-10-04.16:55:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-10-04.16:55:27::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-10-04.16:55:27::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2025-10-04.16:55:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:55:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:55:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2025-10-04.16:55:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-10-04.16:55:27::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-10-04.16:55:27::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src"

TRACE::2025-10-04.16:55:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-10-04.16:55:27::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-10-04.16:55:27::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2025-10-04.16:55:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:55:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:55:27::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2025-10-04.16:55:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-10-04.16:55:28::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-10-04.16:55:28::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2025-10-04.16:55:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:55:28::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:55:28::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:28::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2025-10-04.16:55:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-10-04.16:55:28::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-10-04.16:55:28::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2025-10-04.16:55:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:55:29::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:55:29::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2025-10-04.16:55:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.16:55:29::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.16:55:29::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2025-10-04.16:55:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-10-04.16:55:29::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-10-04.16:55:29::SCWMssOS::les -g -Wall -Wextra"

TRACE::2025-10-04.16:55:29::SCWMssOS::"Compiling bram"

TRACE::2025-10-04.16:55:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2025-10-04.16:55:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-10-04.16:55:30::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-10-04.16:55:30::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:30::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2025-10-04.16:55:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2025-10-04.16:55:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2025-10-04.16:55:30::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2025-10-04.16:55:30::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:30::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2025-10-04.16:55:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2025-10-04.16:55:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-10-04.16:55:30::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-10-04.16:55:30::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:30::SCWMssOS::"Compiling ddrps"

TRACE::2025-10-04.16:55:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2025-10-04.16:55:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:55:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:55:31::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-10-04.16:55:31::SCWMssOS::"Compiling devcfg"

TRACE::2025-10-04.16:55:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2025-10-04.16:55:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-10-04.16:55:32::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-10-04.16:55:32::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:32::SCWMssOS::"Compiling dmaps"

TRACE::2025-10-04.16:55:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src"

TRACE::2025-10-04.16:55:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-10-04.16:55:33::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-10-04.16:55:33::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:33::SCWMssOS::"Compiling pl_bram_rd..."

TRACE::2025-10-04.16:55:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2025-10-04.16:55:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:55:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:55:33::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-10-04.16:55:33::SCWMssOS::"Compiling scugic"

TRACE::2025-10-04.16:55:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2025-10-04.16:55:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-10-04.16:55:35::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-10-04.16:55:35::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:35::SCWMssOS::"Compiling scutimer"

TRACE::2025-10-04.16:55:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2025-10-04.16:55:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:55:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:55:35::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-10-04.16:55:35::SCWMssOS::"Compiling scuwdt"

TRACE::2025-10-04.16:55:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2025-10-04.16:55:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-10-04.16:55:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-10-04.16:55:36::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2025-10-04.16:55:36::SCWMssOS::"Compiling standalone"

TRACE::2025-10-04.16:55:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2025-10-04.16:55:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:55:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:55:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-10-04.16:55:42::SCWMssOS::"Compiling uartps"

TRACE::2025-10-04.16:55:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2025-10-04.16:55:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.16:55:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.16:55:43::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-10-04.16:55:43::SCWMssOS::"Compiling xadcps"

TRACE::2025-10-04.16:55:44::SCWMssOS::'Finished building libraries'

TRACE::2025-10-04.16:55:44::SCWMssOS::Copying to export directory.
TRACE::2025-10-04.16:55:44::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-10-04.16:55:44::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-10-04.16:55:44::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-10-04.16:55:44::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2025-10-04.16:55:44::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2025-10-04.16:55:44::SCWPlatform::Started preparing the platform 
TRACE::2025-10-04.16:55:44::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2025-10-04.16:55:44::SCWSystem::dir created 
TRACE::2025-10-04.16:55:44::SCWSystem::Writing the bif 
TRACE::2025-10-04.16:55:44::SCWPlatform::Started writing the spfm file 
TRACE::2025-10-04.16:55:44::SCWPlatform::Started writing the xpfm file 
TRACE::2025-10-04.16:55:44::SCWPlatform::Completed generating the platform
TRACE::2025-10-04.16:55:44::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:55:44::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:55:44::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:55:44::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:55:44::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:55:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:55:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.16:55:44::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.16:55:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.16:55:44::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.16:55:44::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.16:55:44::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.16:55:44::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:55:44::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:55:44::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:55:44::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:55:44::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:55:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:55:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.16:55:44::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.16:55:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.16:55:44::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:55:44::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.16:55:44::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:55:44::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ab119811a3b273134f239a82646e3b3f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7d26c1c20d7a4697c79d90ee44260fb8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-10-04.16:55:44::SCWPlatform::updated the xpfm file.
TRACE::2025-10-04.16:55:44::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:55:44::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:55:44::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:55:44::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.16:55:44::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.16:55:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.16:55:44::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.16:55:44::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.16:55:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.16:55:44::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.16:55:44::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.16:55:44::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.19:50:04::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:04::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:04::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:07::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.19:50:07::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.19:50:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-10-04.19:50:10::SCWPlatform::Opened new HwDB with name system_wrapper
TRACE::2025-10-04.19:50:10::SCWReader::Active system found as  system_wrapper
TRACE::2025-10-04.19:50:10::SCWReader::Handling sysconfig system_wrapper
TRACE::2025-10-04.19:50:10::SCWDomain::checking for install qemu data   : 
TRACE::2025-10-04.19:50:10::SCWDomain:: Using the QEMU Data from install at  : D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2025-10-04.19:50:10::SCWDomain:: Using the QEMU args  from install at  : D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2025-10-04.19:50:10::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.19:50:10::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.19:50:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.19:50:10::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.19:50:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.19:50:10::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.19:50:10::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.19:50:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.19:50:10::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.19:50:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.19:50:10::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2025-10-04.19:50:10::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.19:50:10::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.19:50:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.19:50:10::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.19:50:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.19:50:10::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.19:50:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-10-04.19:50:10::SCWMssOS::No sw design opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.19:50:10::SCWMssOS::mss exists loading the mss file  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.19:50:10::SCWMssOS::Opened the sw design from mss  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.19:50:10::SCWMssOS::Adding the swdes entry D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-10-04.19:50:10::SCWMssOS::updating the scw layer about changes
TRACE::2025-10-04.19:50:10::SCWMssOS::Opened the sw design.  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.19:50:10::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.19:50:10::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.19:50:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.19:50:10::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.19:50:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.19:50:10::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.19:50:10::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.19:50:10::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.19:50:10::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2025-10-04.19:50:10::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.19:50:10::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.19:50:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.19:50:10::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.19:50:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.19:50:10::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.19:50:10::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.19:50:10::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.19:50:10::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2025-10-04.19:50:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-10-04.19:50:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-10-04.19:50:10::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.19:50:10::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.19:50:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.19:50:10::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.19:50:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.19:50:10::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.19:50:10::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.19:50:10::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.19:50:10::SCWReader::No isolation master present  
TRACE::2025-10-04.19:50:10::SCWDomain::checking for install qemu data   : 
TRACE::2025-10-04.19:50:10::SCWDomain:: Using the QEMU Data from install at  : D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2025-10-04.19:50:10::SCWDomain:: Using the QEMU args  from install at  : D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2025-10-04.19:50:10::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.19:50:10::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.19:50:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.19:50:10::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.19:50:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.19:50:10::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.19:50:10::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.19:50:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.19:50:10::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.19:50:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.19:50:10::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.19:50:10::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.19:50:10::SCWMssOS::No sw design opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.19:50:10::SCWMssOS::mss exists loading the mss file  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.19:50:10::SCWMssOS::Opened the sw design from mss  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.19:50:10::SCWMssOS::Adding the swdes entry D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2025-10-04.19:50:10::SCWMssOS::updating the scw layer about changes
TRACE::2025-10-04.19:50:10::SCWMssOS::Opened the sw design.  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.19:50:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-10-04.19:50:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-10-04.19:50:10::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.19:50:10::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.19:50:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.19:50:10::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.19:50:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.19:50:10::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.19:50:10::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.19:50:10::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.19:50:10::SCWReader::No isolation master present  
LOG::2025-10-04.19:50:10::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2025-10-04.19:50:10::SCWPlatform::Sanity checking of platform is completed
LOG::2025-10-04.19:50:10::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2025-10-04.19:50:10::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-10-04.19:50:10::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-10-04.19:50:10::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-10-04.19:50:10::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2025-10-04.19:50:10::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.19:50:10::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.19:50:10::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.19:50:10::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.19:50:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.19:50:10::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.19:50:10::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.19:50:10::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.19:50:10::SCWBDomain::Completed writing the mss file at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-10-04.19:50:10::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-10-04.19:50:10::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-10-04.19:50:10::SCWBDomain::System Command Ran  D:&  cd  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl & make 
TRACE::2025-10-04.19:50:12::SCWBDomain::make: Nothing to be done for 'all'.

LOG::2025-10-04.19:50:12::SCWSystem::Checking the domain standalone_domain
LOG::2025-10-04.19:50:12::SCWSystem::Not a boot domain 
LOG::2025-10-04.19:50:12::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-10-04.19:50:12::SCWDomain::Generating domain artifcats
TRACE::2025-10-04.19:50:12::SCWMssOS::Generating standalone artifcats
TRACE::2025-10-04.19:50:12::SCWMssOS::Copying the qemu file from  D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2025-10-04.19:50:12::SCWMssOS::Copying the qemu file from  D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/qemu/
TRACE::2025-10-04.19:50:12::SCWMssOS:: Copying the user libraries. 
TRACE::2025-10-04.19:50:12::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:12::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:12::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:12::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.19:50:12::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.19:50:12::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.19:50:12::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.19:50:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.19:50:12::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.19:50:12::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.19:50:12::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.19:50:12::SCWMssOS::Completed writing the mss file at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-10-04.19:50:12::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.19:50:12::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-10-04.19:50:12::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-10-04.19:50:12::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-10-04.19:50:12::SCWMssOS::doing bsp build ... 
TRACE::2025-10-04.19:50:12::SCWMssOS::System Command Ran  D: & cd  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2025-10-04.19:50:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2025-10-04.19:50:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-10-04.19:50:12::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-10-04.19:50:12::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2025-10-04.19:50:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2025-10-04.19:50:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-10-04.19:50:13::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-10-04.19:50:13::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.19:50:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2025-10-04.19:50:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-10-04.19:50:13::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-10-04.19:50:13::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.19:50:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2025-10-04.19:50:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-10-04.19:50:13::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-10-04.19:50:13::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2025-10-04.19:50:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2025-10-04.19:50:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.19:50:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.19:50:14::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.19:50:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2025-10-04.19:50:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-10-04.19:50:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-10-04.19:50:14::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2025-10-04.19:50:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src"

TRACE::2025-10-04.19:50:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-10-04.19:50:14::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-10-04.19:50:14::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.19:50:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2025-10-04.19:50:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.19:50:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.19:50:14::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.19:50:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2025-10-04.19:50:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-10-04.19:50:15::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-10-04.19:50:15::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2025-10-04.19:50:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2025-10-04.19:50:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.19:50:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.19:50:15::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.19:50:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2025-10-04.19:50:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-10-04.19:50:15::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-10-04.19:50:15::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.19:50:17::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2025-10-04.19:50:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.19:50:17::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.19:50:17::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.19:50:18::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2025-10-04.19:50:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-10-04.19:50:18::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-10-04.19:50:18::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2025-10-04.19:50:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_3/src"

TRACE::2025-10-04.19:50:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-10-04.19:50:18::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-10-04.19:50:18::SCWMssOS::les -g -Wall -Wextra"

TRACE::2025-10-04.19:50:18::SCWMssOS::"Compiling bram"

TRACE::2025-10-04.19:50:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2025-10-04.19:50:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-10-04.19:50:28::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-10-04.19:50:28::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.19:50:28::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2025-10-04.19:50:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2025-10-04.19:50:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2025-10-04.19:50:29::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2025-10-04.19:50:29::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2025-10-04.19:50:29::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2025-10-04.19:50:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2025-10-04.19:50:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-10-04.19:50:29::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-10-04.19:50:29::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2025-10-04.19:50:29::SCWMssOS::"Compiling ddrps"

TRACE::2025-10-04.19:50:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2025-10-04.19:50:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.19:50:29::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.19:50:29::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-10-04.19:50:29::SCWMssOS::"Compiling devcfg"

TRACE::2025-10-04.19:50:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2025-10-04.19:50:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-10-04.19:50:31::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-10-04.19:50:31::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2025-10-04.19:50:31::SCWMssOS::"Compiling dmaps"

TRACE::2025-10-04.19:50:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src"

TRACE::2025-10-04.19:50:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/pl_bram_rd_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-10-04.19:50:33::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-10-04.19:50:33::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2025-10-04.19:50:33::SCWMssOS::"Compiling pl_bram_rd..."

TRACE::2025-10-04.19:50:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2025-10-04.19:50:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.19:50:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.19:50:34::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-10-04.19:50:34::SCWMssOS::"Compiling scugic"

TRACE::2025-10-04.19:50:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2025-10-04.19:50:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-10-04.19:50:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-10-04.19:50:36::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2025-10-04.19:50:36::SCWMssOS::"Compiling scutimer"

TRACE::2025-10-04.19:50:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2025-10-04.19:50:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.19:50:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.19:50:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-10-04.19:50:37::SCWMssOS::"Compiling scuwdt"

TRACE::2025-10-04.19:50:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2025-10-04.19:50:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-10-04.19:50:38::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-10-04.19:50:38::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2025-10-04.19:50:39::SCWMssOS::"Compiling standalone"

TRACE::2025-10-04.19:50:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2025-10-04.19:50:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.19:50:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.19:50:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-10-04.19:50:47::SCWMssOS::"Compiling uartps"

TRACE::2025-10-04.19:50:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2025-10-04.19:50:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-10-04.19:50:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-10-04.19:50:49::SCWMssOS::files -g -Wall -Wextra"

TRACE::2025-10-04.19:50:49::SCWMssOS::"Compiling xadcps"

TRACE::2025-10-04.19:50:51::SCWMssOS::'Finished building libraries'

TRACE::2025-10-04.19:50:51::SCWMssOS::Copying to export directory.
TRACE::2025-10-04.19:50:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-10-04.19:50:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-10-04.19:50:52::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-10-04.19:50:52::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2025-10-04.19:50:52::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2025-10-04.19:50:52::SCWPlatform::Started preparing the platform 
TRACE::2025-10-04.19:50:52::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2025-10-04.19:50:52::SCWSystem::dir created 
TRACE::2025-10-04.19:50:52::SCWSystem::Writing the bif 
TRACE::2025-10-04.19:50:52::SCWPlatform::Started writing the spfm file 
TRACE::2025-10-04.19:50:52::SCWPlatform::Started writing the xpfm file 
TRACE::2025-10-04.19:50:52::SCWPlatform::Completed generating the platform
TRACE::2025-10-04.19:50:52::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:52::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:52::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:52::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.19:50:52::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.19:50:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.19:50:52::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.19:50:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.19:50:52::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.19:50:52::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.19:50:52::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-04.19:50:52::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:52::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:52::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:52::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.19:50:52::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.19:50:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.19:50:52::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.19:50:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.19:50:52::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.19:50:52::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.19:50:52::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.19:50:52::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ab119811a3b273134f239a82646e3b3f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7d26c1c20d7a4697c79d90ee44260fb8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-10-04.19:50:52::SCWPlatform::updated the xpfm file.
TRACE::2025-10-04.19:50:52::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:52::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:52::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:52::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-04.19:50:52::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-04.19:50:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-04.19:50:52::SCWPlatform::Trying to set the existing hwdb with name system_wrapper
TRACE::2025-10-04.19:50:52::SCWPlatform::Opened existing hwdb system_wrapper
TRACE::2025-10-04.19:50:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-04.19:50:52::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-04.19:50:52::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-04.19:50:52::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-05.22:29:24::SCWPlatform::Clearing the existing platform
TRACE::2025-10-05.22:29:24::SCWSystem::Clearing the existing sysconfig
TRACE::2025-10-05.22:29:24::SCWBDomain::clearing the fsbl build
TRACE::2025-10-05.22:29:24::SCWMssOS::Removing the swdes entry for  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-05.22:29:24::SCWMssOS::Removing the swdes entry for  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-05.22:29:24::SCWSystem::Clearing the domains completed.
TRACE::2025-10-05.22:29:24::SCWPlatform::Clearing the opened hw db.
TRACE::2025-10-05.22:29:24::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:24::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:24::SCWPlatform:: Platform location is D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-05.22:29:24::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-05.22:29:24::SCWPlatform::Removing the HwDB with name D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:25::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:25::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:25::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:25::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-05.22:29:25::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-05.22:29:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-10-05.22:29:26::SCWPlatform::Opened new HwDB with name system_wrapper_1
TRACE::2025-10-05.22:29:26::SCWReader::Active system found as  system_wrapper
TRACE::2025-10-05.22:29:26::SCWReader::Handling sysconfig system_wrapper
TRACE::2025-10-05.22:29:26::SCWDomain::checking for install qemu data   : 
TRACE::2025-10-05.22:29:26::SCWDomain:: Using the QEMU Data from install at  : D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2025-10-05.22:29:26::SCWDomain:: Using the QEMU args  from install at  : D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2025-10-05.22:29:26::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-05.22:29:26::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-05.22:29:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2025-10-05.22:29:26::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2025-10-05.22:29:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-05.22:29:26::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-05.22:29:26::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-05.22:29:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2025-10-05.22:29:26::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2025-10-05.22:29:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-05.22:29:26::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2025-10-05.22:29:26::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-05.22:29:26::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-05.22:29:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2025-10-05.22:29:26::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2025-10-05.22:29:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-05.22:29:26::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-05.22:29:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-10-05.22:29:26::SCWMssOS::No sw design opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-05.22:29:26::SCWMssOS::mss exists loading the mss file  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-05.22:29:26::SCWMssOS::Opened the sw design from mss  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-05.22:29:26::SCWMssOS::Adding the swdes entry D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-10-05.22:29:26::SCWMssOS::updating the scw layer about changes
TRACE::2025-10-05.22:29:26::SCWMssOS::Opened the sw design.  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-05.22:29:26::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-05.22:29:26::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-05.22:29:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2025-10-05.22:29:26::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2025-10-05.22:29:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-05.22:29:26::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-05.22:29:26::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-05.22:29:26::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-05.22:29:26::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2025-10-05.22:29:26::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-05.22:29:26::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-05.22:29:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2025-10-05.22:29:26::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2025-10-05.22:29:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-05.22:29:26::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-05.22:29:26::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-05.22:29:26::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-05.22:29:26::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2025-10-05.22:29:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-10-05.22:29:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-10-05.22:29:26::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-05.22:29:26::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-05.22:29:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2025-10-05.22:29:26::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2025-10-05.22:29:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-05.22:29:26::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-05.22:29:26::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-05.22:29:26::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-05.22:29:26::SCWReader::No isolation master present  
TRACE::2025-10-05.22:29:26::SCWDomain::checking for install qemu data   : 
TRACE::2025-10-05.22:29:26::SCWDomain:: Using the QEMU Data from install at  : D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2025-10-05.22:29:26::SCWDomain:: Using the QEMU args  from install at  : D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2025-10-05.22:29:26::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-05.22:29:26::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-05.22:29:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2025-10-05.22:29:26::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2025-10-05.22:29:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-05.22:29:26::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-05.22:29:26::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-05.22:29:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2025-10-05.22:29:26::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2025-10-05.22:29:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-05.22:29:26::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-05.22:29:26::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-05.22:29:26::SCWMssOS::No sw design opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-05.22:29:26::SCWMssOS::mss exists loading the mss file  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-05.22:29:26::SCWMssOS::Opened the sw design from mss  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-05.22:29:26::SCWMssOS::Adding the swdes entry D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2025-10-05.22:29:26::SCWMssOS::updating the scw layer about changes
TRACE::2025-10-05.22:29:26::SCWMssOS::Opened the sw design.  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-05.22:29:26::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-10-05.22:29:26::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-10-05.22:29:26::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-05.22:29:26::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-05.22:29:26::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2025-10-05.22:29:26::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2025-10-05.22:29:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-05.22:29:26::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-05.22:29:26::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-05.22:29:26::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-05.22:29:26::SCWReader::No isolation master present  
TRACE::2025-10-05.22:29:31::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2025-10-05.22:29:31::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2025-10-05.22:29:31::SCWPlatform:: Platform location is D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/tempdsa
TRACE::2025-10-05.22:29:31::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2025-10-05.22:29:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-05.22:29:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-05.22:29:32::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2025-10-05.22:29:32::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:32::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:32::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:32::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-05.22:29:32::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-05.22:29:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2025-10-05.22:29:32::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2025-10-05.22:29:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-05.22:29:32::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:32::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:32::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:32::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-05.22:29:32::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-05.22:29:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2025-10-05.22:29:32::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2025-10-05.22:29:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-05.22:29:32::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-05.22:29:32::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-05.22:29:32::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-05.22:29:32::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2025-10-05.22:29:32::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2025-10-05.22:29:32::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2025-10-05.22:29:32::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/tempdsa
TRACE::2025-10-05.22:29:32::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2025-10-05.22:29:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-05.22:29:32::SCWPlatform::update - Opened existing hwdb system_wrapper_2
TRACE::2025-10-05.22:29:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-05.22:29:32::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2025-10-05.22:29:32::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:32::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:32::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:32::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-05.22:29:32::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-05.22:29:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2025-10-05.22:29:32::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2025-10-05.22:29:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-05.22:29:32::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:32::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:32::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:32::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-05.22:29:32::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-05.22:29:32::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_1
TRACE::2025-10-05.22:29:32::SCWPlatform::Opened existing hwdb system_wrapper_1
TRACE::2025-10-05.22:29:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-05.22:29:32::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-05.22:29:32::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-05.22:29:32::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-05.22:29:32::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2025-10-05.22:29:32::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2025-10-05.22:29:32::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2025-10-05.22:29:32::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/tempdsa
TRACE::2025-10-05.22:29:32::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/tempdsa/system_wrapper.xsa
TRACE::2025-10-05.22:29:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-05.22:29:32::SCWPlatform::update - Opened existing hwdb system_wrapper_2
TRACE::2025-10-05.22:29:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-05.22:29:32::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2025-10-05.22:29:32::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2025-10-05.22:29:32::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:32::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:32::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:32::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-05.22:29:32::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-05.22:29:32::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-10-05.22:29:34::SCWPlatform::Opened new HwDB with name system_wrapper_3
TRACE::2025-10-05.22:29:34::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:34::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:34::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:34::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-05.22:29:34::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-05.22:29:34::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2025-10-05.22:29:34::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2025-10-05.22:29:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-05.22:29:34::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-05.22:29:34::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-05.22:29:34::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-05.22:29:34::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:34::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:34::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:34::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-05.22:29:34::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-05.22:29:34::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2025-10-05.22:29:34::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2025-10-05.22:29:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-05.22:29:34::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-05.22:29:34::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-05.22:29:34::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-05.22:29:34::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:34::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:34::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:34::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-05.22:29:34::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-05.22:29:34::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2025-10-05.22:29:34::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2025-10-05.22:29:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-05.22:29:34::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-05.22:29:34::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-05.22:29:34::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-05.22:29:34::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ab119811a3b273134f239a82646e3b3f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7d26c1c20d7a4697c79d90ee44260fb8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-10-05.22:29:45::SCWPlatform::Started generating the artifacts platform system_wrapper
TRACE::2025-10-05.22:29:45::SCWPlatform::Sanity checking of platform is completed
LOG::2025-10-05.22:29:45::SCWPlatform::Started generating the artifacts for system configuration system_wrapper
LOG::2025-10-05.22:29:45::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-10-05.22:29:45::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-10-05.22:29:45::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-10-05.22:29:45::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2025-10-05.22:29:45::SCWSystem::Checking the domain standalone_domain
LOG::2025-10-05.22:29:45::SCWSystem::Not a boot domain 
LOG::2025-10-05.22:29:45::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-10-05.22:29:45::SCWDomain::Generating domain artifcats
TRACE::2025-10-05.22:29:45::SCWMssOS::Generating standalone artifcats
TRACE::2025-10-05.22:29:45::SCWMssOS::Copying the qemu file from  D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/qemu/
TRACE::2025-10-05.22:29:45::SCWMssOS::Copying the qemu file from  D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_domain/qemu/
TRACE::2025-10-05.22:29:45::SCWMssOS:: Copying the user libraries. 
TRACE::2025-10-05.22:29:45::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:45::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:45::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:45::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-05.22:29:45::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-05.22:29:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2025-10-05.22:29:45::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2025-10-05.22:29:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-05.22:29:45::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-05.22:29:45::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-05.22:29:45::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-05.22:29:45::SCWMssOS::Completed writing the mss file at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-10-05.22:29:45::SCWMssOS::Mss edits present, copying mssfile into export location D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-05.22:29:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-10-05.22:29:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-10-05.22:29:45::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2025-10-05.22:29:45::SCWMssOS::skipping the bsp build ... 
TRACE::2025-10-05.22:29:45::SCWMssOS::Copying to export directory.
TRACE::2025-10-05.22:29:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-10-05.22:29:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-10-05.22:29:45::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-10-05.22:29:45::SCWSystem::Completed Processing the sysconfig system_wrapper
LOG::2025-10-05.22:29:45::SCWPlatform::Completed generating the artifacts for system configuration system_wrapper
TRACE::2025-10-05.22:29:45::SCWPlatform::Started preparing the platform 
TRACE::2025-10-05.22:29:45::SCWSystem::Writing the bif file for system config system_wrapper
TRACE::2025-10-05.22:29:45::SCWSystem::dir created 
TRACE::2025-10-05.22:29:45::SCWSystem::Writing the bif 
TRACE::2025-10-05.22:29:45::SCWPlatform::Started writing the spfm file 
TRACE::2025-10-05.22:29:45::SCWPlatform::Started writing the xpfm file 
TRACE::2025-10-05.22:29:45::SCWPlatform::Completed generating the platform
TRACE::2025-10-05.22:29:45::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:45::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:45::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:45::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-05.22:29:45::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-05.22:29:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2025-10-05.22:29:45::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2025-10-05.22:29:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-05.22:29:45::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-05.22:29:45::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-05.22:29:45::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-10-05.22:29:45::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:45::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:45::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:45::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-05.22:29:45::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-05.22:29:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2025-10-05.22:29:45::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2025-10-05.22:29:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-05.22:29:45::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-05.22:29:45::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-05.22:29:45::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-05.22:29:45::SCWWriter::formatted JSON is {
	"platformName":	"system_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"system_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/system_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"system_wrapper",
	"systems":	[{
			"systemName":	"system_wrapper",
			"systemDesc":	"system_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"system_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ab119811a3b273134f239a82646e3b3f",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/ruanjian/Vivado/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"7d26c1c20d7a4697c79d90ee44260fb8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-10-05.22:29:45::SCWPlatform::updated the xpfm file.
TRACE::2025-10-05.22:29:45::SCWPlatform::Trying to open the hw design at D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:45::SCWPlatform::DSA given D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:45::SCWPlatform::DSA absoulate path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:45::SCWPlatform::DSA directory D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw
TRACE::2025-10-05.22:29:45::SCWPlatform:: Platform Path D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/hw/system_wrapper.xsa
TRACE::2025-10-05.22:29:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-10-05.22:29:45::SCWPlatform::Trying to set the existing hwdb with name system_wrapper_3
TRACE::2025-10-05.22:29:45::SCWPlatform::Opened existing hwdb system_wrapper_3
TRACE::2025-10-05.22:29:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-10-05.22:29:45::SCWMssOS::Checking the sw design at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-10-05.22:29:45::SCWMssOS::DEBUG:  swdes dump  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-10-05.22:29:45::SCWMssOS::Sw design exists and opened at  D:/fpga/Embedded_Vitis/ps_pl_bram/vitis/system_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
