INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab3/4_0/traffic_lights_simple/traffic_lights_simple.srcs/sources_1/new/traffic_lights_simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_lights_simple
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab3/4_0/traffic_lights_simple/traffic_lights_simple.srcs/sim_1/new/traffic_lights_simple_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_lights_simple_tb
