
---------- Begin Simulation Statistics ----------
simSeconds                                   0.240908                       # Number of seconds simulated (Second)
simTicks                                 240907750000                       # Number of ticks simulated (Tick)
finalTick                                240907750000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    448.85                       # Real time elapsed on the host (Second)
hostTickRate                                536716284                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     710548                       # Number of bytes of host memory used (Byte)
simInsts                                    100000004                       # Number of instructions simulated (Count)
simOps                                      100000126                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   222789                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     222789                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        481815526                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               4.818155                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.207548                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       104113216                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      776                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      103215282                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   6526                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              4113804                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           3596391                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 193                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           481428210                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.214394                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.803817                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 437350056     90.84%     90.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  14667630      3.05%     93.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  16745253      3.48%     97.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1580067      0.33%     97.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   7113533      1.48%     99.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2797099      0.58%     99.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    596569      0.12%     99.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    326120      0.07%     99.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    251883      0.05%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             481428210                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  169527      4.12%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%      4.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 133250      3.24%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               3810517     92.64%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 2      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                5      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatArith             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorMisc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          376      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      30613365     29.66%     29.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        91169      0.09%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1327      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            2      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           24      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            2      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            2      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            5      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     29.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      3794856      3.68%     33.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     68714126     66.57%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           15      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite           13      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      103215282                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.214222                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             4113301                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.039852                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                691978463                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               108233018                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       101933436                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                       133                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                      115                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses               50                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   107328137                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                           70                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                     85033                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                           18246                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          387316                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        3998582                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      68802210                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1198060                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       309630                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 9780777                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           9562563                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             58070                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              9392269                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                35946                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 9377436                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998421                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   52071                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 18                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           23069                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              17595                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5474                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         2551                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         3938056                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             583                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             52271                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    480874010                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.207955                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.822527                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       438282602     91.14%     91.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        15098403      3.14%     94.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        16260024      3.38%     97.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          956150      0.20%     97.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         6304909      1.31%     99.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         2376057      0.49%     99.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          138241      0.03%     99.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           77134      0.02%     99.71% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1380490      0.29%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    480874010                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         228                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                 31364                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          238      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     29181121     29.18%     29.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        90790      0.09%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1285      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            2      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           14      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            2      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            2      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            5      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     29.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      3486897      3.49%     32.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     67239752     67.24%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            5      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite           13      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    100000126                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1380490                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            100000004                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              100000126                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      100000004                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP        100000126                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  4.818155                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.207548                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           70726667                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                 43                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          99950851                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          3486778                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        67239765                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          238      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     29181121     29.18%     29.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        90790      0.09%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         1285      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            2      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt           14      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            2      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            2      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            5      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     29.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      3486897      3.49%     32.76% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     67239752     67.24%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            5      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite           13      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    100000126                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      9031169                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      8983330                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl        47839                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      8899753                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       131416                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        31364                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        31358                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data        3797068                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3797068                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3797068                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3797068                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     66548989                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        66548989                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     66548989                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       66548989                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 5962757807035                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 5962757807035                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 5962757807035                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 5962757807035                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     70346057                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      70346057                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     70346057                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     70346057                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.946023                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.946023                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.946023                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.946023                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 89599.525051                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 89599.525051                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 89599.525051                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 89599.525051                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs    410273136                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          739                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs      8024801                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            6                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      51.125646                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   123.166667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      8292158                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           8292158                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     58252629                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      58252629                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     58252629                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     58252629                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      8296360                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      8296360                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      8296360                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      8296360                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 913661506960                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 913661506960                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 913661506960                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 913661506960                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.117936                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.117936                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.117936                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.117936                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 110127.996731                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 110127.996731                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 110127.996731                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 110127.996731                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                8295848                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data          102                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total          102                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            8                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            8                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       882500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       882500                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data          110                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total          110                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.072727                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.072727                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 110312.500000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 110312.500000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data            7                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total            7                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       110000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       110000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.009091                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.009091                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data       110000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total       110000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data      3097698                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         3097698                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         8700                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          8700                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    346839000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    346839000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      3106398                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      3106398                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.002801                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.002801                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 39866.551724                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 39866.551724                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         3002                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         3002                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         5698                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         5698                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    215618500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    215618500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.001834                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.001834                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 37841.084591                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 37841.084591                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data          106                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total          106                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data          106                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total          106                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data          124                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             124                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.accesses::cpu.data          124                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          124                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data       699370                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         699370                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data     66540289                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total     66540289                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 5962410968035                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 5962410968035                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     67239659                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     67239659                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.989599                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.989599                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 89606.027531                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 89606.027531                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data     58249627                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total     58249627                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      8290662                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      8290662                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 913445888460                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 913445888460                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.123300                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.123300                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 110177.678026                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 110177.678026                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 240907750000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.915149                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             12093761                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            8296360                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               1.457719                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              185500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.915149                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999834                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999834                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           27                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          112                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          223                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          150                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          148989154                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         148989154                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 240907750000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  5557322                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             462003882                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   3031381                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              10734472                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 101153                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              9184839                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  5931                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              105237879                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 21961                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 240907750000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 240907750000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts           103130244                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          9316408                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         3766155                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       68705942                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.214045                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegReads             41                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites            30                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     181247555                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     25076872                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          72472097                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads          237                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           50                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            9447102                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     478859484                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  213940                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  689                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           109                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          298                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1538283                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 30786                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          481428210                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.223269                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.176954                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                460623993     95.68%     95.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   219549      0.05%     95.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  6163322      1.28%     97.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   267851      0.06%     97.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  3056974      0.63%     97.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   260257      0.05%     97.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  2936712      0.61%     98.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   207434      0.04%     98.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  7692118      1.60%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            481428210                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             107487928                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.223089                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            9780777                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.020300                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      2460660                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        1488314                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1488314                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1488314                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1488314                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        49960                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           49960                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        49960                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          49960                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    948513000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    948513000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    948513000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    948513000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1538274                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1538274                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1538274                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1538274                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.032478                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.032478                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.032478                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.032478                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 18985.448359                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 18985.448359                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 18985.448359                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 18985.448359                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         3395                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           79                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      42.974684                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        45502                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             45502                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         3945                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          3945                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         3945                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         3945                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        46015                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        46015                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        46015                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        46015                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    814035500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    814035500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    814035500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    814035500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.029913                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.029913                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.029913                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.029913                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 17690.655221                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 17690.655221                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 17690.655221                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 17690.655221                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  45502                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1488314                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1488314                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        49960                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         49960                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    948513000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    948513000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1538274                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1538274                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.032478                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.032478                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 18985.448359                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 18985.448359                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         3945                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         3945                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        46015                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        46015                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    814035500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    814035500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.029913                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.029913                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 17690.655221                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 17690.655221                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 240907750000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           411.809282                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1534329                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              46015                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              33.344105                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   411.809282                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.804315                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.804315                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          174                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          187                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           98                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           47                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            3122563                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           3122563                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 240907750000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    101153                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     525916                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                406669261                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              104113992                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 4209                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  3998582                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                68802210                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   499                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      1498                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                406710798                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           5443                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          23012                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        35739                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                58751                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                103097554                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               101933486                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  24411769                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  36843447                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.211561                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.662581                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 240907750000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 240907750000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      658740                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  511790                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  881                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                5443                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1562318                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   13                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                7979256                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            3486776                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.227505                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             5.100072                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                3479565     99.79%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  248      0.01%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 4441      0.13%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  196      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   38      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   31      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   32      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   12      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  115      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   37      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 11      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 33      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 54      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 63      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                289      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 70      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 39      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                772      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 76      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 30      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                376      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 43      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 22      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 15      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              107      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              841                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              3486776                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 240907750000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 240907750000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 240907750000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 101153                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  9195816                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               407380874                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          11302                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  10074242                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              54664823                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              104603334                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  4115                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 563099                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  89361                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               51377309                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            26253803                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   183467052                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                183161648                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                        68                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              23768607                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  2485128                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     313                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 314                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  74914412                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        582858701                       # The number of ROB reads (Count)
system.cpu.rob.writes                       208432939                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                100000004                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  100000126                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   115                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                  42548                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   5259                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     47807                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                 42548                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  5259                       # number of overall hits (Count)
system.l2.overallHits::total                    47807                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 3467                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              8290996                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 8294463                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                3467                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             8290996                       # number of overall misses (Count)
system.l2.overallMisses::total                8294463                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       294764000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    901158408500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       901453172500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      294764000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   901158408500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      901453172500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst              46015                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            8296255                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               8342270                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             46015                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           8296255                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              8342270                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.075345                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.999366                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.994269                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.075345                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.999366                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.994269                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 85019.901933                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 108691.212552                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    108681.318188                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 85019.901933                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 108691.212552                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   108681.318188                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              8287318                       # number of writebacks (Count)
system.l2.writebacks::total                   8287318                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.inst                  1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     1                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                 1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    1                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst             3466                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          8290996                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             8294462                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            3466                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         8290996                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            8294462                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    260055500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 818248448500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   818508504000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    260055500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 818248448500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  818508504000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.075323                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.999366                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.994269                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.075323                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.999366                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.994269                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 75030.438546                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 98691.212552                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 98681.325443                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 75030.438546                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 98691.212552                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 98681.325443                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        8295164                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          466                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            466                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              8                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 8                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data           97                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total              97                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          105                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           105                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.923810                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.923810                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data           97                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total           97                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      1826500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      1826500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.923810                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.923810                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18829.896907                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18829.896907                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst           42548                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              42548                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          3467                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             3467                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    294764000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    294764000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        46015                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          46015                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.075345                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.075345                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 85019.901933                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 85019.901933                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst         3466                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         3466                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    260055500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    260055500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.075323                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.075323                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 75030.438546                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 75030.438546                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               1369                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  1369                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data          8289218                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             8289218                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data 900992699000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   900992699000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data        8290587                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           8290587                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.999835                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.999835                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 108694.535359                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 108694.535359                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data      8289218                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         8289218                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data 818100519000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 818100519000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.999835                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.999835                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 98694.535359                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 98694.535359                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           3890                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              3890                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         1778                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            1778                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    165709500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    165709500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data         5668                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          5668                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.313691                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.313691                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 93199.943757                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 93199.943757                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         1778                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         1778                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    147929500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    147929500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.313691                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.313691                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 83199.943757                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 83199.943757                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks        45500                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            45500                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        45500                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        45500                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      8292158                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          8292158                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      8292158                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      8292158                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 240907750000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4087.381335                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     16683159                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    8299267                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.010197                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       4.638049                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         7.870307                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4074.872979                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.001132                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.001921                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.994842                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.997896                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4095                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   14                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  127                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  453                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 3501                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.999756                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   24982990                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  24982990                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 240907750000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   8287266.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      3466.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   8290834.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001398958750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       517931                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       517931                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            21773520                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            7779548                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     8294462                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    8287318                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   8294462                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  8287318                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    162                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                    52                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       3.66                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      27.90                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               8294462                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              8287318                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 2113757                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 2090024                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                 2059405                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                 2031078                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     87                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     96                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  18157                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 153751                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 311175                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 516701                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 517011                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 525458                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 556075                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 528994                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 528308                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 522865                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 521456                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 948704                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 974184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 522055                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 599858                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 539995                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   1172                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    895                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    254                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       517931                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      16.014162                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     15.998210                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      3.059375                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-63         517902     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-127           22      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-191            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::192-255            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::448-511            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        517931                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       517931                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.000660                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.000612                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.041865                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16           517784     99.97%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               13      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               93      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               27      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                9      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                4      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        517931                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   10368                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               530845568                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            530388352                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2203522169.79320908                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              2201624281.49364233                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  240907038500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      14528.42                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       221824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    530613376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    530383232                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 920783.993042980088                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 2202558348.579487323761                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 2201603028.545158863068                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         3466                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      8290996                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      8287318                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst    117275750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 470748574250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 6195160817000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     33836.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     56778.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    747547.13                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       221824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    530623744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      530845568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       221824                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       221824                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    530388352                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    530388352                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         3466                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      8290996                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         8294462                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      8287318                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        8287318                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         920784                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     2202601386                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2203522170                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       920784                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        920784                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   2201624281                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       2201624281                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   2201624281                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        920784                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    2202601386                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       4405146451                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              8294300                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             8287238                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       518544                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       518427                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       518205                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       519189                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       518279                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       518306                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       518489                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       518712                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       518366                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       518067                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       517913                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       518036                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       518466                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       518472                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       518454                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       518375                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       518132                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       518110                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       517879                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       517950                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       517944                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       517924                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       517951                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       518051                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       517923                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       517776                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       517562                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       517687                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       518058                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       518097                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       518097                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       518097                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            315347725000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           41471500000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       470865850000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                38019.81                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           56769.81                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             7686221                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            7706013                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            92.67                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           92.99                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      1189304                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   892.302079                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   794.635017                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   274.612818                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        38383      3.23%      3.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        35348      2.97%      6.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        54608      4.59%     10.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        17585      1.48%     12.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        30373      2.55%     14.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        16488      1.39%     16.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        72256      6.08%     22.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        32490      2.73%     25.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       891773     74.98%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      1189304                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             530835200                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten          530383232                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2203.479133                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             2201.603029                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   34.41                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               17.21                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              17.20                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               92.83                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 240907750000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      4247778780                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      2257747965                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    29617798140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy   21631372020                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 19016961600.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  61747708980                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  40510505280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  179029872765                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   743.147004                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 102278758500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   8044400000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 130584591500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      4243851780                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      2255660715                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    29603503860                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy   21628010340                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 19016961600.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  61297708800                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  40889452800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  178935149895                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   742.753813                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 103219959000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   8044400000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 129643391000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 240907750000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                5244                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       8287318                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2959                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            8289218                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           8289218                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           5244                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             97                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     24879298                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                24879298                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port   1061233920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1061233920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            8294559                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  8294559    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              8294559                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 240907750000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         51868360500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        43775449250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       16584836                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      8290277                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              51683                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty     16579476                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        45502                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            11536                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                1                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               1                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           8290587                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          8290587                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          46015                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          5668                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           105                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          105                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       137532                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     24888570                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               25026102                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      5857088                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1061658432                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              1067515520                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         8295164                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 530388352                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          16637540                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000322                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.017949                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                16632178     99.97%     99.97% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    5362      0.03%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            16637540                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 240907750000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        16679523000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          69022999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       12444441488                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      16683726                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      8341350                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            5354                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         5354                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
