Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/mips/testofmain_isim_beh.exe -prj E:/mips/testofmain_beh.prj work.testofmain work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/mips/PC.v" into library work
Analyzing Verilog file "E:/mips/or_logic.v" into library work
Analyzing Verilog file "E:/mips/and_logic.v" into library work
Analyzing Verilog file "E:/mips/IFU.v" into library work
Analyzing Verilog file "E:/mips/grf.v" into library work
Analyzing Verilog file "E:/mips/EXT.v" into library work
Analyzing Verilog file "E:/mips/DM.v" into library work
WARNING:HDLCompiler:568 - "E:/mips/DM.v" Line 41: Constant value is truncated to fit in <8> bits.
Analyzing Verilog file "E:/mips/control.v" into library work
Analyzing Verilog file "E:/mips/ALU.v" into library work
Analyzing Verilog file "E:/mips/main.v" into library work
Analyzing Verilog file "E:/mips/testofmain.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module IM
Compiling module PC
Compiling module and_logic
Compiling module or_logic
Compiling module control
Compiling module grf
Compiling module EXT
Compiling module ALU
Compiling module DM
Compiling module main
Compiling module testofmain
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\testofmain_isim_beh.exe.sim\libPortability.dll".
Compiled 12 Verilog Units
Built simulation executable E:/mips/testofmain_isim_beh.exe
Fuse Memory Usage: 28124 KB
Fuse CPU Usage: 405 ms
