{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626076707461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626076707472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 12 13:28:27 2021 " "Processing started: Mon Jul 12 13:28:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626076707472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076707472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_cntrl -c UART_cntrl " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_cntrl -c UART_cntrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076707473 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1626076708631 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1626076708631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_cntrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_cntrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_cntrl-logic " "Found design unit 1: UART_cntrl-logic" {  } { { "UART_cntrl.vhd" "" { Text "D:/intelFPGA_lite/Workspace/UART_loopback/UART_cntrl.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626076726664 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_cntrl " "Found entity 1: UART_cntrl" {  } { { "UART_cntrl.vhd" "" { Text "D:/intelFPGA_lite/Workspace/UART_loopback/UART_cntrl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626076726664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076726664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_cntrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_cntrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TX_cntrl-logic " "Found design unit 1: TX_cntrl-logic" {  } { { "TX_cntrl.vhd" "" { Text "D:/intelFPGA_lite/Workspace/UART_loopback/TX_cntrl.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626076726668 ""} { "Info" "ISGN_ENTITY_NAME" "1 TX_cntrl " "Found entity 1: TX_cntrl" {  } { { "TX_cntrl.vhd" "" { Text "D:/intelFPGA_lite/Workspace/UART_loopback/TX_cntrl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626076726668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076726668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_cntrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_cntrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RX_cntrl-logic " "Found design unit 1: RX_cntrl-logic" {  } { { "RX_cntrl.vhd" "" { Text "D:/intelFPGA_lite/Workspace/UART_loopback/RX_cntrl.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626076726668 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX_cntrl " "Found entity 1: RX_cntrl" {  } { { "RX_cntrl.vhd" "" { Text "D:/intelFPGA_lite/Workspace/UART_loopback/RX_cntrl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626076726668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076726668 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_cntrl " "Elaborating entity \"UART_cntrl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1626076726727 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TX_BUSY UART_cntrl.vhd(25) " "Verilog HDL or VHDL warning at UART_cntrl.vhd(25): object \"TX_BUSY\" assigned a value but never read" {  } { { "UART_cntrl.vhd" "" { Text "D:/intelFPGA_lite/Workspace/UART_loopback/UART_cntrl.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1626076726731 "|UART_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RX_BUSY UART_cntrl.vhd(26) " "Verilog HDL or VHDL warning at UART_cntrl.vhd(26): object \"RX_BUSY\" assigned a value but never read" {  } { { "UART_cntrl.vhd" "" { Text "D:/intelFPGA_lite/Workspace/UART_loopback/UART_cntrl.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1626076726731 "|UART_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_cntrl RX_cntrl:RX_cntrl_inst " "Elaborating entity \"RX_cntrl\" for hierarchy \"RX_cntrl:RX_cntrl_inst\"" {  } { { "UART_cntrl.vhd" "RX_cntrl_inst" { Text "D:/intelFPGA_lite/Workspace/UART_loopback/UART_cntrl.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626076726760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_cntrl TX_cntrl:TX_cntrl_inst " "Elaborating entity \"TX_cntrl\" for hierarchy \"TX_cntrl:TX_cntrl_inst\"" {  } { { "UART_cntrl.vhd" "TX_cntrl_inst" { Text "D:/intelFPGA_lite/Workspace/UART_loopback/UART_cntrl.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626076726784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0o84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0o84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0o84 " "Found entity 1: altsyncram_0o84" {  } { { "db/altsyncram_0o84.tdf" "" { Text "D:/intelFPGA_lite/Workspace/UART_loopback/db/altsyncram_0o84.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626076730293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076730293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_tma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tma " "Found entity 1: decode_tma" {  } { { "db/decode_tma.tdf" "" { Text "D:/intelFPGA_lite/Workspace/UART_loopback/db/decode_tma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626076730788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076730788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_uib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_uib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_uib " "Found entity 1: mux_uib" {  } { { "db/mux_uib.tdf" "" { Text "D:/intelFPGA_lite/Workspace/UART_loopback/db/mux_uib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626076730955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076730955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_glc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_glc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_glc " "Found entity 1: mux_glc" {  } { { "db/mux_glc.tdf" "" { Text "D:/intelFPGA_lite/Workspace/UART_loopback/db/mux_glc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626076731416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076731416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "D:/intelFPGA_lite/Workspace/UART_loopback/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626076731625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076731625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_49i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_49i " "Found entity 1: cntr_49i" {  } { { "db/cntr_49i.tdf" "" { Text "D:/intelFPGA_lite/Workspace/UART_loopback/db/cntr_49i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626076731951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076731951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "D:/intelFPGA_lite/Workspace/UART_loopback/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626076732075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076732075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_85j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_85j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_85j " "Found entity 1: cntr_85j" {  } { { "db/cntr_85j.tdf" "" { Text "D:/intelFPGA_lite/Workspace/UART_loopback/db/cntr_85j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626076732162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076732162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_59i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_59i " "Found entity 1: cntr_59i" {  } { { "db/cntr_59i.tdf" "" { Text "D:/intelFPGA_lite/Workspace/UART_loopback/db/cntr_59i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626076732278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076732278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "D:/intelFPGA_lite/Workspace/UART_loopback/db/cmpr_e9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626076732397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076732397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "D:/intelFPGA_lite/Workspace/UART_loopback/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626076732569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076732569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "D:/intelFPGA_lite/Workspace/UART_loopback/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626076732631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076732631 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626076733968 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1626076734266 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.07.12.13:29:01 Progress: Loading sld93669fe8/alt_sld_fab_wrapper_hw.tcl " "2021.07.12.13:29:01 Progress: Loading sld93669fe8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076741812 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076746471 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076746752 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076752964 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076753224 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076753522 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076753871 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076753881 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076753883 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1626076754683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld93669fe8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld93669fe8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld93669fe8/alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/Workspace/UART_loopback/db/ip/sld93669fe8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626076755403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076755403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld93669fe8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld93669fe8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld93669fe8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/Workspace/UART_loopback/db/ip/sld93669fe8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626076755651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076755651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld93669fe8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld93669fe8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld93669fe8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/intelFPGA_lite/Workspace/UART_loopback/db/ip/sld93669fe8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626076755656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076755656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld93669fe8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld93669fe8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld93669fe8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/intelFPGA_lite/Workspace/UART_loopback/db/ip/sld93669fe8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626076755809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076755809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld93669fe8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld93669fe8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld93669fe8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/Workspace/UART_loopback/db/ip/sld93669fe8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626076755967 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld93669fe8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/Workspace/UART_loopback/db/ip/sld93669fe8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626076755967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076755967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld93669fe8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld93669fe8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld93669fe8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/intelFPGA_lite/Workspace/UART_loopback/db/ip/sld93669fe8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626076756097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076756097 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626076760071 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 87 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 87 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1626076763516 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1626076763784 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626076763784 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1808 " "Implemented 1808 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1626076764922 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1626076764922 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1367 " "Implemented 1367 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1626076764922 ""} { "Info" "ICUT_CUT_TM_RAMS" "432 " "Implemented 432 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1626076764922 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1626076764922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626076765035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 12 13:29:25 2021 " "Processing ended: Mon Jul 12 13:29:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626076765035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626076765035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626076765035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626076765035 ""}
