
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Executing script file `synth_script.tcl' --

1. Executing Verilog-2005 frontend: ../rtl/apb_slave_memory.v
Parsing Verilog input from `../rtl/apb_slave_memory.v' to AST representation.
Generating RTLIL representation for module `\apb_slave_memory'.
Warning: Replacing memory \mem with list of registers. See ../rtl/apb_slave_memory.v:62
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \apb_slave_memory

2.2. Analyzing design hierarchy..
Top module:  \apb_slave_memory
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$../rtl/apb_slave_memory.v:45$9 in module apb_slave_memory.
Marked 7 switch rules as full_case in process $proc$../rtl/apb_slave_memory.v:45$9 in module apb_slave_memory.
Marked 1 switch rules as full_case in process $proc$../rtl/apb_slave_memory.v:35$5 in module apb_slave_memory.
Marked 1 switch rules as full_case in process $proc$../rtl/apb_slave_memory.v:27$3 in module apb_slave_memory.
Removed a total of 1 dead cases.

3.3. Executing PROC_INIT pass (extract init attributes).

3.4. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \prst_n in `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
Found async reset \prst_n in `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:27$3'.

3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
     1/56: $5$mem2reg_rd$\mem$../rtl/apb_slave_memory.v:66$2_DATA[31:0]$35
     2/56: $4$mem2reg_rd$\mem$../rtl/apb_slave_memory.v:66$2_DATA[31:0]$34
     3/56: $4$mem2reg_rd$\mem$../rtl/apb_slave_memory.v:66$2_ADDR[4:0]$33
     4/56: $4$mem2reg_wr$\mem$../rtl/apb_slave_memory.v:62$1_DATA[31:0]$30
     5/56: $4$mem2reg_wr$\mem$../rtl/apb_slave_memory.v:62$1_ADDR[4:0]$29
     6/56: $3$mem2reg_wr$\mem$../rtl/apb_slave_memory.v:62$1_DATA[31:0]$25
     7/56: $3$mem2reg_wr$\mem$../rtl/apb_slave_memory.v:62$1_ADDR[4:0]$24
     8/56: $3$mem2reg_rd$\mem$../rtl/apb_slave_memory.v:66$2_DATA[31:0]$27
     9/56: $3$mem2reg_rd$\mem$../rtl/apb_slave_memory.v:66$2_ADDR[4:0]$26
    10/56: $2$mem2reg_rd$\mem$../rtl/apb_slave_memory.v:66$2_DATA[31:0]$22
    11/56: $2$mem2reg_rd$\mem$../rtl/apb_slave_memory.v:66$2_ADDR[4:0]$21
    12/56: $2$mem2reg_wr$\mem$../rtl/apb_slave_memory.v:62$1_DATA[31:0]$20
    13/56: $2$mem2reg_wr$\mem$../rtl/apb_slave_memory.v:62$1_ADDR[4:0]$19
    14/56: $1$mem2reg_rd$\mem$../rtl/apb_slave_memory.v:66$2_DATA[31:0]$18
    15/56: $1$mem2reg_rd$\mem$../rtl/apb_slave_memory.v:66$2_ADDR[4:0]$17
    16/56: $1$mem2reg_wr$\mem$../rtl/apb_slave_memory.v:62$1_DATA[31:0]$16
    17/56: $1$mem2reg_wr$\mem$../rtl/apb_slave_memory.v:62$1_ADDR[4:0]$15
    18/56: $0$mem2reg_rd$\mem$../rtl/apb_slave_memory.v:66$2_DATA[31:0]$13
    19/56: $0$mem2reg_rd$\mem$../rtl/apb_slave_memory.v:66$2_ADDR[4:0]$12
    20/56: $0$mem2reg_wr$\mem$../rtl/apb_slave_memory.v:62$1_DATA[31:0]$11
    21/56: $0$mem2reg_wr$\mem$../rtl/apb_slave_memory.v:62$1_ADDR[4:0]$10
    22/56: $0\mem[31][31:0]
    23/56: $0\mem[30][31:0]
    24/56: $0\mem[29][31:0]
    25/56: $0\mem[28][31:0]
    26/56: $0\mem[27][31:0]
    27/56: $0\mem[26][31:0]
    28/56: $0\mem[25][31:0]
    29/56: $0\mem[24][31:0]
    30/56: $0\mem[23][31:0]
    31/56: $0\mem[22][31:0]
    32/56: $0\mem[21][31:0]
    33/56: $0\mem[20][31:0]
    34/56: $0\mem[19][31:0]
    35/56: $0\mem[18][31:0]
    36/56: $0\mem[17][31:0]
    37/56: $0\mem[16][31:0]
    38/56: $0\mem[15][31:0]
    39/56: $0\mem[14][31:0]
    40/56: $0\mem[13][31:0]
    41/56: $0\mem[12][31:0]
    42/56: $0\mem[11][31:0]
    43/56: $0\mem[10][31:0]
    44/56: $0\mem[9][31:0]
    45/56: $0\mem[8][31:0]
    46/56: $0\mem[7][31:0]
    47/56: $0\mem[6][31:0]
    48/56: $0\mem[5][31:0]
    49/56: $0\mem[4][31:0]
    50/56: $0\mem[3][31:0]
    51/56: $0\mem[2][31:0]
    52/56: $0\mem[1][31:0]
    53/56: $0\mem[0][31:0]
    54/56: $0\prdata[31:0]
    55/56: $0\pslverr[0:0]
    56/56: $0\pready[0:0]
Creating decoders for process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:35$5'.
     1/2: $1\next_state[1:0]
     2/2: $0\next_state[1:0]
Creating decoders for process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:27$3'.
     1/1: $0\present_state[1:0]

3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\apb_slave_memory.\next_state' from process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:35$5'.

3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\apb_slave_memory.\pready' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $adff cell `$procdff$1024' with positive edge clock and negative level reset.
Creating register for signal `\apb_slave_memory.\pslverr' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $adff cell `$procdff$1025' with positive edge clock and negative level reset.
Creating register for signal `\apb_slave_memory.\prdata' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $adff cell `$procdff$1026' with positive edge clock and negative level reset.
Creating register for signal `\apb_slave_memory.\mem[0]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1027' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[1]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1028' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[2]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1029' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[3]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1030' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[4]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1031' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[5]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1032' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[6]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1033' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[7]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1034' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[8]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1035' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[9]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1036' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[10]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1037' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[11]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1038' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[12]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1039' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[13]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1040' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[14]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1041' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[15]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1042' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[16]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1043' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[17]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1044' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[18]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1045' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[19]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1046' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[20]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1047' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[21]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1048' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[22]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1049' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[23]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1050' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[24]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1051' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[25]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1052' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[26]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1053' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[27]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1054' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[28]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1055' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[29]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1056' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[30]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1057' with positive edge clock.
Creating register for signal `\apb_slave_memory.\mem[31]' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $dff cell `$procdff$1058' with positive edge clock.
Creating register for signal `\apb_slave_memory.$mem2reg_wr$\mem$../rtl/apb_slave_memory.v:62$1_ADDR' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $adff cell `$procdff$1059' with positive edge clock and negative level reset.
Creating register for signal `\apb_slave_memory.$mem2reg_wr$\mem$../rtl/apb_slave_memory.v:62$1_DATA' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $adff cell `$procdff$1060' with positive edge clock and negative level reset.
Creating register for signal `\apb_slave_memory.$mem2reg_rd$\mem$../rtl/apb_slave_memory.v:66$2_ADDR' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $adff cell `$procdff$1061' with positive edge clock and negative level reset.
Creating register for signal `\apb_slave_memory.$mem2reg_rd$\mem$../rtl/apb_slave_memory.v:66$2_DATA' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
  created $adff cell `$procdff$1062' with positive edge clock and negative level reset.
Creating register for signal `\apb_slave_memory.\present_state' using process `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:27$3'.
  created $adff cell `$procdff$1063' with positive edge clock and negative level reset.

3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 6 empty switches in `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
Removing empty process `apb_slave_memory.$proc$../rtl/apb_slave_memory.v:45$9'.
Found and cleaned up 1 empty switch in `\apb_slave_memory.$proc$../rtl/apb_slave_memory.v:35$5'.
Removing empty process `apb_slave_memory.$proc$../rtl/apb_slave_memory.v:35$5'.
Removing empty process `apb_slave_memory.$proc$../rtl/apb_slave_memory.v:27$3'.
Cleaned up 7 empty switches.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module apb_slave_memory.
<suppressed ~4 debug messages>

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apb_slave_memory'.
<suppressed ~249 debug messages>
Removed a total of 83 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apb_slave_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$148.
    dead port 2/2 on $mux $procmux$148.
    dead port 1/2 on $mux $procmux$145.
    dead port 2/2 on $mux $procmux$145.
    dead port 1/2 on $mux $procmux$142.
    dead port 2/2 on $mux $procmux$142.
    dead port 1/2 on $mux $procmux$139.
    dead port 2/2 on $mux $procmux$139.
    dead port 1/2 on $mux $procmux$136.
    dead port 2/2 on $mux $procmux$136.
    dead port 1/2 on $mux $procmux$134.
    dead port 2/2 on $mux $procmux$134.
    dead port 1/2 on $mux $procmux$130.
    dead port 2/2 on $mux $procmux$130.
    dead port 1/2 on $mux $procmux$128.
    dead port 2/2 on $mux $procmux$128.
    dead port 1/2 on $mux $procmux$124.
    dead port 2/2 on $mux $procmux$124.
    dead port 1/2 on $mux $procmux$122.
    dead port 2/2 on $mux $procmux$122.
    dead port 1/2 on $mux $procmux$118.
    dead port 2/2 on $mux $procmux$118.
    dead port 1/2 on $mux $procmux$116.
    dead port 2/2 on $mux $procmux$116.
    dead port 1/2 on $mux $procmux$112.
    dead port 2/2 on $mux $procmux$112.
    dead port 1/2 on $mux $procmux$110.
    dead port 2/2 on $mux $procmux$110.
    dead port 1/2 on $mux $procmux$108.
    dead port 2/2 on $mux $procmux$108.
    dead port 1/2 on $mux $procmux$103.
    dead port 2/2 on $mux $procmux$103.
    dead port 1/2 on $mux $procmux$101.
    dead port 2/2 on $mux $procmux$101.
    dead port 1/2 on $mux $procmux$99.
    dead port 2/2 on $mux $procmux$99.
    dead port 1/2 on $mux $procmux$94.
    dead port 2/2 on $mux $procmux$94.
    dead port 1/2 on $mux $procmux$92.
    dead port 2/2 on $mux $procmux$92.
    dead port 1/2 on $mux $procmux$89.
    dead port 2/2 on $mux $procmux$89.
    dead port 1/2 on $mux $procmux$85.
    dead port 2/2 on $mux $procmux$85.
    dead port 1/2 on $mux $procmux$83.
    dead port 2/2 on $mux $procmux$83.
    dead port 1/2 on $mux $procmux$80.
    dead port 2/2 on $mux $procmux$80.
    dead port 2/2 on $mux $procmux$76.
    dead port 1/2 on $mux $procmux$74.
    dead port 2/2 on $mux $procmux$71.
Removed 51 multiplexer ports.
<suppressed ~37 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apb_slave_memory.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apb_slave_memory'.
Removed a total of 0 cells.

4.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $procdff$1061 ($adff) from module apb_slave_memory.
Removing $procdff$1062 ($adff) from module apb_slave_memory.
Replaced 2 DFF cells.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apb_slave_memory..
Removed 2 unused cells and 256 unused wires.
<suppressed ~3 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module apb_slave_memory.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apb_slave_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apb_slave_memory.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apb_slave_memory'.
Removed a total of 0 cells.

4.13. Executing OPT_RMDFF pass (remove dff with constant values).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apb_slave_memory..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module apb_slave_memory.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Executing FSM pass (extract and optimize FSM).

5.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register apb_slave_memory.present_state.

5.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\present_state' from module `\apb_slave_memory'.
  found $adff cell for state register: $procdff$1063
  root of input selection tree: \next_state
  found reset state: 2'00 (from async reset)
  found ctrl input: $procmux$1006_CMP
  found ctrl input: $procmux$1022_CMP
  found ctrl input: $procmux$1023_CMP
  found ctrl input: \penable
  found state code: 2'01
  found state code: 2'10
  found ctrl input: \pselx
  found ctrl output: $procmux$1006_CMP
  found ctrl output: $procmux$1022_CMP
  found ctrl output: $procmux$1023_CMP
  ctrl inputs: { \penable \pselx }
  ctrl outputs: { $procmux$1023_CMP $procmux$1022_CMP $procmux$1006_CMP \next_state }
  transition:       2'00 2'-- ->       2'01 5'10001
  transition:       2'10 2'0- ->       2'01 5'00101
  transition:       2'10 2'1- ->       2'10 5'00110
  transition:       2'01 2'-0 ->       2'00 5'01000
  transition:       2'01 2'-1 ->       2'10 5'01010

5.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\present_state$1064' from module `\apb_slave_memory'.

5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apb_slave_memory..
Removed 7 unused cells and 7 unused wires.
<suppressed ~8 debug messages>

5.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\present_state$1064' from module `\apb_slave_memory'.
  Removing unused output signal \next_state [0].
  Removing unused output signal \next_state [1].
  Removing unused output signal $procmux$1022_CMP.
  Removing unused output signal $procmux$1023_CMP.

5.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\present_state$1064' from module `\apb_slave_memory' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

5.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\present_state$1064' from module `\apb_slave_memory':
-------------------------------------

  Information on FSM $fsm$\present_state$1064 (\present_state):

  Number of input signals:    2
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \pselx
    1: \penable

  Output signals:
    0: $procmux$1006_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'--   ->     2 1'0
      1:     1 2'1-   ->     1 1'1
      2:     1 2'0-   ->     2 1'1
      3:     2 2'-0   ->     0 1'0
      4:     2 2'-1   ->     1 1'0

-------------------------------------

5.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\present_state$1064' from module `\apb_slave_memory'.

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module apb_slave_memory.
<suppressed ~4 debug messages>

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apb_slave_memory'.
Removed a total of 0 cells.

6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apb_slave_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apb_slave_memory.
Performed a total of 0 changes.

6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apb_slave_memory'.
Removed a total of 0 cells.

6.6. Executing OPT_RMDFF pass (remove dff with constant values).

6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apb_slave_memory..
Removed 0 unused cells and 8 unused wires.
<suppressed ~2 debug messages>

6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module apb_slave_memory.

6.9. Finished OPT passes. (There is nothing left to do.)

7. Executing MEMORY pass.

7.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

7.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apb_slave_memory..

7.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apb_slave_memory..

7.5. Executing MEMORY_COLLECT pass (generating $mem cells).

7.6. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module apb_slave_memory.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apb_slave_memory'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apb_slave_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apb_slave_memory.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apb_slave_memory'.
Removed a total of 0 cells.

8.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apb_slave_memory..

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module apb_slave_memory.

8.9. Finished OPT passes. (There is nothing left to do.)

9. Executing TECHMAP pass (map to technology primitives).

9.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $logic_and.
Running "alumacc" on wrapper $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$gt:A_SIGNED=0:A_WIDTH=32:B_SIGNED=0:B_WIDTH=32:Y_WIDTH=1:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=32 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $dff.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~659 debug messages>

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module apb_slave_memory.
<suppressed ~2237 debug messages>

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apb_slave_memory'.
<suppressed ~534 debug messages>
Removed a total of 178 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apb_slave_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apb_slave_memory.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apb_slave_memory'.
Removed a total of 0 cells.

10.6. Executing OPT_RMDFF pass (remove dff with constant values).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apb_slave_memory..
Removed 81 unused cells and 331 unused wires.
<suppressed ~82 debug messages>

10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module apb_slave_memory.

10.9. Rerunning OPT passes. (Maybe there is more to do..)

10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \apb_slave_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \apb_slave_memory.
Performed a total of 0 changes.

10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\apb_slave_memory'.
Removed a total of 0 cells.

10.13. Executing OPT_RMDFF pass (remove dff with constant values).

10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \apb_slave_memory..

10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module apb_slave_memory.

10.16. Finished OPT passes. (There is nothing left to do.)

11. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfxtp_1 (noninv, pins=3, area=20.02) is a direct match for cell type $_DFF_P_.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
  cell sky130_fd_sc_hd__dfrtn_1 (noninv, pins=4, area=25.02) is a direct match for cell type $_DFF_NN0_.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfrtp_1 (noninv, pins=4, area=25.02) is a direct match for cell type $_DFF_PN0_.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
  cell sky130_fd_sc_hd__dfbbn_1 (noninv, pins=6, area=32.53) is a direct match for cell type $_DFFSR_NNN_.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfbbp_1 (noninv, pins=6, area=32.53) is a direct match for cell type $_DFFSR_PNN_.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  create mapping for $_DFF_NP0_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_PP0_ from mapping for $_DFF_PN0_.
  create mapping for $_DFF_PP1_ from mapping for $_DFF_PN1_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFF_NN1_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NP1_ from mapping for $_DFF_NN1_.
  create mapping for $_DFF_N_ from mapping for $_DFF_P_.
  final dff cell mappings:
    sky130_fd_sc_hd__dfxtp_1 _DFF_N_ (.CLK(~C), .D( D), .Q( Q));
    sky130_fd_sc_hd__dfxtp_1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    sky130_fd_sc_hd__dfrtn_1 _DFF_NN0_ (.CLK_N( C), .D( D), .Q( Q), .RESET_B( R));
    sky130_fd_sc_hd__dfrtn_1 _DFF_NN1_ (.CLK_N( C), .D(~D), .Q(~Q), .RESET_B( R));
    sky130_fd_sc_hd__dfrtn_1 _DFF_NP0_ (.CLK_N( C), .D( D), .Q( Q), .RESET_B(~R));
    sky130_fd_sc_hd__dfrtn_1 _DFF_NP1_ (.CLK_N( C), .D(~D), .Q(~Q), .RESET_B(~R));
    sky130_fd_sc_hd__dfrtp_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    sky130_fd_sc_hd__dfrtp_1 _DFF_PP0_ (.CLK( C), .D( D), .Q( Q), .RESET_B(~R));
    sky130_fd_sc_hd__dfstp_2 _DFF_PP1_ (.CLK( C), .D( D), .Q( Q), .SET_B(~R));
    sky130_fd_sc_hd__dfbbn_1 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    sky130_fd_sc_hd__dfbbn_1 _DFFSR_NNP_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B(~R), .SET_B( S));
    sky130_fd_sc_hd__dfbbn_1 _DFFSR_NPN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B(~S));
    sky130_fd_sc_hd__dfbbn_1 _DFFSR_NPP_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B(~R), .SET_B(~S));
    sky130_fd_sc_hd__dfbbp_1 _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    sky130_fd_sc_hd__dfbbp_1 _DFFSR_PNP_ (.CLK( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B(~R), .SET_B( S));
    sky130_fd_sc_hd__dfbbp_1 _DFFSR_PPN_ (.CLK( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B(~S));
    sky130_fd_sc_hd__dfbbp_1 _DFFSR_PPP_ (.CLK( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B(~R), .SET_B(~S));
Mapping DFF cells in module `\apb_slave_memory':
  mapped 36 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_1 cells.
  mapped 1 $_DFF_PN1_ cells to \sky130_fd_sc_hd__dfstp_2 cells.
  mapped 1024 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_1 cells.

12. Executing ABC pass (technology mapping using ABC).

12.1. Extracting gate netlist of module `\apb_slave_memory' to `<abc-temp-dir>/input.blif'..
Extracted 6491 gates and 7620 wires to a netlist network with 1127 inputs and 1060 outputs.

12.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/vishwa/OpenROAD/test/sky130hd/sky130_fd_sc_hd__tt_025C_1v80.lib 
ABC: Parsing finished successfully.  Parsing time =     0.18 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/vishwa/OpenROAD/test/sky130hd/sky130_fd_sc_hd__tt_025C_1v80.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 0 dont_use).  Time =     0.23 sec
ABC: Memory =   16.01 MB. Time =     0.23 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

12.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a21o_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_1 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__a221oi_1 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__a222oi_1 cells:      238
ABC RESULTS:   sky130_fd_sc_hd__a22o_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22oi_1 cells:      116
ABC RESULTS:   sky130_fd_sc_hd__a31oi_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and2_0 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__and3_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and4_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and4b_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__lpflow_inputiso1p_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__lpflow_isobufsrc_1 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:     1024
ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:       82
ABC RESULTS:   sky130_fd_sc_hd__nand3_1 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__nand4_1 cells:       53
ABC RESULTS:   sky130_fd_sc_hd__nor2_1 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__nor3_1 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__nor4_1 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__nor4b_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__nor4bb_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o22a_1 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__o32a_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or3_1 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__or3b_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4b_1 cells:        3
ABC RESULTS:        internal signals:     5433
ABC RESULTS:           input signals:     1127
ABC RESULTS:          output signals:     1060
Removing temp directory.
Removed 0 unused cells and 2577 unused wires.

13. Printing statistics.

=== apb_slave_memory ===

   Number of wires:                751
   Number of wire bits:           2861
   Number of public wires:          43
   Number of public wire bits:    1130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2792
     sky130_fd_sc_hd__a21o_1         1
     sky130_fd_sc_hd__a21oi_1       20
     sky130_fd_sc_hd__a221oi_1      23
     sky130_fd_sc_hd__a222oi_1     238
     sky130_fd_sc_hd__a22o_1         1
     sky130_fd_sc_hd__a22oi_1      116
     sky130_fd_sc_hd__a31oi_1        4
     sky130_fd_sc_hd__and2_0        17
     sky130_fd_sc_hd__and3_1         5
     sky130_fd_sc_hd__and4_1         5
     sky130_fd_sc_hd__and4b_1        4
     sky130_fd_sc_hd__clkinv_1       3
     sky130_fd_sc_hd__dfrtp_1       36
     sky130_fd_sc_hd__dfstp_2        1
     sky130_fd_sc_hd__dfxtp_1     1024
     sky130_fd_sc_hd__lpflow_inputiso1p_1      1
     sky130_fd_sc_hd__lpflow_isobufsrc_1     17
     sky130_fd_sc_hd__mux2_1      1024
     sky130_fd_sc_hd__nand2_1       82
     sky130_fd_sc_hd__nand3_1       35
     sky130_fd_sc_hd__nand4_1       53
     sky130_fd_sc_hd__nor2_1        18
     sky130_fd_sc_hd__nor3_1        10
     sky130_fd_sc_hd__nor4_1        11
     sky130_fd_sc_hd__nor4b_1        5
     sky130_fd_sc_hd__nor4bb_1       6
     sky130_fd_sc_hd__o22a_1        16
     sky130_fd_sc_hd__o32a_1         2
     sky130_fd_sc_hd__or3_1          8
     sky130_fd_sc_hd__or3b_1         1
     sky130_fd_sc_hd__or4_1          2
     sky130_fd_sc_hd__or4b_1         3

   Chip area for module '\apb_slave_memory': 38267.952000

14. Executing CHECK pass (checking for obvious problems).
checking module apb_slave_memory..
Warning: Wire apb_slave_memory.\pslverr is used but has no driver.
Warning: Wire apb_slave_memory.\pready is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [31] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [30] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [29] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [28] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [27] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [26] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [25] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [24] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [23] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [22] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [21] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [20] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [19] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [18] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [17] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [16] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [15] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [14] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [13] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [12] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [11] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [10] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [9] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [8] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [7] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [6] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [5] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [4] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [3] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [2] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [1] is used but has no driver.
Warning: Wire apb_slave_memory.\prdata [0] is used but has no driver.
found and reported 34 problems.

15. Executing HIERARCHY pass (managing design hierarchy).

15.1. Analyzing design hierarchy..
Top module:  \apb_slave_memory

15.2. Analyzing design hierarchy..
Top module:  \apb_slave_memory
Removed 0 unused modules.

16. Printing statistics.

=== apb_slave_memory ===

   Number of wires:                751
   Number of wire bits:           2861
   Number of public wires:          43
   Number of public wire bits:    1130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2792
     sky130_fd_sc_hd__a21o_1         1
     sky130_fd_sc_hd__a21oi_1       20
     sky130_fd_sc_hd__a221oi_1      23
     sky130_fd_sc_hd__a222oi_1     238
     sky130_fd_sc_hd__a22o_1         1
     sky130_fd_sc_hd__a22oi_1      116
     sky130_fd_sc_hd__a31oi_1        4
     sky130_fd_sc_hd__and2_0        17
     sky130_fd_sc_hd__and3_1         5
     sky130_fd_sc_hd__and4_1         5
     sky130_fd_sc_hd__and4b_1        4
     sky130_fd_sc_hd__clkinv_1       3
     sky130_fd_sc_hd__dfrtp_1       36
     sky130_fd_sc_hd__dfstp_2        1
     sky130_fd_sc_hd__dfxtp_1     1024
     sky130_fd_sc_hd__lpflow_inputiso1p_1      1
     sky130_fd_sc_hd__lpflow_isobufsrc_1     17
     sky130_fd_sc_hd__mux2_1      1024
     sky130_fd_sc_hd__nand2_1       82
     sky130_fd_sc_hd__nand3_1       35
     sky130_fd_sc_hd__nand4_1       53
     sky130_fd_sc_hd__nor2_1        18
     sky130_fd_sc_hd__nor3_1        10
     sky130_fd_sc_hd__nor4_1        11
     sky130_fd_sc_hd__nor4b_1        5
     sky130_fd_sc_hd__nor4bb_1       6
     sky130_fd_sc_hd__o22a_1        16
     sky130_fd_sc_hd__o32a_1         2
     sky130_fd_sc_hd__or3_1          8
     sky130_fd_sc_hd__or3b_1         1
     sky130_fd_sc_hd__or4_1          2
     sky130_fd_sc_hd__or4b_1         3

17. Executing Verilog backend.
Dumping module `\apb_slave_memory'.

18. Executing JSON backend.

Warnings: 61 unique messages, 269 total
End of script. Logfile hash: 2041c56f1c
CPU: user 3.12s system 0.14s, MEM: 56.44 MB total, 50.45 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 20% 11x opt_merge (0 sec), 15% 2x write_verilog (0 sec), ...
