#-----------------------------------------------------------
# PlanAhead v13.2 (64-bit)
# Build 131561 by hdbuild on Thu Jun 16 17:14:12 PDT 2011
# Start of session at: Tue May 27 15:54:13 2014
# Process ID: 6468
# Log file: C:/Users/Public/Documents/Project_Nexys/UnidadDeControl/Escomips/planAhead_run_3/planAhead.log
# Journal file: C:/Users/Public/Documents/Project_Nexys/UnidadDeControl/Escomips/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [ArchReader-0] Loading parts and site information from C:\Xilinx\13.2\ISE_DS\PlanAhead\parts\arch.xml
Parsing RTL primitives file [C:\Xilinx\13.2\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
Finished parsing RTL primitives file [C:\Xilinx\13.2\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
start_gui
source C:/Users/Public/Documents/Project_Nexys/UnidadDeControl/Escomips/pa.fromNetlist.tcl
# create_project -name Escomips -dir "C:/Users/Public/Documents/Project_Nexys/UnidadDeControl/Escomips/planAhead_run_3" -part xc6slx16csg324-3
Parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:\Xilinx\13.2\ISE_DS\ISE\data\projnav\templates\ucf.xml].
create_project: Time (s): 17.495w.  Memory (MB): 528.797p 56.258g
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Public/Documents/Project_Nexys/UnidadDeControl/Escomips/PrincipalEscomips.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Public/Documents/Project_Nexys/UnidadDeControl/Escomips} }
# set_param project.pinAheadLayout  yes
# set_param project.paUcfFile  "PrincipalEscomips.ucf"
# add_files "PrincipalEscomips.ucf" -fileset [get_property constrset [current_run]]
# open_netlist_design
INFO: Design is defaulting to active srcset 'sources_1'
INFO: Design is defaulting to active constrset 'constrs_1'
INFO: Design is defaulting to constrset part: xc6slx16csg324-3
Release 13.2 - ngc2edif O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design PrincipalEscomips.ngc ...
WARNING:NetListWriters:298 - No output is written to PrincipalEscomips.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus MICROINSTRU<19 : 0> on block
   PrincipalEscomips is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus BUS_MEMPROGRAMA<24 : 0> on block
   PrincipalEscomips is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   ArchivoRegistro_P/Archivo[1][15]_Archivo[1][15]_mux_90_OUT<15 : 1> on block
   PrincipalEscomips is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   ArchivoRegistro_P/Archivo[0][15]_Archivo[0][15]_mux_89_OUT<4 : 0> on block
   PrincipalEscomips is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file PrincipalEscomips.edif ...
ngc2edif: Total memory usage is 66792 kilobytes

Parsing EDIF File [.\.Xil-PlanAhead-6468-PWNED-PC\ngc2edif\PrincipalEscomips.edif]
Finished Parsing EDIF File [.\.Xil-PlanAhead-6468-PWNED-PC\ngc2edif\PrincipalEscomips.edif]
INFO: [Netlist-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist-3] Netlist 'PrincipalEscomips' is not ideal for floorplanning, since the cellview 'PrincipalEscomips' defined in file 'PrincipalEscomips.ngc' contains large number of primitives. Please consider enabling hierarchy in synthesis before floorplan. You can enable hierarchy in XST by setting '-keep_hierarchy=yes' or '-netlist_hierarchy=rebuilt' flags.
INFO: [ArchReader-7] Loading clock regions from C:\Xilinx\13.2\ISE_DS\PlanAhead\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
INFO: [ArchReader-8] Loading clock buffers from C:\Xilinx\13.2\ISE_DS\PlanAhead\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
INFO: [ArchReader-13] Loading package pin functions from C:\Xilinx\13.2\ISE_DS\PlanAhead\parts\xilinx\spartan6/PinFunctions.xml...
INFO: [ArchReader-3] Loading package from C:\Xilinx\13.2\ISE_DS\PlanAhead\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
INFO: [ArchReader-4] Loading io standards from C:\Xilinx\13.2\ISE_DS\PlanAhead\./parts/xilinx/spartan6/IOStandards.xml
INFO: [ArchReader-12] Loading device configuration modes from 
INFO: [GDRC-0] Loading list of drcs for the architecture : C:\Xilinx\13.2\ISE_DS\PlanAhead\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:\Users\Public\Documents\Project_Nexys\UnidadDeControl\Escomips\PrincipalEscomips.ucf]
Finished Parsing UCF File [C:\Users\Public\Documents\Project_Nexys\UnidadDeControl\Escomips\PrincipalEscomips.ucf]
INFO: [Project-5] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  BUFGP => BUFGP (IBUFG, BUFG): 1 instances
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 16 instances

open_netlist_design: Time (s): 16.149w.  Memory (MB): 692.055p 159.395g
startgroup
startgroup
set_property loc PAD125 [get_ports {salida[0]}]
set_property loc PAD125 [get_ports {salida[0]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD126 [get_ports {salida[1]}]
set_property loc PAD126 [get_ports {salida[1]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD129 [get_ports {salida[2]}]
set_property loc PAD129 [get_ports {salida[2]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD130 [get_ports {salida[3]}]
set_property loc PAD130 [get_ports {salida[3]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD139 [get_ports {salida[4]}]
set_property loc PAD139 [get_ports {salida[4]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD140 [get_ports {salida[5]}]
set_property loc PAD140 [get_ports {salida[5]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD141 [get_ports {salida[6]}]
set_property loc PAD141 [get_ports {salida[6]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD141 [get_ports {salida[6]}]
set_property loc PAD141 [get_ports {salida[6]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD142 [get_ports {salida[7]}]
set_property loc PAD142 [get_ports {salida[7]}]
endgroup
endgroup
startgroup
startgroup
set_property loc PAD29 [get_ports CLR]
set_property loc PAD29 [get_ports CLR]
endgroup
endgroup
set_property loc "" [get_ports [list  CLK]]
set_property loc "" [get_ports [list  CLK]]
save_design
exit
stop_gui
INFO: [PlanAhead-261] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
