{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 16 03:28:26 2015 " "Info: Processing started: Mon Mar 16 03:28:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU16 -c ALU16 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU16 -c ALU16 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SEL\[2\] F\[2\] 15.102 ns Longest " "Info: Longest tpd from source pin \"SEL\[2\]\" to destination pin \"F\[2\]\" is 15.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns SEL\[2\] 1 PIN PIN_AD11 11 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AD11; Fanout = 11; PIN Node = 'SEL\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEL[2] } "NODE_NAME" } } { "ALU4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU4.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.249 ns) + CELL(0.438 ns) 7.537 ns ADD4:SUBTRACT\|carryOut\[1\]~0 2 COMB LCCOMB_X25_Y33_N0 2 " "Info: 2: + IC(6.249 ns) + CELL(0.438 ns) = 7.537 ns; Loc. = LCCOMB_X25_Y33_N0; Fanout = 2; COMB Node = 'ADD4:SUBTRACT\|carryOut\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.687 ns" { SEL[2] ADD4:SUBTRACT|carryOut[1]~0 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 8.209 ns ADD4:SUBTRACT\|carryOut\[2\]~1 3 COMB LCCOMB_X25_Y33_N8 2 " "Info: 3: + IC(0.252 ns) + CELL(0.420 ns) = 8.209 ns; Loc. = LCCOMB_X25_Y33_N8; Fanout = 2; COMB Node = 'ADD4:SUBTRACT\|carryOut\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { ADD4:SUBTRACT|carryOut[1]~0 ADD4:SUBTRACT|carryOut[2]~1 } "NODE_NAME" } } { "ADD4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ADD4.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 8.884 ns MUX_4x4to1:selectOutput\|output\[2\]~13 4 COMB LCCOMB_X25_Y33_N4 1 " "Info: 4: + IC(0.255 ns) + CELL(0.420 ns) = 8.884 ns; Loc. = LCCOMB_X25_Y33_N4; Fanout = 1; COMB Node = 'MUX_4x4to1:selectOutput\|output\[2\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { ADD4:SUBTRACT|carryOut[2]~1 MUX_4x4to1:selectOutput|output[2]~13 } "NODE_NAME" } } { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 9.416 ns MUX_4x4to1:selectOutput\|output\[2\]~14 5 COMB LCCOMB_X25_Y33_N30 2 " "Info: 5: + IC(0.257 ns) + CELL(0.275 ns) = 9.416 ns; Loc. = LCCOMB_X25_Y33_N30; Fanout = 2; COMB Node = 'MUX_4x4to1:selectOutput\|output\[2\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { MUX_4x4to1:selectOutput|output[2]~13 MUX_4x4to1:selectOutput|output[2]~14 } "NODE_NAME" } } { "MUX_4x4to1.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/MUX_4x4to1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.014 ns) + CELL(2.672 ns) 15.102 ns F\[2\] 6 PIN PIN_C24 0 " "Info: 6: + IC(3.014 ns) + CELL(2.672 ns) = 15.102 ns; Loc. = PIN_C24; Fanout = 0; PIN Node = 'F\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.686 ns" { MUX_4x4to1:selectOutput|output[2]~14 F[2] } "NODE_NAME" } } { "ALU4.vhd" "" { Text "G:/EE 443 - Computer Engineering/lab5/ALU16/ALU4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.075 ns ( 33.60 % ) " "Info: Total cell delay = 5.075 ns ( 33.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.027 ns ( 66.40 % ) " "Info: Total interconnect delay = 10.027 ns ( 66.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.102 ns" { SEL[2] ADD4:SUBTRACT|carryOut[1]~0 ADD4:SUBTRACT|carryOut[2]~1 MUX_4x4to1:selectOutput|output[2]~13 MUX_4x4to1:selectOutput|output[2]~14 F[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.102 ns" { SEL[2] {} SEL[2]~combout {} ADD4:SUBTRACT|carryOut[1]~0 {} ADD4:SUBTRACT|carryOut[2]~1 {} MUX_4x4to1:selectOutput|output[2]~13 {} MUX_4x4to1:selectOutput|output[2]~14 {} F[2] {} } { 0.000ns 0.000ns 6.249ns 0.252ns 0.255ns 0.257ns 3.014ns } { 0.000ns 0.850ns 0.438ns 0.420ns 0.420ns 0.275ns 2.672ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 16 03:28:29 2015 " "Info: Processing ended: Mon Mar 16 03:28:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
