
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//od_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015a0 <.init>:
  4015a0:	stp	x29, x30, [sp, #-16]!
  4015a4:	mov	x29, sp
  4015a8:	bl	401a00 <ferror@plt+0x60>
  4015ac:	ldp	x29, x30, [sp], #16
  4015b0:	ret

Disassembly of section .plt:

00000000004015c0 <mbrtowc@plt-0x20>:
  4015c0:	stp	x16, x30, [sp, #-16]!
  4015c4:	adrp	x16, 41b000 <ferror@plt+0x19660>
  4015c8:	ldr	x17, [x16, #4088]
  4015cc:	add	x16, x16, #0xff8
  4015d0:	br	x17
  4015d4:	nop
  4015d8:	nop
  4015dc:	nop

00000000004015e0 <mbrtowc@plt>:
  4015e0:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  4015e4:	ldr	x17, [x16]
  4015e8:	add	x16, x16, #0x0
  4015ec:	br	x17

00000000004015f0 <memcpy@plt>:
  4015f0:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  4015f4:	ldr	x17, [x16, #8]
  4015f8:	add	x16, x16, #0x8
  4015fc:	br	x17

0000000000401600 <_exit@plt>:
  401600:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401604:	ldr	x17, [x16, #16]
  401608:	add	x16, x16, #0x10
  40160c:	br	x17

0000000000401610 <strlen@plt>:
  401610:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401614:	ldr	x17, [x16, #24]
  401618:	add	x16, x16, #0x18
  40161c:	br	x17

0000000000401620 <__sprintf_chk@plt>:
  401620:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401624:	ldr	x17, [x16, #32]
  401628:	add	x16, x16, #0x20
  40162c:	br	x17

0000000000401630 <exit@plt>:
  401630:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401634:	ldr	x17, [x16, #40]
  401638:	add	x16, x16, #0x28
  40163c:	br	x17

0000000000401640 <error@plt>:
  401640:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401644:	ldr	x17, [x16, #48]
  401648:	add	x16, x16, #0x30
  40164c:	br	x17

0000000000401650 <strtod@plt>:
  401650:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401654:	ldr	x17, [x16, #56]
  401658:	add	x16, x16, #0x38
  40165c:	br	x17

0000000000401660 <ferror_unlocked@plt>:
  401660:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401664:	ldr	x17, [x16, #64]
  401668:	add	x16, x16, #0x40
  40166c:	br	x17

0000000000401670 <__cxa_atexit@plt>:
  401670:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401674:	ldr	x17, [x16, #72]
  401678:	add	x16, x16, #0x48
  40167c:	br	x17

0000000000401680 <setvbuf@plt>:
  401680:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401684:	ldr	x17, [x16, #80]
  401688:	add	x16, x16, #0x50
  40168c:	br	x17

0000000000401690 <lseek@plt>:
  401690:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401694:	ldr	x17, [x16, #88]
  401698:	add	x16, x16, #0x58
  40169c:	br	x17

00000000004016a0 <__fpending@plt>:
  4016a0:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  4016a4:	ldr	x17, [x16, #96]
  4016a8:	add	x16, x16, #0x60
  4016ac:	br	x17

00000000004016b0 <localeconv@plt>:
  4016b0:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  4016b4:	ldr	x17, [x16, #104]
  4016b8:	add	x16, x16, #0x68
  4016bc:	br	x17

00000000004016c0 <fileno@plt>:
  4016c0:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  4016c4:	ldr	x17, [x16, #112]
  4016c8:	add	x16, x16, #0x70
  4016cc:	br	x17

00000000004016d0 <putc_unlocked@plt>:
  4016d0:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  4016d4:	ldr	x17, [x16, #120]
  4016d8:	add	x16, x16, #0x78
  4016dc:	br	x17

00000000004016e0 <__snprintf_chk@plt>:
  4016e0:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  4016e4:	ldr	x17, [x16, #128]
  4016e8:	add	x16, x16, #0x80
  4016ec:	br	x17

00000000004016f0 <fclose@plt>:
  4016f0:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  4016f4:	ldr	x17, [x16, #136]
  4016f8:	add	x16, x16, #0x88
  4016fc:	br	x17

0000000000401700 <nl_langinfo@plt>:
  401700:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401704:	ldr	x17, [x16, #144]
  401708:	add	x16, x16, #0x90
  40170c:	br	x17

0000000000401710 <fopen@plt>:
  401710:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401714:	ldr	x17, [x16, #152]
  401718:	add	x16, x16, #0x98
  40171c:	br	x17

0000000000401720 <malloc@plt>:
  401720:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401724:	ldr	x17, [x16, #160]
  401728:	add	x16, x16, #0xa0
  40172c:	br	x17

0000000000401730 <strncmp@plt>:
  401730:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401734:	ldr	x17, [x16, #168]
  401738:	add	x16, x16, #0xa8
  40173c:	br	x17

0000000000401740 <bindtextdomain@plt>:
  401740:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401744:	ldr	x17, [x16, #176]
  401748:	add	x16, x16, #0xb0
  40174c:	br	x17

0000000000401750 <__libc_start_main@plt>:
  401750:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401754:	ldr	x17, [x16, #184]
  401758:	add	x16, x16, #0xb8
  40175c:	br	x17

0000000000401760 <fgetc@plt>:
  401760:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401764:	ldr	x17, [x16, #192]
  401768:	add	x16, x16, #0xc0
  40176c:	br	x17

0000000000401770 <__printf_chk@plt>:
  401770:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401774:	ldr	x17, [x16, #200]
  401778:	add	x16, x16, #0xc8
  40177c:	br	x17

0000000000401780 <memset@plt>:
  401780:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401784:	ldr	x17, [x16, #208]
  401788:	add	x16, x16, #0xd0
  40178c:	br	x17

0000000000401790 <putchar_unlocked@plt>:
  401790:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401794:	ldr	x17, [x16, #216]
  401798:	add	x16, x16, #0xd8
  40179c:	br	x17

00000000004017a0 <__vfprintf_chk@plt>:
  4017a0:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  4017a4:	ldr	x17, [x16, #224]
  4017a8:	add	x16, x16, #0xe0
  4017ac:	br	x17

00000000004017b0 <calloc@plt>:
  4017b0:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  4017b4:	ldr	x17, [x16, #232]
  4017b8:	add	x16, x16, #0xe8
  4017bc:	br	x17

00000000004017c0 <bcmp@plt>:
  4017c0:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  4017c4:	ldr	x17, [x16, #240]
  4017c8:	add	x16, x16, #0xf0
  4017cc:	br	x17

00000000004017d0 <realloc@plt>:
  4017d0:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  4017d4:	ldr	x17, [x16, #248]
  4017d8:	add	x16, x16, #0xf8
  4017dc:	br	x17

00000000004017e0 <strrchr@plt>:
  4017e0:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  4017e4:	ldr	x17, [x16, #256]
  4017e8:	add	x16, x16, #0x100
  4017ec:	br	x17

00000000004017f0 <__gmon_start__@plt>:
  4017f0:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  4017f4:	ldr	x17, [x16, #264]
  4017f8:	add	x16, x16, #0x108
  4017fc:	br	x17

0000000000401800 <strtoumax@plt>:
  401800:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401804:	ldr	x17, [x16, #272]
  401808:	add	x16, x16, #0x110
  40180c:	br	x17

0000000000401810 <abort@plt>:
  401810:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401814:	ldr	x17, [x16, #280]
  401818:	add	x16, x16, #0x118
  40181c:	br	x17

0000000000401820 <mbsinit@plt>:
  401820:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401824:	ldr	x17, [x16, #288]
  401828:	add	x16, x16, #0x120
  40182c:	br	x17

0000000000401830 <fread_unlocked@plt>:
  401830:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401834:	ldr	x17, [x16, #296]
  401838:	add	x16, x16, #0x128
  40183c:	br	x17

0000000000401840 <textdomain@plt>:
  401840:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401844:	ldr	x17, [x16, #304]
  401848:	add	x16, x16, #0x130
  40184c:	br	x17

0000000000401850 <getopt_long@plt>:
  401850:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401854:	ldr	x17, [x16, #312]
  401858:	add	x16, x16, #0x138
  40185c:	br	x17

0000000000401860 <__fprintf_chk@plt>:
  401860:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401864:	ldr	x17, [x16, #320]
  401868:	add	x16, x16, #0x140
  40186c:	br	x17

0000000000401870 <strcmp@plt>:
  401870:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401874:	ldr	x17, [x16, #328]
  401878:	add	x16, x16, #0x148
  40187c:	br	x17

0000000000401880 <__ctype_b_loc@plt>:
  401880:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401884:	ldr	x17, [x16, #336]
  401888:	add	x16, x16, #0x150
  40188c:	br	x17

0000000000401890 <fseeko@plt>:
  401890:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401894:	ldr	x17, [x16, #344]
  401898:	add	x16, x16, #0x158
  40189c:	br	x17

00000000004018a0 <strtof@plt>:
  4018a0:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  4018a4:	ldr	x17, [x16, #352]
  4018a8:	add	x16, x16, #0x160
  4018ac:	br	x17

00000000004018b0 <strtold@plt>:
  4018b0:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  4018b4:	ldr	x17, [x16, #360]
  4018b8:	add	x16, x16, #0x168
  4018bc:	br	x17

00000000004018c0 <free@plt>:
  4018c0:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  4018c4:	ldr	x17, [x16, #368]
  4018c8:	add	x16, x16, #0x170
  4018cc:	br	x17

00000000004018d0 <__ctype_get_mb_cur_max@plt>:
  4018d0:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  4018d4:	ldr	x17, [x16, #376]
  4018d8:	add	x16, x16, #0x178
  4018dc:	br	x17

00000000004018e0 <strchr@plt>:
  4018e0:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  4018e4:	ldr	x17, [x16, #384]
  4018e8:	add	x16, x16, #0x180
  4018ec:	br	x17

00000000004018f0 <feof_unlocked@plt>:
  4018f0:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  4018f4:	ldr	x17, [x16, #392]
  4018f8:	add	x16, x16, #0x188
  4018fc:	br	x17

0000000000401900 <fwrite@plt>:
  401900:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401904:	ldr	x17, [x16, #400]
  401908:	add	x16, x16, #0x190
  40190c:	br	x17

0000000000401910 <fflush@plt>:
  401910:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401914:	ldr	x17, [x16, #408]
  401918:	add	x16, x16, #0x198
  40191c:	br	x17

0000000000401920 <__fxstat@plt>:
  401920:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401924:	ldr	x17, [x16, #416]
  401928:	add	x16, x16, #0x1a0
  40192c:	br	x17

0000000000401930 <dcgettext@plt>:
  401930:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401934:	ldr	x17, [x16, #424]
  401938:	add	x16, x16, #0x1a8
  40193c:	br	x17

0000000000401940 <fputs_unlocked@plt>:
  401940:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401944:	ldr	x17, [x16, #432]
  401948:	add	x16, x16, #0x1b0
  40194c:	br	x17

0000000000401950 <__freading@plt>:
  401950:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401954:	ldr	x17, [x16, #440]
  401958:	add	x16, x16, #0x1b8
  40195c:	br	x17

0000000000401960 <iswprint@plt>:
  401960:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401964:	ldr	x17, [x16, #448]
  401968:	add	x16, x16, #0x1c0
  40196c:	br	x17

0000000000401970 <__assert_fail@plt>:
  401970:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401974:	ldr	x17, [x16, #456]
  401978:	add	x16, x16, #0x1c8
  40197c:	br	x17

0000000000401980 <__errno_location@plt>:
  401980:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401984:	ldr	x17, [x16, #464]
  401988:	add	x16, x16, #0x1d0
  40198c:	br	x17

0000000000401990 <setlocale@plt>:
  401990:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401994:	ldr	x17, [x16, #472]
  401998:	add	x16, x16, #0x1d8
  40199c:	br	x17

00000000004019a0 <ferror@plt>:
  4019a0:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  4019a4:	ldr	x17, [x16, #480]
  4019a8:	add	x16, x16, #0x1e0
  4019ac:	br	x17

Disassembly of section .text:

00000000004019b0 <.text>:
  4019b0:	mov	x29, #0x0                   	// #0
  4019b4:	mov	x30, #0x0                   	// #0
  4019b8:	mov	x5, x0
  4019bc:	ldr	x1, [sp]
  4019c0:	add	x2, sp, #0x8
  4019c4:	mov	x6, sp
  4019c8:	movz	x0, #0x0, lsl #48
  4019cc:	movk	x0, #0x0, lsl #32
  4019d0:	movk	x0, #0x40, lsl #16
  4019d4:	movk	x0, #0x1e8c
  4019d8:	movz	x3, #0x0, lsl #48
  4019dc:	movk	x3, #0x0, lsl #32
  4019e0:	movk	x3, #0x40, lsl #16
  4019e4:	movk	x3, #0x8cf0
  4019e8:	movz	x4, #0x0, lsl #48
  4019ec:	movk	x4, #0x0, lsl #32
  4019f0:	movk	x4, #0x40, lsl #16
  4019f4:	movk	x4, #0x8d70
  4019f8:	bl	401750 <__libc_start_main@plt>
  4019fc:	bl	401810 <abort@plt>
  401a00:	adrp	x0, 41b000 <ferror@plt+0x19660>
  401a04:	ldr	x0, [x0, #4064]
  401a08:	cbz	x0, 401a10 <ferror@plt+0x70>
  401a0c:	b	4017f0 <__gmon_start__@plt>
  401a10:	ret
  401a14:	nop
  401a18:	adrp	x0, 41c000 <ferror@plt+0x1a660>
  401a1c:	add	x0, x0, #0x268
  401a20:	adrp	x1, 41c000 <ferror@plt+0x1a660>
  401a24:	add	x1, x1, #0x268
  401a28:	cmp	x1, x0
  401a2c:	b.eq	401a44 <ferror@plt+0xa4>  // b.none
  401a30:	adrp	x1, 408000 <ferror@plt+0x6660>
  401a34:	ldr	x1, [x1, #3512]
  401a38:	cbz	x1, 401a44 <ferror@plt+0xa4>
  401a3c:	mov	x16, x1
  401a40:	br	x16
  401a44:	ret
  401a48:	adrp	x0, 41c000 <ferror@plt+0x1a660>
  401a4c:	add	x0, x0, #0x268
  401a50:	adrp	x1, 41c000 <ferror@plt+0x1a660>
  401a54:	add	x1, x1, #0x268
  401a58:	sub	x1, x1, x0
  401a5c:	lsr	x2, x1, #63
  401a60:	add	x1, x2, x1, asr #3
  401a64:	cmp	xzr, x1, asr #1
  401a68:	asr	x1, x1, #1
  401a6c:	b.eq	401a84 <ferror@plt+0xe4>  // b.none
  401a70:	adrp	x2, 408000 <ferror@plt+0x6660>
  401a74:	ldr	x2, [x2, #3520]
  401a78:	cbz	x2, 401a84 <ferror@plt+0xe4>
  401a7c:	mov	x16, x2
  401a80:	br	x16
  401a84:	ret
  401a88:	stp	x29, x30, [sp, #-32]!
  401a8c:	mov	x29, sp
  401a90:	str	x19, [sp, #16]
  401a94:	adrp	x19, 41c000 <ferror@plt+0x1a660>
  401a98:	ldrb	w0, [x19, #672]
  401a9c:	cbnz	w0, 401aac <ferror@plt+0x10c>
  401aa0:	bl	401a18 <ferror@plt+0x78>
  401aa4:	mov	w0, #0x1                   	// #1
  401aa8:	strb	w0, [x19, #672]
  401aac:	ldr	x19, [sp, #16]
  401ab0:	ldp	x29, x30, [sp], #32
  401ab4:	ret
  401ab8:	b	401a48 <ferror@plt+0xa8>
  401abc:	stp	x29, x30, [sp, #-32]!
  401ac0:	stp	x20, x19, [sp, #16]
  401ac4:	mov	w19, w0
  401ac8:	mov	x29, sp
  401acc:	cbnz	w0, 401c84 <ferror@plt+0x2e4>
  401ad0:	adrp	x1, 409000 <ferror@plt+0x7660>
  401ad4:	add	x1, x1, #0x4f7
  401ad8:	mov	w2, #0x5                   	// #5
  401adc:	mov	x0, xzr
  401ae0:	bl	401930 <dcgettext@plt>
  401ae4:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  401ae8:	ldr	x2, [x8, #952]
  401aec:	mov	x1, x0
  401af0:	mov	w0, #0x1                   	// #1
  401af4:	mov	x3, x2
  401af8:	mov	x4, x2
  401afc:	bl	401770 <__printf_chk@plt>
  401b00:	adrp	x1, 409000 <ferror@plt+0x7660>
  401b04:	add	x1, x1, #0x59a
  401b08:	mov	w2, #0x5                   	// #5
  401b0c:	mov	x0, xzr
  401b10:	bl	401930 <dcgettext@plt>
  401b14:	adrp	x20, 41c000 <ferror@plt+0x1a660>
  401b18:	ldr	x1, [x20, #648]
  401b1c:	bl	401940 <fputs_unlocked@plt>
  401b20:	bl	401cc0 <ferror@plt+0x320>
  401b24:	adrp	x1, 409000 <ferror@plt+0x7660>
  401b28:	add	x1, x1, #0x650
  401b2c:	mov	w2, #0x5                   	// #5
  401b30:	mov	x0, xzr
  401b34:	bl	401930 <dcgettext@plt>
  401b38:	ldr	x1, [x20, #648]
  401b3c:	bl	401940 <fputs_unlocked@plt>
  401b40:	bl	401cf0 <ferror@plt+0x350>
  401b44:	adrp	x1, 409000 <ferror@plt+0x7660>
  401b48:	add	x1, x1, #0x7d7
  401b4c:	mov	w2, #0x5                   	// #5
  401b50:	mov	x0, xzr
  401b54:	bl	401930 <dcgettext@plt>
  401b58:	ldr	x1, [x20, #648]
  401b5c:	bl	401940 <fputs_unlocked@plt>
  401b60:	adrp	x1, 409000 <ferror@plt+0x7660>
  401b64:	add	x1, x1, #0x8f6
  401b68:	mov	w2, #0x5                   	// #5
  401b6c:	mov	x0, xzr
  401b70:	bl	401930 <dcgettext@plt>
  401b74:	ldr	x1, [x20, #648]
  401b78:	bl	401940 <fputs_unlocked@plt>
  401b7c:	adrp	x1, 409000 <ferror@plt+0x7660>
  401b80:	add	x1, x1, #0xb1e
  401b84:	mov	w2, #0x5                   	// #5
  401b88:	mov	x0, xzr
  401b8c:	bl	401930 <dcgettext@plt>
  401b90:	ldr	x1, [x20, #648]
  401b94:	bl	401940 <fputs_unlocked@plt>
  401b98:	adrp	x1, 409000 <ferror@plt+0x7660>
  401b9c:	add	x1, x1, #0xb4b
  401ba0:	mov	w2, #0x5                   	// #5
  401ba4:	mov	x0, xzr
  401ba8:	bl	401930 <dcgettext@plt>
  401bac:	ldr	x1, [x20, #648]
  401bb0:	bl	401940 <fputs_unlocked@plt>
  401bb4:	adrp	x1, 409000 <ferror@plt+0x7660>
  401bb8:	add	x1, x1, #0xb81
  401bbc:	mov	w2, #0x5                   	// #5
  401bc0:	mov	x0, xzr
  401bc4:	bl	401930 <dcgettext@plt>
  401bc8:	ldr	x1, [x20, #648]
  401bcc:	bl	401940 <fputs_unlocked@plt>
  401bd0:	adrp	x1, 409000 <ferror@plt+0x7660>
  401bd4:	add	x1, x1, #0xcbc
  401bd8:	mov	w2, #0x5                   	// #5
  401bdc:	mov	x0, xzr
  401be0:	bl	401930 <dcgettext@plt>
  401be4:	ldr	x1, [x20, #648]
  401be8:	bl	401940 <fputs_unlocked@plt>
  401bec:	adrp	x1, 409000 <ferror@plt+0x7660>
  401bf0:	add	x1, x1, #0xdce
  401bf4:	mov	w2, #0x5                   	// #5
  401bf8:	mov	x0, xzr
  401bfc:	bl	401930 <dcgettext@plt>
  401c00:	ldr	x1, [x20, #648]
  401c04:	bl	401940 <fputs_unlocked@plt>
  401c08:	adrp	x1, 409000 <ferror@plt+0x7660>
  401c0c:	add	x1, x1, #0xe74
  401c10:	mov	w2, #0x5                   	// #5
  401c14:	mov	x0, xzr
  401c18:	bl	401930 <dcgettext@plt>
  401c1c:	ldr	x1, [x20, #648]
  401c20:	bl	401940 <fputs_unlocked@plt>
  401c24:	adrp	x1, 409000 <ferror@plt+0x7660>
  401c28:	add	x1, x1, #0xf6d
  401c2c:	mov	w2, #0x5                   	// #5
  401c30:	mov	x0, xzr
  401c34:	bl	401930 <dcgettext@plt>
  401c38:	ldr	x1, [x20, #648]
  401c3c:	bl	401940 <fputs_unlocked@plt>
  401c40:	adrp	x1, 40a000 <ferror@plt+0x8660>
  401c44:	add	x1, x1, #0x61
  401c48:	mov	w2, #0x5                   	// #5
  401c4c:	mov	x0, xzr
  401c50:	bl	401930 <dcgettext@plt>
  401c54:	ldr	x1, [x20, #648]
  401c58:	bl	401940 <fputs_unlocked@plt>
  401c5c:	adrp	x1, 40a000 <ferror@plt+0x8660>
  401c60:	add	x1, x1, #0xbf
  401c64:	mov	w2, #0x5                   	// #5
  401c68:	mov	x0, xzr
  401c6c:	bl	401930 <dcgettext@plt>
  401c70:	ldr	x1, [x20, #648]
  401c74:	bl	401940 <fputs_unlocked@plt>
  401c78:	bl	401d20 <ferror@plt+0x380>
  401c7c:	mov	w0, w19
  401c80:	bl	401630 <exit@plt>
  401c84:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  401c88:	ldr	x20, [x8, #624]
  401c8c:	adrp	x1, 409000 <ferror@plt+0x7660>
  401c90:	add	x1, x1, #0x4d0
  401c94:	mov	w2, #0x5                   	// #5
  401c98:	mov	x0, xzr
  401c9c:	bl	401930 <dcgettext@plt>
  401ca0:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  401ca4:	ldr	x3, [x8, #952]
  401ca8:	mov	x2, x0
  401cac:	mov	w1, #0x1                   	// #1
  401cb0:	mov	x0, x20
  401cb4:	bl	401860 <__fprintf_chk@plt>
  401cb8:	mov	w0, w19
  401cbc:	bl	401630 <exit@plt>
  401cc0:	stp	x29, x30, [sp, #-16]!
  401cc4:	adrp	x1, 40a000 <ferror@plt+0x8660>
  401cc8:	add	x1, x1, #0x31c
  401ccc:	mov	w2, #0x5                   	// #5
  401cd0:	mov	x0, xzr
  401cd4:	mov	x29, sp
  401cd8:	bl	401930 <dcgettext@plt>
  401cdc:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  401ce0:	ldr	x1, [x8, #648]
  401ce4:	bl	401940 <fputs_unlocked@plt>
  401ce8:	ldp	x29, x30, [sp], #16
  401cec:	ret
  401cf0:	stp	x29, x30, [sp, #-16]!
  401cf4:	adrp	x1, 40a000 <ferror@plt+0x8660>
  401cf8:	add	x1, x1, #0x354
  401cfc:	mov	w2, #0x5                   	// #5
  401d00:	mov	x0, xzr
  401d04:	mov	x29, sp
  401d08:	bl	401930 <dcgettext@plt>
  401d0c:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  401d10:	ldr	x1, [x8, #648]
  401d14:	bl	401940 <fputs_unlocked@plt>
  401d18:	ldp	x29, x30, [sp], #16
  401d1c:	ret
  401d20:	sub	sp, sp, #0xa0
  401d24:	adrp	x8, 409000 <ferror@plt+0x7660>
  401d28:	add	x8, x8, #0x258
  401d2c:	ldp	q0, q4, [x8]
  401d30:	ldp	q1, q2, [x8, #48]
  401d34:	stp	x20, x19, [sp, #144]
  401d38:	adrp	x19, 40a000 <ferror@plt+0x8660>
  401d3c:	str	q0, [sp]
  401d40:	ldr	q0, [x8, #32]
  401d44:	str	q1, [sp, #48]
  401d48:	ldp	q3, q1, [x8, #80]
  401d4c:	ldr	x1, [sp]
  401d50:	str	x21, [sp, #128]
  401d54:	add	x19, x19, #0x1a7
  401d58:	mov	x21, sp
  401d5c:	stp	x29, x30, [sp, #112]
  401d60:	add	x29, sp, #0x70
  401d64:	stp	q2, q3, [sp, #64]
  401d68:	str	q1, [sp, #96]
  401d6c:	stp	q4, q0, [sp, #16]
  401d70:	cbz	x1, 401d90 <ferror@plt+0x3f0>
  401d74:	adrp	x20, 40a000 <ferror@plt+0x8660>
  401d78:	add	x20, x20, #0x1a7
  401d7c:	mov	x0, x20
  401d80:	bl	401870 <strcmp@plt>
  401d84:	cbz	w0, 401d90 <ferror@plt+0x3f0>
  401d88:	ldr	x1, [x21, #16]!
  401d8c:	cbnz	x1, 401d7c <ferror@plt+0x3dc>
  401d90:	ldr	x8, [x21, #8]
  401d94:	adrp	x1, 40a000 <ferror@plt+0x8660>
  401d98:	add	x1, x1, #0x3fe
  401d9c:	mov	w2, #0x5                   	// #5
  401da0:	cmp	x8, #0x0
  401da4:	mov	x0, xzr
  401da8:	csel	x20, x19, x8, eq  // eq = none
  401dac:	bl	401930 <dcgettext@plt>
  401db0:	adrp	x2, 40a000 <ferror@plt+0x8660>
  401db4:	adrp	x3, 40a000 <ferror@plt+0x8660>
  401db8:	mov	x1, x0
  401dbc:	add	x2, x2, #0x231
  401dc0:	add	x3, x3, #0x415
  401dc4:	mov	w0, #0x1                   	// #1
  401dc8:	bl	401770 <__printf_chk@plt>
  401dcc:	mov	w0, #0x5                   	// #5
  401dd0:	mov	x1, xzr
  401dd4:	bl	401990 <setlocale@plt>
  401dd8:	cbz	x0, 401e10 <ferror@plt+0x470>
  401ddc:	adrp	x1, 40a000 <ferror@plt+0x8660>
  401de0:	add	x1, x1, #0x43d
  401de4:	mov	w2, #0x3                   	// #3
  401de8:	bl	401730 <strncmp@plt>
  401dec:	cbz	w0, 401e10 <ferror@plt+0x470>
  401df0:	adrp	x1, 40a000 <ferror@plt+0x8660>
  401df4:	add	x1, x1, #0x441
  401df8:	mov	w2, #0x5                   	// #5
  401dfc:	mov	x0, xzr
  401e00:	bl	401930 <dcgettext@plt>
  401e04:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  401e08:	ldr	x1, [x8, #648]
  401e0c:	bl	401940 <fputs_unlocked@plt>
  401e10:	adrp	x1, 40a000 <ferror@plt+0x8660>
  401e14:	add	x1, x1, #0x488
  401e18:	mov	w2, #0x5                   	// #5
  401e1c:	mov	x0, xzr
  401e20:	bl	401930 <dcgettext@plt>
  401e24:	adrp	x2, 40a000 <ferror@plt+0x8660>
  401e28:	mov	x1, x0
  401e2c:	add	x2, x2, #0x415
  401e30:	mov	w0, #0x1                   	// #1
  401e34:	mov	x3, x19
  401e38:	bl	401770 <__printf_chk@plt>
  401e3c:	adrp	x1, 40a000 <ferror@plt+0x8660>
  401e40:	add	x1, x1, #0x4a3
  401e44:	mov	w2, #0x5                   	// #5
  401e48:	mov	x0, xzr
  401e4c:	bl	401930 <dcgettext@plt>
  401e50:	adrp	x8, 40a000 <ferror@plt+0x8660>
  401e54:	adrp	x9, 40a000 <ferror@plt+0x8660>
  401e58:	add	x8, x8, #0xb53
  401e5c:	add	x9, x9, #0x3bb
  401e60:	cmp	x20, x19
  401e64:	mov	x1, x0
  401e68:	csel	x3, x9, x8, eq  // eq = none
  401e6c:	mov	w0, #0x1                   	// #1
  401e70:	mov	x2, x20
  401e74:	bl	401770 <__printf_chk@plt>
  401e78:	ldp	x20, x19, [sp, #144]
  401e7c:	ldr	x21, [sp, #128]
  401e80:	ldp	x29, x30, [sp, #112]
  401e84:	add	sp, sp, #0xa0
  401e88:	ret
  401e8c:	sub	sp, sp, #0x80
  401e90:	stp	x29, x30, [sp, #32]
  401e94:	stp	x28, x27, [sp, #48]
  401e98:	stp	x26, x25, [sp, #64]
  401e9c:	stp	x24, x23, [sp, #80]
  401ea0:	stp	x22, x21, [sp, #96]
  401ea4:	stp	x20, x19, [sp, #112]
  401ea8:	ldr	x8, [x1]
  401eac:	mov	w21, w0
  401eb0:	add	x29, sp, #0x20
  401eb4:	mov	x19, x1
  401eb8:	mov	x0, x8
  401ebc:	bl	4052b4 <ferror@plt+0x3914>
  401ec0:	adrp	x1, 40a000 <ferror@plt+0x8660>
  401ec4:	add	x1, x1, #0xb53
  401ec8:	mov	w0, #0x6                   	// #6
  401ecc:	mov	w22, #0x6                   	// #6
  401ed0:	bl	401990 <setlocale@plt>
  401ed4:	adrp	x20, 40a000 <ferror@plt+0x8660>
  401ed8:	add	x20, x20, #0x235
  401edc:	adrp	x1, 40a000 <ferror@plt+0x8660>
  401ee0:	add	x1, x1, #0x1aa
  401ee4:	mov	x0, x20
  401ee8:	bl	401740 <bindtextdomain@plt>
  401eec:	mov	x0, x20
  401ef0:	bl	401840 <textdomain@plt>
  401ef4:	adrp	x0, 404000 <ferror@plt+0x2660>
  401ef8:	add	x0, x0, #0xda0
  401efc:	bl	408d78 <ferror@plt+0x73d8>
  401f00:	adrp	x12, 41c000 <ferror@plt+0x1a660>
  401f04:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  401f08:	movi	v0.2d, #0x0
  401f0c:	mov	x9, #0x1                   	// #1
  401f10:	add	x12, x12, #0x2cc
  401f14:	add	x8, x8, #0x2a8
  401f18:	movk	x9, #0x2, lsl #32
  401f1c:	mov	w10, #0x3                   	// #3
  401f20:	mov	w11, #0x5                   	// #5
  401f24:	adrp	x0, 402000 <ferror@plt+0x660>
  401f28:	stp	q0, q0, [x12]
  401f2c:	str	w22, [x12, #16]
  401f30:	adrp	x22, 409000 <ferror@plt+0x7660>
  401f34:	adrp	x23, 409000 <ferror@plt+0x7660>
  401f38:	adrp	x26, 408000 <ferror@plt+0x6660>
  401f3c:	mov	w25, wzr
  401f40:	mov	w13, #0x8                   	// #8
  401f44:	mov	w14, #0x7                   	// #7
  401f48:	adrp	x17, 41c000 <ferror@plt+0x1a660>
  401f4c:	adrp	x15, 41c000 <ferror@plt+0x1a660>
  401f50:	adrp	x16, 41c000 <ferror@plt+0x1a660>
  401f54:	adrp	x18, 41c000 <ferror@plt+0x1a660>
  401f58:	add	x0, x0, #0x8d8
  401f5c:	stp	q0, q0, [x8]
  401f60:	stur	x9, [x8, #4]
  401f64:	adrp	x9, 41c000 <ferror@plt+0x1a660>
  401f68:	str	w10, [x8, #16]
  401f6c:	adrp	x10, 41c000 <ferror@plt+0x1a660>
  401f70:	str	w11, [x8, #32]
  401f74:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  401f78:	mov	w27, #0x1                   	// #1
  401f7c:	mov	w20, #0xffffffff            	// #-1
  401f80:	add	x22, x22, #0x5a
  401f84:	add	x23, x23, #0x80
  401f88:	add	x26, x26, #0xdc8
  401f8c:	adrp	x28, 41c000 <ferror@plt+0x1a660>
  401f90:	str	wzr, [sp, #12]
  401f94:	stp	q0, q0, [x12, #32]
  401f98:	str	w13, [x12, #64]
  401f9c:	str	w14, [x12, #32]
  401fa0:	str	xzr, [x15, #792]
  401fa4:	str	xzr, [x17, #784]
  401fa8:	str	xzr, [x16, #800]
  401fac:	str	x0, [x18, #808]
  401fb0:	str	w13, [x9, #816]
  401fb4:	str	w14, [x10, #820]
  401fb8:	strb	wzr, [x8, #824]
  401fbc:	b	401fd8 <ferror@plt+0x638>
  401fc0:	adrp	x0, 40a000 <ferror@plt+0x8660>
  401fc4:	add	x0, x0, #0x22e
  401fc8:	bl	4029e0 <ferror@plt+0x1040>
  401fcc:	and	w27, w27, w0
  401fd0:	mov	w8, #0x1                   	// #1
  401fd4:	tbz	w8, #0, 4022fc <ferror@plt+0x95c>
  401fd8:	add	x4, sp, #0x10
  401fdc:	mov	w0, w21
  401fe0:	mov	x1, x19
  401fe4:	mov	x2, x22
  401fe8:	mov	x3, x23
  401fec:	str	w20, [sp, #16]
  401ff0:	bl	401850 <getopt_long@plt>
  401ff4:	add	w8, w0, #0x3
  401ff8:	cmp	w8, #0x104
  401ffc:	b.hi	402770 <ferror@plt+0xdd0>  // b.pmore
  402000:	adr	x9, 401fc0 <ferror@plt+0x620>
  402004:	ldrh	w10, [x26, x8, lsl #1]
  402008:	add	x9, x9, x10, lsl #2
  40200c:	mov	w24, w0
  402010:	mov	w8, wzr
  402014:	br	x9
  402018:	adrp	x0, 40a000 <ferror@plt+0x8660>
  40201c:	add	x0, x0, #0x222
  402020:	b	401fc8 <ferror@plt+0x628>
  402024:	adrp	x0, 40a000 <ferror@plt+0x8660>
  402028:	add	x0, x0, #0x228
  40202c:	b	401fc8 <ferror@plt+0x628>
  402030:	adrp	x0, 40a000 <ferror@plt+0x8660>
  402034:	add	x0, x0, #0x216
  402038:	b	401fc8 <ferror@plt+0x628>
  40203c:	adrp	x0, 40a000 <ferror@plt+0x8660>
  402040:	add	x0, x0, #0x21c
  402044:	b	401fc8 <ferror@plt+0x628>
  402048:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  40204c:	ldr	x0, [x8, #632]
  402050:	bl	4029e0 <ferror@plt+0x1040>
  402054:	and	w27, w27, w0
  402058:	mov	w25, #0x1                   	// #1
  40205c:	b	401fd0 <ferror@plt+0x630>
  402060:	adrp	x0, 40a000 <ferror@plt+0x8660>
  402064:	add	x0, x0, #0x722
  402068:	b	401fc8 <ferror@plt+0x628>
  40206c:	adrp	x0, 40a000 <ferror@plt+0x8660>
  402070:	add	x0, x0, #0x22b
  402074:	b	401fc8 <ferror@plt+0x628>
  402078:	adrp	x0, 40a000 <ferror@plt+0x8660>
  40207c:	add	x0, x0, #0x225
  402080:	b	401fc8 <ferror@plt+0x628>
  402084:	adrp	x0, 40a000 <ferror@plt+0x8660>
  402088:	add	x0, x0, #0x737
  40208c:	b	401fc8 <ferror@plt+0x628>
  402090:	adrp	x0, 40a000 <ferror@plt+0x8660>
  402094:	add	x0, x0, #0x213
  402098:	b	401fc8 <ferror@plt+0x628>
  40209c:	adrp	x24, 41c000 <ferror@plt+0x1a660>
  4020a0:	ldr	x8, [x24, #632]
  4020a4:	ldrb	w8, [x8]
  4020a8:	sub	w8, w8, #0x64
  4020ac:	cmp	w8, #0x14
  4020b0:	b.hi	4027b8 <ferror@plt+0xe18>  // b.pmore
  4020b4:	adrp	x9, 408000 <ferror@plt+0x6660>
  4020b8:	add	x9, x9, #0xfd2
  4020bc:	adr	x10, 4020cc <ferror@plt+0x72c>
  4020c0:	ldrh	w11, [x9, x8, lsl #1]
  4020c4:	add	x10, x10, x11, lsl #2
  4020c8:	br	x10
  4020cc:	adrp	x9, 402000 <ferror@plt+0x660>
  4020d0:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  4020d4:	add	x9, x9, #0x8d8
  4020d8:	str	x9, [x8, #808]
  4020dc:	mov	w8, #0xa                   	// #10
  4020e0:	b	4022e0 <ferror@plt+0x940>
  4020e4:	adrp	x0, 40a000 <ferror@plt+0x8660>
  4020e8:	add	x0, x0, #0x21f
  4020ec:	b	401fc8 <ferror@plt+0x628>
  4020f0:	adrp	x25, 41c000 <ferror@plt+0x1a660>
  4020f4:	ldr	x0, [x25, #632]
  4020f8:	cbz	x0, 402250 <ferror@plt+0x8b0>
  4020fc:	adrp	x4, 409000 <ferror@plt+0x7660>
  402100:	add	x4, x4, #0x4d
  402104:	sub	x3, x29, #0x8
  402108:	mov	x1, xzr
  40210c:	mov	w2, wzr
  402110:	bl	4076e0 <ferror@plt+0x5d40>
  402114:	cbnz	w0, 4027f0 <ferror@plt+0xe50>
  402118:	ldur	x8, [x29, #-8]
  40211c:	b	402254 <ferror@plt+0x8b4>
  402120:	adrp	x0, 40a000 <ferror@plt+0x8660>
  402124:	add	x0, x0, #0x210
  402128:	b	401fc8 <ferror@plt+0x628>
  40212c:	adrp	x0, 40a000 <ferror@plt+0x8660>
  402130:	add	x0, x0, #0x219
  402134:	b	401fc8 <ferror@plt+0x628>
  402138:	adrp	x0, 40a000 <ferror@plt+0x8660>
  40213c:	add	x0, x0, #0x20d
  402140:	b	401fc8 <ferror@plt+0x628>
  402144:	adrp	x25, 41c000 <ferror@plt+0x1a660>
  402148:	ldr	x0, [x25, #632]
  40214c:	adrp	x3, 41c000 <ferror@plt+0x1a660>
  402150:	adrp	x4, 409000 <ferror@plt+0x7660>
  402154:	add	x3, x3, #0x340
  402158:	add	x4, x4, #0x4d
  40215c:	mov	x1, xzr
  402160:	mov	w2, wzr
  402164:	bl	4076e0 <ferror@plt+0x5d40>
  402168:	cbnz	w0, 4027f0 <ferror@plt+0xe50>
  40216c:	mov	w25, #0x1                   	// #1
  402170:	b	401fd0 <ferror@plt+0x630>
  402174:	ldr	x0, [x28, #632]
  402178:	adrp	x3, 41c000 <ferror@plt+0x1a660>
  40217c:	adrp	x4, 409000 <ferror@plt+0x7660>
  402180:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  402184:	mov	w25, #0x1                   	// #1
  402188:	add	x3, x3, #0x350
  40218c:	add	x4, x4, #0x4d
  402190:	mov	x1, xzr
  402194:	mov	w2, wzr
  402198:	strb	w25, [x8, #840]
  40219c:	bl	4076e0 <ferror@plt+0x5d40>
  4021a0:	mov	w8, #0x1                   	// #1
  4021a4:	cbz	w0, 401fd4 <ferror@plt+0x634>
  4021a8:	b	4027e4 <ferror@plt+0xe44>
  4021ac:	adrp	x9, 41c000 <ferror@plt+0x1a660>
  4021b0:	mov	w8, #0x1                   	// #1
  4021b4:	strb	w8, [x9, #865]
  4021b8:	b	401fd4 <ferror@plt+0x634>
  4021bc:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  4021c0:	adrp	x9, 41c000 <ferror@plt+0x1a660>
  4021c4:	ldr	x1, [x8, #632]
  4021c8:	ldr	x5, [x9, #512]
  4021cc:	adrp	x24, 409000 <ferror@plt+0x7660>
  4021d0:	adrp	x0, 40a000 <ferror@plt+0x8660>
  4021d4:	adrp	x2, 409000 <ferror@plt+0x7660>
  4021d8:	add	x24, x24, #0x200
  4021dc:	add	x0, x0, #0x204
  4021e0:	add	x2, x2, #0x208
  4021e4:	mov	w4, #0x4                   	// #4
  4021e8:	mov	x3, x24
  4021ec:	bl	404c80 <ferror@plt+0x32e0>
  4021f0:	ldr	w8, [x24, x0, lsl #2]
  4021f4:	cbz	w8, 402284 <ferror@plt+0x8e4>
  4021f8:	cmp	w8, #0x1
  4021fc:	b.ne	401fd0 <ferror@plt+0x630>  // b.any
  402200:	adrp	x9, 41c000 <ferror@plt+0x1a660>
  402204:	strb	w8, [x9, #866]
  402208:	b	401fd4 <ferror@plt+0x634>
  40220c:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  402210:	mov	w25, #0x1                   	// #1
  402214:	strb	w25, [x8, #864]
  402218:	b	401fd0 <ferror@plt+0x630>
  40221c:	adrp	x25, 41c000 <ferror@plt+0x1a660>
  402220:	ldr	x0, [x25, #632]
  402224:	cbz	x0, 40226c <ferror@plt+0x8cc>
  402228:	adrp	x4, 40a000 <ferror@plt+0x8660>
  40222c:	add	x4, x4, #0xb53
  402230:	sub	x3, x29, #0x8
  402234:	mov	w2, #0xa                   	// #10
  402238:	mov	x1, xzr
  40223c:	bl	4076e0 <ferror@plt+0x5d40>
  402240:	cbnz	w0, 4027f0 <ferror@plt+0xe50>
  402244:	ldur	x8, [x29, #-8]
  402248:	mov	w25, #0x1                   	// #1
  40224c:	b	402274 <ferror@plt+0x8d4>
  402250:	mov	w8, #0x3                   	// #3
  402254:	adrp	x9, 41c000 <ferror@plt+0x1a660>
  402258:	mov	w25, #0x1                   	// #1
  40225c:	str	x8, [x9, #856]
  402260:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  402264:	strb	w25, [x8, #824]
  402268:	b	401fd0 <ferror@plt+0x630>
  40226c:	mov	w25, #0x1                   	// #1
  402270:	mov	w8, #0x20                  	// #32
  402274:	str	x8, [sp]
  402278:	mov	w8, #0x1                   	// #1
  40227c:	str	w8, [sp, #12]
  402280:	b	401fd0 <ferror@plt+0x630>
  402284:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  402288:	strb	wzr, [x8, #866]
  40228c:	b	401fd0 <ferror@plt+0x630>
  402290:	adrp	x9, 402000 <ferror@plt+0x660>
  402294:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  402298:	add	x9, x9, #0x8d8
  40229c:	str	x9, [x8, #808]
  4022a0:	mov	w8, #0x10                  	// #16
  4022a4:	mov	w9, #0x6                   	// #6
  4022a8:	b	4022e4 <ferror@plt+0x944>
  4022ac:	adrp	x8, 402000 <ferror@plt+0x660>
  4022b0:	adrp	x9, 41c000 <ferror@plt+0x1a660>
  4022b4:	add	x8, x8, #0x9dc
  4022b8:	str	wzr, [x9, #820]
  4022bc:	mov	w25, #0x1                   	// #1
  4022c0:	adrp	x9, 41c000 <ferror@plt+0x1a660>
  4022c4:	str	x8, [x9, #808]
  4022c8:	b	401fd0 <ferror@plt+0x630>
  4022cc:	adrp	x9, 402000 <ferror@plt+0x660>
  4022d0:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  4022d4:	add	x9, x9, #0x8d8
  4022d8:	str	x9, [x8, #808]
  4022dc:	mov	w8, #0x8                   	// #8
  4022e0:	mov	w9, #0x7                   	// #7
  4022e4:	adrp	x10, 41c000 <ferror@plt+0x1a660>
  4022e8:	str	w8, [x10, #816]
  4022ec:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  4022f0:	mov	w25, #0x1                   	// #1
  4022f4:	str	w9, [x8, #820]
  4022f8:	b	401fd0 <ferror@plt+0x630>
  4022fc:	tbz	w27, #0, 4023a4 <ferror@plt+0xa04>
  402300:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  402304:	ldrb	w8, [x8, #824]
  402308:	adrp	x26, 41c000 <ferror@plt+0x1a660>
  40230c:	cmp	w8, #0x1
  402310:	b.ne	40231c <ferror@plt+0x97c>  // b.any
  402314:	ldr	x8, [x26, #784]
  402318:	cbnz	x8, 402808 <ferror@plt+0xe68>
  40231c:	adrp	x22, 41c000 <ferror@plt+0x1a660>
  402320:	ldrsw	x8, [x22, #640]
  402324:	adrp	x20, 41c000 <ferror@plt+0x1a660>
  402328:	sub	w23, w21, w8
  40232c:	adrp	x21, 41c000 <ferror@plt+0x1a660>
  402330:	tbz	w25, #0, 402344 <ferror@plt+0x9a4>
  402334:	adrp	x9, 41c000 <ferror@plt+0x1a660>
  402338:	ldrb	w9, [x9, #865]
  40233c:	cmp	w9, #0x1
  402340:	b.ne	4023ac <ferror@plt+0xa0c>  // b.any
  402344:	cmp	w23, #0x3
  402348:	b.eq	402438 <ferror@plt+0xa98>  // b.none
  40234c:	subs	w25, w23, #0x2
  402350:	b.eq	4023b0 <ferror@plt+0xa10>  // b.none
  402354:	subs	w25, w23, #0x1
  402358:	b.ne	4024ac <ferror@plt+0xb0c>  // b.any
  40235c:	adrp	x9, 41c000 <ferror@plt+0x1a660>
  402360:	ldrb	w9, [x9, #865]
  402364:	tbnz	w9, #0, 402378 <ferror@plt+0x9d8>
  402368:	ldr	x9, [x19, x8, lsl #3]
  40236c:	ldrb	w9, [x9]
  402370:	cmp	w9, #0x2b
  402374:	b.ne	4024ac <ferror@plt+0xb0c>  // b.any
  402378:	ldr	x0, [x19, x8, lsl #3]
  40237c:	sub	x1, x29, #0x8
  402380:	bl	402afc <ferror@plt+0x115c>
  402384:	tbz	w0, #0, 4024ac <ferror@plt+0xb0c>
  402388:	ldur	x8, [x29, #-8]
  40238c:	add	x19, x19, #0x8
  402390:	mov	w23, w25
  402394:	str	x8, [x20, #832]
  402398:	cmp	w23, #0x2
  40239c:	b.ge	4024b4 <ferror@plt+0xb14>  // b.tcont
  4023a0:	b	4024c0 <ferror@plt+0xb20>
  4023a4:	mov	w0, #0x1                   	// #1
  4023a8:	b	402724 <ferror@plt+0xd84>
  4023ac:	b	4024c0 <ferror@plt+0xb20>
  4023b0:	adrp	x24, 41c000 <ferror@plt+0x1a660>
  4023b4:	ldrb	w9, [x24, #865]
  4023b8:	tbnz	w9, #0, 4023dc <ferror@plt+0xa3c>
  4023bc:	add	w9, w8, #0x1
  4023c0:	ldr	x9, [x19, w9, sxtw #3]
  4023c4:	ldrb	w9, [x9]
  4023c8:	cmp	w9, #0x2b
  4023cc:	b.eq	4023dc <ferror@plt+0xa3c>  // b.none
  4023d0:	sub	w9, w9, #0x30
  4023d4:	cmp	w9, #0x9
  4023d8:	b.hi	4024ac <ferror@plt+0xb0c>  // b.pmore
  4023dc:	add	w8, w8, #0x1
  4023e0:	ldr	x0, [x19, w8, sxtw #3]
  4023e4:	add	x1, sp, #0x10
  4023e8:	bl	402afc <ferror@plt+0x115c>
  4023ec:	tbz	w0, #0, 4024ac <ferror@plt+0xb0c>
  4023f0:	ldrb	w8, [x24, #865]
  4023f4:	cmp	w8, #0x1
  4023f8:	b.ne	402744 <ferror@plt+0xda4>  // b.any
  4023fc:	ldrsw	x8, [x22, #640]
  402400:	sub	x1, x29, #0x8
  402404:	ldr	x0, [x19, x8, lsl #3]
  402408:	bl	402afc <ferror@plt+0x115c>
  40240c:	tbz	w0, #0, 402744 <ferror@plt+0xda4>
  402410:	ldur	x8, [x29, #-8]
  402414:	ldr	x24, [sp, #16]
  402418:	mov	w9, #0x1                   	// #1
  40241c:	strb	w9, [x21, #867]
  402420:	str	x8, [x20, #832]
  402424:	add	x19, x19, #0x10
  402428:	mov	w23, w25
  40242c:	cmp	w23, #0x2
  402430:	b.ge	4024b4 <ferror@plt+0xb14>  // b.tcont
  402434:	b	4024c0 <ferror@plt+0xb20>
  402438:	adrp	x9, 41c000 <ferror@plt+0x1a660>
  40243c:	ldrb	w9, [x9, #865]
  402440:	cmp	w9, #0x1
  402444:	b.ne	4024ac <ferror@plt+0xb0c>  // b.any
  402448:	add	w8, w8, #0x1
  40244c:	ldr	x0, [x19, w8, sxtw #3]
  402450:	sub	x1, x29, #0x8
  402454:	bl	402afc <ferror@plt+0x115c>
  402458:	tbz	w0, #0, 4024ac <ferror@plt+0xb0c>
  40245c:	ldrsw	x8, [x22, #640]
  402460:	add	x1, sp, #0x10
  402464:	add	x8, x19, x8, lsl #3
  402468:	ldr	x0, [x8, #16]
  40246c:	bl	402afc <ferror@plt+0x115c>
  402470:	tbz	w0, #0, 4024ac <ferror@plt+0xb0c>
  402474:	ldur	x8, [x29, #-8]
  402478:	ldrsw	x9, [x22, #640]
  40247c:	mov	w10, #0x1                   	// #1
  402480:	strb	w10, [x21, #867]
  402484:	str	x8, [x20, #832]
  402488:	add	x8, x19, x9, lsl #3
  40248c:	ldr	x9, [x8]
  402490:	ldr	x24, [sp, #16]
  402494:	add	x19, x19, #0x10
  402498:	sub	w23, w23, #0x2
  40249c:	str	x9, [x8, #16]
  4024a0:	cmp	w23, #0x2
  4024a4:	b.ge	4024b4 <ferror@plt+0xb14>  // b.tcont
  4024a8:	b	4024c0 <ferror@plt+0xb20>
  4024ac:	cmp	w23, #0x2
  4024b0:	b.lt	4024c0 <ferror@plt+0xb20>  // b.tstop
  4024b4:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  4024b8:	ldrb	w8, [x8, #865]
  4024bc:	cbnz	w8, 402814 <ferror@plt+0xe74>
  4024c0:	ldrb	w8, [x21, #867]
  4024c4:	cmp	w8, #0x1
  4024c8:	b.ne	402518 <ferror@plt+0xb78>  // b.any
  4024cc:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  4024d0:	ldr	x8, [x8, #808]
  4024d4:	adrp	x9, 402000 <ferror@plt+0x660>
  4024d8:	add	x9, x9, #0x9dc
  4024dc:	cmp	x8, x9
  4024e0:	b.eq	4024f0 <ferror@plt+0xb50>  // b.none
  4024e4:	adrp	x8, 402000 <ferror@plt+0x660>
  4024e8:	add	x8, x8, #0xbd8
  4024ec:	b	402510 <ferror@plt+0xb70>
  4024f0:	mov	w8, #0x8                   	// #8
  4024f4:	adrp	x10, 41c000 <ferror@plt+0x1a660>
  4024f8:	mov	w9, #0x7                   	// #7
  4024fc:	str	w8, [x10, #816]
  402500:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  402504:	str	w9, [x8, #820]
  402508:	adrp	x8, 402000 <ferror@plt+0x660>
  40250c:	add	x8, x8, #0xb98
  402510:	adrp	x9, 41c000 <ferror@plt+0x1a660>
  402514:	str	x8, [x9, #808]
  402518:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  40251c:	ldrb	w8, [x8, #840]
  402520:	cmp	w8, #0x1
  402524:	b.ne	402544 <ferror@plt+0xba4>  // b.any
  402528:	adrp	x9, 41c000 <ferror@plt+0x1a660>
  40252c:	ldr	x8, [x20, #832]
  402530:	ldr	x9, [x9, #848]
  402534:	adds	x8, x9, x8
  402538:	adrp	x9, 41c000 <ferror@plt+0x1a660>
  40253c:	str	x8, [x9, #872]
  402540:	b.cs	402888 <ferror@plt+0xee8>  // b.hs, b.nlast
  402544:	ldr	x8, [x26, #784]
  402548:	cbnz	x8, 402558 <ferror@plt+0xbb8>
  40254c:	adrp	x0, 40a000 <ferror@plt+0x8660>
  402550:	add	x0, x0, #0x2dd
  402554:	bl	4029e0 <ferror@plt+0x1040>
  402558:	ldrsw	x8, [x22, #640]
  40255c:	adrp	x9, 409000 <ferror@plt+0x7660>
  402560:	add	x9, x9, #0x220
  402564:	cmp	w23, #0x0
  402568:	add	x8, x19, x8, lsl #3
  40256c:	csel	x8, x8, x9, gt
  402570:	adrp	x9, 41c000 <ferror@plt+0x1a660>
  402574:	str	x8, [x9, #880]
  402578:	bl	402c14 <ferror@plt+0x1274>
  40257c:	adrp	x22, 41c000 <ferror@plt+0x1a660>
  402580:	ldr	x8, [x22, #888]
  402584:	mov	w19, w0
  402588:	cbz	x8, 4026f8 <ferror@plt+0xd58>
  40258c:	ldr	x0, [x20, #832]
  402590:	bl	402d5c <ferror@plt+0x13bc>
  402594:	ldr	x8, [x22, #888]
  402598:	and	w19, w19, w0
  40259c:	cbz	x8, 4026f8 <ferror@plt+0xd58>
  4025a0:	ldr	x8, [x20, #832]
  4025a4:	ldrb	w9, [x21, #867]
  4025a8:	sub	x8, x24, x8
  4025ac:	cmp	w9, #0x0
  4025b0:	csel	x8, x8, xzr, ne  // ne = any
  4025b4:	adrp	x9, 41c000 <ferror@plt+0x1a660>
  4025b8:	str	x8, [x9, #896]
  4025bc:	bl	402f2c <ferror@plt+0x158c>
  4025c0:	ldr	w8, [sp, #12]
  4025c4:	mov	w21, w0
  4025c8:	tbz	w8, #0, 402614 <ferror@plt+0xc74>
  4025cc:	ldr	x20, [sp]
  4025d0:	cbz	x20, 4025e4 <ferror@plt+0xc44>
  4025d4:	sxtw	x8, w21
  4025d8:	udiv	x9, x20, x8
  4025dc:	msub	x8, x9, x8, x20
  4025e0:	cbz	x8, 402634 <ferror@plt+0xc94>
  4025e4:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4025e8:	add	x1, x1, #0x2e0
  4025ec:	mov	w2, #0x5                   	// #5
  4025f0:	mov	x0, xzr
  4025f4:	bl	401930 <dcgettext@plt>
  4025f8:	mov	x2, x0
  4025fc:	mov	w0, wzr
  402600:	mov	w1, wzr
  402604:	mov	x3, x20
  402608:	mov	w4, w21
  40260c:	bl	401640 <error@plt>
  402610:	b	402630 <ferror@plt+0xc90>
  402614:	cmp	w21, #0xf
  402618:	b.gt	402630 <ferror@plt+0xc90>
  40261c:	mov	w8, #0x10                  	// #16
  402620:	sdiv	w8, w8, w21
  402624:	mul	w8, w8, w21
  402628:	sxtw	x20, w8
  40262c:	b	402634 <ferror@plt+0xc94>
  402630:	sxtw	x20, w21
  402634:	ldr	x9, [x26, #784]
  402638:	adrp	x8, 409000 <ferror@plt+0x7660>
  40263c:	adrp	x17, 41c000 <ferror@plt+0x1a660>
  402640:	adrp	x11, 41c000 <ferror@plt+0x1a660>
  402644:	add	x8, x8, #0x230
  402648:	str	x20, [x11, #904]
  40264c:	cbz	x9, 4026a4 <ferror@plt+0xd04>
  402650:	ldr	x14, [x17, #800]
  402654:	ldr	x13, [x11, #904]
  402658:	ldr	x9, [x26, #784]
  40265c:	mov	x12, xzr
  402660:	mov	x10, xzr
  402664:	add	x14, x14, #0x1c
  402668:	ldur	w15, [x14, #-24]
  40266c:	ldrsw	x16, [x14]
  402670:	add	x12, x12, #0x1
  402674:	add	x14, x14, #0x28
  402678:	ldrsw	x15, [x8, x15, lsl #2]
  40267c:	add	x16, x16, #0x1
  402680:	udiv	x15, x13, x15
  402684:	sxtw	x15, w15
  402688:	mul	x15, x16, x15
  40268c:	cmp	x10, x15
  402690:	csel	x10, x15, x10, cc  // cc = lo, ul, last
  402694:	cmp	x12, x9
  402698:	b.cc	402668 <ferror@plt+0xcc8>  // b.lo, b.ul, b.last
  40269c:	cbnz	x9, 4026ac <ferror@plt+0xd0c>
  4026a0:	b	4026d8 <ferror@plt+0xd38>
  4026a4:	mov	w10, wzr
  4026a8:	cbz	x9, 4026d8 <ferror@plt+0xd38>
  4026ac:	ldr	x12, [x17, #800]
  4026b0:	ldr	x11, [x11, #904]
  4026b4:	add	x12, x12, #0x20
  4026b8:	ldur	w13, [x12, #-28]
  4026bc:	ldur	w14, [x12, #-4]
  4026c0:	subs	x9, x9, #0x1
  4026c4:	ldrsw	x13, [x8, x13, lsl #2]
  4026c8:	udiv	x13, x11, x13
  4026cc:	msub	w13, w14, w13, w10
  4026d0:	str	w13, [x12], #40
  4026d4:	b.ne	4026b8 <ferror@plt+0xd18>  // b.any
  4026d8:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  4026dc:	ldrb	w8, [x8, #824]
  4026e0:	cmp	w8, #0x1
  4026e4:	b.ne	4026f0 <ferror@plt+0xd50>  // b.any
  4026e8:	bl	402f9c <ferror@plt+0x15fc>
  4026ec:	b	4026f4 <ferror@plt+0xd54>
  4026f0:	bl	403290 <ferror@plt+0x18f0>
  4026f4:	and	w19, w19, w0
  4026f8:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  4026fc:	ldrb	w8, [x8, #912]
  402700:	cmp	w8, #0x1
  402704:	b.ne	40271c <ferror@plt+0xd7c>  // b.any
  402708:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  40270c:	ldr	x0, [x8, #656]
  402710:	bl	407aa4 <ferror@plt+0x6104>
  402714:	cmn	w0, #0x1
  402718:	b.eq	4028ac <ferror@plt+0xf0c>  // b.none
  40271c:	mvn	w8, w19
  402720:	and	w0, w8, #0x1
  402724:	ldp	x20, x19, [sp, #112]
  402728:	ldp	x22, x21, [sp, #96]
  40272c:	ldp	x24, x23, [sp, #80]
  402730:	ldp	x26, x25, [sp, #64]
  402734:	ldp	x28, x27, [sp, #48]
  402738:	ldp	x29, x30, [sp, #32]
  40273c:	add	sp, sp, #0x80
  402740:	ret
  402744:	ldr	x8, [sp, #16]
  402748:	ldrsw	x9, [x22, #640]
  40274c:	sub	w23, w23, #0x1
  402750:	str	x8, [x20, #832]
  402754:	add	x8, x19, x9, lsl #3
  402758:	ldr	x9, [x8]
  40275c:	add	x19, x19, #0x8
  402760:	str	x9, [x8, #8]
  402764:	cmp	w23, #0x2
  402768:	b.ge	4024b4 <ferror@plt+0xb14>  // b.tcont
  40276c:	b	4024c0 <ferror@plt+0xb20>
  402770:	mov	w0, #0x1                   	// #1
  402774:	bl	401abc <ferror@plt+0x11c>
  402778:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  40277c:	adrp	x9, 41c000 <ferror@plt+0x1a660>
  402780:	ldr	x0, [x8, #648]
  402784:	ldr	x3, [x9, #504]
  402788:	adrp	x1, 40a000 <ferror@plt+0x8660>
  40278c:	adrp	x2, 40a000 <ferror@plt+0x8660>
  402790:	adrp	x4, 40a000 <ferror@plt+0x8660>
  402794:	add	x1, x1, #0x1a7
  402798:	add	x2, x2, #0x231
  40279c:	add	x4, x4, #0x23f
  4027a0:	mov	x5, xzr
  4027a4:	bl	407098 <ferror@plt+0x56f8>
  4027a8:	mov	w0, wzr
  4027ac:	bl	401630 <exit@plt>
  4027b0:	mov	w0, wzr
  4027b4:	bl	401abc <ferror@plt+0x11c>
  4027b8:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4027bc:	add	x1, x1, #0x1bc
  4027c0:	mov	w2, #0x5                   	// #5
  4027c4:	mov	x0, xzr
  4027c8:	bl	401930 <dcgettext@plt>
  4027cc:	ldr	x8, [x24, #632]
  4027d0:	mov	x2, x0
  4027d4:	mov	w0, #0x1                   	// #1
  4027d8:	mov	w1, wzr
  4027dc:	ldrb	w3, [x8]
  4027e0:	bl	401640 <error@plt>
  4027e4:	ldr	w1, [sp, #16]
  4027e8:	ldr	x4, [x28, #632]
  4027ec:	b	4027f8 <ferror@plt+0xe58>
  4027f0:	ldr	w1, [sp, #16]
  4027f4:	ldr	x4, [x25, #632]
  4027f8:	adrp	x3, 409000 <ferror@plt+0x7660>
  4027fc:	add	x3, x3, #0x80
  402800:	mov	w2, w24
  402804:	bl	40761c <ferror@plt+0x5c7c>
  402808:	adrp	x1, 40a000 <ferror@plt+0x8660>
  40280c:	add	x1, x1, #0x24c
  402810:	b	402890 <ferror@plt+0xef0>
  402814:	adrp	x1, 40a000 <ferror@plt+0x8660>
  402818:	add	x1, x1, #0x27a
  40281c:	mov	w2, #0x5                   	// #5
  402820:	mov	x0, xzr
  402824:	bl	401930 <dcgettext@plt>
  402828:	ldrsw	x8, [x22, #640]
  40282c:	add	x8, x19, x8, lsl #3
  402830:	ldr	x8, [x8, #8]
  402834:	mov	x19, x0
  402838:	mov	x0, x8
  40283c:	bl	40684c <ferror@plt+0x4eac>
  402840:	mov	x3, x0
  402844:	mov	w0, wzr
  402848:	mov	w1, wzr
  40284c:	mov	x2, x19
  402850:	bl	401640 <error@plt>
  402854:	adrp	x1, 40a000 <ferror@plt+0x8660>
  402858:	add	x1, x1, #0x28b
  40285c:	mov	w2, #0x5                   	// #5
  402860:	mov	x0, xzr
  402864:	bl	401930 <dcgettext@plt>
  402868:	adrp	x2, 40a000 <ferror@plt+0x8660>
  40286c:	mov	x3, x0
  402870:	add	x2, x2, #0x86b
  402874:	mov	w0, wzr
  402878:	mov	w1, wzr
  40287c:	bl	401640 <error@plt>
  402880:	mov	w0, #0x1                   	// #1
  402884:	bl	401abc <ferror@plt+0x11c>
  402888:	adrp	x1, 40a000 <ferror@plt+0x8660>
  40288c:	add	x1, x1, #0x2b8
  402890:	mov	w2, #0x5                   	// #5
  402894:	mov	x0, xzr
  402898:	bl	401930 <dcgettext@plt>
  40289c:	mov	x2, x0
  4028a0:	mov	w0, #0x1                   	// #1
  4028a4:	mov	w1, wzr
  4028a8:	bl	401640 <error@plt>
  4028ac:	bl	401980 <__errno_location@plt>
  4028b0:	ldr	w19, [x0]
  4028b4:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4028b8:	add	x1, x1, #0x30d
  4028bc:	mov	w2, #0x5                   	// #5
  4028c0:	mov	x0, xzr
  4028c4:	bl	401930 <dcgettext@plt>
  4028c8:	mov	x2, x0
  4028cc:	mov	w0, #0x1                   	// #1
  4028d0:	mov	w1, w19
  4028d4:	bl	401640 <error@plt>
  4028d8:	sub	sp, sp, #0x40
  4028dc:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  4028e0:	adrp	x9, 41c000 <ferror@plt+0x1a660>
  4028e4:	ldr	w9, [x9, #816]
  4028e8:	ldrsw	x8, [x8, #820]
  4028ec:	add	x10, sp, #0x4
  4028f0:	stp	x20, x19, [sp, #48]
  4028f4:	add	x19, x10, #0x17
  4028f8:	cmp	w9, #0x8
  4028fc:	sub	x20, x19, x8
  402900:	stp	x29, x30, [sp, #32]
  402904:	add	x29, sp, #0x20
  402908:	strb	wzr, [sp, #28]
  40290c:	strb	w1, [sp, #27]
  402910:	b.eq	402944 <ferror@plt+0xfa4>  // b.none
  402914:	cmp	w9, #0xa
  402918:	b.eq	40295c <ferror@plt+0xfbc>  // b.none
  40291c:	cmp	w9, #0x10
  402920:	b.ne	402988 <ferror@plt+0xfe8>  // b.any
  402924:	adrp	x9, 40a000 <ferror@plt+0x8660>
  402928:	add	x9, x9, #0x4d6
  40292c:	and	x10, x0, #0xf
  402930:	ldrb	w10, [x9, x10]
  402934:	lsr	x0, x0, #4
  402938:	strb	w10, [x19, #-1]!
  40293c:	cbnz	x0, 40292c <ferror@plt+0xf8c>
  402940:	b	402988 <ferror@plt+0xfe8>
  402944:	mov	w9, #0x30                  	// #48
  402948:	bfxil	w9, w0, #0, #3
  40294c:	lsr	x0, x0, #3
  402950:	strb	w9, [x19, #-1]!
  402954:	cbnz	x0, 402944 <ferror@plt+0xfa4>
  402958:	b	402988 <ferror@plt+0xfe8>
  40295c:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  402960:	movk	x9, #0xcccd
  402964:	mov	w10, #0xa                   	// #10
  402968:	umulh	x11, x0, x9
  40296c:	lsr	x11, x11, #3
  402970:	msub	w12, w11, w10, w0
  402974:	orr	w12, w12, #0x30
  402978:	cmp	x0, #0x9
  40297c:	strb	w12, [x19, #-1]!
  402980:	mov	x0, x11
  402984:	b.hi	402968 <ferror@plt+0xfc8>  // b.pmore
  402988:	cmp	x20, x19
  40298c:	b.cs	4029bc <ferror@plt+0x101c>  // b.hs, b.nlast
  402990:	add	x9, sp, #0x4
  402994:	sub	x10, x9, x8
  402998:	sub	x8, x8, x9
  40299c:	add	x8, x8, x19
  4029a0:	add	x0, x10, #0x17
  4029a4:	sub	x2, x8, #0x17
  4029a8:	mov	w1, #0x30                  	// #48
  4029ac:	bl	401780 <memset@plt>
  4029b0:	sub	x19, x19, #0x1
  4029b4:	cmp	x20, x19
  4029b8:	b.cc	4029b0 <ferror@plt+0x1010>  // b.lo, b.ul, b.last
  4029bc:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  4029c0:	ldr	x1, [x8, #648]
  4029c4:	mov	x0, x19
  4029c8:	bl	401940 <fputs_unlocked@plt>
  4029cc:	ldp	x20, x19, [sp, #48]
  4029d0:	ldp	x29, x30, [sp, #32]
  4029d4:	add	sp, sp, #0x40
  4029d8:	ret
  4029dc:	ret
  4029e0:	stp	x29, x30, [sp, #-80]!
  4029e4:	str	x25, [sp, #16]
  4029e8:	stp	x24, x23, [sp, #32]
  4029ec:	stp	x22, x21, [sp, #48]
  4029f0:	stp	x20, x19, [sp, #64]
  4029f4:	mov	x29, sp
  4029f8:	cbz	x0, 402adc <ferror@plt+0x113c>
  4029fc:	adrp	x20, 41c000 <ferror@plt+0x1a660>
  402a00:	mov	x19, x0
  402a04:	adrp	x22, 41c000 <ferror@plt+0x1a660>
  402a08:	adrp	x23, 41c000 <ferror@plt+0x1a660>
  402a0c:	adrp	x24, 41c000 <ferror@plt+0x1a660>
  402a10:	mov	w25, #0x28                  	// #40
  402a14:	add	x20, x20, #0x318
  402a18:	mov	x21, x0
  402a1c:	b	402a28 <ferror@plt+0x1088>
  402a20:	mov	w9, wzr
  402a24:	tbz	w9, #0, 402a98 <ferror@plt+0x10f8>
  402a28:	ldrb	w8, [x21]
  402a2c:	cbz	w8, 402aa0 <ferror@plt+0x1100>
  402a30:	ldr	x8, [x22, #792]
  402a34:	ldr	x9, [x23, #784]
  402a38:	cmp	x8, x9
  402a3c:	b.hi	402a54 <ferror@plt+0x10b4>  // b.pmore
  402a40:	ldr	x0, [x24, #800]
  402a44:	mov	w2, #0x28                  	// #40
  402a48:	mov	x1, x20
  402a4c:	bl	40724c <ferror@plt+0x58ac>
  402a50:	str	x0, [x24, #800]
  402a54:	ldr	x8, [x24, #800]
  402a58:	ldr	x9, [x23, #784]
  402a5c:	add	x2, x29, #0x18
  402a60:	mov	x0, x19
  402a64:	mov	x1, x21
  402a68:	madd	x3, x9, x25, x8
  402a6c:	bl	403514 <ferror@plt+0x1b74>
  402a70:	tbz	w0, #0, 402a20 <ferror@plt+0x1080>
  402a74:	ldr	x8, [x29, #24]
  402a78:	cmp	x21, x8
  402a7c:	b.eq	402abc <ferror@plt+0x111c>  // b.none
  402a80:	ldr	x9, [x23, #784]
  402a84:	mov	x21, x8
  402a88:	add	x9, x9, #0x1
  402a8c:	str	x9, [x23, #784]
  402a90:	mov	w9, #0x1                   	// #1
  402a94:	tbnz	w9, #0, 402a28 <ferror@plt+0x1088>
  402a98:	mov	w0, wzr
  402a9c:	b	402aa4 <ferror@plt+0x1104>
  402aa0:	mov	w0, #0x1                   	// #1
  402aa4:	ldp	x20, x19, [sp, #64]
  402aa8:	ldp	x22, x21, [sp, #48]
  402aac:	ldp	x24, x23, [sp, #32]
  402ab0:	ldr	x25, [sp, #16]
  402ab4:	ldp	x29, x30, [sp], #80
  402ab8:	ret
  402abc:	adrp	x0, 40a000 <ferror@plt+0x8660>
  402ac0:	adrp	x1, 40a000 <ferror@plt+0x8660>
  402ac4:	adrp	x3, 40a000 <ferror@plt+0x8660>
  402ac8:	add	x0, x0, #0x57f
  402acc:	add	x1, x1, #0x54d
  402ad0:	add	x3, x3, #0x556
  402ad4:	mov	w2, #0x3e4                 	// #996
  402ad8:	bl	401970 <__assert_fail@plt>
  402adc:	adrp	x0, 40a000 <ferror@plt+0x8660>
  402ae0:	adrp	x1, 40a000 <ferror@plt+0x8660>
  402ae4:	adrp	x3, 40a000 <ferror@plt+0x8660>
  402ae8:	add	x0, x0, #0x543
  402aec:	add	x1, x1, #0x54d
  402af0:	add	x3, x3, #0x556
  402af4:	mov	w2, #0x3d8                 	// #984
  402af8:	bl	401970 <__assert_fail@plt>
  402afc:	stp	x29, x30, [sp, #-32]!
  402b00:	stp	x20, x19, [sp, #16]
  402b04:	ldrb	w8, [x0]
  402b08:	mov	x29, sp
  402b0c:	cbz	w8, 402b3c <ferror@plt+0x119c>
  402b10:	mov	x20, x0
  402b14:	mov	x19, x1
  402b18:	cmp	w8, #0x2b
  402b1c:	b.ne	402b24 <ferror@plt+0x1184>  // b.any
  402b20:	add	x20, x20, #0x1
  402b24:	mov	w1, #0x2e                  	// #46
  402b28:	mov	x0, x20
  402b2c:	bl	4018e0 <strchr@plt>
  402b30:	cbz	x0, 402b44 <ferror@plt+0x11a4>
  402b34:	mov	w2, #0xa                   	// #10
  402b38:	b	402b6c <ferror@plt+0x11cc>
  402b3c:	mov	w0, wzr
  402b40:	b	402b8c <ferror@plt+0x11ec>
  402b44:	ldrb	w8, [x20]
  402b48:	cmp	w8, #0x30
  402b4c:	b.ne	402b68 <ferror@plt+0x11c8>  // b.any
  402b50:	ldrb	w8, [x20, #1]
  402b54:	orr	w8, w8, #0x20
  402b58:	cmp	w8, #0x78
  402b5c:	b.ne	402b68 <ferror@plt+0x11c8>  // b.any
  402b60:	mov	w2, #0x10                  	// #16
  402b64:	b	402b6c <ferror@plt+0x11cc>
  402b68:	mov	w2, #0x8                   	// #8
  402b6c:	adrp	x4, 40a000 <ferror@plt+0x8660>
  402b70:	add	x4, x4, #0x749
  402b74:	mov	x0, x20
  402b78:	mov	x1, xzr
  402b7c:	mov	x3, x19
  402b80:	bl	4076e0 <ferror@plt+0x5d40>
  402b84:	cmp	w0, #0x0
  402b88:	cset	w0, eq  // eq = none
  402b8c:	ldp	x20, x19, [sp, #16]
  402b90:	ldp	x29, x30, [sp], #32
  402b94:	ret
  402b98:	stp	x29, x30, [sp, #-32]!
  402b9c:	stp	x20, x19, [sp, #16]
  402ba0:	mov	x20, x0
  402ba4:	mov	w0, #0x28                  	// #40
  402ba8:	mov	x29, sp
  402bac:	and	w19, w1, #0xff
  402bb0:	bl	401790 <putchar_unlocked@plt>
  402bb4:	mov	w1, #0x29                  	// #41
  402bb8:	mov	x0, x20
  402bbc:	bl	4028d8 <ferror@plt+0xf38>
  402bc0:	cbz	w19, 402bcc <ferror@plt+0x122c>
  402bc4:	mov	w0, w19
  402bc8:	bl	401790 <putchar_unlocked@plt>
  402bcc:	ldp	x20, x19, [sp, #16]
  402bd0:	ldp	x29, x30, [sp], #32
  402bd4:	ret
  402bd8:	stp	x29, x30, [sp, #-32]!
  402bdc:	stp	x20, x19, [sp, #16]
  402be0:	mov	w19, w1
  402be4:	mov	w1, #0x20                  	// #32
  402be8:	mov	x29, sp
  402bec:	mov	x20, x0
  402bf0:	bl	4028d8 <ferror@plt+0xf38>
  402bf4:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  402bf8:	ldr	x8, [x8, #896]
  402bfc:	mov	w1, w19
  402c00:	add	x0, x8, x20
  402c04:	bl	402b98 <ferror@plt+0x11f8>
  402c08:	ldp	x20, x19, [sp, #16]
  402c0c:	ldp	x29, x30, [sp], #32
  402c10:	ret
  402c14:	stp	x29, x30, [sp, #-96]!
  402c18:	stp	x22, x21, [sp, #64]
  402c1c:	stp	x20, x19, [sp, #80]
  402c20:	adrp	x19, 40a000 <ferror@plt+0x8660>
  402c24:	adrp	x20, 40a000 <ferror@plt+0x8660>
  402c28:	adrp	x21, 40a000 <ferror@plt+0x8660>
  402c2c:	stp	x28, x27, [sp, #16]
  402c30:	stp	x26, x25, [sp, #32]
  402c34:	stp	x24, x23, [sp, #48]
  402c38:	adrp	x25, 41c000 <ferror@plt+0x1a660>
  402c3c:	adrp	x26, 41c000 <ferror@plt+0x1a660>
  402c40:	add	x19, x19, #0xdb0
  402c44:	add	x20, x20, #0x30d
  402c48:	adrp	x28, 41c000 <ferror@plt+0x1a660>
  402c4c:	adrp	x22, 41c000 <ferror@plt+0x1a660>
  402c50:	adrp	x24, 41c000 <ferror@plt+0x1a660>
  402c54:	add	x21, x21, #0x72e
  402c58:	mov	w27, #0x1                   	// #1
  402c5c:	mov	x29, sp
  402c60:	b	402c9c <ferror@plt+0x12fc>
  402c64:	mov	w2, #0x5                   	// #5
  402c68:	mov	x0, xzr
  402c6c:	mov	x1, x20
  402c70:	bl	401930 <dcgettext@plt>
  402c74:	ldr	x8, [x28, #656]
  402c78:	str	x0, [x26, #920]
  402c7c:	mov	w0, wzr
  402c80:	mov	w1, wzr
  402c84:	str	x8, [x22, #888]
  402c88:	mov	w8, #0x1                   	// #1
  402c8c:	strb	w8, [x24, #912]
  402c90:	bl	4073fc <ferror@plt+0x5a5c>
  402c94:	ldr	x0, [x22, #888]
  402c98:	cbnz	x0, 402d10 <ferror@plt+0x1370>
  402c9c:	ldr	x8, [x25, #880]
  402ca0:	ldr	x23, [x8]
  402ca4:	str	x23, [x26, #920]
  402ca8:	cbz	x23, 402d3c <ferror@plt+0x139c>
  402cac:	add	x8, x8, #0x8
  402cb0:	mov	x0, x23
  402cb4:	mov	x1, x19
  402cb8:	str	x8, [x25, #880]
  402cbc:	bl	401870 <strcmp@plt>
  402cc0:	cbz	w0, 402c64 <ferror@plt+0x12c4>
  402cc4:	mov	x0, x23
  402cc8:	mov	x1, x21
  402ccc:	bl	401710 <fopen@plt>
  402cd0:	str	x0, [x22, #888]
  402cd4:	cbnz	x0, 402c94 <ferror@plt+0x12f4>
  402cd8:	bl	401980 <__errno_location@plt>
  402cdc:	ldr	x2, [x26, #920]
  402ce0:	ldr	w23, [x0]
  402ce4:	mov	w1, #0x3                   	// #3
  402ce8:	mov	w0, wzr
  402cec:	bl	4066cc <ferror@plt+0x4d2c>
  402cf0:	adrp	x2, 40a000 <ferror@plt+0x8660>
  402cf4:	mov	x3, x0
  402cf8:	mov	w0, wzr
  402cfc:	mov	w1, w23
  402d00:	add	x2, x2, #0x86b
  402d04:	bl	401640 <error@plt>
  402d08:	mov	w27, wzr
  402d0c:	b	402c94 <ferror@plt+0x12f4>
  402d10:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  402d14:	ldrb	w8, [x8, #840]
  402d18:	cmp	w8, #0x1
  402d1c:	b.ne	402d3c <ferror@plt+0x139c>  // b.any
  402d20:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  402d24:	ldrb	w8, [x8, #824]
  402d28:	tbnz	w8, #0, 402d3c <ferror@plt+0x139c>
  402d2c:	mov	w2, #0x2                   	// #2
  402d30:	mov	x1, xzr
  402d34:	mov	x3, xzr
  402d38:	bl	401680 <setvbuf@plt>
  402d3c:	and	w0, w27, #0x1
  402d40:	ldp	x20, x19, [sp, #80]
  402d44:	ldp	x22, x21, [sp, #64]
  402d48:	ldp	x24, x23, [sp, #48]
  402d4c:	ldp	x26, x25, [sp, #32]
  402d50:	ldp	x28, x27, [sp, #16]
  402d54:	ldp	x29, x30, [sp], #96
  402d58:	ret
  402d5c:	stp	x29, x30, [sp, #-96]!
  402d60:	str	x28, [sp, #16]
  402d64:	stp	x26, x25, [sp, #32]
  402d68:	stp	x24, x23, [sp, #48]
  402d6c:	stp	x22, x21, [sp, #64]
  402d70:	stp	x20, x19, [sp, #80]
  402d74:	mov	x29, sp
  402d78:	sub	sp, sp, #0x2, lsl #12
  402d7c:	sub	sp, sp, #0x80
  402d80:	cbz	x0, 402f00 <ferror@plt+0x1560>
  402d84:	adrp	x20, 40a000 <ferror@plt+0x8660>
  402d88:	mov	x21, x0
  402d8c:	mov	w19, wzr
  402d90:	mov	w26, #0x1                   	// #1
  402d94:	adrp	x23, 41c000 <ferror@plt+0x1a660>
  402d98:	mov	w24, #0x200                 	// #512
  402d9c:	adrp	x25, 41c000 <ferror@plt+0x1a660>
  402da0:	add	x20, x20, #0x86b
  402da4:	b	402df4 <ferror@plt+0x1454>
  402da8:	bl	401980 <__errno_location@plt>
  402dac:	ldr	x2, [x25, #920]
  402db0:	ldr	w22, [x0]
  402db4:	mov	w1, #0x3                   	// #3
  402db8:	mov	w0, wzr
  402dbc:	bl	4066cc <ferror@plt+0x4d2c>
  402dc0:	mov	x3, x0
  402dc4:	mov	w0, wzr
  402dc8:	mov	w1, w22
  402dcc:	mov	x2, x20
  402dd0:	bl	401640 <error@plt>
  402dd4:	mov	w26, wzr
  402dd8:	mov	w0, w19
  402ddc:	bl	4044bc <ferror@plt+0x2b1c>
  402de0:	and	w22, w26, w0
  402de4:	bl	402c14 <ferror@plt+0x1274>
  402de8:	and	w26, w22, w0
  402dec:	mov	w8, #0x1                   	// #1
  402df0:	tbz	w8, #0, 402ed8 <ferror@plt+0x1538>
  402df4:	ldr	x0, [x23, #888]
  402df8:	cbz	x0, 402ed8 <ferror@plt+0x1538>
  402dfc:	bl	4016c0 <fileno@plt>
  402e00:	sub	x1, x29, #0x80
  402e04:	bl	408d88 <ferror@plt+0x73e8>
  402e08:	cbnz	w0, 402da8 <ferror@plt+0x1408>
  402e0c:	sub	x0, x29, #0x80
  402e10:	bl	404498 <ferror@plt+0x2af8>
  402e14:	tbz	w0, #0, 402e44 <ferror@plt+0x14a4>
  402e18:	ldur	w9, [x29, #-72]
  402e1c:	ldur	x8, [x29, #-80]
  402e20:	cmp	w9, #0x0
  402e24:	csel	w9, w9, w24, gt
  402e28:	cmp	x8, w9, sxtw
  402e2c:	b.le	402e44 <ferror@plt+0x14a4>
  402e30:	subs	x8, x21, x8
  402e34:	b.ls	402e98 <ferror@plt+0x14f8>  // b.plast
  402e38:	mov	x21, x8
  402e3c:	cbnz	x21, 402dd8 <ferror@plt+0x1438>
  402e40:	b	402ec0 <ferror@plt+0x1520>
  402e44:	cbz	x21, 402ebc <ferror@plt+0x151c>
  402e48:	mov	w22, #0x2000                	// #8192
  402e4c:	b	402e54 <ferror@plt+0x14b4>
  402e50:	cbz	x21, 402ebc <ferror@plt+0x151c>
  402e54:	ldr	x3, [x23, #888]
  402e58:	cmp	x21, x22
  402e5c:	csel	x22, x21, x22, cc  // cc = lo, ul, last
  402e60:	mov	x0, sp
  402e64:	mov	w1, #0x1                   	// #1
  402e68:	mov	x2, x22
  402e6c:	bl	401830 <fread_unlocked@plt>
  402e70:	cmp	x0, x22
  402e74:	sub	x21, x21, x0
  402e78:	b.eq	402e50 <ferror@plt+0x14b0>  // b.none
  402e7c:	ldr	x0, [x23, #888]
  402e80:	bl	401660 <ferror_unlocked@plt>
  402e84:	cbnz	w0, 402eac <ferror@plt+0x150c>
  402e88:	ldr	x0, [x23, #888]
  402e8c:	bl	4018f0 <feof_unlocked@plt>
  402e90:	cbz	w0, 402e50 <ferror@plt+0x14b0>
  402e94:	b	402ebc <ferror@plt+0x151c>
  402e98:	ldr	x0, [x23, #888]
  402e9c:	mov	w2, #0x1                   	// #1
  402ea0:	mov	x1, x21
  402ea4:	bl	407b90 <ferror@plt+0x61f0>
  402ea8:	cbz	w0, 402ecc <ferror@plt+0x152c>
  402eac:	bl	401980 <__errno_location@plt>
  402eb0:	ldr	w19, [x0]
  402eb4:	mov	x21, xzr
  402eb8:	mov	w26, wzr
  402ebc:	cbnz	x21, 402dd8 <ferror@plt+0x1438>
  402ec0:	mov	w8, wzr
  402ec4:	tbnz	w8, #0, 402df4 <ferror@plt+0x1454>
  402ec8:	b	402ed8 <ferror@plt+0x1538>
  402ecc:	mov	x21, xzr
  402ed0:	cbnz	x21, 402dd8 <ferror@plt+0x1438>
  402ed4:	b	402ec0 <ferror@plt+0x1520>
  402ed8:	cbz	x21, 402f04 <ferror@plt+0x1564>
  402edc:	adrp	x1, 40a000 <ferror@plt+0x8660>
  402ee0:	add	x1, x1, #0x74c
  402ee4:	mov	w2, #0x5                   	// #5
  402ee8:	mov	x0, xzr
  402eec:	bl	401930 <dcgettext@plt>
  402ef0:	mov	x2, x0
  402ef4:	mov	w0, #0x1                   	// #1
  402ef8:	mov	w1, wzr
  402efc:	bl	401640 <error@plt>
  402f00:	mov	w26, #0x1                   	// #1
  402f04:	and	w0, w26, #0x1
  402f08:	add	sp, sp, #0x2, lsl #12
  402f0c:	add	sp, sp, #0x80
  402f10:	ldp	x20, x19, [sp, #80]
  402f14:	ldp	x22, x21, [sp, #64]
  402f18:	ldp	x24, x23, [sp, #48]
  402f1c:	ldp	x26, x25, [sp, #32]
  402f20:	ldr	x28, [sp, #16]
  402f24:	ldp	x29, x30, [sp], #96
  402f28:	ret
  402f2c:	stp	x29, x30, [sp, #-48]!
  402f30:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  402f34:	ldr	x9, [x8, #784]
  402f38:	stp	x22, x21, [sp, #16]
  402f3c:	stp	x20, x19, [sp, #32]
  402f40:	mov	x29, sp
  402f44:	cbz	x9, 402f88 <ferror@plt+0x15e8>
  402f48:	adrp	x9, 41c000 <ferror@plt+0x1a660>
  402f4c:	ldr	x9, [x9, #800]
  402f50:	ldr	x20, [x8, #784]
  402f54:	adrp	x22, 409000 <ferror@plt+0x7660>
  402f58:	mov	x19, xzr
  402f5c:	mov	w0, #0x1                   	// #1
  402f60:	add	x21, x9, #0x4
  402f64:	add	x22, x22, #0x230
  402f68:	ldr	w8, [x21], #40
  402f6c:	sxtw	x0, w0
  402f70:	ldrsw	x1, [x22, x8, lsl #2]
  402f74:	bl	404610 <ferror@plt+0x2c70>
  402f78:	add	x19, x19, #0x1
  402f7c:	cmp	x19, x20
  402f80:	b.cc	402f68 <ferror@plt+0x15c8>  // b.lo, b.ul, b.last
  402f84:	b	402f8c <ferror@plt+0x15ec>
  402f88:	mov	w0, #0x1                   	// #1
  402f8c:	ldp	x20, x19, [sp, #32]
  402f90:	ldp	x22, x21, [sp, #16]
  402f94:	ldp	x29, x30, [sp], #48
  402f98:	ret
  402f9c:	sub	sp, sp, #0x70
  402fa0:	stp	x28, x27, [sp, #32]
  402fa4:	adrp	x28, 41c000 <ferror@plt+0x1a660>
  402fa8:	ldr	x8, [x28, #856]
  402fac:	mov	w9, #0x64                  	// #100
  402fb0:	stp	x29, x30, [sp, #16]
  402fb4:	stp	x26, x25, [sp, #48]
  402fb8:	cmp	x8, #0x64
  402fbc:	csel	x0, x8, x9, hi  // hi = pmore
  402fc0:	stp	x24, x23, [sp, #64]
  402fc4:	stp	x22, x21, [sp, #80]
  402fc8:	stp	x20, x19, [sp, #96]
  402fcc:	add	x29, sp, #0x10
  402fd0:	str	x0, [sp, #8]
  402fd4:	bl	4071b0 <ferror@plt+0x5810>
  402fd8:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  402fdc:	ldr	x25, [x8, #832]
  402fe0:	adrp	x23, 408000 <ferror@plt+0x6660>
  402fe4:	mov	x19, x0
  402fe8:	mov	w27, #0x1                   	// #1
  402fec:	adrp	x20, 41c000 <ferror@plt+0x1a660>
  402ff0:	adrp	x21, 41c000 <ferror@plt+0x1a660>
  402ff4:	adrp	x22, 41c000 <ferror@plt+0x1a660>
  402ff8:	add	x23, x23, #0xffc
  402ffc:	b	403008 <ferror@plt+0x1668>
  403000:	add	x8, x25, x26
  403004:	add	x25, x8, #0x1
  403008:	ldrb	w8, [x20, #840]
  40300c:	cmp	w8, #0x1
  403010:	b.ne	403030 <ferror@plt+0x1690>  // b.any
  403014:	ldr	x8, [x21, #872]
  403018:	ldr	x9, [x28, #856]
  40301c:	subs	x9, x8, x9
  403020:	mov	w8, #0x3                   	// #3
  403024:	b.cc	403238 <ferror@plt+0x1898>  // b.lo, b.ul, b.last
  403028:	cmp	x9, x25
  40302c:	b.ls	403238 <ferror@plt+0x1898>  // b.plast
  403030:	ldr	x8, [x28, #856]
  403034:	cbz	x8, 403240 <ferror@plt+0x18a0>
  403038:	mov	x26, xzr
  40303c:	add	x0, sp, #0x4
  403040:	bl	404654 <ferror@plt+0x2cb4>
  403044:	ldrsw	x24, [sp, #4]
  403048:	and	w27, w27, w0
  40304c:	tbnz	w24, #31, 403104 <ferror@plt+0x1764>
  403050:	bl	401880 <__ctype_b_loc@plt>
  403054:	ldr	x8, [x0]
  403058:	ldrh	w8, [x8, x24, lsl #1]
  40305c:	tbz	w8, #14, 403000 <ferror@plt+0x1660>
  403060:	strb	w24, [x19, x26]
  403064:	ldr	x8, [x28, #856]
  403068:	add	x26, x26, #0x1
  40306c:	cmp	x26, x8
  403070:	b.cc	40303c <ferror@plt+0x169c>  // b.lo, b.ul, b.last
  403074:	add	x25, x25, x26
  403078:	ldr	x8, [x21, #872]
  40307c:	cmp	x25, x8
  403080:	b.cc	40308c <ferror@plt+0x16ec>  // b.lo, b.ul, b.last
  403084:	ldrb	w8, [x20, #840]
  403088:	cbnz	w8, 403118 <ferror@plt+0x1778>
  40308c:	add	x9, x25, #0x1
  403090:	ldr	x8, [sp, #8]
  403094:	mov	x25, x9
  403098:	cmp	x26, x8
  40309c:	b.ne	4030b0 <ferror@plt+0x1710>  // b.any
  4030a0:	add	x1, sp, #0x8
  4030a4:	mov	x0, x19
  4030a8:	bl	4072cc <ferror@plt+0x592c>
  4030ac:	mov	x19, x0
  4030b0:	add	x0, sp, #0x4
  4030b4:	bl	404654 <ferror@plt+0x2cb4>
  4030b8:	ldrsw	x24, [sp, #4]
  4030bc:	and	w27, w27, w0
  4030c0:	tbnz	w24, #31, 403228 <ferror@plt+0x1888>
  4030c4:	cbz	w24, 403118 <ferror@plt+0x1778>
  4030c8:	bl	401880 <__ctype_b_loc@plt>
  4030cc:	ldr	x8, [x0]
  4030d0:	ldrh	w8, [x8, x24, lsl #1]
  4030d4:	tbz	w8, #14, 403008 <ferror@plt+0x1668>
  4030d8:	strb	w24, [x19, x26]
  4030dc:	ldr	x9, [x21, #872]
  4030e0:	add	x8, x26, #0x1
  4030e4:	mov	x26, x8
  4030e8:	cmp	x25, x9
  4030ec:	add	x9, x25, #0x1
  4030f0:	b.cc	403090 <ferror@plt+0x16f0>  // b.lo, b.ul, b.last
  4030f4:	ldrb	w10, [x20, #840]
  4030f8:	mov	x26, x8
  4030fc:	cbz	w10, 403090 <ferror@plt+0x16f0>
  403100:	b	40311c <ferror@plt+0x177c>
  403104:	mov	x0, x19
  403108:	bl	4018c0 <free@plt>
  40310c:	add	x8, x25, x26
  403110:	add	x25, x8, #0x1
  403114:	b	403230 <ferror@plt+0x1890>
  403118:	mov	x8, x26
  40311c:	strb	wzr, [x19, x8]
  403120:	adrp	x9, 41c000 <ferror@plt+0x1a660>
  403124:	ldr	x9, [x9, #808]
  403128:	mvn	x8, x8
  40312c:	add	x0, x25, x8
  403130:	mov	w1, #0x20                  	// #32
  403134:	blr	x9
  403138:	mov	x26, x19
  40313c:	b	403154 <ferror@plt+0x17b4>
  403140:	ldr	x1, [x22, #648]
  403144:	adrp	x0, 40a000 <ferror@plt+0x8660>
  403148:	add	x0, x0, #0x733
  40314c:	bl	401940 <fputs_unlocked@plt>
  403150:	add	x26, x26, #0x1
  403154:	ldrb	w0, [x26]
  403158:	cmp	w0, #0xd
  40315c:	str	w0, [sp, #4]
  403160:	b.hi	40318c <ferror@plt+0x17ec>  // b.pmore
  403164:	adr	x8, 403140 <ferror@plt+0x17a0>
  403168:	ldrb	w9, [x23, x0]
  40316c:	add	x8, x8, x9, lsl #2
  403170:	br	x8
  403174:	ldr	x1, [x22, #648]
  403178:	adrp	x0, 40a000 <ferror@plt+0x8660>
  40317c:	add	x0, x0, #0x721
  403180:	bl	401940 <fputs_unlocked@plt>
  403184:	add	x26, x26, #0x1
  403188:	b	403154 <ferror@plt+0x17b4>
  40318c:	ldr	x1, [x22, #648]
  403190:	bl	4016d0 <putc_unlocked@plt>
  403194:	add	x26, x26, #0x1
  403198:	b	403154 <ferror@plt+0x17b4>
  40319c:	ldr	x1, [x22, #648]
  4031a0:	adrp	x0, 40a000 <ferror@plt+0x8660>
  4031a4:	add	x0, x0, #0x724
  4031a8:	bl	401940 <fputs_unlocked@plt>
  4031ac:	add	x26, x26, #0x1
  4031b0:	b	403154 <ferror@plt+0x17b4>
  4031b4:	ldr	x1, [x22, #648]
  4031b8:	adrp	x0, 40a000 <ferror@plt+0x8660>
  4031bc:	add	x0, x0, #0x730
  4031c0:	bl	401940 <fputs_unlocked@plt>
  4031c4:	add	x26, x26, #0x1
  4031c8:	b	403154 <ferror@plt+0x17b4>
  4031cc:	ldr	x1, [x22, #648]
  4031d0:	adrp	x0, 40a000 <ferror@plt+0x8660>
  4031d4:	add	x0, x0, #0x72a
  4031d8:	bl	401940 <fputs_unlocked@plt>
  4031dc:	add	x26, x26, #0x1
  4031e0:	b	403154 <ferror@plt+0x17b4>
  4031e4:	ldr	x1, [x22, #648]
  4031e8:	adrp	x0, 40a000 <ferror@plt+0x8660>
  4031ec:	add	x0, x0, #0x727
  4031f0:	bl	401940 <fputs_unlocked@plt>
  4031f4:	add	x26, x26, #0x1
  4031f8:	b	403154 <ferror@plt+0x17b4>
  4031fc:	ldr	x1, [x22, #648]
  403200:	adrp	x0, 40a000 <ferror@plt+0x8660>
  403204:	add	x0, x0, #0x72d
  403208:	bl	401940 <fputs_unlocked@plt>
  40320c:	add	x26, x26, #0x1
  403210:	b	403154 <ferror@plt+0x17b4>
  403214:	mov	w0, #0xa                   	// #10
  403218:	bl	401790 <putchar_unlocked@plt>
  40321c:	mov	w8, wzr
  403220:	cbz	w8, 403008 <ferror@plt+0x1668>
  403224:	b	403248 <ferror@plt+0x18a8>
  403228:	mov	x0, x19
  40322c:	bl	4018c0 <free@plt>
  403230:	mov	w8, #0x1                   	// #1
  403234:	str	w27, [sp]
  403238:	cbz	w8, 403008 <ferror@plt+0x1668>
  40323c:	b	403248 <ferror@plt+0x18a8>
  403240:	mov	x26, xzr
  403244:	b	403078 <ferror@plt+0x16d8>
  403248:	cmp	w8, #0x3
  40324c:	b.ne	403268 <ferror@plt+0x18c8>  // b.any
  403250:	mov	x0, x19
  403254:	bl	4018c0 <free@plt>
  403258:	mov	w0, wzr
  40325c:	bl	4044bc <ferror@plt+0x2b1c>
  403260:	and	w8, w27, w0
  403264:	b	40326c <ferror@plt+0x18cc>
  403268:	ldr	w8, [sp]
  40326c:	ldp	x20, x19, [sp, #96]
  403270:	ldp	x22, x21, [sp, #80]
  403274:	ldp	x24, x23, [sp, #64]
  403278:	ldp	x26, x25, [sp, #48]
  40327c:	ldp	x28, x27, [sp, #32]
  403280:	ldp	x29, x30, [sp, #16]
  403284:	and	w0, w8, #0x1
  403288:	add	sp, sp, #0x70
  40328c:	ret
  403290:	sub	sp, sp, #0x80
  403294:	stp	x26, x25, [sp, #64]
  403298:	adrp	x26, 41c000 <ferror@plt+0x1a660>
  40329c:	ldr	x1, [x26, #904]
  4032a0:	mov	w0, #0x2                   	// #2
  4032a4:	stp	x29, x30, [sp, #32]
  4032a8:	stp	x28, x27, [sp, #48]
  4032ac:	stp	x24, x23, [sp, #80]
  4032b0:	stp	x22, x21, [sp, #96]
  4032b4:	stp	x20, x19, [sp, #112]
  4032b8:	add	x29, sp, #0x20
  4032bc:	bl	407184 <ferror@plt+0x57e4>
  4032c0:	adrp	x9, 41c000 <ferror@plt+0x1a660>
  4032c4:	adrp	x10, 41c000 <ferror@plt+0x1a660>
  4032c8:	ldr	x8, [x26, #904]
  4032cc:	ldr	x20, [x9, #832]
  4032d0:	ldrb	w9, [x10, #840]
  4032d4:	mov	x19, x0
  4032d8:	add	x8, x0, x8
  4032dc:	adrp	x25, 41c000 <ferror@plt+0x1a660>
  4032e0:	cmp	w9, #0x1
  4032e4:	stp	x0, x8, [sp, #16]
  4032e8:	b.ne	403380 <ferror@plt+0x19e0>  // b.any
  4032ec:	mov	w27, wzr
  4032f0:	mov	w23, #0x1                   	// #1
  4032f4:	add	x28, sp, #0x10
  4032f8:	b	403308 <ferror@plt+0x1968>
  4032fc:	mov	w8, wzr
  403300:	str	xzr, [sp, #8]
  403304:	tbz	w8, #0, 403408 <ferror@plt+0x1a68>
  403308:	ldr	x8, [x25, #872]
  40330c:	subs	x8, x8, x20
  403310:	b.ls	4032fc <ferror@plt+0x195c>  // b.plast
  403314:	ldr	x9, [x26, #904]
  403318:	and	x10, x27, #0x1
  40331c:	ldr	x21, [x28, x10, lsl #3]
  403320:	add	x2, sp, #0x8
  403324:	cmp	x8, x9
  403328:	csel	x0, x8, x9, cc  // cc = lo, ul, last
  40332c:	mov	x1, x21
  403330:	bl	4046d0 <ferror@plt+0x2d30>
  403334:	ldr	x22, [sp, #8]
  403338:	ldr	x8, [x26, #904]
  40333c:	and	w9, w0, w23
  403340:	and	w23, w9, #0x1
  403344:	cmp	x22, x8
  403348:	b.cs	403354 <ferror@plt+0x19b4>  // b.hs, b.nlast
  40334c:	mov	w8, wzr
  403350:	b	403304 <ferror@plt+0x1964>
  403354:	b.ne	4034f4 <ferror@plt+0x1b54>  // b.any
  403358:	and	w8, w27, #0x1
  40335c:	eor	w27, w8, #0x1
  403360:	ldr	x2, [x28, w27, uxtw #3]
  403364:	mov	x0, x20
  403368:	mov	x1, x22
  40336c:	mov	x3, x21
  403370:	bl	4047a8 <ferror@plt+0x2e08>
  403374:	add	x20, x22, x20
  403378:	mov	w8, #0x1                   	// #1
  40337c:	b	403304 <ferror@plt+0x1964>
  403380:	ldr	x22, [sp, #16]
  403384:	ldr	x0, [x26, #904]
  403388:	add	x2, sp, #0x8
  40338c:	mov	x1, x22
  403390:	bl	4046d0 <ferror@plt+0x2d30>
  403394:	ldr	x23, [sp, #8]
  403398:	ldr	x8, [x26, #904]
  40339c:	mov	w21, w0
  4033a0:	mov	w27, wzr
  4033a4:	cmp	x23, x8
  4033a8:	b.cc	403410 <ferror@plt+0x1a70>  // b.lo, b.ul, b.last
  4033ac:	add	x28, sp, #0x10
  4033b0:	cmp	x23, x8
  4033b4:	b.ne	4034d4 <ferror@plt+0x1b34>  // b.any
  4033b8:	eor	w27, w27, #0x1
  4033bc:	and	x8, x27, #0x1
  4033c0:	lsl	x24, x8, #3
  4033c4:	ldr	x2, [x28, x24]
  4033c8:	mov	x0, x20
  4033cc:	mov	x1, x23
  4033d0:	mov	x3, x22
  4033d4:	bl	4047a8 <ferror@plt+0x2e08>
  4033d8:	ldr	x22, [x28, x24]
  4033dc:	ldr	x0, [x26, #904]
  4033e0:	add	x2, sp, #0x8
  4033e4:	add	x20, x23, x20
  4033e8:	mov	x1, x22
  4033ec:	bl	4046d0 <ferror@plt+0x2d30>
  4033f0:	ldr	x23, [sp, #8]
  4033f4:	ldr	x8, [x26, #904]
  4033f8:	and	w21, w21, w0
  4033fc:	cmp	x23, x8
  403400:	b.cs	4033b0 <ferror@plt+0x1a10>  // b.hs, b.nlast
  403404:	b	403410 <ferror@plt+0x1a70>
  403408:	and	w27, w27, #0x1
  40340c:	and	w21, w23, #0x1
  403410:	ldr	x22, [sp, #8]
  403414:	cbz	x22, 403470 <ferror@plt+0x1ad0>
  403418:	bl	402f2c <ferror@plt+0x158c>
  40341c:	sxtw	x8, w0
  403420:	and	x9, x27, #0x1
  403424:	add	x24, sp, #0x10
  403428:	add	x10, x22, x8
  40342c:	ldr	x23, [x24, x9, lsl #3]
  403430:	sub	x9, x10, #0x1
  403434:	udiv	x10, x9, x8
  403438:	msub	x8, x10, x8, x9
  40343c:	add	x8, x8, x22
  403440:	add	x0, x23, x22
  403444:	sub	x2, x9, x8
  403448:	mov	w1, wzr
  40344c:	bl	401780 <memset@plt>
  403450:	mvn	w8, w27
  403454:	and	x8, x8, #0x1
  403458:	ldr	x2, [x24, x8, lsl #3]
  40345c:	mov	x0, x20
  403460:	mov	x1, x22
  403464:	mov	x3, x23
  403468:	bl	4047a8 <ferror@plt+0x2e08>
  40346c:	add	x20, x22, x20
  403470:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  403474:	ldr	x8, [x8, #808]
  403478:	mov	w1, #0xa                   	// #10
  40347c:	mov	x0, x20
  403480:	blr	x8
  403484:	ldr	x8, [x25, #872]
  403488:	cmp	x20, x8
  40348c:	b.cc	4034a8 <ferror@plt+0x1b08>  // b.lo, b.ul, b.last
  403490:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  403494:	ldrb	w8, [x8, #840]
  403498:	cbz	w8, 4034a8 <ferror@plt+0x1b08>
  40349c:	mov	w0, wzr
  4034a0:	bl	4044bc <ferror@plt+0x2b1c>
  4034a4:	and	w21, w21, w0
  4034a8:	mov	x0, x19
  4034ac:	bl	4018c0 <free@plt>
  4034b0:	and	w0, w21, #0x1
  4034b4:	ldp	x20, x19, [sp, #112]
  4034b8:	ldp	x22, x21, [sp, #96]
  4034bc:	ldp	x24, x23, [sp, #80]
  4034c0:	ldp	x26, x25, [sp, #64]
  4034c4:	ldp	x28, x27, [sp, #48]
  4034c8:	ldp	x29, x30, [sp, #32]
  4034cc:	add	sp, sp, #0x80
  4034d0:	ret
  4034d4:	adrp	x0, 40a000 <ferror@plt+0x8660>
  4034d8:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4034dc:	adrp	x3, 40a000 <ferror@plt+0x8660>
  4034e0:	add	x0, x0, #0x78e
  4034e4:	add	x1, x1, #0x54d
  4034e8:	add	x3, x3, #0x7ae
  4034ec:	mov	w2, #0x584                 	// #1412
  4034f0:	bl	401970 <__assert_fail@plt>
  4034f4:	adrp	x0, 40a000 <ferror@plt+0x8660>
  4034f8:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4034fc:	adrp	x3, 40a000 <ferror@plt+0x8660>
  403500:	add	x0, x0, #0x78e
  403504:	add	x1, x1, #0x54d
  403508:	add	x3, x3, #0x7ae
  40350c:	mov	w2, #0x576                 	// #1398
  403510:	bl	401970 <__assert_fail@plt>
  403514:	sub	sp, sp, #0x50
  403518:	stp	x29, x30, [sp, #16]
  40351c:	stp	x24, x23, [sp, #32]
  403520:	stp	x22, x21, [sp, #48]
  403524:	stp	x20, x19, [sp, #64]
  403528:	add	x29, sp, #0x10
  40352c:	cbz	x3, 403a3c <ferror@plt+0x209c>
  403530:	ldrb	w24, [x1]
  403534:	mov	x23, x1
  403538:	mov	x22, x0
  40353c:	sub	w8, w24, #0x61
  403540:	cmp	w8, #0x17
  403544:	b.hi	4035a0 <ferror@plt+0x1c00>  // b.pmore
  403548:	adrp	x9, 409000 <ferror@plt+0x7660>
  40354c:	add	x9, x9, #0xa
  403550:	adr	x10, 403568 <ferror@plt+0x1bc8>
  403554:	ldrb	w11, [x9, x8]
  403558:	add	x10, x10, x11, lsl #2
  40355c:	mov	x20, x3
  403560:	mov	x19, x2
  403564:	br	x10
  403568:	mov	x21, x23
  40356c:	ldrb	w8, [x21, #1]!
  403570:	sub	w8, w8, #0x43
  403574:	cmp	w8, #0x10
  403578:	b.hi	403814 <ferror@plt+0x1e74>  // b.pmore
  40357c:	adrp	x9, 409000 <ferror@plt+0x7660>
  403580:	add	x9, x9, #0x22
  403584:	adr	x10, 403594 <ferror@plt+0x1bf4>
  403588:	ldrb	w11, [x9, x8]
  40358c:	add	x10, x10, x11, lsl #2
  403590:	br	x10
  403594:	add	x21, x23, #0x2
  403598:	mov	w8, #0x1                   	// #1
  40359c:	b	403668 <ferror@plt+0x1cc8>
  4035a0:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4035a4:	add	x1, x1, #0x6ed
  4035a8:	mov	w2, #0x5                   	// #5
  4035ac:	mov	x0, xzr
  4035b0:	bl	401930 <dcgettext@plt>
  4035b4:	ldrb	w19, [x23]
  4035b8:	mov	x20, x0
  4035bc:	mov	x0, x22
  4035c0:	bl	40684c <ferror@plt+0x4eac>
  4035c4:	mov	x4, x0
  4035c8:	mov	w0, wzr
  4035cc:	mov	w1, wzr
  4035d0:	mov	x2, x20
  4035d4:	mov	w3, w19
  4035d8:	bl	401640 <error@plt>
  4035dc:	mov	w0, wzr
  4035e0:	b	403954 <ferror@plt+0x1fb4>
  4035e4:	adrp	x8, 404000 <ferror@plt+0x2660>
  4035e8:	add	x21, x23, #0x1
  4035ec:	mov	w22, #0x3                   	// #3
  4035f0:	mov	w23, #0x1                   	// #1
  4035f4:	add	x8, x8, #0x38c
  4035f8:	mov	w24, #0x6                   	// #6
  4035fc:	b	403924 <ferror@plt+0x1f84>
  403600:	adrp	x8, 404000 <ferror@plt+0x2660>
  403604:	add	x21, x23, #0x1
  403608:	mov	w22, #0x3                   	// #3
  40360c:	mov	w23, #0x1                   	// #1
  403610:	add	x8, x8, #0x2ac
  403614:	mov	w24, #0x5                   	// #5
  403618:	b	403924 <ferror@plt+0x1f84>
  40361c:	mov	x21, x23
  403620:	ldrb	w8, [x21, #1]!
  403624:	cmp	w8, #0x44
  403628:	b.eq	403894 <ferror@plt+0x1ef4>  // b.none
  40362c:	cmp	w8, #0x4c
  403630:	b.eq	4038a0 <ferror@plt+0x1f00>  // b.none
  403634:	cmp	w8, #0x46
  403638:	b.ne	40396c <ferror@plt+0x1fcc>  // b.any
  40363c:	add	x21, x23, #0x2
  403640:	mov	w8, #0x4                   	// #4
  403644:	b	4038a8 <ferror@plt+0x1f08>
  403648:	add	x21, x23, #0x2
  40364c:	mov	w8, #0x8                   	// #8
  403650:	b	403668 <ferror@plt+0x1cc8>
  403654:	add	x21, x23, #0x2
  403658:	mov	w8, #0x4                   	// #4
  40365c:	b	403668 <ferror@plt+0x1cc8>
  403660:	add	x21, x23, #0x2
  403664:	mov	w8, #0x2                   	// #2
  403668:	str	x8, [sp, #8]
  40366c:	sub	w9, w24, #0x64
  403670:	cmp	w9, #0x14
  403674:	b.hi	403a38 <ferror@plt+0x2098>  // b.pmore
  403678:	ldr	x8, [sp, #8]
  40367c:	adrp	x10, 41c000 <ferror@plt+0x1a660>
  403680:	add	x10, x10, #0x2a8
  403684:	ldr	w23, [x10, x8, lsl #2]
  403688:	adrp	x10, 409000 <ferror@plt+0x7660>
  40368c:	add	x10, x10, #0x33
  403690:	adr	x11, 4036a0 <ferror@plt+0x1d00>
  403694:	ldrb	w12, [x10, x9]
  403698:	add	x11, x11, x12, lsl #2
  40369c:	br	x11
  4036a0:	adrp	x9, 409000 <ferror@plt+0x7660>
  4036a4:	add	x9, x9, #0x2c8
  4036a8:	orr	w10, w23, #0x1
  4036ac:	ldr	w22, [x9, x8, lsl #2]
  4036b0:	adrp	x8, 40a000 <ferror@plt+0x8660>
  4036b4:	adrp	x9, 40a000 <ferror@plt+0x8660>
  4036b8:	add	x8, x8, #0x30b
  4036bc:	add	x9, x9, #0x654
  4036c0:	cmp	w10, #0x5
  4036c4:	adrp	x3, 40a000 <ferror@plt+0x8660>
  4036c8:	add	x0, x20, #0x10
  4036cc:	csel	x4, x9, x8, eq  // eq = none
  4036d0:	add	x3, x3, #0x64e
  4036d4:	mov	w1, #0x1                   	// #1
  4036d8:	mov	w2, #0x8                   	// #8
  4036dc:	bl	401620 <__sprintf_chk@plt>
  4036e0:	mov	w24, wzr
  4036e4:	b	4037c4 <ferror@plt+0x1e24>
  4036e8:	adrp	x9, 409000 <ferror@plt+0x7660>
  4036ec:	add	x9, x9, #0x394
  4036f0:	ldr	w22, [x9, x8, lsl #2]
  4036f4:	orr	w10, w23, #0x1
  4036f8:	adrp	x8, 40a000 <ferror@plt+0x8660>
  4036fc:	adrp	x9, 40a000 <ferror@plt+0x8660>
  403700:	add	x8, x8, #0x4fe
  403704:	add	x9, x9, #0x666
  403708:	cmp	w10, #0x5
  40370c:	adrp	x3, 40a000 <ferror@plt+0x8660>
  403710:	add	x0, x20, #0x10
  403714:	csel	x5, x9, x8, eq  // eq = none
  403718:	add	x3, x3, #0x657
  40371c:	mov	w1, #0x1                   	// #1
  403720:	mov	w2, #0x8                   	// #8
  403724:	mov	w4, w22
  403728:	bl	401620 <__sprintf_chk@plt>
  40372c:	mov	w24, #0x3                   	// #3
  403730:	b	4037c4 <ferror@plt+0x1e24>
  403734:	adrp	x9, 409000 <ferror@plt+0x7660>
  403738:	add	x9, x9, #0x30c
  40373c:	ldr	w22, [x9, x8, lsl #2]
  403740:	orr	w10, w23, #0x1
  403744:	adrp	x8, 40a000 <ferror@plt+0x8660>
  403748:	adrp	x9, 40a000 <ferror@plt+0x8660>
  40374c:	add	x8, x8, #0x73c
  403750:	add	x9, x9, #0x660
  403754:	cmp	w10, #0x5
  403758:	adrp	x3, 40a000 <ferror@plt+0x8660>
  40375c:	add	x0, x20, #0x10
  403760:	csel	x5, x9, x8, eq  // eq = none
  403764:	add	x3, x3, #0x657
  403768:	mov	w1, #0x1                   	// #1
  40376c:	mov	w2, #0x8                   	// #8
  403770:	mov	w4, w22
  403774:	bl	401620 <__sprintf_chk@plt>
  403778:	mov	w24, #0x2                   	// #2
  40377c:	b	4037c4 <ferror@plt+0x1e24>
  403780:	adrp	x9, 409000 <ferror@plt+0x7660>
  403784:	add	x9, x9, #0x350
  403788:	orr	w10, w23, #0x1
  40378c:	ldr	w22, [x9, x8, lsl #2]
  403790:	adrp	x8, 40a000 <ferror@plt+0x8660>
  403794:	adrp	x9, 40a000 <ferror@plt+0x8660>
  403798:	add	x8, x8, #0x664
  40379c:	add	x9, x9, #0x663
  4037a0:	cmp	w10, #0x5
  4037a4:	adrp	x3, 40a000 <ferror@plt+0x8660>
  4037a8:	add	x0, x20, #0x10
  4037ac:	csel	x4, x9, x8, eq  // eq = none
  4037b0:	add	x3, x3, #0x64e
  4037b4:	mov	w1, #0x1                   	// #1
  4037b8:	mov	w2, #0x8                   	// #8
  4037bc:	mov	w24, #0x1                   	// #1
  4037c0:	bl	401620 <__sprintf_chk@plt>
  4037c4:	add	x0, x20, #0x10
  4037c8:	bl	401610 <strlen@plt>
  4037cc:	cmp	x0, #0x8
  4037d0:	b.cs	403a5c <ferror@plt+0x20bc>  // b.hs, b.nlast
  4037d4:	sub	w8, w23, #0x1
  4037d8:	cmp	w8, #0x4
  4037dc:	b.hi	403a38 <ferror@plt+0x2098>  // b.pmore
  4037e0:	adrp	x9, 409000 <ferror@plt+0x7660>
  4037e4:	add	x9, x9, #0x48
  4037e8:	adr	x10, 403800 <ferror@plt+0x1e60>
  4037ec:	ldrb	w11, [x9, x8]
  4037f0:	add	x10, x10, x11, lsl #2
  4037f4:	adrp	x8, 403000 <ferror@plt+0x1660>
  4037f8:	add	x8, x8, #0xd84
  4037fc:	br	x10
  403800:	adrp	x8, 403000 <ferror@plt+0x1660>
  403804:	adrp	x9, 403000 <ferror@plt+0x1660>
  403808:	add	x8, x8, #0xb60
  40380c:	add	x9, x9, #0xad0
  403810:	b	40387c <ferror@plt+0x1edc>
  403814:	mov	x1, sp
  403818:	add	x2, sp, #0x8
  40381c:	mov	x0, x21
  403820:	bl	403a7c <ferror@plt+0x20dc>
  403824:	tbz	w0, #0, 4039ec <ferror@plt+0x204c>
  403828:	ldr	x8, [sp]
  40382c:	cmp	x8, x21
  403830:	b.eq	403a28 <ferror@plt+0x2088>  // b.none
  403834:	ldr	x23, [sp, #8]
  403838:	cmp	x23, #0x8
  40383c:	b.hi	403854 <ferror@plt+0x1eb4>  // b.pmore
  403840:	adrp	x9, 41c000 <ferror@plt+0x1a660>
  403844:	add	x9, x9, #0x2a8
  403848:	ldr	w9, [x9, x23, lsl #2]
  40384c:	mov	x21, x8
  403850:	cbnz	w9, 40366c <ferror@plt+0x1ccc>
  403854:	adrp	x1, 40a000 <ferror@plt+0x8660>
  403858:	add	x1, x1, #0x601
  40385c:	b	4039b4 <ferror@plt+0x2014>
  403860:	adrp	x8, 403000 <ferror@plt+0x1660>
  403864:	add	x8, x8, #0xf14
  403868:	b	403924 <ferror@plt+0x1f84>
  40386c:	adrp	x8, 403000 <ferror@plt+0x1660>
  403870:	adrp	x9, 403000 <ferror@plt+0x1660>
  403874:	add	x8, x8, #0xcbc
  403878:	add	x9, x9, #0xbf0
  40387c:	cmp	w24, #0x0
  403880:	csel	x8, x9, x8, eq  // eq = none
  403884:	b	403924 <ferror@plt+0x1f84>
  403888:	adrp	x8, 403000 <ferror@plt+0x1660>
  40388c:	add	x8, x8, #0xe4c
  403890:	b	403924 <ferror@plt+0x1f84>
  403894:	add	x21, x23, #0x2
  403898:	mov	w8, #0x8                   	// #8
  40389c:	b	4038a8 <ferror@plt+0x1f08>
  4038a0:	add	x21, x23, #0x2
  4038a4:	mov	w8, #0x10                  	// #16
  4038a8:	str	x8, [sp, #8]
  4038ac:	ldr	x8, [sp, #8]
  4038b0:	adrp	x9, 41c000 <ferror@plt+0x1a660>
  4038b4:	add	x9, x9, #0x2cc
  4038b8:	ldr	w23, [x9, x8, lsl #2]
  4038bc:	bl	4016b0 <localeconv@plt>
  4038c0:	ldr	x0, [x0]
  4038c4:	ldrb	w8, [x0]
  4038c8:	cbz	w8, 4038f8 <ferror@plt+0x1f58>
  4038cc:	bl	401610 <strlen@plt>
  4038d0:	cmp	w23, #0x8
  4038d4:	b.eq	403904 <ferror@plt+0x1f64>  // b.none
  4038d8:	cmp	w23, #0x7
  4038dc:	b.eq	403914 <ferror@plt+0x1f74>  // b.none
  4038e0:	cmp	w23, #0x6
  4038e4:	b.ne	403a38 <ferror@plt+0x2098>  // b.any
  4038e8:	adrp	x8, 403000 <ferror@plt+0x1660>
  4038ec:	add	w22, w0, #0xe
  4038f0:	add	x8, x8, #0xfdc
  4038f4:	b	403920 <ferror@plt+0x1f80>
  4038f8:	mov	w0, #0x1                   	// #1
  4038fc:	cmp	w23, #0x8
  403900:	b.ne	4038d8 <ferror@plt+0x1f38>  // b.any
  403904:	adrp	x8, 404000 <ferror@plt+0x2660>
  403908:	add	w22, w0, #0x2b
  40390c:	add	x8, x8, #0x1bc
  403910:	b	403920 <ferror@plt+0x1f80>
  403914:	adrp	x8, 404000 <ferror@plt+0x2660>
  403918:	add	w22, w0, #0x17
  40391c:	add	x8, x8, #0xcc
  403920:	mov	w24, #0x4                   	// #4
  403924:	stp	w24, w23, [x20]
  403928:	str	x8, [x20, #8]
  40392c:	str	w22, [x20, #28]
  403930:	ldrb	w8, [x21]
  403934:	cmp	w8, #0x7a
  403938:	cset	w9, eq  // eq = none
  40393c:	strb	w9, [x20, #24]
  403940:	cbz	x19, 403950 <ferror@plt+0x1fb0>
  403944:	cmp	w8, #0x7a
  403948:	cinc	x8, x21, eq  // eq = none
  40394c:	str	x8, [x19]
  403950:	mov	w0, #0x1                   	// #1
  403954:	ldp	x20, x19, [sp, #64]
  403958:	ldp	x22, x21, [sp, #48]
  40395c:	ldp	x24, x23, [sp, #32]
  403960:	ldp	x29, x30, [sp, #16]
  403964:	add	sp, sp, #0x50
  403968:	ret
  40396c:	mov	x1, sp
  403970:	add	x2, sp, #0x8
  403974:	mov	x0, x21
  403978:	bl	403a7c <ferror@plt+0x20dc>
  40397c:	tbz	w0, #0, 4039ec <ferror@plt+0x204c>
  403980:	ldr	x8, [sp]
  403984:	cmp	x8, x21
  403988:	b.eq	403a30 <ferror@plt+0x2090>  // b.none
  40398c:	ldr	x23, [sp, #8]
  403990:	cmp	x23, #0x10
  403994:	b.hi	4039ac <ferror@plt+0x200c>  // b.pmore
  403998:	adrp	x9, 41c000 <ferror@plt+0x1a660>
  40399c:	add	x9, x9, #0x2cc
  4039a0:	ldr	w9, [x9, x23, lsl #2]
  4039a4:	mov	x21, x8
  4039a8:	cbnz	w9, 4038ac <ferror@plt+0x1f0c>
  4039ac:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4039b0:	add	x1, x1, #0x69a
  4039b4:	mov	w2, #0x5                   	// #5
  4039b8:	mov	x0, xzr
  4039bc:	bl	401930 <dcgettext@plt>
  4039c0:	mov	x19, x0
  4039c4:	mov	x0, x22
  4039c8:	bl	40684c <ferror@plt+0x4eac>
  4039cc:	mov	x3, x0
  4039d0:	mov	w0, wzr
  4039d4:	mov	w1, wzr
  4039d8:	mov	x2, x19
  4039dc:	mov	x4, x23
  4039e0:	bl	401640 <error@plt>
  4039e4:	mov	w0, wzr
  4039e8:	b	403954 <ferror@plt+0x1fb4>
  4039ec:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4039f0:	add	x1, x1, #0x5ea
  4039f4:	mov	w2, #0x5                   	// #5
  4039f8:	mov	x0, xzr
  4039fc:	bl	401930 <dcgettext@plt>
  403a00:	mov	x19, x0
  403a04:	mov	x0, x22
  403a08:	bl	40684c <ferror@plt+0x4eac>
  403a0c:	mov	x3, x0
  403a10:	mov	w0, wzr
  403a14:	mov	w1, wzr
  403a18:	mov	x2, x19
  403a1c:	bl	401640 <error@plt>
  403a20:	mov	w0, wzr
  403a24:	b	403954 <ferror@plt+0x1fb4>
  403a28:	mov	w8, #0x4                   	// #4
  403a2c:	b	403668 <ferror@plt+0x1cc8>
  403a30:	mov	w8, #0x8                   	// #8
  403a34:	b	4038a8 <ferror@plt+0x1f08>
  403a38:	bl	401810 <abort@plt>
  403a3c:	adrp	x0, 40a000 <ferror@plt+0x8660>
  403a40:	adrp	x1, 40a000 <ferror@plt+0x8660>
  403a44:	adrp	x3, 40a000 <ferror@plt+0x8660>
  403a48:	add	x0, x0, #0x589
  403a4c:	add	x1, x1, #0x54d
  403a50:	add	x3, x3, #0x597
  403a54:	mov	w2, #0x286                 	// #646
  403a58:	bl	401970 <__assert_fail@plt>
  403a5c:	adrp	x0, 40a000 <ferror@plt+0x8660>
  403a60:	adrp	x1, 40a000 <ferror@plt+0x8660>
  403a64:	adrp	x3, 40a000 <ferror@plt+0x8660>
  403a68:	add	x0, x0, #0x669
  403a6c:	add	x1, x1, #0x54d
  403a70:	add	x3, x3, #0x597
  403a74:	mov	w2, #0x2e9                 	// #745
  403a78:	bl	401970 <__assert_fail@plt>
  403a7c:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403a80:	mov	x8, xzr
  403a84:	movk	x9, #0xcccd
  403a88:	mov	w10, #0xa                   	// #10
  403a8c:	ldrb	w11, [x0]
  403a90:	sub	x11, x11, #0x30
  403a94:	cmp	w11, #0x9
  403a98:	b.hi	403ac0 <ferror@plt+0x2120>  // b.pmore
  403a9c:	eor	x12, x11, #0xfffffffffffffffe
  403aa0:	umulh	x12, x12, x9
  403aa4:	madd	x11, x8, x10, x11
  403aa8:	cmp	x8, x12, lsr #3
  403aac:	add	x0, x0, #0x1
  403ab0:	csel	x8, x8, x11, hi  // hi = pmore
  403ab4:	b.ls	403a8c <ferror@plt+0x20ec>  // b.plast
  403ab8:	mov	w0, wzr
  403abc:	ret
  403ac0:	str	x0, [x1]
  403ac4:	mov	w0, #0x1                   	// #1
  403ac8:	str	x8, [x2]
  403acc:	ret
  403ad0:	stp	x29, x30, [sp, #-96]!
  403ad4:	cmp	x0, x1
  403ad8:	str	x27, [sp, #16]
  403adc:	stp	x26, x25, [sp, #32]
  403ae0:	stp	x24, x23, [sp, #48]
  403ae4:	stp	x22, x21, [sp, #64]
  403ae8:	stp	x20, x19, [sp, #80]
  403aec:	mov	x29, sp
  403af0:	b.ls	403b44 <ferror@plt+0x21a4>  // b.plast
  403af4:	sxtw	x24, w5
  403af8:	sub	x8, x0, #0x1
  403afc:	mov	w19, w4
  403b00:	mov	x20, x3
  403b04:	mov	x21, x1
  403b08:	mov	x22, x0
  403b0c:	mov	x23, x2
  403b10:	mul	x25, x8, x24
  403b14:	mov	x26, x0
  403b18:	ldrsb	w2, [x23], #1
  403b1c:	udiv	x27, x25, x22
  403b20:	add	w8, w5, w19
  403b24:	sub	w1, w8, w27
  403b28:	mov	x0, x20
  403b2c:	sub	x26, x26, #0x1
  403b30:	bl	407410 <ferror@plt+0x5a70>
  403b34:	cmp	x26, x21
  403b38:	sub	x25, x25, x24
  403b3c:	mov	w5, w27
  403b40:	b.hi	403b18 <ferror@plt+0x2178>  // b.pmore
  403b44:	ldp	x20, x19, [sp, #80]
  403b48:	ldp	x22, x21, [sp, #64]
  403b4c:	ldp	x24, x23, [sp, #48]
  403b50:	ldp	x26, x25, [sp, #32]
  403b54:	ldr	x27, [sp, #16]
  403b58:	ldp	x29, x30, [sp], #96
  403b5c:	ret
  403b60:	stp	x29, x30, [sp, #-96]!
  403b64:	cmp	x0, x1
  403b68:	str	x27, [sp, #16]
  403b6c:	stp	x26, x25, [sp, #32]
  403b70:	stp	x24, x23, [sp, #48]
  403b74:	stp	x22, x21, [sp, #64]
  403b78:	stp	x20, x19, [sp, #80]
  403b7c:	mov	x29, sp
  403b80:	b.ls	403bd4 <ferror@plt+0x2234>  // b.plast
  403b84:	sxtw	x24, w5
  403b88:	sub	x8, x0, #0x1
  403b8c:	mov	w19, w4
  403b90:	mov	x20, x3
  403b94:	mov	x21, x1
  403b98:	mov	x22, x0
  403b9c:	mov	x23, x2
  403ba0:	mul	x25, x8, x24
  403ba4:	mov	x26, x0
  403ba8:	ldrb	w2, [x23], #1
  403bac:	udiv	x27, x25, x22
  403bb0:	add	w8, w5, w19
  403bb4:	sub	w1, w8, w27
  403bb8:	mov	x0, x20
  403bbc:	sub	x26, x26, #0x1
  403bc0:	bl	407410 <ferror@plt+0x5a70>
  403bc4:	cmp	x26, x21
  403bc8:	sub	x25, x25, x24
  403bcc:	mov	w5, w27
  403bd0:	b.hi	403ba8 <ferror@plt+0x2208>  // b.pmore
  403bd4:	ldp	x20, x19, [sp, #80]
  403bd8:	ldp	x22, x21, [sp, #64]
  403bdc:	ldp	x24, x23, [sp, #48]
  403be0:	ldp	x26, x25, [sp, #32]
  403be4:	ldr	x27, [sp, #16]
  403be8:	ldp	x29, x30, [sp], #96
  403bec:	ret
  403bf0:	stp	x29, x30, [sp, #-96]!
  403bf4:	cmp	x0, x1
  403bf8:	str	x27, [sp, #16]
  403bfc:	stp	x26, x25, [sp, #32]
  403c00:	stp	x24, x23, [sp, #48]
  403c04:	stp	x22, x21, [sp, #64]
  403c08:	stp	x20, x19, [sp, #80]
  403c0c:	mov	x29, sp
  403c10:	b.ls	403ca0 <ferror@plt+0x2300>  // b.plast
  403c14:	mov	w24, w5
  403c18:	mov	w19, w4
  403c1c:	mov	x20, x3
  403c20:	mov	x21, x1
  403c24:	mov	x22, x0
  403c28:	mov	x23, x2
  403c2c:	sxtw	x25, w24
  403c30:	adrp	x26, 41c000 <ferror@plt+0x1a660>
  403c34:	mov	x27, x0
  403c38:	b	403c58 <ferror@plt+0x22b8>
  403c3c:	ldrh	w8, [x23]
  403c40:	sxth	w2, w8
  403c44:	mov	x0, x20
  403c48:	add	x23, x23, #0x2
  403c4c:	bl	407410 <ferror@plt+0x5a70>
  403c50:	cmp	x27, x21
  403c54:	b.ls	403ca0 <ferror@plt+0x2300>  // b.plast
  403c58:	ldrb	w9, [x26, #866]
  403c5c:	sub	x27, x27, #0x1
  403c60:	mov	w8, w24
  403c64:	mul	x10, x27, x25
  403c68:	add	w8, w24, w19
  403c6c:	udiv	x24, x10, x22
  403c70:	cmp	w9, #0x1
  403c74:	sub	w1, w8, w24
  403c78:	b.ne	403c3c <ferror@plt+0x229c>  // b.any
  403c7c:	add	x8, x29, #0x18
  403c80:	mov	w9, #0x1                   	// #1
  403c84:	ldrb	w10, [x23, x9]
  403c88:	sub	x9, x9, #0x1
  403c8c:	cmn	x9, #0x1
  403c90:	strb	w10, [x8], #1
  403c94:	b.ne	403c84 <ferror@plt+0x22e4>  // b.any
  403c98:	ldrh	w8, [x29, #24]
  403c9c:	b	403c40 <ferror@plt+0x22a0>
  403ca0:	ldp	x20, x19, [sp, #80]
  403ca4:	ldp	x22, x21, [sp, #64]
  403ca8:	ldp	x24, x23, [sp, #48]
  403cac:	ldp	x26, x25, [sp, #32]
  403cb0:	ldr	x27, [sp, #16]
  403cb4:	ldp	x29, x30, [sp], #96
  403cb8:	ret
  403cbc:	stp	x29, x30, [sp, #-96]!
  403cc0:	cmp	x0, x1
  403cc4:	str	x27, [sp, #16]
  403cc8:	stp	x26, x25, [sp, #32]
  403ccc:	stp	x24, x23, [sp, #48]
  403cd0:	stp	x22, x21, [sp, #64]
  403cd4:	stp	x20, x19, [sp, #80]
  403cd8:	mov	x29, sp
  403cdc:	b.ls	403d68 <ferror@plt+0x23c8>  // b.plast
  403ce0:	mov	w24, w5
  403ce4:	mov	w19, w4
  403ce8:	mov	x20, x3
  403cec:	mov	x21, x1
  403cf0:	mov	x22, x0
  403cf4:	mov	x23, x2
  403cf8:	sxtw	x25, w24
  403cfc:	adrp	x26, 41c000 <ferror@plt+0x1a660>
  403d00:	mov	x27, x0
  403d04:	b	403d20 <ferror@plt+0x2380>
  403d08:	ldrh	w2, [x23]
  403d0c:	mov	x0, x20
  403d10:	add	x23, x23, #0x2
  403d14:	bl	407410 <ferror@plt+0x5a70>
  403d18:	cmp	x27, x21
  403d1c:	b.ls	403d68 <ferror@plt+0x23c8>  // b.plast
  403d20:	ldrb	w9, [x26, #866]
  403d24:	sub	x27, x27, #0x1
  403d28:	mov	w8, w24
  403d2c:	mul	x10, x27, x25
  403d30:	add	w8, w24, w19
  403d34:	udiv	x24, x10, x22
  403d38:	cmp	w9, #0x1
  403d3c:	sub	w1, w8, w24
  403d40:	b.ne	403d08 <ferror@plt+0x2368>  // b.any
  403d44:	add	x8, x29, #0x18
  403d48:	mov	w9, #0x1                   	// #1
  403d4c:	ldrb	w10, [x23, x9]
  403d50:	sub	x9, x9, #0x1
  403d54:	cmn	x9, #0x1
  403d58:	strb	w10, [x8], #1
  403d5c:	b.ne	403d4c <ferror@plt+0x23ac>  // b.any
  403d60:	ldrh	w2, [x29, #24]
  403d64:	b	403d0c <ferror@plt+0x236c>
  403d68:	ldp	x20, x19, [sp, #80]
  403d6c:	ldp	x22, x21, [sp, #64]
  403d70:	ldp	x24, x23, [sp, #48]
  403d74:	ldp	x26, x25, [sp, #32]
  403d78:	ldr	x27, [sp, #16]
  403d7c:	ldp	x29, x30, [sp], #96
  403d80:	ret
  403d84:	stp	x29, x30, [sp, #-96]!
  403d88:	cmp	x0, x1
  403d8c:	str	x27, [sp, #16]
  403d90:	stp	x26, x25, [sp, #32]
  403d94:	stp	x24, x23, [sp, #48]
  403d98:	stp	x22, x21, [sp, #64]
  403d9c:	stp	x20, x19, [sp, #80]
  403da0:	mov	x29, sp
  403da4:	b.ls	403e30 <ferror@plt+0x2490>  // b.plast
  403da8:	mov	w24, w5
  403dac:	mov	w19, w4
  403db0:	mov	x20, x3
  403db4:	mov	x21, x1
  403db8:	mov	x22, x0
  403dbc:	mov	x23, x2
  403dc0:	sxtw	x25, w24
  403dc4:	adrp	x26, 41c000 <ferror@plt+0x1a660>
  403dc8:	mov	x27, x0
  403dcc:	b	403de8 <ferror@plt+0x2448>
  403dd0:	ldr	w2, [x23]
  403dd4:	mov	x0, x20
  403dd8:	add	x23, x23, #0x4
  403ddc:	bl	407410 <ferror@plt+0x5a70>
  403de0:	cmp	x27, x21
  403de4:	b.ls	403e30 <ferror@plt+0x2490>  // b.plast
  403de8:	ldrb	w9, [x26, #866]
  403dec:	sub	x27, x27, #0x1
  403df0:	mov	w8, w24
  403df4:	mul	x10, x27, x25
  403df8:	add	w8, w24, w19
  403dfc:	udiv	x24, x10, x22
  403e00:	cmp	w9, #0x1
  403e04:	sub	w1, w8, w24
  403e08:	b.ne	403dd0 <ferror@plt+0x2430>  // b.any
  403e0c:	add	x8, x29, #0x18
  403e10:	mov	w9, #0x3                   	// #3
  403e14:	ldrb	w10, [x23, x9]
  403e18:	sub	x9, x9, #0x1
  403e1c:	cmn	x9, #0x1
  403e20:	strb	w10, [x8], #1
  403e24:	b.ne	403e14 <ferror@plt+0x2474>  // b.any
  403e28:	ldr	w2, [x29, #24]
  403e2c:	b	403dd4 <ferror@plt+0x2434>
  403e30:	ldp	x20, x19, [sp, #80]
  403e34:	ldp	x22, x21, [sp, #64]
  403e38:	ldp	x24, x23, [sp, #48]
  403e3c:	ldp	x26, x25, [sp, #32]
  403e40:	ldr	x27, [sp, #16]
  403e44:	ldp	x29, x30, [sp], #96
  403e48:	ret
  403e4c:	stp	x29, x30, [sp, #-96]!
  403e50:	cmp	x0, x1
  403e54:	str	x27, [sp, #16]
  403e58:	stp	x26, x25, [sp, #32]
  403e5c:	stp	x24, x23, [sp, #48]
  403e60:	stp	x22, x21, [sp, #64]
  403e64:	stp	x20, x19, [sp, #80]
  403e68:	mov	x29, sp
  403e6c:	b.ls	403ef8 <ferror@plt+0x2558>  // b.plast
  403e70:	mov	w24, w5
  403e74:	mov	w19, w4
  403e78:	mov	x20, x3
  403e7c:	mov	x21, x1
  403e80:	mov	x22, x0
  403e84:	mov	x23, x2
  403e88:	sxtw	x25, w24
  403e8c:	adrp	x26, 41c000 <ferror@plt+0x1a660>
  403e90:	mov	x27, x0
  403e94:	b	403eb0 <ferror@plt+0x2510>
  403e98:	ldr	x2, [x23]
  403e9c:	mov	x0, x20
  403ea0:	add	x23, x23, #0x8
  403ea4:	bl	407410 <ferror@plt+0x5a70>
  403ea8:	cmp	x27, x21
  403eac:	b.ls	403ef8 <ferror@plt+0x2558>  // b.plast
  403eb0:	ldrb	w9, [x26, #866]
  403eb4:	sub	x27, x27, #0x1
  403eb8:	mov	w8, w24
  403ebc:	mul	x10, x27, x25
  403ec0:	add	w8, w24, w19
  403ec4:	udiv	x24, x10, x22
  403ec8:	cmp	w9, #0x1
  403ecc:	sub	w1, w8, w24
  403ed0:	b.ne	403e98 <ferror@plt+0x24f8>  // b.any
  403ed4:	add	x8, x29, #0x18
  403ed8:	mov	w9, #0x7                   	// #7
  403edc:	ldrb	w10, [x23, x9]
  403ee0:	sub	x9, x9, #0x1
  403ee4:	cmn	x9, #0x1
  403ee8:	strb	w10, [x8], #1
  403eec:	b.ne	403edc <ferror@plt+0x253c>  // b.any
  403ef0:	ldr	x2, [x29, #24]
  403ef4:	b	403e9c <ferror@plt+0x24fc>
  403ef8:	ldp	x20, x19, [sp, #80]
  403efc:	ldp	x22, x21, [sp, #64]
  403f00:	ldp	x24, x23, [sp, #48]
  403f04:	ldp	x26, x25, [sp, #32]
  403f08:	ldr	x27, [sp, #16]
  403f0c:	ldp	x29, x30, [sp], #96
  403f10:	ret
  403f14:	stp	x29, x30, [sp, #-96]!
  403f18:	cmp	x0, x1
  403f1c:	str	x27, [sp, #16]
  403f20:	stp	x26, x25, [sp, #32]
  403f24:	stp	x24, x23, [sp, #48]
  403f28:	stp	x22, x21, [sp, #64]
  403f2c:	stp	x20, x19, [sp, #80]
  403f30:	mov	x29, sp
  403f34:	b.ls	403fc0 <ferror@plt+0x2620>  // b.plast
  403f38:	mov	w24, w5
  403f3c:	mov	w19, w4
  403f40:	mov	x20, x3
  403f44:	mov	x21, x1
  403f48:	mov	x22, x0
  403f4c:	mov	x23, x2
  403f50:	sxtw	x25, w24
  403f54:	adrp	x26, 41c000 <ferror@plt+0x1a660>
  403f58:	mov	x27, x0
  403f5c:	b	403f78 <ferror@plt+0x25d8>
  403f60:	ldr	x2, [x23]
  403f64:	mov	x0, x20
  403f68:	add	x23, x23, #0x8
  403f6c:	bl	407410 <ferror@plt+0x5a70>
  403f70:	cmp	x27, x21
  403f74:	b.ls	403fc0 <ferror@plt+0x2620>  // b.plast
  403f78:	ldrb	w9, [x26, #866]
  403f7c:	sub	x27, x27, #0x1
  403f80:	mov	w8, w24
  403f84:	mul	x10, x27, x25
  403f88:	add	w8, w24, w19
  403f8c:	udiv	x24, x10, x22
  403f90:	cmp	w9, #0x1
  403f94:	sub	w1, w8, w24
  403f98:	b.ne	403f60 <ferror@plt+0x25c0>  // b.any
  403f9c:	add	x8, x29, #0x18
  403fa0:	mov	w9, #0x7                   	// #7
  403fa4:	ldrb	w10, [x23, x9]
  403fa8:	sub	x9, x9, #0x1
  403fac:	cmn	x9, #0x1
  403fb0:	strb	w10, [x8], #1
  403fb4:	b.ne	403fa4 <ferror@plt+0x2604>  // b.any
  403fb8:	ldr	x2, [x29, #24]
  403fbc:	b	403f64 <ferror@plt+0x25c4>
  403fc0:	ldp	x20, x19, [sp, #80]
  403fc4:	ldp	x22, x21, [sp, #64]
  403fc8:	ldp	x24, x23, [sp, #48]
  403fcc:	ldp	x26, x25, [sp, #32]
  403fd0:	ldr	x27, [sp, #16]
  403fd4:	ldp	x29, x30, [sp], #96
  403fd8:	ret
  403fdc:	sub	sp, sp, #0x80
  403fe0:	cmp	x0, x1
  403fe4:	stp	x29, x30, [sp, #32]
  403fe8:	stp	x28, x27, [sp, #48]
  403fec:	stp	x26, x25, [sp, #64]
  403ff0:	stp	x24, x23, [sp, #80]
  403ff4:	stp	x22, x21, [sp, #96]
  403ff8:	stp	x20, x19, [sp, #112]
  403ffc:	add	x29, sp, #0x20
  404000:	b.ls	4040ac <ferror@plt+0x270c>  // b.plast
  404004:	mov	w23, w5
  404008:	adrp	x24, 40a000 <ferror@plt+0x8660>
  40400c:	mov	w19, w4
  404010:	mov	x20, x1
  404014:	mov	x21, x0
  404018:	mov	x22, x2
  40401c:	sxtw	x26, w23
  404020:	adrp	x27, 41c000 <ferror@plt+0x1a660>
  404024:	add	x24, x24, #0x716
  404028:	mov	x28, x0
  40402c:	b	404064 <ferror@plt+0x26c4>
  404030:	ldr	s0, [x22]
  404034:	mov	x0, sp
  404038:	mov	w1, #0x1f                  	// #31
  40403c:	mov	w2, wzr
  404040:	mov	w3, wzr
  404044:	add	x22, x22, #0x4
  404048:	bl	404fd0 <ferror@plt+0x3630>
  40404c:	mov	x2, sp
  404050:	mov	x0, x24
  404054:	mov	w1, w25
  404058:	bl	407410 <ferror@plt+0x5a70>
  40405c:	cmp	x28, x20
  404060:	b.ls	4040ac <ferror@plt+0x270c>  // b.plast
  404064:	ldrb	w9, [x27, #866]
  404068:	sub	x28, x28, #0x1
  40406c:	mov	w8, w23
  404070:	mul	x10, x28, x26
  404074:	add	w8, w23, w19
  404078:	udiv	x23, x10, x21
  40407c:	cmp	w9, #0x1
  404080:	sub	w25, w8, w23
  404084:	b.ne	404030 <ferror@plt+0x2690>  // b.any
  404088:	mov	x8, sp
  40408c:	mov	w9, #0x3                   	// #3
  404090:	ldrb	w10, [x22, x9]
  404094:	sub	x9, x9, #0x1
  404098:	cmn	x9, #0x1
  40409c:	strb	w10, [x8], #1
  4040a0:	b.ne	404090 <ferror@plt+0x26f0>  // b.any
  4040a4:	ldr	s0, [sp]
  4040a8:	b	404034 <ferror@plt+0x2694>
  4040ac:	ldp	x20, x19, [sp, #112]
  4040b0:	ldp	x22, x21, [sp, #96]
  4040b4:	ldp	x24, x23, [sp, #80]
  4040b8:	ldp	x26, x25, [sp, #64]
  4040bc:	ldp	x28, x27, [sp, #48]
  4040c0:	ldp	x29, x30, [sp, #32]
  4040c4:	add	sp, sp, #0x80
  4040c8:	ret
  4040cc:	sub	sp, sp, #0x90
  4040d0:	cmp	x0, x1
  4040d4:	stp	x29, x30, [sp, #48]
  4040d8:	stp	x28, x27, [sp, #64]
  4040dc:	stp	x26, x25, [sp, #80]
  4040e0:	stp	x24, x23, [sp, #96]
  4040e4:	stp	x22, x21, [sp, #112]
  4040e8:	stp	x20, x19, [sp, #128]
  4040ec:	add	x29, sp, #0x30
  4040f0:	b.ls	40419c <ferror@plt+0x27fc>  // b.plast
  4040f4:	mov	w23, w5
  4040f8:	adrp	x24, 40a000 <ferror@plt+0x8660>
  4040fc:	mov	w19, w4
  404100:	mov	x20, x1
  404104:	mov	x21, x0
  404108:	mov	x22, x2
  40410c:	sxtw	x26, w23
  404110:	adrp	x27, 41c000 <ferror@plt+0x1a660>
  404114:	add	x24, x24, #0x716
  404118:	mov	x28, x0
  40411c:	b	404154 <ferror@plt+0x27b4>
  404120:	ldr	d0, [x22]
  404124:	add	x0, sp, #0x8
  404128:	mov	w1, #0x28                  	// #40
  40412c:	mov	w2, wzr
  404130:	mov	w3, wzr
  404134:	add	x22, x22, #0x8
  404138:	bl	404e74 <ferror@plt+0x34d4>
  40413c:	add	x2, sp, #0x8
  404140:	mov	x0, x24
  404144:	mov	w1, w25
  404148:	bl	407410 <ferror@plt+0x5a70>
  40414c:	cmp	x28, x20
  404150:	b.ls	40419c <ferror@plt+0x27fc>  // b.plast
  404154:	ldrb	w9, [x27, #866]
  404158:	sub	x28, x28, #0x1
  40415c:	mov	w8, w23
  404160:	mul	x10, x28, x26
  404164:	add	w8, w23, w19
  404168:	udiv	x23, x10, x21
  40416c:	cmp	w9, #0x1
  404170:	sub	w25, w8, w23
  404174:	b.ne	404120 <ferror@plt+0x2780>  // b.any
  404178:	add	x8, sp, #0x8
  40417c:	mov	w9, #0x7                   	// #7
  404180:	ldrb	w10, [x22, x9]
  404184:	sub	x9, x9, #0x1
  404188:	cmn	x9, #0x1
  40418c:	strb	w10, [x8], #1
  404190:	b.ne	404180 <ferror@plt+0x27e0>  // b.any
  404194:	ldr	d0, [sp, #8]
  404198:	b	404124 <ferror@plt+0x2784>
  40419c:	ldp	x20, x19, [sp, #128]
  4041a0:	ldp	x22, x21, [sp, #112]
  4041a4:	ldp	x24, x23, [sp, #96]
  4041a8:	ldp	x26, x25, [sp, #80]
  4041ac:	ldp	x28, x27, [sp, #64]
  4041b0:	ldp	x29, x30, [sp, #48]
  4041b4:	add	sp, sp, #0x90
  4041b8:	ret
  4041bc:	sub	sp, sp, #0xa0
  4041c0:	cmp	x0, x1
  4041c4:	stp	x29, x30, [sp, #64]
  4041c8:	stp	x28, x27, [sp, #80]
  4041cc:	stp	x26, x25, [sp, #96]
  4041d0:	stp	x24, x23, [sp, #112]
  4041d4:	stp	x22, x21, [sp, #128]
  4041d8:	stp	x20, x19, [sp, #144]
  4041dc:	add	x29, sp, #0x40
  4041e0:	b.ls	40428c <ferror@plt+0x28ec>  // b.plast
  4041e4:	mov	w23, w5
  4041e8:	adrp	x24, 40a000 <ferror@plt+0x8660>
  4041ec:	mov	w19, w4
  4041f0:	mov	x20, x1
  4041f4:	mov	x21, x0
  4041f8:	mov	x22, x2
  4041fc:	sxtw	x26, w23
  404200:	adrp	x27, 41c000 <ferror@plt+0x1a660>
  404204:	add	x24, x24, #0x716
  404208:	mov	x28, x0
  40420c:	b	404244 <ferror@plt+0x28a4>
  404210:	ldr	q0, [x22]
  404214:	mov	x0, sp
  404218:	mov	w1, #0x3c                  	// #60
  40421c:	mov	w2, wzr
  404220:	mov	w3, wzr
  404224:	add	x22, x22, #0x10
  404228:	bl	405130 <ferror@plt+0x3790>
  40422c:	mov	x2, sp
  404230:	mov	x0, x24
  404234:	mov	w1, w25
  404238:	bl	407410 <ferror@plt+0x5a70>
  40423c:	cmp	x28, x20
  404240:	b.ls	40428c <ferror@plt+0x28ec>  // b.plast
  404244:	ldrb	w9, [x27, #866]
  404248:	sub	x28, x28, #0x1
  40424c:	mov	w8, w23
  404250:	mul	x10, x28, x26
  404254:	add	w8, w23, w19
  404258:	udiv	x23, x10, x21
  40425c:	cmp	w9, #0x1
  404260:	sub	w25, w8, w23
  404264:	b.ne	404210 <ferror@plt+0x2870>  // b.any
  404268:	mov	x8, sp
  40426c:	mov	w9, #0xf                   	// #15
  404270:	ldrb	w10, [x22, x9]
  404274:	sub	x9, x9, #0x1
  404278:	cmn	x9, #0x1
  40427c:	strb	w10, [x8], #1
  404280:	b.ne	404270 <ferror@plt+0x28d0>  // b.any
  404284:	ldr	q0, [sp]
  404288:	b	404214 <ferror@plt+0x2874>
  40428c:	ldp	x20, x19, [sp, #144]
  404290:	ldp	x22, x21, [sp, #128]
  404294:	ldp	x24, x23, [sp, #112]
  404298:	ldp	x26, x25, [sp, #96]
  40429c:	ldp	x28, x27, [sp, #80]
  4042a0:	ldp	x29, x30, [sp, #64]
  4042a4:	add	sp, sp, #0xa0
  4042a8:	ret
  4042ac:	sub	sp, sp, #0x70
  4042b0:	cmp	x0, x1
  4042b4:	stp	x29, x30, [sp, #16]
  4042b8:	stp	x28, x27, [sp, #32]
  4042bc:	stp	x26, x25, [sp, #48]
  4042c0:	stp	x24, x23, [sp, #64]
  4042c4:	stp	x22, x21, [sp, #80]
  4042c8:	stp	x20, x19, [sp, #96]
  4042cc:	add	x29, sp, #0x10
  4042d0:	b.ls	40436c <ferror@plt+0x29cc>  // b.plast
  4042d4:	mov	w22, w5
  4042d8:	sxtw	x25, w22
  4042dc:	sub	x8, x0, #0x1
  4042e0:	adrp	x26, 40a000 <ferror@plt+0x8660>
  4042e4:	adrp	x24, 40a000 <ferror@plt+0x8660>
  4042e8:	mov	w19, w4
  4042ec:	mov	x20, x1
  4042f0:	mov	x28, x0
  4042f4:	mov	x23, x2
  4042f8:	add	x26, x26, #0x71a
  4042fc:	add	x24, x24, #0x716
  404300:	mul	x27, x8, x25
  404304:	mov	x21, x0
  404308:	b	404334 <ferror@plt+0x2994>
  40430c:	sub	x2, x29, #0x4
  404310:	sturb	w9, [x29, #-4]
  404314:	sturb	wzr, [x29, #-3]
  404318:	add	w8, w8, w19
  40431c:	sub	w1, w8, w22
  404320:	mov	x0, x24
  404324:	bl	407410 <ferror@plt+0x5a70>
  404328:	cmp	x21, x20
  40432c:	sub	x27, x27, x25
  404330:	b.ls	40436c <ferror@plt+0x29cc>  // b.plast
  404334:	ldrb	w9, [x23], #1
  404338:	mov	w8, w22
  40433c:	sub	x21, x21, #0x1
  404340:	udiv	x22, x27, x28
  404344:	and	x9, x9, #0x7f
  404348:	cmp	w9, #0x7f
  40434c:	mov	x2, x26
  404350:	b.eq	404318 <ferror@plt+0x2978>  // b.none
  404354:	cmp	w9, #0x20
  404358:	b.hi	40430c <ferror@plt+0x296c>  // b.pmore
  40435c:	adrp	x10, 409000 <ferror@plt+0x7660>
  404360:	add	x10, x10, #0x3d8
  404364:	add	x2, x10, x9, lsl #2
  404368:	b	404318 <ferror@plt+0x2978>
  40436c:	ldp	x20, x19, [sp, #96]
  404370:	ldp	x22, x21, [sp, #80]
  404374:	ldp	x24, x23, [sp, #64]
  404378:	ldp	x26, x25, [sp, #48]
  40437c:	ldp	x28, x27, [sp, #32]
  404380:	ldp	x29, x30, [sp, #16]
  404384:	add	sp, sp, #0x70
  404388:	ret
  40438c:	sub	sp, sp, #0x70
  404390:	cmp	x0, x1
  404394:	stp	x29, x30, [sp, #16]
  404398:	stp	x28, x27, [sp, #32]
  40439c:	stp	x26, x25, [sp, #48]
  4043a0:	stp	x24, x23, [sp, #64]
  4043a4:	stp	x22, x21, [sp, #80]
  4043a8:	stp	x20, x19, [sp, #96]
  4043ac:	add	x29, sp, #0x10
  4043b0:	str	w4, [sp, #8]
  4043b4:	b.ls	404478 <ferror@plt+0x2ad8>  // b.plast
  4043b8:	mov	w23, w5
  4043bc:	sxtw	x27, w23
  4043c0:	sub	x8, x0, #0x1
  4043c4:	mov	x20, x1
  4043c8:	mov	x24, x0
  4043cc:	mov	x22, x2
  4043d0:	mul	x28, x8, x27
  4043d4:	mov	x21, x0
  4043d8:	b	404444 <ferror@plt+0x2aa4>
  4043dc:	sub	x25, x29, #0x4
  4043e0:	bl	401880 <__ctype_b_loc@plt>
  4043e4:	ldr	x8, [x0]
  4043e8:	adrp	x9, 40a000 <ferror@plt+0x8660>
  4043ec:	add	x9, x9, #0x739
  4043f0:	sub	x0, x29, #0x4
  4043f4:	ldrh	w8, [x8, x26, lsl #1]
  4043f8:	mov	w1, #0x1                   	// #1
  4043fc:	mov	w2, #0x4                   	// #4
  404400:	mov	w4, w26
  404404:	tst	w8, #0x4000
  404408:	adrp	x8, 40a000 <ferror@plt+0x8660>
  40440c:	add	x8, x8, #0x736
  404410:	csel	x3, x9, x8, eq  // eq = none
  404414:	bl	401620 <__sprintf_chk@plt>
  404418:	ldr	w8, [sp, #8]
  40441c:	adrp	x0, 40a000 <ferror@plt+0x8660>
  404420:	add	x0, x0, #0x716
  404424:	mov	x2, x25
  404428:	add	w8, w23, w8
  40442c:	sub	w1, w8, w19
  404430:	bl	407410 <ferror@plt+0x5a70>
  404434:	cmp	x21, x20
  404438:	sub	x28, x28, x27
  40443c:	mov	w23, w19
  404440:	b.ls	404478 <ferror@plt+0x2ad8>  // b.plast
  404444:	ldrb	w26, [x22], #1
  404448:	sub	x21, x21, #0x1
  40444c:	udiv	x19, x28, x24
  404450:	cmp	w26, #0xe
  404454:	b.cs	4043dc <ferror@plt+0x2a3c>  // b.hs, b.nlast
  404458:	mov	w8, #0x3f81                	// #16257
  40445c:	lsr	w8, w8, w26
  404460:	tbz	w8, #0, 4043dc <ferror@plt+0x2a3c>
  404464:	adrp	x9, 409000 <ferror@plt+0x7660>
  404468:	sxtb	x8, w26
  40446c:	add	x9, x9, #0x460
  404470:	ldr	x25, [x9, x8, lsl #3]
  404474:	b	404418 <ferror@plt+0x2a78>
  404478:	ldp	x20, x19, [sp, #96]
  40447c:	ldp	x22, x21, [sp, #80]
  404480:	ldp	x24, x23, [sp, #64]
  404484:	ldp	x26, x25, [sp, #48]
  404488:	ldp	x28, x27, [sp, #32]
  40448c:	ldp	x29, x30, [sp, #16]
  404490:	add	sp, sp, #0x70
  404494:	ret
  404498:	ldr	w8, [x0, #16]
  40449c:	and	w8, w8, #0xf000
  4044a0:	orr	w8, w8, #0x2000
  4044a4:	cmp	w8, #0xa, lsl #12
  4044a8:	b.ne	4044b4 <ferror@plt+0x2b14>  // b.any
  4044ac:	mov	w0, #0x1                   	// #1
  4044b0:	ret
  4044b4:	mov	w0, wzr
  4044b8:	ret
  4044bc:	stp	x29, x30, [sp, #-48]!
  4044c0:	str	x21, [sp, #16]
  4044c4:	adrp	x21, 41c000 <ferror@plt+0x1a660>
  4044c8:	ldr	x8, [x21, #888]
  4044cc:	stp	x20, x19, [sp, #32]
  4044d0:	mov	x29, sp
  4044d4:	cbz	x8, 404550 <ferror@plt+0x2bb0>
  4044d8:	mov	w19, w0
  4044dc:	mov	x0, x8
  4044e0:	bl	401660 <ferror_unlocked@plt>
  4044e4:	cbz	w0, 404558 <ferror@plt+0x2bb8>
  4044e8:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4044ec:	add	x1, x1, #0x773
  4044f0:	mov	w2, #0x5                   	// #5
  4044f4:	mov	x0, xzr
  4044f8:	bl	401930 <dcgettext@plt>
  4044fc:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  404500:	ldr	x2, [x8, #920]
  404504:	mov	x20, x0
  404508:	mov	w1, #0x3                   	// #3
  40450c:	mov	w0, wzr
  404510:	bl	4066cc <ferror@plt+0x4d2c>
  404514:	mov	x3, x0
  404518:	mov	w0, wzr
  40451c:	mov	w1, w19
  404520:	mov	x2, x20
  404524:	bl	401640 <error@plt>
  404528:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  40452c:	ldr	x8, [x8, #880]
  404530:	adrp	x1, 40a000 <ferror@plt+0x8660>
  404534:	add	x1, x1, #0xdb0
  404538:	ldur	x0, [x8, #-8]
  40453c:	bl	401870 <strcmp@plt>
  404540:	cbz	w0, 4045b4 <ferror@plt+0x2c14>
  404544:	ldr	x0, [x21, #888]
  404548:	bl	407aa4 <ferror@plt+0x6104>
  40454c:	b	4045b4 <ferror@plt+0x2c14>
  404550:	mov	w19, #0x1                   	// #1
  404554:	b	4045c4 <ferror@plt+0x2c24>
  404558:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  40455c:	ldr	x8, [x8, #880]
  404560:	adrp	x1, 40a000 <ferror@plt+0x8660>
  404564:	add	x1, x1, #0xdb0
  404568:	ldur	x0, [x8, #-8]
  40456c:	bl	401870 <strcmp@plt>
  404570:	cbz	w0, 4045bc <ferror@plt+0x2c1c>
  404574:	ldr	x0, [x21, #888]
  404578:	bl	407aa4 <ferror@plt+0x6104>
  40457c:	cbz	w0, 4045bc <ferror@plt+0x2c1c>
  404580:	bl	401980 <__errno_location@plt>
  404584:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  404588:	ldr	x2, [x8, #920]
  40458c:	ldr	w19, [x0]
  404590:	mov	w1, #0x3                   	// #3
  404594:	mov	w0, wzr
  404598:	bl	4066cc <ferror@plt+0x4d2c>
  40459c:	adrp	x2, 40a000 <ferror@plt+0x8660>
  4045a0:	mov	x3, x0
  4045a4:	add	x2, x2, #0x86b
  4045a8:	mov	w0, wzr
  4045ac:	mov	w1, w19
  4045b0:	bl	401640 <error@plt>
  4045b4:	mov	w19, wzr
  4045b8:	b	4045c0 <ferror@plt+0x2c20>
  4045bc:	mov	w19, #0x1                   	// #1
  4045c0:	str	xzr, [x21, #888]
  4045c4:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  4045c8:	ldr	x0, [x8, #648]
  4045cc:	bl	401660 <ferror_unlocked@plt>
  4045d0:	cbz	w0, 4045fc <ferror@plt+0x2c5c>
  4045d4:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4045d8:	add	x1, x1, #0x782
  4045dc:	mov	w2, #0x5                   	// #5
  4045e0:	mov	x0, xzr
  4045e4:	bl	401930 <dcgettext@plt>
  4045e8:	mov	x2, x0
  4045ec:	mov	w0, wzr
  4045f0:	mov	w1, wzr
  4045f4:	bl	401640 <error@plt>
  4045f8:	mov	w19, wzr
  4045fc:	mov	w0, w19
  404600:	ldp	x20, x19, [sp, #32]
  404604:	ldr	x21, [sp, #16]
  404608:	ldp	x29, x30, [sp], #48
  40460c:	ret
  404610:	stp	x29, x30, [sp, #-32]!
  404614:	stp	x20, x19, [sp, #16]
  404618:	mov	x29, sp
  40461c:	mov	x19, x1
  404620:	mov	x20, x0
  404624:	bl	40463c <ferror@plt+0x2c9c>
  404628:	udiv	x8, x19, x0
  40462c:	mul	x0, x8, x20
  404630:	ldp	x20, x19, [sp, #16]
  404634:	ldp	x29, x30, [sp], #32
  404638:	ret
  40463c:	mov	x8, x0
  404640:	udiv	x9, x8, x1
  404644:	mov	x0, x1
  404648:	msub	x1, x9, x1, x8
  40464c:	cbnz	x1, 40463c <ferror@plt+0x2c9c>
  404650:	ret
  404654:	stp	x29, x30, [sp, #-48]!
  404658:	mov	w8, #0xffffffff            	// #-1
  40465c:	stp	x20, x19, [sp, #32]
  404660:	str	w8, [x0]
  404664:	adrp	x20, 41c000 <ferror@plt+0x1a660>
  404668:	ldr	x8, [x20, #888]
  40466c:	str	x21, [sp, #16]
  404670:	mov	x29, sp
  404674:	cbz	x8, 4046b8 <ferror@plt+0x2d18>
  404678:	mov	x19, x0
  40467c:	mov	w21, #0x1                   	// #1
  404680:	mov	x0, x8
  404684:	bl	401760 <fgetc@plt>
  404688:	cmn	w0, #0x1
  40468c:	str	w0, [x19]
  404690:	b.ne	4046bc <ferror@plt+0x2d1c>  // b.any
  404694:	bl	401980 <__errno_location@plt>
  404698:	ldr	w0, [x0]
  40469c:	bl	4044bc <ferror@plt+0x2b1c>
  4046a0:	and	w21, w21, w0
  4046a4:	bl	402c14 <ferror@plt+0x1274>
  4046a8:	ldr	x8, [x20, #888]
  4046ac:	and	w21, w21, w0
  4046b0:	cbnz	x8, 404680 <ferror@plt+0x2ce0>
  4046b4:	b	4046bc <ferror@plt+0x2d1c>
  4046b8:	mov	w21, #0x1                   	// #1
  4046bc:	and	w0, w21, #0x1
  4046c0:	ldp	x20, x19, [sp, #32]
  4046c4:	ldr	x21, [sp, #16]
  4046c8:	ldp	x29, x30, [sp], #48
  4046cc:	ret
  4046d0:	stp	x29, x30, [sp, #-64]!
  4046d4:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  4046d8:	ldr	x8, [x8, #904]
  4046dc:	sub	x9, x0, #0x1
  4046e0:	stp	x24, x23, [sp, #16]
  4046e4:	stp	x22, x21, [sp, #32]
  4046e8:	cmp	x9, x8
  4046ec:	stp	x20, x19, [sp, #48]
  4046f0:	mov	x29, sp
  4046f4:	b.cs	404788 <ferror@plt+0x2de8>  // b.hs, b.nlast
  4046f8:	mov	x19, x2
  4046fc:	mov	x20, x0
  404700:	mov	x21, x1
  404704:	mov	w23, #0x1                   	// #1
  404708:	adrp	x24, 41c000 <ferror@plt+0x1a660>
  40470c:	str	xzr, [x2]
  404710:	b	404734 <ferror@plt+0x2d94>
  404714:	bl	401980 <__errno_location@plt>
  404718:	ldr	w0, [x0]
  40471c:	bl	4044bc <ferror@plt+0x2b1c>
  404720:	and	w22, w23, w0
  404724:	bl	402c14 <ferror@plt+0x1274>
  404728:	and	w23, w22, w0
  40472c:	mov	w8, #0x1                   	// #1
  404730:	tbz	w8, #0, 404770 <ferror@plt+0x2dd0>
  404734:	ldr	x3, [x24, #888]
  404738:	cbz	x3, 404770 <ferror@plt+0x2dd0>
  40473c:	ldr	x8, [x19]
  404740:	mov	w1, #0x1                   	// #1
  404744:	sub	x22, x20, x8
  404748:	add	x0, x21, x8
  40474c:	mov	x2, x22
  404750:	bl	401830 <fread_unlocked@plt>
  404754:	ldr	x8, [x19]
  404758:	cmp	x0, x22
  40475c:	add	x8, x8, x0
  404760:	str	x8, [x19]
  404764:	b.ne	404714 <ferror@plt+0x2d74>  // b.any
  404768:	mov	w8, wzr
  40476c:	tbnz	w8, #0, 404734 <ferror@plt+0x2d94>
  404770:	and	w0, w23, #0x1
  404774:	ldp	x20, x19, [sp, #48]
  404778:	ldp	x22, x21, [sp, #32]
  40477c:	ldp	x24, x23, [sp, #16]
  404780:	ldp	x29, x30, [sp], #64
  404784:	ret
  404788:	adrp	x0, 40a000 <ferror@plt+0x8660>
  40478c:	adrp	x1, 40a000 <ferror@plt+0x8660>
  404790:	adrp	x3, 40a000 <ferror@plt+0x8660>
  404794:	add	x0, x0, #0x7bf
  404798:	add	x1, x1, #0x54d
  40479c:	add	x3, x3, #0x7dd
  4047a0:	mov	w2, #0x508                 	// #1288
  4047a4:	bl	401970 <__assert_fail@plt>
  4047a8:	sub	sp, sp, #0x70
  4047ac:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  4047b0:	ldrb	w8, [x8, #864]
  4047b4:	stp	x20, x19, [sp, #96]
  4047b8:	mov	x19, x3
  4047bc:	mov	x20, x1
  4047c0:	adrp	x9, 41c000 <ferror@plt+0x1a660>
  4047c4:	stp	x29, x30, [sp, #16]
  4047c8:	stp	x28, x27, [sp, #32]
  4047cc:	stp	x26, x25, [sp, #48]
  4047d0:	stp	x24, x23, [sp, #64]
  4047d4:	stp	x22, x21, [sp, #80]
  4047d8:	add	x29, sp, #0x10
  4047dc:	str	x0, [sp, #8]
  4047e0:	tbnz	w8, #0, 404814 <ferror@plt+0x2e74>
  4047e4:	ldrb	w8, [x9, #928]
  4047e8:	cmp	w8, #0x1
  4047ec:	b.ne	404814 <ferror@plt+0x2e74>  // b.any
  4047f0:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  4047f4:	ldr	x8, [x8, #904]
  4047f8:	cmp	x8, x20
  4047fc:	b.ne	404814 <ferror@plt+0x2e74>  // b.any
  404800:	mov	x0, x2
  404804:	mov	x1, x19
  404808:	mov	x2, x8
  40480c:	bl	4017c0 <bcmp@plt>
  404810:	cbz	w0, 40492c <ferror@plt+0x2f8c>
  404814:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  404818:	ldr	x8, [x8, #784]
  40481c:	adrp	x9, 41c000 <ferror@plt+0x1a660>
  404820:	strb	wzr, [x9, #929]
  404824:	cbz	x8, 404950 <ferror@plt+0x2fb0>
  404828:	adrp	x22, 40a000 <ferror@plt+0x8660>
  40482c:	adrp	x23, 40a000 <ferror@plt+0x8660>
  404830:	mov	x26, xzr
  404834:	mov	x27, xzr
  404838:	adrp	x28, 41c000 <ferror@plt+0x1a660>
  40483c:	adrp	x21, 41c000 <ferror@plt+0x1a660>
  404840:	add	x22, x22, #0x716
  404844:	add	x23, x23, #0xb53
  404848:	b	40486c <ferror@plt+0x2ecc>
  40484c:	mov	w0, #0xa                   	// #10
  404850:	bl	401790 <putchar_unlocked@plt>
  404854:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  404858:	ldr	x8, [x8, #784]
  40485c:	add	x27, x27, #0x1
  404860:	add	x26, x26, #0x28
  404864:	cmp	x27, x8
  404868:	b.cs	404950 <ferror@plt+0x2fb0>  // b.hs, b.nlast
  40486c:	ldr	x8, [x28, #800]
  404870:	adrp	x10, 409000 <ferror@plt+0x7660>
  404874:	ldr	x9, [x21, #904]
  404878:	add	x10, x10, #0x230
  40487c:	add	x8, x8, x26
  404880:	ldr	w8, [x8, #4]
  404884:	ldrsw	x8, [x10, x8, lsl #2]
  404888:	sub	x10, x9, x20
  40488c:	udiv	x25, x9, x8
  404890:	udiv	x24, x10, x8
  404894:	cbz	x27, 4048b4 <ferror@plt+0x2f14>
  404898:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  40489c:	ldr	w2, [x8, #820]
  4048a0:	mov	w0, #0x1                   	// #1
  4048a4:	mov	x1, x22
  4048a8:	mov	x3, x23
  4048ac:	bl	401770 <__printf_chk@plt>
  4048b0:	b	4048c8 <ferror@plt+0x2f28>
  4048b4:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  4048b8:	ldr	x8, [x8, #808]
  4048bc:	ldr	x0, [sp, #8]
  4048c0:	mov	w1, wzr
  4048c4:	blr	x8
  4048c8:	ldr	x8, [x28, #800]
  4048cc:	sxtw	x0, w25
  4048d0:	sxtw	x1, w24
  4048d4:	mov	x2, x19
  4048d8:	add	x8, x8, x26
  4048dc:	ldr	x9, [x8, #8]
  4048e0:	ldp	w4, w5, [x8, #28]
  4048e4:	add	x3, x8, #0x10
  4048e8:	blr	x9
  4048ec:	ldr	x8, [x28, #800]
  4048f0:	add	x8, x8, x26
  4048f4:	ldrb	w9, [x8, #24]
  4048f8:	cbz	w9, 40484c <ferror@plt+0x2eac>
  4048fc:	ldp	w8, w9, [x8, #28]
  404900:	mov	w0, #0x1                   	// #1
  404904:	mov	x1, x22
  404908:	mov	x3, x23
  40490c:	mul	w9, w9, w24
  404910:	sdiv	w9, w9, w25
  404914:	madd	w2, w8, w24, w9
  404918:	bl	401770 <__printf_chk@plt>
  40491c:	mov	x0, x20
  404920:	mov	x1, x19
  404924:	bl	40497c <ferror@plt+0x2fdc>
  404928:	b	40484c <ferror@plt+0x2eac>
  40492c:	adrp	x19, 41c000 <ferror@plt+0x1a660>
  404930:	ldrb	w8, [x19, #929]
  404934:	tbnz	w8, #0, 404950 <ferror@plt+0x2fb0>
  404938:	adrp	x1, 40a000 <ferror@plt+0x8660>
  40493c:	add	x1, x1, #0x808
  404940:	mov	w0, #0x1                   	// #1
  404944:	mov	w20, #0x1                   	// #1
  404948:	bl	401770 <__printf_chk@plt>
  40494c:	strb	w20, [x19, #929]
  404950:	ldp	x20, x19, [sp, #96]
  404954:	ldp	x22, x21, [sp, #80]
  404958:	ldp	x24, x23, [sp, #64]
  40495c:	ldp	x26, x25, [sp, #48]
  404960:	ldp	x28, x27, [sp, #32]
  404964:	ldp	x29, x30, [sp, #16]
  404968:	mov	w8, #0x1                   	// #1
  40496c:	adrp	x9, 41c000 <ferror@plt+0x1a660>
  404970:	strb	w8, [x9, #928]
  404974:	add	sp, sp, #0x70
  404978:	ret
  40497c:	stp	x29, x30, [sp, #-48]!
  404980:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  404984:	stp	x20, x19, [sp, #32]
  404988:	mov	x19, x1
  40498c:	ldr	x1, [x8, #648]
  404990:	mov	x20, x0
  404994:	adrp	x0, 40a000 <ferror@plt+0x8660>
  404998:	add	x0, x0, #0x80b
  40499c:	stp	x22, x21, [sp, #16]
  4049a0:	mov	x29, sp
  4049a4:	bl	401940 <fputs_unlocked@plt>
  4049a8:	cbz	x20, 4049d8 <ferror@plt+0x3038>
  4049ac:	bl	401880 <__ctype_b_loc@plt>
  4049b0:	mov	x21, x0
  4049b4:	mov	w22, #0x2e                  	// #46
  4049b8:	ldrb	w8, [x19], #1
  4049bc:	ldr	x9, [x21]
  4049c0:	ldrh	w9, [x9, w8, uxtw #1]
  4049c4:	tst	w9, #0x4000
  4049c8:	csel	w0, w22, w8, eq  // eq = none
  4049cc:	bl	401790 <putchar_unlocked@plt>
  4049d0:	subs	x20, x20, #0x1
  4049d4:	b.ne	4049b8 <ferror@plt+0x3018>  // b.any
  4049d8:	mov	w0, #0x3c                  	// #60
  4049dc:	bl	401790 <putchar_unlocked@plt>
  4049e0:	ldp	x20, x19, [sp, #32]
  4049e4:	ldp	x22, x21, [sp, #16]
  4049e8:	ldp	x29, x30, [sp], #48
  4049ec:	ret
  4049f0:	stp	x29, x30, [sp, #-16]!
  4049f4:	mov	w0, #0x1                   	// #1
  4049f8:	mov	x29, sp
  4049fc:	bl	401abc <ferror@plt+0x11c>
  404a00:	ldp	x29, x30, [sp], #16
  404a04:	ret
  404a08:	stp	x29, x30, [sp, #-96]!
  404a0c:	stp	x28, x27, [sp, #16]
  404a10:	stp	x26, x25, [sp, #32]
  404a14:	stp	x24, x23, [sp, #48]
  404a18:	stp	x22, x21, [sp, #64]
  404a1c:	stp	x20, x19, [sp, #80]
  404a20:	mov	x29, sp
  404a24:	mov	x19, x3
  404a28:	mov	x20, x2
  404a2c:	mov	x24, x1
  404a30:	mov	x21, x0
  404a34:	bl	401610 <strlen@plt>
  404a38:	ldr	x25, [x24]
  404a3c:	cbz	x25, 404abc <ferror@plt+0x311c>
  404a40:	mov	x22, x0
  404a44:	mov	w26, wzr
  404a48:	mov	x23, xzr
  404a4c:	add	x28, x24, #0x8
  404a50:	mov	x27, #0xffffffffffffffff    	// #-1
  404a54:	mov	x24, x20
  404a58:	b	404a70 <ferror@plt+0x30d0>
  404a5c:	mov	x27, x23
  404a60:	ldr	x25, [x28, x23, lsl #3]
  404a64:	add	x23, x23, #0x1
  404a68:	add	x24, x24, x19
  404a6c:	cbz	x25, 404ac4 <ferror@plt+0x3124>
  404a70:	mov	x0, x25
  404a74:	mov	x1, x21
  404a78:	mov	x2, x22
  404a7c:	bl	401730 <strncmp@plt>
  404a80:	cbnz	w0, 404a60 <ferror@plt+0x30c0>
  404a84:	mov	x0, x25
  404a88:	bl	401610 <strlen@plt>
  404a8c:	cmp	x0, x22
  404a90:	b.eq	404ad0 <ferror@plt+0x3130>  // b.none
  404a94:	cmn	x27, #0x1
  404a98:	b.eq	404a5c <ferror@plt+0x30bc>  // b.none
  404a9c:	cbz	x20, 404ab4 <ferror@plt+0x3114>
  404aa0:	madd	x0, x27, x19, x20
  404aa4:	mov	x1, x24
  404aa8:	mov	x2, x19
  404aac:	bl	4017c0 <bcmp@plt>
  404ab0:	cbz	w0, 404a60 <ferror@plt+0x30c0>
  404ab4:	mov	w26, #0x1                   	// #1
  404ab8:	b	404a60 <ferror@plt+0x30c0>
  404abc:	mov	w26, wzr
  404ac0:	mov	x27, #0xffffffffffffffff    	// #-1
  404ac4:	tst	w26, #0x1
  404ac8:	mov	x8, #0xfffffffffffffffe    	// #-2
  404acc:	csel	x23, x8, x27, ne  // ne = any
  404ad0:	mov	x0, x23
  404ad4:	ldp	x20, x19, [sp, #80]
  404ad8:	ldp	x22, x21, [sp, #64]
  404adc:	ldp	x24, x23, [sp, #48]
  404ae0:	ldp	x26, x25, [sp, #32]
  404ae4:	ldp	x28, x27, [sp, #16]
  404ae8:	ldp	x29, x30, [sp], #96
  404aec:	ret
  404af0:	stp	x29, x30, [sp, #-48]!
  404af4:	adrp	x8, 40a000 <ferror@plt+0x8660>
  404af8:	adrp	x9, 40a000 <ferror@plt+0x8660>
  404afc:	add	x8, x8, #0x82f
  404b00:	add	x9, x9, #0x814
  404b04:	cmn	x2, #0x1
  404b08:	stp	x20, x19, [sp, #32]
  404b0c:	mov	x19, x1
  404b10:	mov	x20, x0
  404b14:	csel	x1, x9, x8, eq  // eq = none
  404b18:	mov	w2, #0x5                   	// #5
  404b1c:	mov	x0, xzr
  404b20:	str	x21, [sp, #16]
  404b24:	mov	x29, sp
  404b28:	bl	401930 <dcgettext@plt>
  404b2c:	mov	x21, x0
  404b30:	mov	w1, #0x8                   	// #8
  404b34:	mov	w0, wzr
  404b38:	mov	x2, x19
  404b3c:	bl	406500 <ferror@plt+0x4b60>
  404b40:	mov	x19, x0
  404b44:	mov	w0, #0x1                   	// #1
  404b48:	mov	x1, x20
  404b4c:	bl	406834 <ferror@plt+0x4e94>
  404b50:	mov	x4, x0
  404b54:	mov	w0, wzr
  404b58:	mov	w1, wzr
  404b5c:	mov	x2, x21
  404b60:	mov	x3, x19
  404b64:	bl	401640 <error@plt>
  404b68:	ldp	x20, x19, [sp, #32]
  404b6c:	ldr	x21, [sp, #16]
  404b70:	ldp	x29, x30, [sp], #48
  404b74:	ret
  404b78:	stp	x29, x30, [sp, #-96]!
  404b7c:	stp	x20, x19, [sp, #80]
  404b80:	mov	x20, x1
  404b84:	adrp	x1, 40a000 <ferror@plt+0x8660>
  404b88:	stp	x22, x21, [sp, #64]
  404b8c:	mov	x19, x2
  404b90:	mov	x21, x0
  404b94:	add	x1, x1, #0x84c
  404b98:	mov	w2, #0x5                   	// #5
  404b9c:	mov	x0, xzr
  404ba0:	stp	x28, x27, [sp, #16]
  404ba4:	stp	x26, x25, [sp, #32]
  404ba8:	stp	x24, x23, [sp, #48]
  404bac:	mov	x29, sp
  404bb0:	bl	401930 <dcgettext@plt>
  404bb4:	adrp	x26, 41c000 <ferror@plt+0x1a660>
  404bb8:	ldr	x1, [x26, #624]
  404bbc:	bl	401940 <fputs_unlocked@plt>
  404bc0:	ldr	x24, [x21]
  404bc4:	cbz	x24, 404c58 <ferror@plt+0x32b8>
  404bc8:	add	x27, x21, #0x8
  404bcc:	adrp	x21, 40a000 <ferror@plt+0x8660>
  404bd0:	adrp	x22, 40a000 <ferror@plt+0x8660>
  404bd4:	mov	x23, xzr
  404bd8:	mov	x28, xzr
  404bdc:	add	x21, x21, #0x861
  404be0:	add	x22, x22, #0x869
  404be4:	b	404c1c <ferror@plt+0x327c>
  404be8:	ldr	x23, [x26, #624]
  404bec:	mov	x0, x24
  404bf0:	bl	40684c <ferror@plt+0x4eac>
  404bf4:	mov	x3, x0
  404bf8:	mov	w1, #0x1                   	// #1
  404bfc:	mov	x0, x23
  404c00:	mov	x2, x21
  404c04:	bl	401860 <__fprintf_chk@plt>
  404c08:	mov	x23, x20
  404c0c:	ldr	x24, [x27, x28, lsl #3]
  404c10:	add	x28, x28, #0x1
  404c14:	add	x20, x20, x19
  404c18:	cbz	x24, 404c58 <ferror@plt+0x32b8>
  404c1c:	cbz	x28, 404be8 <ferror@plt+0x3248>
  404c20:	mov	x0, x23
  404c24:	mov	x1, x20
  404c28:	mov	x2, x19
  404c2c:	bl	4017c0 <bcmp@plt>
  404c30:	cbnz	w0, 404be8 <ferror@plt+0x3248>
  404c34:	ldr	x25, [x26, #624]
  404c38:	mov	x0, x24
  404c3c:	bl	40684c <ferror@plt+0x4eac>
  404c40:	mov	x3, x0
  404c44:	mov	w1, #0x1                   	// #1
  404c48:	mov	x0, x25
  404c4c:	mov	x2, x22
  404c50:	bl	401860 <__fprintf_chk@plt>
  404c54:	b	404c0c <ferror@plt+0x326c>
  404c58:	ldr	x1, [x26, #624]
  404c5c:	mov	w0, #0xa                   	// #10
  404c60:	bl	4016d0 <putc_unlocked@plt>
  404c64:	ldp	x20, x19, [sp, #80]
  404c68:	ldp	x22, x21, [sp, #64]
  404c6c:	ldp	x24, x23, [sp, #48]
  404c70:	ldp	x26, x25, [sp, #32]
  404c74:	ldp	x28, x27, [sp, #16]
  404c78:	ldp	x29, x30, [sp], #96
  404c7c:	ret
  404c80:	stp	x29, x30, [sp, #-64]!
  404c84:	stp	x24, x23, [sp, #16]
  404c88:	stp	x22, x21, [sp, #32]
  404c8c:	mov	x21, x3
  404c90:	mov	x22, x2
  404c94:	mov	x23, x1
  404c98:	mov	x24, x0
  404c9c:	mov	x0, x1
  404ca0:	mov	x1, x2
  404ca4:	mov	x2, x3
  404ca8:	mov	x3, x4
  404cac:	stp	x20, x19, [sp, #48]
  404cb0:	mov	x29, sp
  404cb4:	mov	x19, x5
  404cb8:	mov	x20, x4
  404cbc:	bl	404a08 <ferror@plt+0x3068>
  404cc0:	mov	x2, x0
  404cc4:	tbz	x0, #63, 404cec <ferror@plt+0x334c>
  404cc8:	mov	x0, x24
  404ccc:	mov	x1, x23
  404cd0:	bl	404af0 <ferror@plt+0x3150>
  404cd4:	mov	x0, x22
  404cd8:	mov	x1, x21
  404cdc:	mov	x2, x20
  404ce0:	bl	404b78 <ferror@plt+0x31d8>
  404ce4:	blr	x19
  404ce8:	mov	x2, #0xffffffffffffffff    	// #-1
  404cec:	ldp	x20, x19, [sp, #48]
  404cf0:	ldp	x22, x21, [sp, #32]
  404cf4:	ldp	x24, x23, [sp, #16]
  404cf8:	mov	x0, x2
  404cfc:	ldp	x29, x30, [sp], #64
  404d00:	ret
  404d04:	stp	x29, x30, [sp, #-64]!
  404d08:	stp	x22, x21, [sp, #32]
  404d0c:	stp	x20, x19, [sp, #48]
  404d10:	ldr	x20, [x1]
  404d14:	str	x23, [sp, #16]
  404d18:	mov	x29, sp
  404d1c:	cbz	x20, 404d6c <ferror@plt+0x33cc>
  404d20:	mov	x22, x2
  404d24:	mov	x23, x1
  404d28:	mov	x1, x2
  404d2c:	mov	x2, x3
  404d30:	mov	x19, x3
  404d34:	mov	x21, x0
  404d38:	bl	4017c0 <bcmp@plt>
  404d3c:	cbz	w0, 404d6c <ferror@plt+0x33cc>
  404d40:	add	x22, x22, x19
  404d44:	add	x23, x23, #0x8
  404d48:	ldr	x20, [x23]
  404d4c:	cbz	x20, 404d6c <ferror@plt+0x33cc>
  404d50:	mov	x0, x21
  404d54:	mov	x1, x22
  404d58:	mov	x2, x19
  404d5c:	bl	4017c0 <bcmp@plt>
  404d60:	add	x22, x22, x19
  404d64:	add	x23, x23, #0x8
  404d68:	cbnz	w0, 404d48 <ferror@plt+0x33a8>
  404d6c:	mov	x0, x20
  404d70:	ldp	x20, x19, [sp, #48]
  404d74:	ldp	x22, x21, [sp, #32]
  404d78:	ldr	x23, [sp, #16]
  404d7c:	ldp	x29, x30, [sp], #64
  404d80:	ret
  404d84:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  404d88:	str	x0, [x8, #936]
  404d8c:	ret
  404d90:	and	w8, w0, #0x1
  404d94:	adrp	x9, 41c000 <ferror@plt+0x1a660>
  404d98:	strb	w8, [x9, #944]
  404d9c:	ret
  404da0:	stp	x29, x30, [sp, #-48]!
  404da4:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  404da8:	ldr	x0, [x8, #648]
  404dac:	str	x21, [sp, #16]
  404db0:	stp	x20, x19, [sp, #32]
  404db4:	mov	x29, sp
  404db8:	bl	407e50 <ferror@plt+0x64b0>
  404dbc:	cbz	w0, 404ddc <ferror@plt+0x343c>
  404dc0:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  404dc4:	ldrb	w8, [x8, #944]
  404dc8:	cbz	w8, 404dfc <ferror@plt+0x345c>
  404dcc:	bl	401980 <__errno_location@plt>
  404dd0:	ldr	w8, [x0]
  404dd4:	cmp	w8, #0x20
  404dd8:	b.ne	404dfc <ferror@plt+0x345c>  // b.any
  404ddc:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  404de0:	ldr	x0, [x8, #624]
  404de4:	bl	407e50 <ferror@plt+0x64b0>
  404de8:	cbnz	w0, 404e68 <ferror@plt+0x34c8>
  404dec:	ldp	x20, x19, [sp, #32]
  404df0:	ldr	x21, [sp, #16]
  404df4:	ldp	x29, x30, [sp], #48
  404df8:	ret
  404dfc:	adrp	x1, 40a000 <ferror@plt+0x8660>
  404e00:	add	x1, x1, #0x782
  404e04:	mov	w2, #0x5                   	// #5
  404e08:	mov	x0, xzr
  404e0c:	bl	401930 <dcgettext@plt>
  404e10:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  404e14:	ldr	x21, [x8, #936]
  404e18:	mov	x19, x0
  404e1c:	bl	401980 <__errno_location@plt>
  404e20:	ldr	w20, [x0]
  404e24:	cbnz	x21, 404e44 <ferror@plt+0x34a4>
  404e28:	adrp	x2, 40a000 <ferror@plt+0x8660>
  404e2c:	add	x2, x2, #0x86b
  404e30:	mov	w0, wzr
  404e34:	mov	w1, w20
  404e38:	mov	x3, x19
  404e3c:	bl	401640 <error@plt>
  404e40:	b	404e68 <ferror@plt+0x34c8>
  404e44:	mov	x0, x21
  404e48:	bl	40669c <ferror@plt+0x4cfc>
  404e4c:	adrp	x2, 40a000 <ferror@plt+0x8660>
  404e50:	mov	x3, x0
  404e54:	add	x2, x2, #0x86e
  404e58:	mov	w0, wzr
  404e5c:	mov	w1, w20
  404e60:	mov	x4, x19
  404e64:	bl	401640 <error@plt>
  404e68:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  404e6c:	ldr	w0, [x8, #520]
  404e70:	bl	401600 <_exit@plt>
  404e74:	sub	sp, sp, #0x60
  404e78:	str	d8, [sp, #16]
  404e7c:	mov	v8.16b, v0.16b
  404e80:	add	x8, sp, #0x4
  404e84:	mov	w9, #0x2d25                	// #11557
  404e88:	fneg	d0, d0
  404e8c:	fcmp	d8, #0.0
  404e90:	mov	x10, #0x10000000000000      	// #4503599627370496
  404e94:	strh	w9, [sp, #4]
  404e98:	and	x9, x2, #0x1
  404e9c:	orr	x8, x8, #0x1
  404ea0:	fmov	d1, x10
  404ea4:	mov	w10, #0x47                  	// #71
  404ea8:	add	x8, x8, x9
  404eac:	mov	w9, #0x67                  	// #103
  404eb0:	fcsel	d0, d0, d8, mi  // mi = first
  404eb4:	tst	w2, #0x10
  404eb8:	csel	w9, w9, w10, eq  // eq = none
  404ebc:	mov	w10, #0x2b                  	// #43
  404ec0:	strb	w10, [x8]
  404ec4:	ubfx	x10, x2, #1, #1
  404ec8:	add	x8, x8, x10
  404ecc:	mov	w10, #0x20                  	// #32
  404ed0:	strb	w10, [x8]
  404ed4:	ubfx	x10, x2, #2, #1
  404ed8:	add	x8, x8, x10
  404edc:	mov	w10, #0x30                  	// #48
  404ee0:	strb	w10, [x8]
  404ee4:	ubfx	x10, x2, #3, #1
  404ee8:	add	x8, x8, x10
  404eec:	mov	w10, #0x2e2a                	// #11818
  404ef0:	strh	w10, [x8]
  404ef4:	mov	w10, #0x2a                  	// #42
  404ef8:	stp	x29, x30, [sp, #32]
  404efc:	stp	x24, x23, [sp, #48]
  404f00:	stp	x22, x21, [sp, #64]
  404f04:	stp	x20, x19, [sp, #80]
  404f08:	strb	w10, [x8, #2]
  404f0c:	mov	w10, #0xf                   	// #15
  404f10:	fcmp	d0, d1
  404f14:	mov	w19, w3
  404f18:	mov	x20, x1
  404f1c:	mov	x21, x0
  404f20:	csinc	w22, w10, wzr, pl  // pl = nfrst
  404f24:	add	x29, sp, #0x10
  404f28:	strb	w9, [x8, #3]
  404f2c:	strb	wzr, [x8, #4]
  404f30:	b	404f68 <ferror@plt+0x35c8>
  404f34:	mov	x0, x21
  404f38:	mov	x1, xzr
  404f3c:	bl	401650 <strtod@plt>
  404f40:	fcmp	d0, d8
  404f44:	b.ne	404f5c <ferror@plt+0x35bc>  // b.any
  404f48:	mov	w8, wzr
  404f4c:	mov	w23, w24
  404f50:	add	w22, w22, #0x1
  404f54:	tbnz	w8, #0, 404f68 <ferror@plt+0x35c8>
  404f58:	b	404fb0 <ferror@plt+0x3610>
  404f5c:	mov	w8, #0x1                   	// #1
  404f60:	add	w22, w22, #0x1
  404f64:	tbz	w8, #0, 404fb0 <ferror@plt+0x3610>
  404f68:	add	x4, sp, #0x4
  404f6c:	mov	w2, #0x1                   	// #1
  404f70:	mov	x3, #0xffffffffffffffff    	// #-1
  404f74:	mov	x0, x21
  404f78:	mov	x1, x20
  404f7c:	mov	w5, w19
  404f80:	mov	w6, w22
  404f84:	mov	v0.16b, v8.16b
  404f88:	bl	4016e0 <__snprintf_chk@plt>
  404f8c:	mov	w24, w0
  404f90:	cmp	w22, #0x10
  404f94:	mov	w8, wzr
  404f98:	b.hi	404f4c <ferror@plt+0x35ac>  // b.pmore
  404f9c:	tbnz	w24, #31, 404f4c <ferror@plt+0x35ac>
  404fa0:	sxtw	x8, w24
  404fa4:	cmp	x8, x20
  404fa8:	b.cs	404f5c <ferror@plt+0x35bc>  // b.hs, b.nlast
  404fac:	b	404f34 <ferror@plt+0x3594>
  404fb0:	mov	w0, w23
  404fb4:	ldp	x20, x19, [sp, #80]
  404fb8:	ldp	x22, x21, [sp, #64]
  404fbc:	ldp	x24, x23, [sp, #48]
  404fc0:	ldp	x29, x30, [sp, #32]
  404fc4:	ldr	d8, [sp, #16]
  404fc8:	add	sp, sp, #0x60
  404fcc:	ret
  404fd0:	sub	sp, sp, #0x60
  404fd4:	stp	d9, d8, [sp, #16]
  404fd8:	mov	v8.16b, v0.16b
  404fdc:	add	x8, sp, #0x4
  404fe0:	mov	w9, #0x2d25                	// #11557
  404fe4:	fneg	s0, s0
  404fe8:	fcmp	s8, #0.0
  404fec:	mov	w10, #0x800000              	// #8388608
  404ff0:	strh	w9, [sp, #4]
  404ff4:	and	x9, x2, #0x1
  404ff8:	orr	x8, x8, #0x1
  404ffc:	fmov	s1, w10
  405000:	mov	w10, #0x47                  	// #71
  405004:	add	x8, x8, x9
  405008:	mov	w9, #0x67                  	// #103
  40500c:	fcsel	s0, s0, s8, mi  // mi = first
  405010:	tst	w2, #0x10
  405014:	csel	w9, w9, w10, eq  // eq = none
  405018:	mov	w10, #0x2b                  	// #43
  40501c:	strb	w10, [x8]
  405020:	ubfx	x10, x2, #1, #1
  405024:	add	x8, x8, x10
  405028:	mov	w10, #0x20                  	// #32
  40502c:	strb	w10, [x8]
  405030:	ubfx	x10, x2, #2, #1
  405034:	add	x8, x8, x10
  405038:	mov	w10, #0x30                  	// #48
  40503c:	strb	w10, [x8]
  405040:	ubfx	x10, x2, #3, #1
  405044:	add	x8, x8, x10
  405048:	mov	w10, #0x2e2a                	// #11818
  40504c:	strh	w10, [x8]
  405050:	mov	w10, #0x2a                  	// #42
  405054:	stp	x29, x30, [sp, #32]
  405058:	stp	x24, x23, [sp, #48]
  40505c:	stp	x22, x21, [sp, #64]
  405060:	stp	x20, x19, [sp, #80]
  405064:	strb	w10, [x8, #2]
  405068:	mov	w10, #0x6                   	// #6
  40506c:	fcmp	s0, s1
  405070:	mov	w19, w3
  405074:	mov	x20, x1
  405078:	mov	x21, x0
  40507c:	fcvt	d9, s8
  405080:	csinc	w22, w10, wzr, pl  // pl = nfrst
  405084:	add	x29, sp, #0x10
  405088:	strb	w9, [x8, #3]
  40508c:	strb	wzr, [x8, #4]
  405090:	b	4050c8 <ferror@plt+0x3728>
  405094:	mov	x0, x21
  405098:	mov	x1, xzr
  40509c:	bl	4018a0 <strtof@plt>
  4050a0:	fcmp	s0, s8
  4050a4:	b.ne	4050bc <ferror@plt+0x371c>  // b.any
  4050a8:	mov	w8, wzr
  4050ac:	mov	w23, w24
  4050b0:	add	w22, w22, #0x1
  4050b4:	tbnz	w8, #0, 4050c8 <ferror@plt+0x3728>
  4050b8:	b	405110 <ferror@plt+0x3770>
  4050bc:	mov	w8, #0x1                   	// #1
  4050c0:	add	w22, w22, #0x1
  4050c4:	tbz	w8, #0, 405110 <ferror@plt+0x3770>
  4050c8:	add	x4, sp, #0x4
  4050cc:	mov	w2, #0x1                   	// #1
  4050d0:	mov	x3, #0xffffffffffffffff    	// #-1
  4050d4:	mov	x0, x21
  4050d8:	mov	x1, x20
  4050dc:	mov	w5, w19
  4050e0:	mov	w6, w22
  4050e4:	mov	v0.16b, v9.16b
  4050e8:	bl	4016e0 <__snprintf_chk@plt>
  4050ec:	mov	w24, w0
  4050f0:	cmp	w22, #0x8
  4050f4:	mov	w8, wzr
  4050f8:	b.hi	4050ac <ferror@plt+0x370c>  // b.pmore
  4050fc:	tbnz	w24, #31, 4050ac <ferror@plt+0x370c>
  405100:	sxtw	x8, w24
  405104:	cmp	x8, x20
  405108:	b.cs	4050bc <ferror@plt+0x371c>  // b.hs, b.nlast
  40510c:	b	405094 <ferror@plt+0x36f4>
  405110:	mov	w0, w23
  405114:	ldp	x20, x19, [sp, #80]
  405118:	ldp	x22, x21, [sp, #64]
  40511c:	ldp	x24, x23, [sp, #48]
  405120:	ldp	x29, x30, [sp, #32]
  405124:	ldp	d9, d8, [sp, #16]
  405128:	add	sp, sp, #0x60
  40512c:	ret
  405130:	sub	sp, sp, #0x70
  405134:	adrp	x8, 40a000 <ferror@plt+0x8660>
  405138:	mov	v1.16b, v0.16b
  40513c:	str	q0, [sp, #16]
  405140:	ldr	q0, [x8, #2176]
  405144:	stp	x29, x30, [sp, #48]
  405148:	stp	x24, x23, [sp, #64]
  40514c:	stp	x22, x21, [sp, #80]
  405150:	stp	x20, x19, [sp, #96]
  405154:	add	x29, sp, #0x30
  405158:	mov	w19, w3
  40515c:	mov	w22, w2
  405160:	mov	x20, x1
  405164:	mov	x21, x0
  405168:	bl	4081a0 <ferror@plt+0x6800>
  40516c:	adrp	x8, 40a000 <ferror@plt+0x8660>
  405170:	str	q0, [sp]
  405174:	ldr	q1, [x8, #2192]
  405178:	ldr	q0, [sp, #16]
  40517c:	bl	408060 <ferror@plt+0x66c0>
  405180:	ldr	q0, [sp, #16]
  405184:	cmp	w0, #0x0
  405188:	b.ge	405190 <ferror@plt+0x37f0>  // b.tcont
  40518c:	ldr	q0, [sp]
  405190:	mov	w9, #0x2d25                	// #11557
  405194:	sub	x8, x29, #0xc
  405198:	tst	w22, #0x10
  40519c:	mov	w10, #0x47                  	// #71
  4051a0:	sturh	w9, [x29, #-12]
  4051a4:	mov	w9, #0x67                  	// #103
  4051a8:	csel	w9, w9, w10, eq  // eq = none
  4051ac:	and	x10, x22, #0x1
  4051b0:	orr	x8, x8, #0x1
  4051b4:	add	x8, x8, x10
  4051b8:	mov	w10, #0x2b                  	// #43
  4051bc:	strb	w10, [x8]
  4051c0:	ubfx	x10, x22, #1, #1
  4051c4:	add	x8, x8, x10
  4051c8:	mov	w10, #0x20                  	// #32
  4051cc:	strb	w10, [x8]
  4051d0:	ubfx	x10, x22, #2, #1
  4051d4:	add	x8, x8, x10
  4051d8:	mov	w10, #0x30                  	// #48
  4051dc:	strb	w10, [x8]
  4051e0:	ubfx	x10, x22, #3, #1
  4051e4:	add	x8, x8, x10
  4051e8:	mov	w10, #0x2e2a                	// #11818
  4051ec:	movk	w10, #0x4c2a, lsl #16
  4051f0:	str	w10, [x8]
  4051f4:	strb	w9, [x8, #4]
  4051f8:	strb	wzr, [x8, #5]
  4051fc:	adrp	x8, 40a000 <ferror@plt+0x8660>
  405200:	ldr	q1, [x8, #2208]
  405204:	bl	408060 <ferror@plt+0x66c0>
  405208:	cmp	w0, #0x0
  40520c:	mov	w8, #0x21                  	// #33
  405210:	csinc	w22, w8, wzr, ge  // ge = tcont
  405214:	b	405250 <ferror@plt+0x38b0>
  405218:	mov	x0, x21
  40521c:	mov	x1, xzr
  405220:	bl	4018b0 <strtold@plt>
  405224:	ldr	q1, [sp, #16]
  405228:	bl	407f58 <ferror@plt+0x65b8>
  40522c:	cbnz	w0, 405244 <ferror@plt+0x38a4>
  405230:	mov	w8, wzr
  405234:	mov	w23, w24
  405238:	add	w22, w22, #0x1
  40523c:	tbnz	w8, #0, 405250 <ferror@plt+0x38b0>
  405240:	b	405298 <ferror@plt+0x38f8>
  405244:	mov	w8, #0x1                   	// #1
  405248:	add	w22, w22, #0x1
  40524c:	tbz	w8, #0, 405298 <ferror@plt+0x38f8>
  405250:	ldr	q0, [sp, #16]
  405254:	sub	x4, x29, #0xc
  405258:	mov	w2, #0x1                   	// #1
  40525c:	mov	x3, #0xffffffffffffffff    	// #-1
  405260:	mov	x0, x21
  405264:	mov	x1, x20
  405268:	mov	w5, w19
  40526c:	mov	w6, w22
  405270:	bl	4016e0 <__snprintf_chk@plt>
  405274:	mov	w24, w0
  405278:	cmp	w22, #0x23
  40527c:	mov	w8, wzr
  405280:	b.hi	405234 <ferror@plt+0x3894>  // b.pmore
  405284:	tbnz	w24, #31, 405234 <ferror@plt+0x3894>
  405288:	sxtw	x8, w24
  40528c:	cmp	x8, x20
  405290:	b.cs	405244 <ferror@plt+0x38a4>  // b.hs, b.nlast
  405294:	b	405218 <ferror@plt+0x3878>
  405298:	mov	w0, w23
  40529c:	ldp	x20, x19, [sp, #96]
  4052a0:	ldp	x22, x21, [sp, #80]
  4052a4:	ldp	x24, x23, [sp, #64]
  4052a8:	ldp	x29, x30, [sp, #48]
  4052ac:	add	sp, sp, #0x70
  4052b0:	ret
  4052b4:	stp	x29, x30, [sp, #-32]!
  4052b8:	stp	x20, x19, [sp, #16]
  4052bc:	mov	x29, sp
  4052c0:	cbz	x0, 405340 <ferror@plt+0x39a0>
  4052c4:	mov	w1, #0x2f                  	// #47
  4052c8:	mov	x19, x0
  4052cc:	bl	4017e0 <strrchr@plt>
  4052d0:	cmp	x0, #0x0
  4052d4:	csinc	x20, x19, x0, eq  // eq = none
  4052d8:	sub	x8, x20, x19
  4052dc:	cmp	x8, #0x7
  4052e0:	b.lt	405324 <ferror@plt+0x3984>  // b.tstop
  4052e4:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4052e8:	sub	x0, x20, #0x7
  4052ec:	add	x1, x1, #0x8e8
  4052f0:	mov	w2, #0x7                   	// #7
  4052f4:	bl	401730 <strncmp@plt>
  4052f8:	cbnz	w0, 405324 <ferror@plt+0x3984>
  4052fc:	adrp	x1, 40a000 <ferror@plt+0x8660>
  405300:	add	x1, x1, #0x8f0
  405304:	mov	w2, #0x3                   	// #3
  405308:	mov	x0, x20
  40530c:	bl	401730 <strncmp@plt>
  405310:	mov	x19, x20
  405314:	cbnz	w0, 405324 <ferror@plt+0x3984>
  405318:	add	x19, x20, #0x3
  40531c:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  405320:	str	x19, [x8, #664]
  405324:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  405328:	adrp	x9, 41c000 <ferror@plt+0x1a660>
  40532c:	str	x19, [x8, #952]
  405330:	str	x19, [x9, #616]
  405334:	ldp	x20, x19, [sp, #16]
  405338:	ldp	x29, x30, [sp], #32
  40533c:	ret
  405340:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  405344:	ldr	x3, [x8, #624]
  405348:	adrp	x0, 40a000 <ferror@plt+0x8660>
  40534c:	add	x0, x0, #0x8b0
  405350:	mov	w1, #0x37                  	// #55
  405354:	mov	w2, #0x1                   	// #1
  405358:	bl	401900 <fwrite@plt>
  40535c:	bl	401810 <abort@plt>
  405360:	stp	x29, x30, [sp, #-48]!
  405364:	str	x21, [sp, #16]
  405368:	stp	x20, x19, [sp, #32]
  40536c:	mov	x29, sp
  405370:	mov	x19, x0
  405374:	bl	401980 <__errno_location@plt>
  405378:	ldr	w21, [x0]
  40537c:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  405380:	add	x8, x8, #0x3c0
  405384:	cmp	x19, #0x0
  405388:	mov	x20, x0
  40538c:	csel	x0, x8, x19, eq  // eq = none
  405390:	mov	w1, #0x38                  	// #56
  405394:	bl	407344 <ferror@plt+0x59a4>
  405398:	str	w21, [x20]
  40539c:	ldp	x20, x19, [sp, #32]
  4053a0:	ldr	x21, [sp, #16]
  4053a4:	ldp	x29, x30, [sp], #48
  4053a8:	ret
  4053ac:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  4053b0:	add	x8, x8, #0x3c0
  4053b4:	cmp	x0, #0x0
  4053b8:	csel	x8, x8, x0, eq  // eq = none
  4053bc:	ldr	w0, [x8]
  4053c0:	ret
  4053c4:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  4053c8:	add	x8, x8, #0x3c0
  4053cc:	cmp	x0, #0x0
  4053d0:	csel	x8, x8, x0, eq  // eq = none
  4053d4:	str	w1, [x8]
  4053d8:	ret
  4053dc:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  4053e0:	add	x8, x8, #0x3c0
  4053e4:	cmp	x0, #0x0
  4053e8:	ubfx	w9, w1, #5, #3
  4053ec:	csel	x8, x8, x0, eq  // eq = none
  4053f0:	add	x8, x8, w9, uxtw #2
  4053f4:	ldr	w9, [x8, #8]
  4053f8:	lsr	w10, w9, w1
  4053fc:	and	w0, w10, #0x1
  405400:	and	w10, w2, #0x1
  405404:	eor	w10, w0, w10
  405408:	lsl	w10, w10, w1
  40540c:	eor	w9, w10, w9
  405410:	str	w9, [x8, #8]
  405414:	ret
  405418:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  40541c:	add	x8, x8, #0x3c0
  405420:	cmp	x0, #0x0
  405424:	csel	x8, x8, x0, eq  // eq = none
  405428:	ldr	w0, [x8, #4]
  40542c:	str	w1, [x8, #4]
  405430:	ret
  405434:	stp	x29, x30, [sp, #-16]!
  405438:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  40543c:	add	x8, x8, #0x3c0
  405440:	cmp	x0, #0x0
  405444:	csel	x8, x8, x0, eq  // eq = none
  405448:	mov	w9, #0xa                   	// #10
  40544c:	mov	x29, sp
  405450:	str	w9, [x8]
  405454:	cbz	x1, 405468 <ferror@plt+0x3ac8>
  405458:	cbz	x2, 405468 <ferror@plt+0x3ac8>
  40545c:	stp	x1, x2, [x8, #40]
  405460:	ldp	x29, x30, [sp], #16
  405464:	ret
  405468:	bl	401810 <abort@plt>
  40546c:	sub	sp, sp, #0x60
  405470:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  405474:	add	x8, x8, #0x3c0
  405478:	cmp	x4, #0x0
  40547c:	stp	x29, x30, [sp, #16]
  405480:	str	x25, [sp, #32]
  405484:	stp	x24, x23, [sp, #48]
  405488:	stp	x22, x21, [sp, #64]
  40548c:	stp	x20, x19, [sp, #80]
  405490:	add	x29, sp, #0x10
  405494:	mov	x19, x3
  405498:	mov	x20, x2
  40549c:	mov	x21, x1
  4054a0:	mov	x22, x0
  4054a4:	csel	x24, x8, x4, eq  // eq = none
  4054a8:	bl	401980 <__errno_location@plt>
  4054ac:	ldp	w4, w5, [x24]
  4054b0:	ldp	x7, x8, [x24, #40]
  4054b4:	ldr	w25, [x0]
  4054b8:	mov	x23, x0
  4054bc:	add	x6, x24, #0x8
  4054c0:	mov	x0, x22
  4054c4:	mov	x1, x21
  4054c8:	mov	x2, x20
  4054cc:	mov	x3, x19
  4054d0:	str	x8, [sp]
  4054d4:	bl	4054f8 <ferror@plt+0x3b58>
  4054d8:	str	w25, [x23]
  4054dc:	ldp	x20, x19, [sp, #80]
  4054e0:	ldp	x22, x21, [sp, #64]
  4054e4:	ldp	x24, x23, [sp, #48]
  4054e8:	ldr	x25, [sp, #32]
  4054ec:	ldp	x29, x30, [sp, #16]
  4054f0:	add	sp, sp, #0x60
  4054f4:	ret
  4054f8:	sub	sp, sp, #0x120
  4054fc:	stp	x29, x30, [sp, #192]
  405500:	add	x29, sp, #0xc0
  405504:	ldr	x8, [x29, #96]
  405508:	stp	x28, x27, [sp, #208]
  40550c:	stp	x26, x25, [sp, #224]
  405510:	stp	x24, x23, [sp, #240]
  405514:	stp	x22, x21, [sp, #256]
  405518:	stp	x20, x19, [sp, #272]
  40551c:	str	x7, [sp, #80]
  405520:	stur	x6, [x29, #-48]
  405524:	mov	w19, w5
  405528:	mov	w20, w4
  40552c:	mov	x23, x3
  405530:	mov	x21, x2
  405534:	mov	x27, x1
  405538:	str	x8, [sp, #96]
  40553c:	mov	x24, x0
  405540:	bl	4018d0 <__ctype_get_mb_cur_max@plt>
  405544:	mov	w1, w20
  405548:	mov	x22, xzr
  40554c:	mov	w8, wzr
  405550:	mov	w28, wzr
  405554:	str	w19, [sp, #64]
  405558:	ubfx	w19, w19, #1, #1
  40555c:	add	x9, x21, #0x1
  405560:	mov	w15, #0x1                   	// #1
  405564:	str	x0, [sp, #56]
  405568:	stur	xzr, [x29, #-80]
  40556c:	stur	xzr, [x29, #-56]
  405570:	str	wzr, [sp, #88]
  405574:	stur	x9, [x29, #-72]
  405578:	cmp	w1, #0xa
  40557c:	b.hi	406150 <ferror@plt+0x47b0>  // b.pmore
  405580:	adrp	x12, 40a000 <ferror@plt+0x8660>
  405584:	mov	w9, w1
  405588:	add	x12, x12, #0x8f8
  40558c:	adr	x10, 4055b0 <ferror@plt+0x3c10>
  405590:	ldrb	w11, [x12, x9]
  405594:	add	x10, x10, x11, lsl #2
  405598:	mov	x26, x27
  40559c:	mov	x20, xzr
  4055a0:	mov	w16, wzr
  4055a4:	mov	w9, #0x1                   	// #1
  4055a8:	mov	w27, w28
  4055ac:	br	x10
  4055b0:	adrp	x0, 40a000 <ferror@plt+0x8660>
  4055b4:	add	x0, x0, #0xa56
  4055b8:	mov	w20, w1
  4055bc:	mov	w22, w15
  4055c0:	bl	406868 <ferror@plt+0x4ec8>
  4055c4:	str	x0, [sp, #80]
  4055c8:	adrp	x0, 40a000 <ferror@plt+0x8660>
  4055cc:	add	x0, x0, #0xdcb
  4055d0:	mov	w1, w20
  4055d4:	bl	406868 <ferror@plt+0x4ec8>
  4055d8:	mov	w15, w22
  4055dc:	mov	w1, w20
  4055e0:	str	x0, [sp, #96]
  4055e4:	stur	w1, [x29, #-28]
  4055e8:	tbnz	w19, #0, 405628 <ferror@plt+0x3c88>
  4055ec:	ldr	x8, [sp, #80]
  4055f0:	ldrb	w9, [x8]
  4055f4:	cbz	w9, 405628 <ferror@plt+0x3c88>
  4055f8:	mov	w27, w15
  4055fc:	mov	x10, xzr
  405600:	add	x8, x8, #0x1
  405604:	b	405618 <ferror@plt+0x3c78>
  405608:	ldrb	w9, [x8, x10]
  40560c:	add	x20, x10, #0x1
  405610:	mov	x10, x20
  405614:	cbz	w9, 405630 <ferror@plt+0x3c90>
  405618:	cmp	x10, x26
  40561c:	b.cs	405608 <ferror@plt+0x3c68>  // b.hs, b.nlast
  405620:	strb	w9, [x24, x10]
  405624:	b	405608 <ferror@plt+0x3c68>
  405628:	mov	w27, w15
  40562c:	mov	x20, xzr
  405630:	ldr	x25, [sp, #96]
  405634:	mov	x0, x25
  405638:	bl	401610 <strlen@plt>
  40563c:	ldur	w1, [x29, #-28]
  405640:	mov	x22, x0
  405644:	stur	x25, [x29, #-56]
  405648:	mov	w9, #0x1                   	// #1
  40564c:	mov	w16, w19
  405650:	mov	w15, w27
  405654:	mov	w27, w28
  405658:	b	405704 <ferror@plt+0x3d64>
  40565c:	mov	w19, #0x1                   	// #1
  405660:	mov	w1, #0x5                   	// #5
  405664:	tbz	w19, #0, 405690 <ferror@plt+0x3cf0>
  405668:	adrp	x8, 40a000 <ferror@plt+0x8660>
  40566c:	mov	x20, xzr
  405670:	mov	w22, #0x1                   	// #1
  405674:	add	x8, x8, #0xa54
  405678:	stur	x8, [x29, #-56]
  40567c:	b	4056b0 <ferror@plt+0x3d10>
  405680:	mov	x20, xzr
  405684:	mov	w16, wzr
  405688:	mov	w9, w8
  40568c:	b	405704 <ferror@plt+0x3d64>
  405690:	cbz	x26, 40569c <ferror@plt+0x3cfc>
  405694:	mov	w8, #0x22                  	// #34
  405698:	strb	w8, [x24]
  40569c:	adrp	x8, 40a000 <ferror@plt+0x8660>
  4056a0:	add	x8, x8, #0xa54
  4056a4:	mov	w20, #0x1                   	// #1
  4056a8:	stur	x8, [x29, #-56]
  4056ac:	mov	w22, #0x1                   	// #1
  4056b0:	mov	w9, #0x1                   	// #1
  4056b4:	b	405700 <ferror@plt+0x3d60>
  4056b8:	mov	w8, #0x1                   	// #1
  4056bc:	mov	w19, #0x1                   	// #1
  4056c0:	eor	w9, w19, #0x1
  4056c4:	orr	w8, w8, w9
  4056c8:	tbz	w19, #0, 4056d8 <ferror@plt+0x3d38>
  4056cc:	mov	x20, xzr
  4056d0:	mov	w1, #0x2                   	// #2
  4056d4:	b	4056ec <ferror@plt+0x3d4c>
  4056d8:	cbz	x26, 4056e4 <ferror@plt+0x3d44>
  4056dc:	mov	w9, #0x27                  	// #39
  4056e0:	strb	w9, [x24]
  4056e4:	mov	w1, #0x2                   	// #2
  4056e8:	mov	w20, #0x1                   	// #1
  4056ec:	adrp	x9, 40a000 <ferror@plt+0x8660>
  4056f0:	add	x9, x9, #0xdcb
  4056f4:	stur	x9, [x29, #-56]
  4056f8:	mov	w22, #0x1                   	// #1
  4056fc:	mov	w9, w8
  405700:	mov	w16, w19
  405704:	ldur	x8, [x29, #-48]
  405708:	mov	w14, w9
  40570c:	eor	w17, w16, #0x1
  405710:	stur	w17, [x29, #-60]
  405714:	cmp	x8, #0x0
  405718:	cset	w8, eq  // eq = none
  40571c:	cmp	x22, #0x0
  405720:	cset	w9, ne  // ne = any
  405724:	cmp	w1, #0x2
  405728:	cset	w10, ne  // ne = any
  40572c:	and	w13, w10, w14
  405730:	and	w11, w9, w16
  405734:	orr	w10, w10, w17
  405738:	and	w17, w9, w13
  40573c:	orr	w9, w13, w16
  405740:	eor	w9, w9, #0x1
  405744:	cset	w12, eq  // eq = none
  405748:	orr	w8, w8, w9
  40574c:	mov	x25, xzr
  405750:	and	w11, w14, w11
  405754:	stur	w10, [x29, #-84]
  405758:	and	w10, w12, w16
  40575c:	stur	w8, [x29, #-24]
  405760:	eor	w8, w14, #0x1
  405764:	str	w11, [sp, #72]
  405768:	str	w10, [sp, #92]
  40576c:	stur	w14, [x29, #-64]
  405770:	str	w8, [sp, #76]
  405774:	stp	w16, w1, [x29, #-32]
  405778:	stur	w17, [x29, #-36]
  40577c:	b	405784 <ferror@plt+0x3de4>
  405780:	add	x25, x25, #0x1
  405784:	cmn	x23, #0x1
  405788:	b.eq	40579c <ferror@plt+0x3dfc>  // b.none
  40578c:	cmp	x25, x23
  405790:	cset	w8, eq  // eq = none
  405794:	tbz	w8, #0, 4057ac <ferror@plt+0x3e0c>
  405798:	b	406000 <ferror@plt+0x4660>
  40579c:	ldrb	w8, [x21, x25]
  4057a0:	cmp	w8, #0x0
  4057a4:	cset	w8, eq  // eq = none
  4057a8:	tbnz	w8, #0, 406000 <ferror@plt+0x4660>
  4057ac:	cbz	w17, 4057e8 <ferror@plt+0x3e48>
  4057b0:	cmp	x22, #0x2
  4057b4:	add	x19, x25, x22
  4057b8:	b.cc	4057e0 <ferror@plt+0x3e40>  // b.lo, b.ul, b.last
  4057bc:	cmn	x23, #0x1
  4057c0:	b.ne	4057e0 <ferror@plt+0x3e40>  // b.any
  4057c4:	mov	x0, x21
  4057c8:	mov	w23, w15
  4057cc:	bl	401610 <strlen@plt>
  4057d0:	ldp	w17, w16, [x29, #-36]
  4057d4:	ldur	w1, [x29, #-28]
  4057d8:	mov	w15, w23
  4057dc:	mov	x23, x0
  4057e0:	cmp	x19, x23
  4057e4:	b.ls	405924 <ferror@plt+0x3f84>  // b.plast
  4057e8:	mov	w28, wzr
  4057ec:	ldrb	w19, [x21, x25]
  4057f0:	cmp	w19, #0x7e
  4057f4:	b.hi	405a58 <ferror@plt+0x40b8>  // b.pmore
  4057f8:	adrp	x14, 40a000 <ferror@plt+0x8660>
  4057fc:	add	x14, x14, #0x903
  405800:	adr	x13, 405824 <ferror@plt+0x3e84>
  405804:	ldrb	w10, [x14, x19]
  405808:	add	x13, x13, x10, lsl #2
  40580c:	mov	w11, wzr
  405810:	mov	w9, wzr
  405814:	mov	w8, #0x1                   	// #1
  405818:	mov	w12, #0x6e                  	// #110
  40581c:	mov	w10, #0x61                  	// #97
  405820:	br	x13
  405824:	ldur	w10, [x29, #-24]
  405828:	tbnz	w10, #0, 405848 <ferror@plt+0x3ea8>
  40582c:	ldur	x11, [x29, #-48]
  405830:	ubfx	w10, w19, #5, #3
  405834:	ldr	w10, [x11, w10, uxtw #2]
  405838:	lsr	w10, w10, w19
  40583c:	tbz	w10, #0, 405848 <ferror@plt+0x3ea8>
  405840:	mov	w10, w19
  405844:	b	405850 <ferror@plt+0x3eb0>
  405848:	mov	w10, w19
  40584c:	tbz	w28, #0, 4058c8 <ferror@plt+0x3f28>
  405850:	tbz	w16, #0, 40585c <ferror@plt+0x3ebc>
  405854:	mov	w10, #0x10                  	// #16
  405858:	b	405914 <ferror@plt+0x3f74>
  40585c:	cmp	w1, #0x2
  405860:	cset	w9, ne  // ne = any
  405864:	orr	w9, w9, w27
  405868:	tbnz	w9, #0, 4058ac <ferror@plt+0x3f0c>
  40586c:	cmp	x20, x26
  405870:	b.cs	40587c <ferror@plt+0x3edc>  // b.hs, b.nlast
  405874:	mov	w9, #0x27                  	// #39
  405878:	strb	w9, [x24, x20]
  40587c:	add	x9, x20, #0x1
  405880:	cmp	x9, x26
  405884:	b.cs	405890 <ferror@plt+0x3ef0>  // b.hs, b.nlast
  405888:	mov	w11, #0x24                  	// #36
  40588c:	strb	w11, [x24, x9]
  405890:	add	x9, x20, #0x2
  405894:	cmp	x9, x26
  405898:	b.cs	4058a4 <ferror@plt+0x3f04>  // b.hs, b.nlast
  40589c:	mov	w11, #0x27                  	// #39
  4058a0:	strb	w11, [x24, x9]
  4058a4:	add	x20, x20, #0x3
  4058a8:	mov	w27, #0x1                   	// #1
  4058ac:	cmp	x20, x26
  4058b0:	b.cs	4058bc <ferror@plt+0x3f1c>  // b.hs, b.nlast
  4058b4:	mov	w9, #0x5c                  	// #92
  4058b8:	strb	w9, [x24, x20]
  4058bc:	add	x20, x20, #0x1
  4058c0:	mov	w9, #0x1                   	// #1
  4058c4:	mov	w19, w10
  4058c8:	tbnz	w9, #0, 4058fc <ferror@plt+0x3f5c>
  4058cc:	tbz	w27, #0, 4058fc <ferror@plt+0x3f5c>
  4058d0:	cmp	x20, x26
  4058d4:	b.cs	4058e0 <ferror@plt+0x3f40>  // b.hs, b.nlast
  4058d8:	mov	w9, #0x27                  	// #39
  4058dc:	strb	w9, [x24, x20]
  4058e0:	add	x9, x20, #0x1
  4058e4:	cmp	x9, x26
  4058e8:	b.cs	4058f4 <ferror@plt+0x3f54>  // b.hs, b.nlast
  4058ec:	mov	w10, #0x27                  	// #39
  4058f0:	strb	w10, [x24, x9]
  4058f4:	mov	w27, wzr
  4058f8:	add	x20, x20, #0x2
  4058fc:	cmp	x20, x26
  405900:	b.cs	405908 <ferror@plt+0x3f68>  // b.hs, b.nlast
  405904:	strb	w19, [x24, x20]
  405908:	mov	w10, wzr
  40590c:	add	x20, x20, #0x1
  405910:	and	w15, w15, w8
  405914:	cbz	w10, 405780 <ferror@plt+0x3de0>
  405918:	cmp	w10, #0xf
  40591c:	b.eq	405780 <ferror@plt+0x3de0>  // b.none
  405920:	b	406084 <ferror@plt+0x46e4>
  405924:	ldur	x1, [x29, #-56]
  405928:	add	x0, x21, x25
  40592c:	mov	x2, x22
  405930:	mov	w19, w15
  405934:	bl	4017c0 <bcmp@plt>
  405938:	ldur	w9, [x29, #-60]
  40593c:	cmp	w0, #0x0
  405940:	cset	w8, ne  // ne = any
  405944:	cset	w28, eq  // eq = none
  405948:	orr	w8, w8, w9
  40594c:	tbz	w8, #0, 405960 <ferror@plt+0x3fc0>
  405950:	ldp	w16, w1, [x29, #-32]
  405954:	ldur	w17, [x29, #-36]
  405958:	mov	w15, w19
  40595c:	b	4057ec <ferror@plt+0x3e4c>
  405960:	ldp	w16, w1, [x29, #-32]
  405964:	ldur	w17, [x29, #-36]
  405968:	mov	w10, #0x10                  	// #16
  40596c:	mov	w15, w19
  405970:	b	405914 <ferror@plt+0x3f74>
  405974:	cmp	x23, #0x1
  405978:	b.eq	40599c <ferror@plt+0x3ffc>  // b.none
  40597c:	cmn	x23, #0x1
  405980:	b.ne	4059a0 <ferror@plt+0x4000>  // b.any
  405984:	ldrb	w8, [x21, #1]
  405988:	cbz	w8, 40599c <ferror@plt+0x3ffc>
  40598c:	mov	w9, wzr
  405990:	mov	w8, wzr
  405994:	mov	x23, #0xffffffffffffffff    	// #-1
  405998:	b	405824 <ferror@plt+0x3e84>
  40599c:	cbz	x25, 4059ac <ferror@plt+0x400c>
  4059a0:	mov	w9, wzr
  4059a4:	mov	w8, wzr
  4059a8:	b	405824 <ferror@plt+0x3e84>
  4059ac:	mov	w11, #0x1                   	// #1
  4059b0:	cmp	w1, #0x2
  4059b4:	b.ne	4059bc <ferror@plt+0x401c>  // b.any
  4059b8:	tbnz	w16, #0, 405854 <ferror@plt+0x3eb4>
  4059bc:	mov	w9, wzr
  4059c0:	mov	w8, w11
  4059c4:	b	405824 <ferror@plt+0x3e84>
  4059c8:	cmp	w1, #0x2
  4059cc:	b.ne	405a88 <ferror@plt+0x40e8>  // b.any
  4059d0:	tbnz	w16, #0, 405854 <ferror@plt+0x3eb4>
  4059d4:	b	405a94 <ferror@plt+0x40f4>
  4059d8:	mov	w10, #0x66                  	// #102
  4059dc:	b	405aac <ferror@plt+0x410c>
  4059e0:	mov	w12, #0x74                  	// #116
  4059e4:	b	405aa0 <ferror@plt+0x4100>
  4059e8:	mov	w10, #0x62                  	// #98
  4059ec:	b	405aac <ferror@plt+0x410c>
  4059f0:	mov	w12, #0x72                  	// #114
  4059f4:	b	405aa0 <ferror@plt+0x4100>
  4059f8:	ldur	w8, [x29, #-64]
  4059fc:	tbz	w8, #0, 405ac0 <ferror@plt+0x4120>
  405a00:	tbnz	w16, #0, 405854 <ferror@plt+0x3eb4>
  405a04:	cmp	w1, #0x2
  405a08:	cset	w8, ne  // ne = any
  405a0c:	orr	w8, w8, w27
  405a10:	tbz	w8, #0, 405f20 <ferror@plt+0x4580>
  405a14:	mov	x9, x20
  405a18:	b	405f60 <ferror@plt+0x45c0>
  405a1c:	cmp	w1, #0x5
  405a20:	b.eq	405c3c <ferror@plt+0x429c>  // b.none
  405a24:	cmp	w1, #0x2
  405a28:	b.ne	4059a0 <ferror@plt+0x4000>  // b.any
  405a2c:	tbz	w16, #0, 4059a0 <ferror@plt+0x4000>
  405a30:	b	405854 <ferror@plt+0x3eb4>
  405a34:	mov	w10, #0x76                  	// #118
  405a38:	b	405aac <ferror@plt+0x410c>
  405a3c:	cmp	w1, #0x2
  405a40:	b.ne	405ad0 <ferror@plt+0x4130>  // b.any
  405a44:	tbz	w16, #0, 405d20 <ferror@plt+0x4380>
  405a48:	mov	w8, #0x1                   	// #1
  405a4c:	mov	w10, #0x10                  	// #16
  405a50:	str	w8, [sp, #88]
  405a54:	b	405914 <ferror@plt+0x3f74>
  405a58:	ldr	x8, [sp, #56]
  405a5c:	str	w15, [sp, #52]
  405a60:	str	x24, [sp, #40]
  405a64:	cmp	x8, #0x1
  405a68:	b.ne	405ad8 <ferror@plt+0x4138>  // b.any
  405a6c:	bl	401880 <__ctype_b_loc@plt>
  405a70:	ldr	x8, [x0]
  405a74:	ldur	w1, [x29, #-28]
  405a78:	mov	w24, #0x1                   	// #1
  405a7c:	ldrh	w8, [x8, x19, lsl #1]
  405a80:	ubfx	w10, w8, #14, #1
  405a84:	b	405da0 <ferror@plt+0x4400>
  405a88:	ldr	w8, [sp, #72]
  405a8c:	mov	w12, w19
  405a90:	tbz	w8, #0, 405aa0 <ferror@plt+0x4100>
  405a94:	mov	w9, wzr
  405a98:	mov	w8, wzr
  405a9c:	b	4058c8 <ferror@plt+0x3f28>
  405aa0:	ldur	w8, [x29, #-84]
  405aa4:	mov	w10, w12
  405aa8:	tbz	w8, #0, 405854 <ferror@plt+0x3eb4>
  405aac:	ldur	w11, [x29, #-64]
  405ab0:	mov	w9, wzr
  405ab4:	mov	w8, wzr
  405ab8:	tbz	w11, #0, 405824 <ferror@plt+0x3e84>
  405abc:	b	405850 <ferror@plt+0x3eb0>
  405ac0:	ldr	w8, [sp, #64]
  405ac4:	tbz	w8, #0, 4059a0 <ferror@plt+0x4000>
  405ac8:	mov	w10, #0xf                   	// #15
  405acc:	b	405914 <ferror@plt+0x3f74>
  405ad0:	mov	w9, wzr
  405ad4:	b	405d8c <ferror@plt+0x43ec>
  405ad8:	cmn	x23, #0x1
  405adc:	str	x22, [sp, #16]
  405ae0:	stur	xzr, [x29, #-16]
  405ae4:	b.ne	405af4 <ferror@plt+0x4154>  // b.any
  405ae8:	mov	x0, x21
  405aec:	bl	401610 <strlen@plt>
  405af0:	mov	x23, x0
  405af4:	sub	x8, x23, x25
  405af8:	str	x8, [sp, #8]
  405afc:	add	x8, x21, x25
  405b00:	str	x8, [sp, #32]
  405b04:	ldur	x8, [x29, #-72]
  405b08:	mov	x24, xzr
  405b0c:	add	x8, x8, x25
  405b10:	str	x8, [sp, #24]
  405b14:	mov	w8, #0x1                   	// #1
  405b18:	str	w8, [sp, #68]
  405b1c:	add	x8, x24, x25
  405b20:	add	x1, x21, x8
  405b24:	sub	x2, x23, x8
  405b28:	sub	x0, x29, #0x14
  405b2c:	sub	x3, x29, #0x10
  405b30:	mov	w22, w27
  405b34:	bl	407c24 <ferror@plt+0x6284>
  405b38:	cbz	x0, 405b90 <ferror@plt+0x41f0>
  405b3c:	mov	x27, x0
  405b40:	cmn	x0, #0x1
  405b44:	b.eq	405b8c <ferror@plt+0x41ec>  // b.none
  405b48:	cmn	x27, #0x2
  405b4c:	b.ne	405b98 <ferror@plt+0x41f8>  // b.any
  405b50:	add	x8, x24, x25
  405b54:	cmp	x8, x23
  405b58:	mov	w27, w22
  405b5c:	b.cs	405b80 <ferror@plt+0x41e0>  // b.hs, b.nlast
  405b60:	ldr	x9, [sp, #32]
  405b64:	ldrb	w8, [x9, x24]
  405b68:	cbz	w8, 405b80 <ferror@plt+0x41e0>
  405b6c:	add	x24, x24, #0x1
  405b70:	add	x8, x25, x24
  405b74:	cmp	x8, x23
  405b78:	b.cc	405b64 <ferror@plt+0x41c4>  // b.lo, b.ul, b.last
  405b7c:	ldr	x24, [sp, #8]
  405b80:	str	wzr, [sp, #68]
  405b84:	mov	w10, #0x34                  	// #52
  405b88:	b	405c28 <ferror@plt+0x4288>
  405b8c:	str	wzr, [sp, #68]
  405b90:	mov	w10, #0x34                  	// #52
  405b94:	b	405c24 <ferror@plt+0x4284>
  405b98:	ldr	w8, [sp, #92]
  405b9c:	cbz	w8, 405c00 <ferror@plt+0x4260>
  405ba0:	cmp	x27, #0x2
  405ba4:	b.cc	405bf8 <ferror@plt+0x4258>  // b.lo, b.ul, b.last
  405ba8:	ldr	x9, [sp, #24]
  405bac:	sub	x8, x27, #0x1
  405bb0:	add	x9, x9, x24
  405bb4:	b	405bc4 <ferror@plt+0x4224>
  405bb8:	subs	x8, x8, #0x1
  405bbc:	add	x9, x9, #0x1
  405bc0:	b.eq	405bf8 <ferror@plt+0x4258>  // b.none
  405bc4:	ldrb	w10, [x9]
  405bc8:	sub	w10, w10, #0x5b
  405bcc:	cmp	w10, #0x21
  405bd0:	b.hi	405bb8 <ferror@plt+0x4218>  // b.pmore
  405bd4:	mov	w11, #0x1                   	// #1
  405bd8:	lsl	x10, x11, x10
  405bdc:	mov	x11, #0x2b                  	// #43
  405be0:	movk	x11, #0x2, lsl #32
  405be4:	tst	x10, x11
  405be8:	b.eq	405bb8 <ferror@plt+0x4218>  // b.none
  405bec:	mov	w10, #0x10                  	// #16
  405bf0:	cbnz	w10, 405c24 <ferror@plt+0x4284>
  405bf4:	b	405c00 <ferror@plt+0x4260>
  405bf8:	mov	w10, wzr
  405bfc:	cbnz	w10, 405c24 <ferror@plt+0x4284>
  405c00:	ldur	w0, [x29, #-20]
  405c04:	bl	401960 <iswprint@plt>
  405c08:	ldr	w9, [sp, #68]
  405c0c:	cmp	w0, #0x0
  405c10:	cset	w8, ne  // ne = any
  405c14:	mov	w10, wzr
  405c18:	and	w9, w9, w8
  405c1c:	add	x24, x27, x24
  405c20:	str	w9, [sp, #68]
  405c24:	mov	w27, w22
  405c28:	cbnz	w10, 405cf0 <ferror@plt+0x4350>
  405c2c:	sub	x0, x29, #0x10
  405c30:	bl	401820 <mbsinit@plt>
  405c34:	cbz	w0, 405b1c <ferror@plt+0x417c>
  405c38:	b	405cf8 <ferror@plt+0x4358>
  405c3c:	ldr	w8, [sp, #64]
  405c40:	tbz	w8, #2, 4059a0 <ferror@plt+0x4000>
  405c44:	add	x10, x25, #0x2
  405c48:	cmp	x10, x23
  405c4c:	b.cs	4059a0 <ferror@plt+0x4000>  // b.hs, b.nlast
  405c50:	add	x8, x25, x21
  405c54:	ldrb	w8, [x8, #1]
  405c58:	cmp	w8, #0x3f
  405c5c:	b.ne	4059a0 <ferror@plt+0x4000>  // b.any
  405c60:	ldrb	w11, [x21, x10]
  405c64:	mov	w9, wzr
  405c68:	cmp	w11, #0x3e
  405c6c:	b.hi	405ff8 <ferror@plt+0x4658>  // b.pmore
  405c70:	mov	w8, #0x1                   	// #1
  405c74:	mov	x12, #0xa38200000000        	// #179778741075968
  405c78:	lsl	x8, x8, x11
  405c7c:	movk	x12, #0x7000, lsl #48
  405c80:	tst	x8, x12
  405c84:	b.eq	405ff8 <ferror@plt+0x4658>  // b.none
  405c88:	tbnz	w16, #0, 405854 <ferror@plt+0x3eb4>
  405c8c:	cmp	x20, x26
  405c90:	b.cs	405c9c <ferror@plt+0x42fc>  // b.hs, b.nlast
  405c94:	mov	w8, #0x3f                  	// #63
  405c98:	strb	w8, [x24, x20]
  405c9c:	add	x8, x20, #0x1
  405ca0:	cmp	x8, x26
  405ca4:	b.cs	405cb0 <ferror@plt+0x4310>  // b.hs, b.nlast
  405ca8:	mov	w9, #0x22                  	// #34
  405cac:	strb	w9, [x24, x8]
  405cb0:	add	x8, x20, #0x2
  405cb4:	cmp	x8, x26
  405cb8:	b.cs	405cc4 <ferror@plt+0x4324>  // b.hs, b.nlast
  405cbc:	mov	w9, #0x22                  	// #34
  405cc0:	strb	w9, [x24, x8]
  405cc4:	add	x8, x20, #0x3
  405cc8:	cmp	x8, x26
  405ccc:	b.cs	405cd8 <ferror@plt+0x4338>  // b.hs, b.nlast
  405cd0:	mov	w9, #0x3f                  	// #63
  405cd4:	strb	w9, [x24, x8]
  405cd8:	mov	w9, wzr
  405cdc:	mov	w8, wzr
  405ce0:	add	x20, x20, #0x4
  405ce4:	mov	x25, x10
  405ce8:	mov	w19, w11
  405cec:	b	405824 <ferror@plt+0x3e84>
  405cf0:	cmp	w10, #0x34
  405cf4:	b.ne	405cfc <ferror@plt+0x435c>  // b.any
  405cf8:	mov	w10, wzr
  405cfc:	ldp	w16, w1, [x29, #-32]
  405d00:	ldr	w15, [sp, #52]
  405d04:	ldr	x22, [sp, #16]
  405d08:	ldur	w17, [x29, #-36]
  405d0c:	cbz	w10, 405d9c <ferror@plt+0x43fc>
  405d10:	ldr	x24, [sp, #40]
  405d14:	mov	w11, wzr
  405d18:	mov	w8, wzr
  405d1c:	b	405fdc <ferror@plt+0x463c>
  405d20:	ldur	x10, [x29, #-80]
  405d24:	cmp	x26, #0x0
  405d28:	cset	w8, eq  // eq = none
  405d2c:	cmp	x10, #0x0
  405d30:	cset	w9, ne  // ne = any
  405d34:	orr	w8, w9, w8
  405d38:	cmp	w8, #0x0
  405d3c:	csel	x10, x10, x26, ne  // ne = any
  405d40:	csel	x26, x26, xzr, ne  // ne = any
  405d44:	cmp	x20, x26
  405d48:	stur	x10, [x29, #-80]
  405d4c:	b.cs	405d58 <ferror@plt+0x43b8>  // b.hs, b.nlast
  405d50:	mov	w8, #0x27                  	// #39
  405d54:	strb	w8, [x24, x20]
  405d58:	add	x8, x20, #0x1
  405d5c:	cmp	x8, x26
  405d60:	b.cs	405d6c <ferror@plt+0x43cc>  // b.hs, b.nlast
  405d64:	mov	w9, #0x5c                  	// #92
  405d68:	strb	w9, [x24, x8]
  405d6c:	add	x8, x20, #0x2
  405d70:	cmp	x8, x26
  405d74:	b.cs	405d80 <ferror@plt+0x43e0>  // b.hs, b.nlast
  405d78:	mov	w9, #0x27                  	// #39
  405d7c:	strb	w9, [x24, x8]
  405d80:	mov	w27, wzr
  405d84:	mov	w9, wzr
  405d88:	add	x20, x20, #0x3
  405d8c:	mov	w8, #0x1                   	// #1
  405d90:	str	w8, [sp, #88]
  405d94:	mov	w8, #0x1                   	// #1
  405d98:	b	405824 <ferror@plt+0x3e84>
  405d9c:	ldr	w10, [sp, #68]
  405da0:	ldr	w9, [sp, #76]
  405da4:	and	w8, w10, #0x1
  405da8:	cmp	x24, #0x1
  405dac:	orr	w9, w10, w9
  405db0:	b.hi	405dd0 <ferror@plt+0x4430>  // b.pmore
  405db4:	tbz	w9, #0, 405dd0 <ferror@plt+0x4430>
  405db8:	ldr	x24, [sp, #40]
  405dbc:	ldr	w15, [sp, #52]
  405dc0:	ldp	w17, w16, [x29, #-36]
  405dc4:	mov	w11, wzr
  405dc8:	mov	w10, wzr
  405dcc:	b	405fdc <ferror@plt+0x463c>
  405dd0:	add	x10, x24, x25
  405dd4:	ldr	x24, [sp, #40]
  405dd8:	ldr	w15, [sp, #52]
  405ddc:	ldp	w17, w16, [x29, #-36]
  405de0:	mov	w11, wzr
  405de4:	b	405df8 <ferror@plt+0x4458>
  405de8:	ldur	x13, [x29, #-72]
  405dec:	add	x20, x20, #0x1
  405df0:	ldrb	w19, [x13, x25]
  405df4:	mov	x25, x12
  405df8:	tbz	w9, #0, 405e1c <ferror@plt+0x447c>
  405dfc:	tbz	w28, #0, 405ec4 <ferror@plt+0x4524>
  405e00:	cmp	x20, x26
  405e04:	b.cs	405e10 <ferror@plt+0x4470>  // b.hs, b.nlast
  405e08:	mov	w12, #0x5c                  	// #92
  405e0c:	strb	w12, [x24, x20]
  405e10:	mov	w28, wzr
  405e14:	add	x20, x20, #0x1
  405e18:	b	405ec4 <ferror@plt+0x4524>
  405e1c:	tbnz	w16, #0, 405fd8 <ferror@plt+0x4638>
  405e20:	cmp	w1, #0x2
  405e24:	cset	w11, ne  // ne = any
  405e28:	orr	w11, w11, w27
  405e2c:	tbnz	w11, #0, 405e70 <ferror@plt+0x44d0>
  405e30:	cmp	x20, x26
  405e34:	b.cs	405e40 <ferror@plt+0x44a0>  // b.hs, b.nlast
  405e38:	mov	w11, #0x27                  	// #39
  405e3c:	strb	w11, [x24, x20]
  405e40:	add	x11, x20, #0x1
  405e44:	cmp	x11, x26
  405e48:	b.cs	405e54 <ferror@plt+0x44b4>  // b.hs, b.nlast
  405e4c:	mov	w12, #0x24                  	// #36
  405e50:	strb	w12, [x24, x11]
  405e54:	add	x11, x20, #0x2
  405e58:	cmp	x11, x26
  405e5c:	b.cs	405e68 <ferror@plt+0x44c8>  // b.hs, b.nlast
  405e60:	mov	w12, #0x27                  	// #39
  405e64:	strb	w12, [x24, x11]
  405e68:	add	x20, x20, #0x3
  405e6c:	mov	w27, #0x1                   	// #1
  405e70:	cmp	x20, x26
  405e74:	b.cs	405e80 <ferror@plt+0x44e0>  // b.hs, b.nlast
  405e78:	mov	w11, #0x5c                  	// #92
  405e7c:	strb	w11, [x24, x20]
  405e80:	add	x11, x20, #0x1
  405e84:	cmp	x11, x26
  405e88:	b.cs	405e98 <ferror@plt+0x44f8>  // b.hs, b.nlast
  405e8c:	mov	w12, #0x30                  	// #48
  405e90:	bfxil	w12, w19, #6, #2
  405e94:	strb	w12, [x24, x11]
  405e98:	add	x11, x20, #0x2
  405e9c:	cmp	x11, x26
  405ea0:	b.cs	405eb0 <ferror@plt+0x4510>  // b.hs, b.nlast
  405ea4:	mov	w12, #0x30                  	// #48
  405ea8:	bfxil	w12, w19, #3, #3
  405eac:	strb	w12, [x24, x11]
  405eb0:	mov	w12, #0x30                  	// #48
  405eb4:	bfxil	w12, w19, #0, #3
  405eb8:	add	x20, x20, #0x3
  405ebc:	mov	w11, #0x1                   	// #1
  405ec0:	mov	w19, w12
  405ec4:	add	x12, x25, #0x1
  405ec8:	cmp	x10, x12
  405ecc:	b.ls	405f18 <ferror@plt+0x4578>  // b.plast
  405ed0:	and	w13, w11, #0x1
  405ed4:	orn	w13, w13, w27
  405ed8:	tbnz	w13, #0, 405f08 <ferror@plt+0x4568>
  405edc:	cmp	x20, x26
  405ee0:	b.cs	405eec <ferror@plt+0x454c>  // b.hs, b.nlast
  405ee4:	mov	w13, #0x27                  	// #39
  405ee8:	strb	w13, [x24, x20]
  405eec:	add	x13, x20, #0x1
  405ef0:	cmp	x13, x26
  405ef4:	b.cs	405f00 <ferror@plt+0x4560>  // b.hs, b.nlast
  405ef8:	mov	w14, #0x27                  	// #39
  405efc:	strb	w14, [x24, x13]
  405f00:	mov	w27, wzr
  405f04:	add	x20, x20, #0x2
  405f08:	cmp	x20, x26
  405f0c:	b.cs	405de8 <ferror@plt+0x4448>  // b.hs, b.nlast
  405f10:	strb	w19, [x24, x20]
  405f14:	b	405de8 <ferror@plt+0x4448>
  405f18:	mov	w10, #0x2c                  	// #44
  405f1c:	b	405fdc <ferror@plt+0x463c>
  405f20:	cmp	x20, x26
  405f24:	b.cs	405f30 <ferror@plt+0x4590>  // b.hs, b.nlast
  405f28:	mov	w8, #0x27                  	// #39
  405f2c:	strb	w8, [x24, x20]
  405f30:	add	x8, x20, #0x1
  405f34:	cmp	x8, x26
  405f38:	b.cs	405f44 <ferror@plt+0x45a4>  // b.hs, b.nlast
  405f3c:	mov	w9, #0x24                  	// #36
  405f40:	strb	w9, [x24, x8]
  405f44:	add	x8, x20, #0x2
  405f48:	cmp	x8, x26
  405f4c:	b.cs	405f58 <ferror@plt+0x45b8>  // b.hs, b.nlast
  405f50:	mov	w9, #0x27                  	// #39
  405f54:	strb	w9, [x24, x8]
  405f58:	add	x9, x20, #0x3
  405f5c:	mov	w27, #0x1                   	// #1
  405f60:	cmp	x9, x26
  405f64:	b.cs	405f70 <ferror@plt+0x45d0>  // b.hs, b.nlast
  405f68:	mov	w8, #0x5c                  	// #92
  405f6c:	strb	w8, [x24, x9]
  405f70:	cmp	w1, #0x2
  405f74:	add	x20, x9, #0x1
  405f78:	b.eq	405fc8 <ferror@plt+0x4628>  // b.none
  405f7c:	add	x8, x25, #0x1
  405f80:	cmp	x8, x23
  405f84:	b.cs	405fc8 <ferror@plt+0x4628>  // b.hs, b.nlast
  405f88:	ldrb	w8, [x21, x8]
  405f8c:	sub	w8, w8, #0x30
  405f90:	cmp	w8, #0x9
  405f94:	b.hi	405fc8 <ferror@plt+0x4628>  // b.pmore
  405f98:	cmp	x20, x26
  405f9c:	b.cs	405fa8 <ferror@plt+0x4608>  // b.hs, b.nlast
  405fa0:	mov	w8, #0x30                  	// #48
  405fa4:	strb	w8, [x24, x20]
  405fa8:	add	x8, x9, #0x2
  405fac:	cmp	x8, x26
  405fb0:	b.cs	405fbc <ferror@plt+0x461c>  // b.hs, b.nlast
  405fb4:	mov	w10, #0x30                  	// #48
  405fb8:	strb	w10, [x24, x8]
  405fbc:	mov	w8, wzr
  405fc0:	add	x20, x9, #0x3
  405fc4:	b	405fcc <ferror@plt+0x462c>
  405fc8:	mov	w8, wzr
  405fcc:	mov	w9, #0x1                   	// #1
  405fd0:	mov	w19, #0x30                  	// #48
  405fd4:	b	405824 <ferror@plt+0x3e84>
  405fd8:	mov	w10, #0x10                  	// #16
  405fdc:	cmp	w8, #0x0
  405fe0:	cset	w8, ne  // ne = any
  405fe4:	cmp	w10, #0x2c
  405fe8:	and	w9, w11, #0x1
  405fec:	b.eq	4058c8 <ferror@plt+0x3f28>  // b.none
  405ff0:	cbz	w10, 405824 <ferror@plt+0x3e84>
  405ff4:	b	405914 <ferror@plt+0x3f74>
  405ff8:	mov	w8, w9
  405ffc:	b	405824 <ferror@plt+0x3e84>
  406000:	cmp	x20, #0x0
  406004:	cset	w8, eq  // eq = none
  406008:	cmp	w1, #0x2
  40600c:	cset	w9, eq  // eq = none
  406010:	and	w8, w9, w8
  406014:	and	w8, w16, w8
  406018:	tbnz	w8, #0, 40608c <ferror@plt+0x46ec>
  40601c:	ldur	w9, [x29, #-64]
  406020:	cmp	w1, #0x2
  406024:	cset	w8, ne  // ne = any
  406028:	orr	w8, w16, w8
  40602c:	tbnz	w8, #0, 406060 <ferror@plt+0x46c0>
  406030:	ldr	w8, [sp, #88]
  406034:	eor	w8, w8, #0x1
  406038:	tbnz	w8, #0, 406060 <ferror@plt+0x46c0>
  40603c:	tbnz	w15, #0, 40612c <ferror@plt+0x478c>
  406040:	ldur	x8, [x29, #-80]
  406044:	cbz	x8, 406060 <ferror@plt+0x46c0>
  406048:	mov	w28, w27
  40604c:	ldur	x27, [x29, #-80]
  406050:	mov	w1, #0x2                   	// #2
  406054:	mov	w8, w9
  406058:	mov	w19, w16
  40605c:	cbz	x26, 405578 <ferror@plt+0x3bd8>
  406060:	ldur	x10, [x29, #-56]
  406064:	cmp	x10, #0x0
  406068:	cset	w8, eq  // eq = none
  40606c:	orr	w8, w8, w16
  406070:	tbnz	w8, #0, 40611c <ferror@plt+0x477c>
  406074:	ldrb	w9, [x10]
  406078:	cbz	w9, 40611c <ferror@plt+0x477c>
  40607c:	add	x8, x10, #0x1
  406080:	b	4060e8 <ferror@plt+0x4748>
  406084:	cmp	w10, #0x10
  406088:	b.ne	4060f8 <ferror@plt+0x4758>  // b.any
  40608c:	ldur	w8, [x29, #-64]
  406090:	mov	w9, #0x4                   	// #4
  406094:	mov	x0, x24
  406098:	mov	x2, x21
  40609c:	tst	w8, #0x1
  4060a0:	mov	w8, #0x2                   	// #2
  4060a4:	csel	w8, w9, w8, ne  // ne = any
  4060a8:	cmp	w1, #0x2
  4060ac:	csel	w4, w8, w1, eq  // eq = none
  4060b0:	ldr	w8, [sp, #64]
  4060b4:	mov	x1, x26
  4060b8:	mov	x3, x23
  4060bc:	mov	x6, xzr
  4060c0:	and	w5, w8, #0xfffffffd
  4060c4:	ldr	x8, [sp, #96]
  4060c8:	str	x8, [sp]
  4060cc:	ldr	x7, [sp, #80]
  4060d0:	bl	4054f8 <ferror@plt+0x3b58>
  4060d4:	mov	x20, x0
  4060d8:	b	4060f8 <ferror@plt+0x4758>
  4060dc:	ldrb	w9, [x8], #1
  4060e0:	add	x20, x20, #0x1
  4060e4:	cbz	w9, 40611c <ferror@plt+0x477c>
  4060e8:	cmp	x20, x26
  4060ec:	b.cs	4060dc <ferror@plt+0x473c>  // b.hs, b.nlast
  4060f0:	strb	w9, [x24, x20]
  4060f4:	b	4060dc <ferror@plt+0x473c>
  4060f8:	mov	x0, x20
  4060fc:	ldp	x20, x19, [sp, #272]
  406100:	ldp	x22, x21, [sp, #256]
  406104:	ldp	x24, x23, [sp, #240]
  406108:	ldp	x26, x25, [sp, #224]
  40610c:	ldp	x28, x27, [sp, #208]
  406110:	ldp	x29, x30, [sp, #192]
  406114:	add	sp, sp, #0x120
  406118:	ret
  40611c:	cmp	x20, x26
  406120:	b.cs	4060f8 <ferror@plt+0x4758>  // b.hs, b.nlast
  406124:	strb	wzr, [x24, x20]
  406128:	b	4060f8 <ferror@plt+0x4758>
  40612c:	ldr	x8, [sp, #96]
  406130:	ldur	x1, [x29, #-80]
  406134:	ldr	w5, [sp, #64]
  406138:	ldur	x6, [x29, #-48]
  40613c:	mov	w4, #0x5                   	// #5
  406140:	mov	x0, x24
  406144:	mov	x2, x21
  406148:	mov	x3, x23
  40614c:	b	4060c8 <ferror@plt+0x4728>
  406150:	bl	401810 <abort@plt>
  406154:	stp	x29, x30, [sp, #-16]!
  406158:	mov	x3, x2
  40615c:	mov	x2, xzr
  406160:	mov	x29, sp
  406164:	bl	406170 <ferror@plt+0x47d0>
  406168:	ldp	x29, x30, [sp], #16
  40616c:	ret
  406170:	sub	sp, sp, #0x70
  406174:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  406178:	add	x8, x8, #0x3c0
  40617c:	cmp	x3, #0x0
  406180:	stp	x29, x30, [sp, #16]
  406184:	stp	x28, x27, [sp, #32]
  406188:	stp	x26, x25, [sp, #48]
  40618c:	stp	x24, x23, [sp, #64]
  406190:	stp	x22, x21, [sp, #80]
  406194:	stp	x20, x19, [sp, #96]
  406198:	add	x29, sp, #0x10
  40619c:	mov	x19, x2
  4061a0:	mov	x22, x1
  4061a4:	mov	x23, x0
  4061a8:	csel	x21, x8, x3, eq  // eq = none
  4061ac:	bl	401980 <__errno_location@plt>
  4061b0:	ldp	w4, w8, [x21]
  4061b4:	cmp	x19, #0x0
  4061b8:	ldp	x7, x9, [x21, #40]
  4061bc:	ldr	w28, [x0]
  4061c0:	cset	w10, eq  // eq = none
  4061c4:	orr	w25, w8, w10
  4061c8:	add	x26, x21, #0x8
  4061cc:	mov	x24, x0
  4061d0:	mov	x0, xzr
  4061d4:	mov	x1, xzr
  4061d8:	mov	x2, x23
  4061dc:	mov	x3, x22
  4061e0:	mov	w5, w25
  4061e4:	mov	x6, x26
  4061e8:	str	x9, [sp]
  4061ec:	bl	4054f8 <ferror@plt+0x3b58>
  4061f0:	add	x27, x0, #0x1
  4061f4:	mov	x20, x0
  4061f8:	mov	x0, x27
  4061fc:	bl	4072b8 <ferror@plt+0x5918>
  406200:	ldr	w4, [x21]
  406204:	ldp	x7, x8, [x21, #40]
  406208:	mov	x1, x27
  40620c:	mov	x2, x23
  406210:	mov	x3, x22
  406214:	mov	w5, w25
  406218:	mov	x6, x26
  40621c:	mov	x21, x0
  406220:	str	x8, [sp]
  406224:	bl	4054f8 <ferror@plt+0x3b58>
  406228:	str	w28, [x24]
  40622c:	cbz	x19, 406234 <ferror@plt+0x4894>
  406230:	str	x20, [x19]
  406234:	mov	x0, x21
  406238:	ldp	x20, x19, [sp, #96]
  40623c:	ldp	x22, x21, [sp, #80]
  406240:	ldp	x24, x23, [sp, #64]
  406244:	ldp	x26, x25, [sp, #48]
  406248:	ldp	x28, x27, [sp, #32]
  40624c:	ldp	x29, x30, [sp, #16]
  406250:	add	sp, sp, #0x70
  406254:	ret
  406258:	stp	x29, x30, [sp, #-64]!
  40625c:	stp	x20, x19, [sp, #48]
  406260:	adrp	x20, 41c000 <ferror@plt+0x1a660>
  406264:	stp	x22, x21, [sp, #32]
  406268:	ldr	w8, [x20, #536]
  40626c:	adrp	x21, 41c000 <ferror@plt+0x1a660>
  406270:	ldr	x19, [x21, #528]
  406274:	str	x23, [sp, #16]
  406278:	cmp	w8, #0x2
  40627c:	mov	x29, sp
  406280:	b.lt	4062a4 <ferror@plt+0x4904>  // b.tstop
  406284:	add	x22, x19, #0x18
  406288:	mov	w23, #0x1                   	// #1
  40628c:	ldr	x0, [x22], #16
  406290:	bl	4018c0 <free@plt>
  406294:	ldrsw	x8, [x20, #536]
  406298:	add	x23, x23, #0x1
  40629c:	cmp	x23, x8
  4062a0:	b.lt	40628c <ferror@plt+0x48ec>  // b.tstop
  4062a4:	ldr	x0, [x19, #8]
  4062a8:	adrp	x23, 41c000 <ferror@plt+0x1a660>
  4062ac:	add	x23, x23, #0x3f8
  4062b0:	adrp	x22, 41c000 <ferror@plt+0x1a660>
  4062b4:	cmp	x0, x23
  4062b8:	add	x22, x22, #0x220
  4062bc:	b.eq	4062cc <ferror@plt+0x492c>  // b.none
  4062c0:	bl	4018c0 <free@plt>
  4062c4:	mov	w8, #0x100                 	// #256
  4062c8:	stp	x8, x23, [x22]
  4062cc:	cmp	x19, x22
  4062d0:	b.eq	4062e0 <ferror@plt+0x4940>  // b.none
  4062d4:	mov	x0, x19
  4062d8:	bl	4018c0 <free@plt>
  4062dc:	str	x22, [x21, #528]
  4062e0:	mov	w8, #0x1                   	// #1
  4062e4:	str	w8, [x20, #536]
  4062e8:	ldp	x20, x19, [sp, #48]
  4062ec:	ldp	x22, x21, [sp, #32]
  4062f0:	ldr	x23, [sp, #16]
  4062f4:	ldp	x29, x30, [sp], #64
  4062f8:	ret
  4062fc:	stp	x29, x30, [sp, #-16]!
  406300:	adrp	x3, 41c000 <ferror@plt+0x1a660>
  406304:	add	x3, x3, #0x3c0
  406308:	mov	x2, #0xffffffffffffffff    	// #-1
  40630c:	mov	x29, sp
  406310:	bl	40631c <ferror@plt+0x497c>
  406314:	ldp	x29, x30, [sp], #16
  406318:	ret
  40631c:	sub	sp, sp, #0x80
  406320:	stp	x29, x30, [sp, #32]
  406324:	add	x29, sp, #0x20
  406328:	stp	x28, x27, [sp, #48]
  40632c:	stp	x26, x25, [sp, #64]
  406330:	stp	x24, x23, [sp, #80]
  406334:	stp	x22, x21, [sp, #96]
  406338:	stp	x20, x19, [sp, #112]
  40633c:	mov	x22, x3
  406340:	stur	x2, [x29, #-8]
  406344:	mov	x21, x1
  406348:	mov	w23, w0
  40634c:	bl	401980 <__errno_location@plt>
  406350:	tbnz	w23, #31, 4064a0 <ferror@plt+0x4b00>
  406354:	adrp	x25, 41c000 <ferror@plt+0x1a660>
  406358:	ldr	w8, [x25, #536]
  40635c:	adrp	x28, 41c000 <ferror@plt+0x1a660>
  406360:	ldr	w20, [x0]
  406364:	ldr	x27, [x28, #528]
  406368:	mov	x19, x0
  40636c:	cmp	w8, w23
  406370:	b.gt	4063dc <ferror@plt+0x4a3c>
  406374:	mov	w8, #0x7fffffff            	// #2147483647
  406378:	cmp	w23, w8
  40637c:	stur	w20, [x29, #-12]
  406380:	b.eq	4064a4 <ferror@plt+0x4b04>  // b.none
  406384:	adrp	x20, 41c000 <ferror@plt+0x1a660>
  406388:	add	x20, x20, #0x220
  40638c:	add	w26, w23, #0x1
  406390:	cmp	x27, x20
  406394:	csel	x0, xzr, x27, eq  // eq = none
  406398:	sbfiz	x1, x26, #4, #32
  40639c:	bl	407208 <ferror@plt+0x5868>
  4063a0:	mov	x24, x0
  4063a4:	cmp	x27, x20
  4063a8:	str	x0, [x28, #528]
  4063ac:	b.ne	4063b8 <ferror@plt+0x4a18>  // b.any
  4063b0:	ldr	q0, [x20]
  4063b4:	str	q0, [x24]
  4063b8:	ldrsw	x8, [x25, #536]
  4063bc:	mov	w1, wzr
  4063c0:	add	x0, x24, x8, lsl #4
  4063c4:	sub	w8, w26, w8
  4063c8:	sbfiz	x2, x8, #4, #32
  4063cc:	bl	401780 <memset@plt>
  4063d0:	ldur	w20, [x29, #-12]
  4063d4:	mov	x27, x24
  4063d8:	str	w26, [x25, #536]
  4063dc:	add	x28, x27, w23, sxtw #4
  4063e0:	mov	x27, x28
  4063e4:	ldr	x26, [x28]
  4063e8:	ldr	x23, [x27, #8]!
  4063ec:	ldp	w4, w8, [x22]
  4063f0:	ldp	x7, x9, [x22, #40]
  4063f4:	ldur	x3, [x29, #-8]
  4063f8:	add	x24, x22, #0x8
  4063fc:	orr	w25, w8, #0x1
  406400:	mov	x0, x23
  406404:	mov	x1, x26
  406408:	mov	x2, x21
  40640c:	mov	w5, w25
  406410:	mov	x6, x24
  406414:	str	x9, [sp]
  406418:	bl	4054f8 <ferror@plt+0x3b58>
  40641c:	cmp	x26, x0
  406420:	b.hi	406478 <ferror@plt+0x4ad8>  // b.pmore
  406424:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  406428:	add	x8, x8, #0x3f8
  40642c:	add	x26, x0, #0x1
  406430:	cmp	x23, x8
  406434:	str	x26, [x28]
  406438:	b.eq	406444 <ferror@plt+0x4aa4>  // b.none
  40643c:	mov	x0, x23
  406440:	bl	4018c0 <free@plt>
  406444:	mov	x0, x26
  406448:	bl	4072b8 <ferror@plt+0x5918>
  40644c:	str	x0, [x27]
  406450:	ldr	w4, [x22]
  406454:	ldp	x7, x8, [x22, #40]
  406458:	ldur	x3, [x29, #-8]
  40645c:	mov	x1, x26
  406460:	mov	x2, x21
  406464:	mov	w5, w25
  406468:	mov	x6, x24
  40646c:	mov	x23, x0
  406470:	str	x8, [sp]
  406474:	bl	4054f8 <ferror@plt+0x3b58>
  406478:	str	w20, [x19]
  40647c:	mov	x0, x23
  406480:	ldp	x20, x19, [sp, #112]
  406484:	ldp	x22, x21, [sp, #96]
  406488:	ldp	x24, x23, [sp, #80]
  40648c:	ldp	x26, x25, [sp, #64]
  406490:	ldp	x28, x27, [sp, #48]
  406494:	ldp	x29, x30, [sp, #32]
  406498:	add	sp, sp, #0x80
  40649c:	ret
  4064a0:	bl	401810 <abort@plt>
  4064a4:	bl	4073b4 <ferror@plt+0x5a14>
  4064a8:	stp	x29, x30, [sp, #-16]!
  4064ac:	adrp	x3, 41c000 <ferror@plt+0x1a660>
  4064b0:	add	x3, x3, #0x3c0
  4064b4:	mov	x29, sp
  4064b8:	bl	40631c <ferror@plt+0x497c>
  4064bc:	ldp	x29, x30, [sp], #16
  4064c0:	ret
  4064c4:	stp	x29, x30, [sp, #-16]!
  4064c8:	mov	x1, x0
  4064cc:	mov	w0, wzr
  4064d0:	mov	x29, sp
  4064d4:	bl	4062fc <ferror@plt+0x495c>
  4064d8:	ldp	x29, x30, [sp], #16
  4064dc:	ret
  4064e0:	stp	x29, x30, [sp, #-16]!
  4064e4:	mov	x2, x1
  4064e8:	mov	x1, x0
  4064ec:	mov	w0, wzr
  4064f0:	mov	x29, sp
  4064f4:	bl	4064a8 <ferror@plt+0x4b08>
  4064f8:	ldp	x29, x30, [sp], #16
  4064fc:	ret
  406500:	sub	sp, sp, #0x60
  406504:	stp	x20, x19, [sp, #80]
  406508:	mov	w20, w0
  40650c:	add	x8, sp, #0x8
  406510:	mov	w0, w1
  406514:	stp	x29, x30, [sp, #64]
  406518:	add	x29, sp, #0x40
  40651c:	mov	x19, x2
  406520:	bl	406548 <ferror@plt+0x4ba8>
  406524:	add	x3, sp, #0x8
  406528:	mov	x2, #0xffffffffffffffff    	// #-1
  40652c:	mov	w0, w20
  406530:	mov	x1, x19
  406534:	bl	40631c <ferror@plt+0x497c>
  406538:	ldp	x20, x19, [sp, #80]
  40653c:	ldp	x29, x30, [sp, #64]
  406540:	add	sp, sp, #0x60
  406544:	ret
  406548:	stp	x29, x30, [sp, #-16]!
  40654c:	movi	v0.2d, #0x0
  406550:	cmp	w0, #0xa
  406554:	mov	x29, sp
  406558:	str	xzr, [x8, #48]
  40655c:	stp	q0, q0, [x8, #16]
  406560:	str	q0, [x8]
  406564:	b.eq	406574 <ferror@plt+0x4bd4>  // b.none
  406568:	str	w0, [x8]
  40656c:	ldp	x29, x30, [sp], #16
  406570:	ret
  406574:	bl	401810 <abort@plt>
  406578:	sub	sp, sp, #0x70
  40657c:	str	x21, [sp, #80]
  406580:	mov	w21, w0
  406584:	add	x8, sp, #0x8
  406588:	mov	w0, w1
  40658c:	stp	x29, x30, [sp, #64]
  406590:	stp	x20, x19, [sp, #96]
  406594:	add	x29, sp, #0x40
  406598:	mov	x19, x3
  40659c:	mov	x20, x2
  4065a0:	bl	406548 <ferror@plt+0x4ba8>
  4065a4:	add	x3, sp, #0x8
  4065a8:	mov	w0, w21
  4065ac:	mov	x1, x20
  4065b0:	mov	x2, x19
  4065b4:	bl	40631c <ferror@plt+0x497c>
  4065b8:	ldp	x20, x19, [sp, #96]
  4065bc:	ldr	x21, [sp, #80]
  4065c0:	ldp	x29, x30, [sp, #64]
  4065c4:	add	sp, sp, #0x70
  4065c8:	ret
  4065cc:	stp	x29, x30, [sp, #-16]!
  4065d0:	mov	x2, x1
  4065d4:	mov	w1, w0
  4065d8:	mov	w0, wzr
  4065dc:	mov	x29, sp
  4065e0:	bl	406500 <ferror@plt+0x4b60>
  4065e4:	ldp	x29, x30, [sp], #16
  4065e8:	ret
  4065ec:	stp	x29, x30, [sp, #-16]!
  4065f0:	mov	x3, x2
  4065f4:	mov	x2, x1
  4065f8:	mov	w1, w0
  4065fc:	mov	w0, wzr
  406600:	mov	x29, sp
  406604:	bl	406578 <ferror@plt+0x4bd8>
  406608:	ldp	x29, x30, [sp], #16
  40660c:	ret
  406610:	sub	sp, sp, #0x60
  406614:	adrp	x9, 41c000 <ferror@plt+0x1a660>
  406618:	add	x9, x9, #0x3c0
  40661c:	ldp	q0, q1, [x9]
  406620:	ldr	q2, [x9, #32]
  406624:	ldr	x9, [x9, #48]
  406628:	mov	w8, w2
  40662c:	stp	x20, x19, [sp, #80]
  406630:	mov	x19, x1
  406634:	mov	x20, x0
  406638:	mov	x0, sp
  40663c:	mov	w2, #0x1                   	// #1
  406640:	mov	w1, w8
  406644:	stp	x29, x30, [sp, #64]
  406648:	add	x29, sp, #0x40
  40664c:	stp	q0, q1, [sp]
  406650:	str	q2, [sp, #32]
  406654:	str	x9, [sp, #48]
  406658:	bl	4053dc <ferror@plt+0x3a3c>
  40665c:	mov	x3, sp
  406660:	mov	w0, wzr
  406664:	mov	x1, x20
  406668:	mov	x2, x19
  40666c:	bl	40631c <ferror@plt+0x497c>
  406670:	ldp	x20, x19, [sp, #80]
  406674:	ldp	x29, x30, [sp, #64]
  406678:	add	sp, sp, #0x60
  40667c:	ret
  406680:	stp	x29, x30, [sp, #-16]!
  406684:	mov	w2, w1
  406688:	mov	x1, #0xffffffffffffffff    	// #-1
  40668c:	mov	x29, sp
  406690:	bl	406610 <ferror@plt+0x4c70>
  406694:	ldp	x29, x30, [sp], #16
  406698:	ret
  40669c:	stp	x29, x30, [sp, #-16]!
  4066a0:	mov	w1, #0x3a                  	// #58
  4066a4:	mov	x29, sp
  4066a8:	bl	406680 <ferror@plt+0x4ce0>
  4066ac:	ldp	x29, x30, [sp], #16
  4066b0:	ret
  4066b4:	stp	x29, x30, [sp, #-16]!
  4066b8:	mov	w2, #0x3a                  	// #58
  4066bc:	mov	x29, sp
  4066c0:	bl	406610 <ferror@plt+0x4c70>
  4066c4:	ldp	x29, x30, [sp], #16
  4066c8:	ret
  4066cc:	sub	sp, sp, #0x60
  4066d0:	stp	x20, x19, [sp, #80]
  4066d4:	mov	w20, w0
  4066d8:	add	x8, sp, #0x8
  4066dc:	mov	w0, w1
  4066e0:	stp	x29, x30, [sp, #64]
  4066e4:	add	x29, sp, #0x40
  4066e8:	mov	x19, x2
  4066ec:	bl	406548 <ferror@plt+0x4ba8>
  4066f0:	add	x0, sp, #0x8
  4066f4:	mov	w1, #0x3a                  	// #58
  4066f8:	mov	w2, #0x1                   	// #1
  4066fc:	bl	4053dc <ferror@plt+0x3a3c>
  406700:	add	x3, sp, #0x8
  406704:	mov	x2, #0xffffffffffffffff    	// #-1
  406708:	mov	w0, w20
  40670c:	mov	x1, x19
  406710:	bl	40631c <ferror@plt+0x497c>
  406714:	ldp	x20, x19, [sp, #80]
  406718:	ldp	x29, x30, [sp, #64]
  40671c:	add	sp, sp, #0x60
  406720:	ret
  406724:	stp	x29, x30, [sp, #-16]!
  406728:	mov	x4, #0xffffffffffffffff    	// #-1
  40672c:	mov	x29, sp
  406730:	bl	40673c <ferror@plt+0x4d9c>
  406734:	ldp	x29, x30, [sp], #16
  406738:	ret
  40673c:	sub	sp, sp, #0x70
  406740:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  406744:	add	x8, x8, #0x3c0
  406748:	ldp	q0, q1, [x8]
  40674c:	ldr	q2, [x8, #32]
  406750:	ldr	x8, [x8, #48]
  406754:	str	x21, [sp, #80]
  406758:	mov	w21, w0
  40675c:	mov	x0, sp
  406760:	stp	x29, x30, [sp, #64]
  406764:	stp	x20, x19, [sp, #96]
  406768:	add	x29, sp, #0x40
  40676c:	mov	x19, x4
  406770:	mov	x20, x3
  406774:	stp	q0, q1, [sp]
  406778:	str	q2, [sp, #32]
  40677c:	str	x8, [sp, #48]
  406780:	bl	405434 <ferror@plt+0x3a94>
  406784:	mov	x3, sp
  406788:	mov	w0, w21
  40678c:	mov	x1, x20
  406790:	mov	x2, x19
  406794:	bl	40631c <ferror@plt+0x497c>
  406798:	ldp	x20, x19, [sp, #96]
  40679c:	ldr	x21, [sp, #80]
  4067a0:	ldp	x29, x30, [sp, #64]
  4067a4:	add	sp, sp, #0x70
  4067a8:	ret
  4067ac:	stp	x29, x30, [sp, #-16]!
  4067b0:	mov	x3, x2
  4067b4:	mov	x2, x1
  4067b8:	mov	x1, x0
  4067bc:	mov	w0, wzr
  4067c0:	mov	x29, sp
  4067c4:	bl	406724 <ferror@plt+0x4d84>
  4067c8:	ldp	x29, x30, [sp], #16
  4067cc:	ret
  4067d0:	stp	x29, x30, [sp, #-16]!
  4067d4:	mov	x4, x3
  4067d8:	mov	x3, x2
  4067dc:	mov	x2, x1
  4067e0:	mov	x1, x0
  4067e4:	mov	w0, wzr
  4067e8:	mov	x29, sp
  4067ec:	bl	40673c <ferror@plt+0x4d9c>
  4067f0:	ldp	x29, x30, [sp], #16
  4067f4:	ret
  4067f8:	stp	x29, x30, [sp, #-16]!
  4067fc:	adrp	x3, 41c000 <ferror@plt+0x1a660>
  406800:	add	x3, x3, #0x230
  406804:	mov	x29, sp
  406808:	bl	40631c <ferror@plt+0x497c>
  40680c:	ldp	x29, x30, [sp], #16
  406810:	ret
  406814:	stp	x29, x30, [sp, #-16]!
  406818:	mov	x2, x1
  40681c:	mov	x1, x0
  406820:	mov	w0, wzr
  406824:	mov	x29, sp
  406828:	bl	4067f8 <ferror@plt+0x4e58>
  40682c:	ldp	x29, x30, [sp], #16
  406830:	ret
  406834:	stp	x29, x30, [sp, #-16]!
  406838:	mov	x2, #0xffffffffffffffff    	// #-1
  40683c:	mov	x29, sp
  406840:	bl	4067f8 <ferror@plt+0x4e58>
  406844:	ldp	x29, x30, [sp], #16
  406848:	ret
  40684c:	stp	x29, x30, [sp, #-16]!
  406850:	mov	x1, x0
  406854:	mov	w0, wzr
  406858:	mov	x29, sp
  40685c:	bl	406834 <ferror@plt+0x4e94>
  406860:	ldp	x29, x30, [sp], #16
  406864:	ret
  406868:	stp	x29, x30, [sp, #-48]!
  40686c:	stp	x20, x19, [sp, #32]
  406870:	mov	x20, x0
  406874:	mov	w19, w1
  406878:	mov	w2, #0x5                   	// #5
  40687c:	mov	x0, xzr
  406880:	mov	x1, x20
  406884:	str	x21, [sp, #16]
  406888:	mov	x29, sp
  40688c:	bl	401930 <dcgettext@plt>
  406890:	cmp	x0, x20
  406894:	b.ne	406920 <ferror@plt+0x4f80>  // b.any
  406898:	bl	407f18 <ferror@plt+0x6578>
  40689c:	mov	w1, #0x55                  	// #85
  4068a0:	mov	w2, #0x54                  	// #84
  4068a4:	mov	w3, #0x46                  	// #70
  4068a8:	mov	w4, #0x2d                  	// #45
  4068ac:	mov	w5, #0x38                  	// #56
  4068b0:	mov	w6, wzr
  4068b4:	mov	w7, wzr
  4068b8:	mov	x21, x0
  4068bc:	bl	40694c <ferror@plt+0x4fac>
  4068c0:	cbz	w0, 4068dc <ferror@plt+0x4f3c>
  4068c4:	ldrb	w8, [x20]
  4068c8:	adrp	x9, 40a000 <ferror@plt+0x8660>
  4068cc:	adrp	x10, 40a000 <ferror@plt+0x8660>
  4068d0:	add	x9, x9, #0xa5c
  4068d4:	add	x10, x10, #0xa58
  4068d8:	b	406918 <ferror@plt+0x4f78>
  4068dc:	mov	w1, #0x47                  	// #71
  4068e0:	mov	w2, #0x42                  	// #66
  4068e4:	mov	w3, #0x31                  	// #49
  4068e8:	mov	w4, #0x38                  	// #56
  4068ec:	mov	w5, #0x30                  	// #48
  4068f0:	mov	w6, #0x33                  	// #51
  4068f4:	mov	w7, #0x30                  	// #48
  4068f8:	mov	x0, x21
  4068fc:	bl	40694c <ferror@plt+0x4fac>
  406900:	cbz	w0, 406930 <ferror@plt+0x4f90>
  406904:	ldrb	w8, [x20]
  406908:	adrp	x9, 40a000 <ferror@plt+0x8660>
  40690c:	adrp	x10, 40a000 <ferror@plt+0x8660>
  406910:	add	x9, x9, #0xa64
  406914:	add	x10, x10, #0xa60
  406918:	cmp	w8, #0x60
  40691c:	csel	x0, x10, x9, eq  // eq = none
  406920:	ldp	x20, x19, [sp, #32]
  406924:	ldr	x21, [sp, #16]
  406928:	ldp	x29, x30, [sp], #48
  40692c:	ret
  406930:	adrp	x8, 40a000 <ferror@plt+0x8660>
  406934:	adrp	x9, 40a000 <ferror@plt+0x8660>
  406938:	add	x8, x8, #0xdcb
  40693c:	add	x9, x9, #0xa54
  406940:	cmp	w19, #0x9
  406944:	csel	x0, x9, x8, eq  // eq = none
  406948:	b	406920 <ferror@plt+0x4f80>
  40694c:	stp	x29, x30, [sp, #-80]!
  406950:	stp	x26, x25, [sp, #16]
  406954:	mov	x25, x0
  406958:	and	w0, w1, #0xff
  40695c:	stp	x24, x23, [sp, #32]
  406960:	stp	x22, x21, [sp, #48]
  406964:	stp	x20, x19, [sp, #64]
  406968:	mov	x29, sp
  40696c:	mov	w19, w7
  406970:	mov	w20, w6
  406974:	mov	w21, w5
  406978:	mov	w22, w4
  40697c:	mov	w23, w3
  406980:	mov	w24, w2
  406984:	mov	w26, w1
  406988:	bl	407df0 <ferror@plt+0x6450>
  40698c:	ldrb	w8, [x25]
  406990:	tbz	w0, #0, 4069a8 <ferror@plt+0x5008>
  406994:	and	w8, w8, #0xffffffdf
  406998:	cmp	w8, w26, uxtb
  40699c:	b.eq	4069b0 <ferror@plt+0x5010>  // b.none
  4069a0:	mov	w0, wzr
  4069a4:	b	4069e0 <ferror@plt+0x5040>
  4069a8:	cmp	w8, w26, uxtb
  4069ac:	b.ne	4069a0 <ferror@plt+0x5000>  // b.any
  4069b0:	tst	w26, #0xff
  4069b4:	b.eq	4069dc <ferror@plt+0x503c>  // b.none
  4069b8:	mov	x0, x25
  4069bc:	mov	w1, w24
  4069c0:	mov	w2, w23
  4069c4:	mov	w3, w22
  4069c8:	mov	w4, w21
  4069cc:	mov	w5, w20
  4069d0:	mov	w6, w19
  4069d4:	bl	4069f8 <ferror@plt+0x5058>
  4069d8:	b	4069e0 <ferror@plt+0x5040>
  4069dc:	mov	w0, #0x1                   	// #1
  4069e0:	ldp	x20, x19, [sp, #64]
  4069e4:	ldp	x22, x21, [sp, #48]
  4069e8:	ldp	x24, x23, [sp, #32]
  4069ec:	ldp	x26, x25, [sp, #16]
  4069f0:	ldp	x29, x30, [sp], #80
  4069f4:	ret
  4069f8:	stp	x29, x30, [sp, #-80]!
  4069fc:	stp	x24, x23, [sp, #32]
  406a00:	mov	x24, x0
  406a04:	and	w0, w1, #0xff
  406a08:	str	x25, [sp, #16]
  406a0c:	stp	x22, x21, [sp, #48]
  406a10:	stp	x20, x19, [sp, #64]
  406a14:	mov	x29, sp
  406a18:	mov	w19, w6
  406a1c:	mov	w20, w5
  406a20:	mov	w21, w4
  406a24:	mov	w22, w3
  406a28:	mov	w23, w2
  406a2c:	mov	w25, w1
  406a30:	bl	407df0 <ferror@plt+0x6450>
  406a34:	ldrb	w8, [x24, #1]
  406a38:	tbz	w0, #0, 406a50 <ferror@plt+0x50b0>
  406a3c:	and	w8, w8, #0xffffffdf
  406a40:	cmp	w8, w25, uxtb
  406a44:	b.eq	406a58 <ferror@plt+0x50b8>  // b.none
  406a48:	mov	w0, wzr
  406a4c:	b	406a84 <ferror@plt+0x50e4>
  406a50:	cmp	w8, w25, uxtb
  406a54:	b.ne	406a48 <ferror@plt+0x50a8>  // b.any
  406a58:	tst	w25, #0xff
  406a5c:	b.eq	406a80 <ferror@plt+0x50e0>  // b.none
  406a60:	mov	x0, x24
  406a64:	mov	w1, w23
  406a68:	mov	w2, w22
  406a6c:	mov	w3, w21
  406a70:	mov	w4, w20
  406a74:	mov	w5, w19
  406a78:	bl	406a9c <ferror@plt+0x50fc>
  406a7c:	b	406a84 <ferror@plt+0x50e4>
  406a80:	mov	w0, #0x1                   	// #1
  406a84:	ldp	x20, x19, [sp, #64]
  406a88:	ldp	x22, x21, [sp, #48]
  406a8c:	ldp	x24, x23, [sp, #32]
  406a90:	ldr	x25, [sp, #16]
  406a94:	ldp	x29, x30, [sp], #80
  406a98:	ret
  406a9c:	stp	x29, x30, [sp, #-64]!
  406aa0:	stp	x24, x23, [sp, #16]
  406aa4:	mov	x23, x0
  406aa8:	and	w0, w1, #0xff
  406aac:	stp	x22, x21, [sp, #32]
  406ab0:	stp	x20, x19, [sp, #48]
  406ab4:	mov	x29, sp
  406ab8:	mov	w19, w5
  406abc:	mov	w20, w4
  406ac0:	mov	w21, w3
  406ac4:	mov	w22, w2
  406ac8:	mov	w24, w1
  406acc:	bl	407df0 <ferror@plt+0x6450>
  406ad0:	ldrb	w8, [x23, #2]
  406ad4:	tbz	w0, #0, 406aec <ferror@plt+0x514c>
  406ad8:	and	w8, w8, #0xffffffdf
  406adc:	cmp	w8, w24, uxtb
  406ae0:	b.eq	406af4 <ferror@plt+0x5154>  // b.none
  406ae4:	mov	w0, wzr
  406ae8:	b	406b1c <ferror@plt+0x517c>
  406aec:	cmp	w8, w24, uxtb
  406af0:	b.ne	406ae4 <ferror@plt+0x5144>  // b.any
  406af4:	tst	w24, #0xff
  406af8:	b.eq	406b18 <ferror@plt+0x5178>  // b.none
  406afc:	mov	x0, x23
  406b00:	mov	w1, w22
  406b04:	mov	w2, w21
  406b08:	mov	w3, w20
  406b0c:	mov	w4, w19
  406b10:	bl	406b30 <ferror@plt+0x5190>
  406b14:	b	406b1c <ferror@plt+0x517c>
  406b18:	mov	w0, #0x1                   	// #1
  406b1c:	ldp	x20, x19, [sp, #48]
  406b20:	ldp	x22, x21, [sp, #32]
  406b24:	ldp	x24, x23, [sp, #16]
  406b28:	ldp	x29, x30, [sp], #64
  406b2c:	ret
  406b30:	stp	x29, x30, [sp, #-64]!
  406b34:	stp	x22, x21, [sp, #32]
  406b38:	mov	x22, x0
  406b3c:	and	w0, w1, #0xff
  406b40:	str	x23, [sp, #16]
  406b44:	stp	x20, x19, [sp, #48]
  406b48:	mov	x29, sp
  406b4c:	mov	w19, w4
  406b50:	mov	w20, w3
  406b54:	mov	w21, w2
  406b58:	mov	w23, w1
  406b5c:	bl	407df0 <ferror@plt+0x6450>
  406b60:	ldrb	w8, [x22, #3]
  406b64:	tbz	w0, #0, 406b7c <ferror@plt+0x51dc>
  406b68:	and	w8, w8, #0xffffffdf
  406b6c:	cmp	w8, w23, uxtb
  406b70:	b.eq	406b84 <ferror@plt+0x51e4>  // b.none
  406b74:	mov	w0, wzr
  406b78:	b	406ba8 <ferror@plt+0x5208>
  406b7c:	cmp	w8, w23, uxtb
  406b80:	b.ne	406b74 <ferror@plt+0x51d4>  // b.any
  406b84:	tst	w23, #0xff
  406b88:	b.eq	406ba4 <ferror@plt+0x5204>  // b.none
  406b8c:	mov	x0, x22
  406b90:	mov	w1, w21
  406b94:	mov	w2, w20
  406b98:	mov	w3, w19
  406b9c:	bl	406bbc <ferror@plt+0x521c>
  406ba0:	b	406ba8 <ferror@plt+0x5208>
  406ba4:	mov	w0, #0x1                   	// #1
  406ba8:	ldp	x20, x19, [sp, #48]
  406bac:	ldp	x22, x21, [sp, #32]
  406bb0:	ldr	x23, [sp, #16]
  406bb4:	ldp	x29, x30, [sp], #64
  406bb8:	ret
  406bbc:	stp	x29, x30, [sp, #-48]!
  406bc0:	stp	x22, x21, [sp, #16]
  406bc4:	mov	x21, x0
  406bc8:	and	w0, w1, #0xff
  406bcc:	stp	x20, x19, [sp, #32]
  406bd0:	mov	x29, sp
  406bd4:	mov	w19, w3
  406bd8:	mov	w20, w2
  406bdc:	mov	w22, w1
  406be0:	bl	407df0 <ferror@plt+0x6450>
  406be4:	ldrb	w8, [x21, #4]
  406be8:	tbz	w0, #0, 406c00 <ferror@plt+0x5260>
  406bec:	and	w8, w8, #0xffffffdf
  406bf0:	cmp	w8, w22, uxtb
  406bf4:	b.eq	406c08 <ferror@plt+0x5268>  // b.none
  406bf8:	mov	w0, wzr
  406bfc:	b	406c28 <ferror@plt+0x5288>
  406c00:	cmp	w8, w22, uxtb
  406c04:	b.ne	406bf8 <ferror@plt+0x5258>  // b.any
  406c08:	tst	w22, #0xff
  406c0c:	b.eq	406c24 <ferror@plt+0x5284>  // b.none
  406c10:	mov	x0, x21
  406c14:	mov	w1, w20
  406c18:	mov	w2, w19
  406c1c:	bl	406c38 <ferror@plt+0x5298>
  406c20:	b	406c28 <ferror@plt+0x5288>
  406c24:	mov	w0, #0x1                   	// #1
  406c28:	ldp	x20, x19, [sp, #32]
  406c2c:	ldp	x22, x21, [sp, #16]
  406c30:	ldp	x29, x30, [sp], #48
  406c34:	ret
  406c38:	stp	x29, x30, [sp, #-48]!
  406c3c:	stp	x20, x19, [sp, #32]
  406c40:	mov	x20, x0
  406c44:	and	w0, w1, #0xff
  406c48:	str	x21, [sp, #16]
  406c4c:	mov	x29, sp
  406c50:	mov	w19, w2
  406c54:	mov	w21, w1
  406c58:	bl	407df0 <ferror@plt+0x6450>
  406c5c:	ldrb	w8, [x20, #5]
  406c60:	tbz	w0, #0, 406c78 <ferror@plt+0x52d8>
  406c64:	and	w8, w8, #0xffffffdf
  406c68:	cmp	w8, w21, uxtb
  406c6c:	b.eq	406c80 <ferror@plt+0x52e0>  // b.none
  406c70:	mov	w0, wzr
  406c74:	b	406c9c <ferror@plt+0x52fc>
  406c78:	cmp	w8, w21, uxtb
  406c7c:	b.ne	406c70 <ferror@plt+0x52d0>  // b.any
  406c80:	tst	w21, #0xff
  406c84:	b.eq	406c98 <ferror@plt+0x52f8>  // b.none
  406c88:	mov	x0, x20
  406c8c:	mov	w1, w19
  406c90:	bl	406cac <ferror@plt+0x530c>
  406c94:	b	406c9c <ferror@plt+0x52fc>
  406c98:	mov	w0, #0x1                   	// #1
  406c9c:	ldp	x20, x19, [sp, #32]
  406ca0:	ldr	x21, [sp, #16]
  406ca4:	ldp	x29, x30, [sp], #48
  406ca8:	ret
  406cac:	stp	x29, x30, [sp, #-32]!
  406cb0:	stp	x20, x19, [sp, #16]
  406cb4:	mov	x19, x0
  406cb8:	and	w0, w1, #0xff
  406cbc:	mov	x29, sp
  406cc0:	mov	w20, w1
  406cc4:	bl	407df0 <ferror@plt+0x6450>
  406cc8:	ldrb	w8, [x19, #6]
  406ccc:	tbz	w0, #0, 406ce4 <ferror@plt+0x5344>
  406cd0:	and	w8, w8, #0xffffffdf
  406cd4:	cmp	w8, w20, uxtb
  406cd8:	b.eq	406cec <ferror@plt+0x534c>  // b.none
  406cdc:	mov	w0, wzr
  406ce0:	b	406d04 <ferror@plt+0x5364>
  406ce4:	cmp	w8, w20, uxtb
  406ce8:	b.ne	406cdc <ferror@plt+0x533c>  // b.any
  406cec:	tst	w20, #0xff
  406cf0:	b.eq	406d00 <ferror@plt+0x5360>  // b.none
  406cf4:	mov	x0, x19
  406cf8:	bl	406d10 <ferror@plt+0x5370>
  406cfc:	b	406d04 <ferror@plt+0x5364>
  406d00:	mov	w0, #0x1                   	// #1
  406d04:	ldp	x20, x19, [sp, #16]
  406d08:	ldp	x29, x30, [sp], #32
  406d0c:	ret
  406d10:	stp	x29, x30, [sp, #-32]!
  406d14:	str	x19, [sp, #16]
  406d18:	mov	x19, x0
  406d1c:	mov	w0, wzr
  406d20:	mov	x29, sp
  406d24:	bl	407df0 <ferror@plt+0x6450>
  406d28:	ldrb	w8, [x19, #7]
  406d2c:	tbz	w0, #0, 406d40 <ferror@plt+0x53a0>
  406d30:	tst	w8, #0xffffffdf
  406d34:	b.eq	406d44 <ferror@plt+0x53a4>  // b.none
  406d38:	mov	w0, wzr
  406d3c:	b	406d48 <ferror@plt+0x53a8>
  406d40:	cbnz	w8, 406d38 <ferror@plt+0x5398>
  406d44:	mov	w0, #0x1                   	// #1
  406d48:	ldr	x19, [sp, #16]
  406d4c:	ldp	x29, x30, [sp], #32
  406d50:	ret
  406d54:	sub	sp, sp, #0x50
  406d58:	str	x21, [sp, #48]
  406d5c:	stp	x20, x19, [sp, #64]
  406d60:	mov	x21, x5
  406d64:	mov	x20, x4
  406d68:	mov	x5, x3
  406d6c:	mov	x4, x2
  406d70:	mov	x19, x0
  406d74:	stp	x29, x30, [sp, #32]
  406d78:	add	x29, sp, #0x20
  406d7c:	cbz	x1, 406d9c <ferror@plt+0x53fc>
  406d80:	adrp	x2, 40a000 <ferror@plt+0x8660>
  406d84:	mov	x3, x1
  406d88:	add	x2, x2, #0xa71
  406d8c:	mov	w1, #0x1                   	// #1
  406d90:	mov	x0, x19
  406d94:	bl	401860 <__fprintf_chk@plt>
  406d98:	b	406db8 <ferror@plt+0x5418>
  406d9c:	adrp	x2, 40a000 <ferror@plt+0x8660>
  406da0:	add	x2, x2, #0xa7d
  406da4:	mov	w1, #0x1                   	// #1
  406da8:	mov	x0, x19
  406dac:	mov	x3, x4
  406db0:	mov	x4, x5
  406db4:	bl	401860 <__fprintf_chk@plt>
  406db8:	adrp	x1, 40a000 <ferror@plt+0x8660>
  406dbc:	add	x1, x1, #0xa84
  406dc0:	mov	w2, #0x5                   	// #5
  406dc4:	mov	x0, xzr
  406dc8:	bl	401930 <dcgettext@plt>
  406dcc:	adrp	x2, 40a000 <ferror@plt+0x8660>
  406dd0:	mov	x3, x0
  406dd4:	add	x2, x2, #0xd4f
  406dd8:	mov	w1, #0x1                   	// #1
  406ddc:	mov	w4, #0x7e3                 	// #2019
  406de0:	mov	x0, x19
  406de4:	bl	401860 <__fprintf_chk@plt>
  406de8:	adrp	x1, 40a000 <ferror@plt+0x8660>
  406dec:	add	x1, x1, #0xa88
  406df0:	mov	w2, #0x5                   	// #5
  406df4:	mov	x0, xzr
  406df8:	bl	401930 <dcgettext@plt>
  406dfc:	mov	x1, x19
  406e00:	bl	401940 <fputs_unlocked@plt>
  406e04:	cmp	x21, #0x9
  406e08:	b.hi	406e50 <ferror@plt+0x54b0>  // b.pmore
  406e0c:	adrp	x8, 40a000 <ferror@plt+0x8660>
  406e10:	add	x8, x8, #0xa67
  406e14:	adr	x9, 406e24 <ferror@plt+0x5484>
  406e18:	ldrb	w10, [x8, x21]
  406e1c:	add	x9, x9, x10, lsl #2
  406e20:	br	x9
  406e24:	adrp	x1, 40a000 <ferror@plt+0x8660>
  406e28:	add	x1, x1, #0xb54
  406e2c:	mov	w2, #0x5                   	// #5
  406e30:	mov	x0, xzr
  406e34:	bl	401930 <dcgettext@plt>
  406e38:	ldr	x3, [x20]
  406e3c:	mov	x2, x0
  406e40:	mov	w1, #0x1                   	// #1
  406e44:	mov	x0, x19
  406e48:	bl	401860 <__fprintf_chk@plt>
  406e4c:	b	406fe8 <ferror@plt+0x5648>
  406e50:	adrp	x1, 40a000 <ferror@plt+0x8660>
  406e54:	add	x1, x1, #0xc93
  406e58:	b	406f7c <ferror@plt+0x55dc>
  406e5c:	adrp	x1, 40a000 <ferror@plt+0x8660>
  406e60:	add	x1, x1, #0xb64
  406e64:	mov	w2, #0x5                   	// #5
  406e68:	mov	x0, xzr
  406e6c:	bl	401930 <dcgettext@plt>
  406e70:	ldp	x3, x4, [x20]
  406e74:	mov	x2, x0
  406e78:	mov	w1, #0x1                   	// #1
  406e7c:	mov	x0, x19
  406e80:	bl	401860 <__fprintf_chk@plt>
  406e84:	b	406fe8 <ferror@plt+0x5648>
  406e88:	adrp	x1, 40a000 <ferror@plt+0x8660>
  406e8c:	add	x1, x1, #0xb7b
  406e90:	mov	w2, #0x5                   	// #5
  406e94:	mov	x0, xzr
  406e98:	bl	401930 <dcgettext@plt>
  406e9c:	ldp	x3, x4, [x20]
  406ea0:	ldr	x5, [x20, #16]
  406ea4:	mov	x2, x0
  406ea8:	mov	w1, #0x1                   	// #1
  406eac:	mov	x0, x19
  406eb0:	bl	401860 <__fprintf_chk@plt>
  406eb4:	b	406fe8 <ferror@plt+0x5648>
  406eb8:	adrp	x1, 40a000 <ferror@plt+0x8660>
  406ebc:	add	x1, x1, #0xb97
  406ec0:	mov	w2, #0x5                   	// #5
  406ec4:	mov	x0, xzr
  406ec8:	bl	401930 <dcgettext@plt>
  406ecc:	ldp	x3, x4, [x20]
  406ed0:	ldp	x5, x6, [x20, #16]
  406ed4:	mov	x2, x0
  406ed8:	mov	w1, #0x1                   	// #1
  406edc:	mov	x0, x19
  406ee0:	bl	401860 <__fprintf_chk@plt>
  406ee4:	b	406fe8 <ferror@plt+0x5648>
  406ee8:	adrp	x1, 40a000 <ferror@plt+0x8660>
  406eec:	add	x1, x1, #0xbb7
  406ef0:	mov	w2, #0x5                   	// #5
  406ef4:	mov	x0, xzr
  406ef8:	bl	401930 <dcgettext@plt>
  406efc:	ldp	x3, x4, [x20]
  406f00:	ldp	x5, x6, [x20, #16]
  406f04:	ldr	x7, [x20, #32]
  406f08:	mov	x2, x0
  406f0c:	mov	w1, #0x1                   	// #1
  406f10:	b	406fe0 <ferror@plt+0x5640>
  406f14:	adrp	x1, 40a000 <ferror@plt+0x8660>
  406f18:	add	x1, x1, #0xbdb
  406f1c:	mov	w2, #0x5                   	// #5
  406f20:	mov	x0, xzr
  406f24:	bl	401930 <dcgettext@plt>
  406f28:	ldp	x3, x4, [x20]
  406f2c:	ldp	x5, x6, [x20, #16]
  406f30:	ldp	x7, x8, [x20, #32]
  406f34:	mov	x2, x0
  406f38:	b	406f68 <ferror@plt+0x55c8>
  406f3c:	adrp	x1, 40a000 <ferror@plt+0x8660>
  406f40:	add	x1, x1, #0xc03
  406f44:	mov	w2, #0x5                   	// #5
  406f48:	mov	x0, xzr
  406f4c:	bl	401930 <dcgettext@plt>
  406f50:	ldr	x9, [x20, #48]
  406f54:	ldp	x3, x4, [x20]
  406f58:	ldp	x5, x6, [x20, #16]
  406f5c:	ldp	x7, x8, [x20, #32]
  406f60:	mov	x2, x0
  406f64:	str	x9, [sp, #8]
  406f68:	mov	w1, #0x1                   	// #1
  406f6c:	str	x8, [sp]
  406f70:	b	406fe0 <ferror@plt+0x5640>
  406f74:	adrp	x1, 40a000 <ferror@plt+0x8660>
  406f78:	add	x1, x1, #0xc5f
  406f7c:	mov	w2, #0x5                   	// #5
  406f80:	mov	x0, xzr
  406f84:	bl	401930 <dcgettext@plt>
  406f88:	ldp	x3, x4, [x20]
  406f8c:	ldp	x5, x6, [x20, #16]
  406f90:	ldr	x7, [x20, #32]
  406f94:	ldur	q0, [x20, #40]
  406f98:	ldp	x8, x9, [x20, #56]
  406f9c:	mov	x2, x0
  406fa0:	str	x9, [sp, #24]
  406fa4:	b	406fd4 <ferror@plt+0x5634>
  406fa8:	adrp	x1, 40a000 <ferror@plt+0x8660>
  406fac:	add	x1, x1, #0xc2f
  406fb0:	mov	w2, #0x5                   	// #5
  406fb4:	mov	x0, xzr
  406fb8:	bl	401930 <dcgettext@plt>
  406fbc:	ldp	x3, x4, [x20]
  406fc0:	ldp	x5, x6, [x20, #16]
  406fc4:	ldr	x7, [x20, #32]
  406fc8:	ldur	q0, [x20, #40]
  406fcc:	ldr	x8, [x20, #56]
  406fd0:	mov	x2, x0
  406fd4:	mov	w1, #0x1                   	// #1
  406fd8:	str	x8, [sp, #16]
  406fdc:	str	q0, [sp]
  406fe0:	mov	x0, x19
  406fe4:	bl	401860 <__fprintf_chk@plt>
  406fe8:	ldp	x20, x19, [sp, #64]
  406fec:	ldr	x21, [sp, #48]
  406ff0:	ldp	x29, x30, [sp, #32]
  406ff4:	add	sp, sp, #0x50
  406ff8:	ret
  406ffc:	stp	x29, x30, [sp, #-16]!
  407000:	mov	x8, xzr
  407004:	mov	x29, sp
  407008:	ldr	x9, [x4, x8, lsl #3]
  40700c:	add	x8, x8, #0x1
  407010:	cbnz	x9, 407008 <ferror@plt+0x5668>
  407014:	sub	x5, x8, #0x1
  407018:	bl	406d54 <ferror@plt+0x53b4>
  40701c:	ldp	x29, x30, [sp], #16
  407020:	ret
  407024:	sub	sp, sp, #0x60
  407028:	mov	x5, xzr
  40702c:	mov	x8, sp
  407030:	stp	x29, x30, [sp, #80]
  407034:	add	x29, sp, #0x50
  407038:	ldrsw	x9, [x4, #24]
  40703c:	tbz	w9, #31, 407050 <ferror@plt+0x56b0>
  407040:	add	w10, w9, #0x8
  407044:	cmp	w10, #0x0
  407048:	str	w10, [x4, #24]
  40704c:	b.le	407078 <ferror@plt+0x56d8>
  407050:	ldr	x9, [x4]
  407054:	add	x10, x9, #0x8
  407058:	str	x10, [x4]
  40705c:	ldr	x9, [x9]
  407060:	str	x9, [x8, x5, lsl #3]
  407064:	cbz	x9, 407084 <ferror@plt+0x56e4>
  407068:	add	x5, x5, #0x1
  40706c:	cmp	x5, #0xa
  407070:	b.ne	407038 <ferror@plt+0x5698>  // b.any
  407074:	b	407084 <ferror@plt+0x56e4>
  407078:	ldr	x10, [x4, #8]
  40707c:	add	x9, x10, x9
  407080:	b	40705c <ferror@plt+0x56bc>
  407084:	mov	x4, sp
  407088:	bl	406d54 <ferror@plt+0x53b4>
  40708c:	ldp	x29, x30, [sp, #80]
  407090:	add	sp, sp, #0x60
  407094:	ret
  407098:	sub	sp, sp, #0xf0
  40709c:	stp	x29, x30, [sp, #224]
  4070a0:	add	x29, sp, #0xe0
  4070a4:	mov	x8, #0xffffffffffffffe0    	// #-32
  4070a8:	mov	x9, sp
  4070ac:	sub	x10, x29, #0x60
  4070b0:	movk	x8, #0xff80, lsl #32
  4070b4:	add	x11, x29, #0x10
  4070b8:	add	x9, x9, #0x80
  4070bc:	add	x10, x10, #0x20
  4070c0:	stp	x9, x8, [x29, #-16]
  4070c4:	stp	x11, x10, [x29, #-32]
  4070c8:	stp	x4, x5, [x29, #-96]
  4070cc:	stp	x6, x7, [x29, #-80]
  4070d0:	stp	q0, q1, [sp]
  4070d4:	ldp	q0, q1, [x29, #-32]
  4070d8:	sub	x4, x29, #0x40
  4070dc:	stp	q2, q3, [sp, #32]
  4070e0:	stp	q4, q5, [sp, #64]
  4070e4:	stp	q6, q7, [sp, #96]
  4070e8:	stp	q0, q1, [x29, #-64]
  4070ec:	bl	407024 <ferror@plt+0x5684>
  4070f0:	ldp	x29, x30, [sp, #224]
  4070f4:	add	sp, sp, #0xf0
  4070f8:	ret
  4070fc:	stp	x29, x30, [sp, #-16]!
  407100:	adrp	x1, 40a000 <ferror@plt+0x8660>
  407104:	add	x1, x1, #0xccf
  407108:	mov	w2, #0x5                   	// #5
  40710c:	mov	x0, xzr
  407110:	mov	x29, sp
  407114:	bl	401930 <dcgettext@plt>
  407118:	adrp	x2, 40a000 <ferror@plt+0x8660>
  40711c:	mov	x1, x0
  407120:	add	x2, x2, #0xce4
  407124:	mov	w0, #0x1                   	// #1
  407128:	bl	401770 <__printf_chk@plt>
  40712c:	adrp	x1, 40a000 <ferror@plt+0x8660>
  407130:	add	x1, x1, #0xcfa
  407134:	mov	w2, #0x5                   	// #5
  407138:	mov	x0, xzr
  40713c:	bl	401930 <dcgettext@plt>
  407140:	adrp	x2, 40a000 <ferror@plt+0x8660>
  407144:	adrp	x3, 40a000 <ferror@plt+0x8660>
  407148:	mov	x1, x0
  40714c:	add	x2, x2, #0x231
  407150:	add	x3, x3, #0x415
  407154:	mov	w0, #0x1                   	// #1
  407158:	bl	401770 <__printf_chk@plt>
  40715c:	adrp	x1, 40a000 <ferror@plt+0x8660>
  407160:	add	x1, x1, #0xd0e
  407164:	mov	w2, #0x5                   	// #5
  407168:	mov	x0, xzr
  40716c:	bl	401930 <dcgettext@plt>
  407170:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  407174:	ldr	x1, [x8, #648]
  407178:	bl	401940 <fputs_unlocked@plt>
  40717c:	ldp	x29, x30, [sp], #16
  407180:	ret
  407184:	stp	x29, x30, [sp, #-16]!
  407188:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40718c:	udiv	x8, x8, x1
  407190:	cmp	x8, x0
  407194:	mov	x29, sp
  407198:	b.cc	4071ac <ferror@plt+0x580c>  // b.lo, b.ul, b.last
  40719c:	mul	x0, x1, x0
  4071a0:	bl	4071b0 <ferror@plt+0x5810>
  4071a4:	ldp	x29, x30, [sp], #16
  4071a8:	ret
  4071ac:	bl	4073b4 <ferror@plt+0x5a14>
  4071b0:	stp	x29, x30, [sp, #-32]!
  4071b4:	str	x19, [sp, #16]
  4071b8:	mov	x29, sp
  4071bc:	mov	x19, x0
  4071c0:	bl	401720 <malloc@plt>
  4071c4:	cbz	x19, 4071cc <ferror@plt+0x582c>
  4071c8:	cbz	x0, 4071d8 <ferror@plt+0x5838>
  4071cc:	ldr	x19, [sp, #16]
  4071d0:	ldp	x29, x30, [sp], #32
  4071d4:	ret
  4071d8:	bl	4073b4 <ferror@plt+0x5a14>
  4071dc:	stp	x29, x30, [sp, #-16]!
  4071e0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4071e4:	udiv	x8, x8, x2
  4071e8:	cmp	x8, x1
  4071ec:	mov	x29, sp
  4071f0:	b.cc	407204 <ferror@plt+0x5864>  // b.lo, b.ul, b.last
  4071f4:	mul	x1, x2, x1
  4071f8:	bl	407208 <ferror@plt+0x5868>
  4071fc:	ldp	x29, x30, [sp], #16
  407200:	ret
  407204:	bl	4073b4 <ferror@plt+0x5a14>
  407208:	stp	x29, x30, [sp, #-32]!
  40720c:	str	x19, [sp, #16]
  407210:	mov	x19, x1
  407214:	mov	x29, sp
  407218:	cbz	x0, 40722c <ferror@plt+0x588c>
  40721c:	cbnz	x19, 40722c <ferror@plt+0x588c>
  407220:	bl	4018c0 <free@plt>
  407224:	mov	x0, xzr
  407228:	b	40723c <ferror@plt+0x589c>
  40722c:	mov	x1, x19
  407230:	bl	4017d0 <realloc@plt>
  407234:	cbz	x19, 40723c <ferror@plt+0x589c>
  407238:	cbz	x0, 407248 <ferror@plt+0x58a8>
  40723c:	ldr	x19, [sp, #16]
  407240:	ldp	x29, x30, [sp], #32
  407244:	ret
  407248:	bl	4073b4 <ferror@plt+0x5a14>
  40724c:	stp	x29, x30, [sp, #-16]!
  407250:	ldr	x8, [x1]
  407254:	mov	x29, sp
  407258:	cbz	x0, 40727c <ferror@plt+0x58dc>
  40725c:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  407260:	movk	x9, #0x5554
  407264:	udiv	x9, x9, x2
  407268:	cmp	x9, x8
  40726c:	b.ls	4072b4 <ferror@plt+0x5914>  // b.plast
  407270:	add	x8, x8, x8, lsr #1
  407274:	add	x8, x8, #0x1
  407278:	b	4072a0 <ferror@plt+0x5900>
  40727c:	cbnz	x8, 407290 <ferror@plt+0x58f0>
  407280:	mov	w8, #0x80                  	// #128
  407284:	udiv	x8, x8, x2
  407288:	cmp	x2, #0x80
  40728c:	cinc	x8, x8, hi  // hi = pmore
  407290:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  407294:	udiv	x9, x9, x2
  407298:	cmp	x9, x8
  40729c:	b.cc	4072b4 <ferror@plt+0x5914>  // b.lo, b.ul, b.last
  4072a0:	str	x8, [x1]
  4072a4:	mul	x1, x8, x2
  4072a8:	bl	407208 <ferror@plt+0x5868>
  4072ac:	ldp	x29, x30, [sp], #16
  4072b0:	ret
  4072b4:	bl	4073b4 <ferror@plt+0x5a14>
  4072b8:	stp	x29, x30, [sp, #-16]!
  4072bc:	mov	x29, sp
  4072c0:	bl	4071b0 <ferror@plt+0x5810>
  4072c4:	ldp	x29, x30, [sp], #16
  4072c8:	ret
  4072cc:	stp	x29, x30, [sp, #-16]!
  4072d0:	mov	w2, #0x1                   	// #1
  4072d4:	mov	x29, sp
  4072d8:	bl	40724c <ferror@plt+0x58ac>
  4072dc:	ldp	x29, x30, [sp], #16
  4072e0:	ret
  4072e4:	stp	x29, x30, [sp, #-32]!
  4072e8:	stp	x20, x19, [sp, #16]
  4072ec:	mov	x29, sp
  4072f0:	mov	x19, x0
  4072f4:	bl	4071b0 <ferror@plt+0x5810>
  4072f8:	mov	w1, wzr
  4072fc:	mov	x2, x19
  407300:	mov	x20, x0
  407304:	bl	401780 <memset@plt>
  407308:	mov	x0, x20
  40730c:	ldp	x20, x19, [sp, #16]
  407310:	ldp	x29, x30, [sp], #32
  407314:	ret
  407318:	stp	x29, x30, [sp, #-16]!
  40731c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  407320:	udiv	x8, x8, x1
  407324:	cmp	x8, x0
  407328:	mov	x29, sp
  40732c:	b.cc	407340 <ferror@plt+0x59a0>  // b.lo, b.ul, b.last
  407330:	bl	407a4c <ferror@plt+0x60ac>
  407334:	cbz	x0, 407340 <ferror@plt+0x59a0>
  407338:	ldp	x29, x30, [sp], #16
  40733c:	ret
  407340:	bl	4073b4 <ferror@plt+0x5a14>
  407344:	stp	x29, x30, [sp, #-48]!
  407348:	stp	x20, x19, [sp, #32]
  40734c:	mov	x20, x0
  407350:	mov	x0, x1
  407354:	str	x21, [sp, #16]
  407358:	mov	x29, sp
  40735c:	mov	x19, x1
  407360:	bl	4071b0 <ferror@plt+0x5810>
  407364:	mov	x1, x20
  407368:	mov	x2, x19
  40736c:	mov	x21, x0
  407370:	bl	4015f0 <memcpy@plt>
  407374:	mov	x0, x21
  407378:	ldp	x20, x19, [sp, #32]
  40737c:	ldr	x21, [sp, #16]
  407380:	ldp	x29, x30, [sp], #48
  407384:	ret
  407388:	stp	x29, x30, [sp, #-32]!
  40738c:	str	x19, [sp, #16]
  407390:	mov	x29, sp
  407394:	mov	x19, x0
  407398:	bl	401610 <strlen@plt>
  40739c:	add	x1, x0, #0x1
  4073a0:	mov	x0, x19
  4073a4:	bl	407344 <ferror@plt+0x59a4>
  4073a8:	ldr	x19, [sp, #16]
  4073ac:	ldp	x29, x30, [sp], #32
  4073b0:	ret
  4073b4:	stp	x29, x30, [sp, #-32]!
  4073b8:	str	x19, [sp, #16]
  4073bc:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  4073c0:	ldr	w19, [x8, #520]
  4073c4:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4073c8:	add	x1, x1, #0xd7e
  4073cc:	mov	w2, #0x5                   	// #5
  4073d0:	mov	x0, xzr
  4073d4:	mov	x29, sp
  4073d8:	bl	401930 <dcgettext@plt>
  4073dc:	adrp	x2, 40a000 <ferror@plt+0x8660>
  4073e0:	mov	x3, x0
  4073e4:	add	x2, x2, #0x86b
  4073e8:	mov	w0, w19
  4073ec:	mov	w1, wzr
  4073f0:	bl	401640 <error@plt>
  4073f4:	bl	401810 <abort@plt>
  4073f8:	ret
  4073fc:	stp	x29, x30, [sp, #-16]!
  407400:	mov	x29, sp
  407404:	bl	407ca4 <ferror@plt+0x6304>
  407408:	ldp	x29, x30, [sp], #16
  40740c:	ret
  407410:	sub	sp, sp, #0x120
  407414:	stp	x29, x30, [sp, #256]
  407418:	add	x29, sp, #0x100
  40741c:	mov	x8, #0xffffffffffffffc8    	// #-56
  407420:	mov	x9, sp
  407424:	sub	x10, x29, #0x78
  407428:	movk	x8, #0xff80, lsl #32
  40742c:	add	x11, x29, #0x20
  407430:	add	x9, x9, #0x80
  407434:	add	x10, x10, #0x38
  407438:	stp	x9, x8, [x29, #-16]
  40743c:	stp	x11, x10, [x29, #-32]
  407440:	stp	x1, x2, [x29, #-120]
  407444:	stp	x3, x4, [x29, #-104]
  407448:	stp	x5, x6, [x29, #-88]
  40744c:	stur	x7, [x29, #-72]
  407450:	stp	q0, q1, [sp]
  407454:	ldp	q0, q1, [x29, #-32]
  407458:	sub	x1, x29, #0x40
  40745c:	str	x28, [sp, #272]
  407460:	stp	q2, q3, [sp, #32]
  407464:	stp	q4, q5, [sp, #64]
  407468:	stp	q6, q7, [sp, #96]
  40746c:	stp	q0, q1, [x29, #-64]
  407470:	bl	407484 <ferror@plt+0x5ae4>
  407474:	ldr	x28, [sp, #272]
  407478:	ldp	x29, x30, [sp, #256]
  40747c:	add	sp, sp, #0x120
  407480:	ret
  407484:	sub	sp, sp, #0x70
  407488:	stp	x29, x30, [sp, #64]
  40748c:	str	x21, [sp, #80]
  407490:	stp	x20, x19, [sp, #96]
  407494:	adrp	x20, 41c000 <ferror@plt+0x1a660>
  407498:	mov	x2, x0
  40749c:	ldp	q1, q0, [x1]
  4074a0:	ldr	x0, [x20, #648]
  4074a4:	add	x3, sp, #0x20
  4074a8:	mov	w1, #0x1                   	// #1
  4074ac:	add	x29, sp, #0x40
  4074b0:	stp	q1, q0, [sp]
  4074b4:	stp	q1, q0, [sp, #32]
  4074b8:	bl	4017a0 <__vfprintf_chk@plt>
  4074bc:	mov	w19, w0
  4074c0:	tbz	w0, #31, 407504 <ferror@plt+0x5b64>
  4074c4:	ldr	x0, [x20, #648]
  4074c8:	bl	4019a0 <ferror@plt>
  4074cc:	cbnz	w0, 407504 <ferror@plt+0x5b64>
  4074d0:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  4074d4:	ldr	w20, [x8, #520]
  4074d8:	bl	401980 <__errno_location@plt>
  4074dc:	ldr	w21, [x0]
  4074e0:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4074e4:	add	x1, x1, #0xd8f
  4074e8:	mov	w2, #0x5                   	// #5
  4074ec:	mov	x0, xzr
  4074f0:	bl	401930 <dcgettext@plt>
  4074f4:	mov	x2, x0
  4074f8:	mov	w0, w20
  4074fc:	mov	w1, w21
  407500:	bl	401640 <error@plt>
  407504:	mov	w0, w19
  407508:	ldp	x20, x19, [sp, #96]
  40750c:	ldr	x21, [sp, #80]
  407510:	ldp	x29, x30, [sp, #64]
  407514:	add	sp, sp, #0x70
  407518:	ret
  40751c:	sub	sp, sp, #0x100
  407520:	stp	x29, x30, [sp, #240]
  407524:	add	x29, sp, #0xf0
  407528:	mov	x8, #0xffffffffffffffd0    	// #-48
  40752c:	mov	x9, sp
  407530:	sub	x10, x29, #0x70
  407534:	movk	x8, #0xff80, lsl #32
  407538:	add	x11, x29, #0x10
  40753c:	add	x9, x9, #0x80
  407540:	add	x10, x10, #0x30
  407544:	stp	x9, x8, [x29, #-16]
  407548:	stp	x11, x10, [x29, #-32]
  40754c:	stp	x2, x3, [x29, #-112]
  407550:	stp	x4, x5, [x29, #-96]
  407554:	stp	x6, x7, [x29, #-80]
  407558:	stp	q1, q2, [sp, #16]
  40755c:	str	q0, [sp]
  407560:	ldp	q0, q1, [x29, #-32]
  407564:	sub	x2, x29, #0x40
  407568:	stp	q3, q4, [sp, #48]
  40756c:	stp	q5, q6, [sp, #80]
  407570:	str	q7, [sp, #112]
  407574:	stp	q0, q1, [x29, #-64]
  407578:	bl	407588 <ferror@plt+0x5be8>
  40757c:	ldp	x29, x30, [sp, #240]
  407580:	add	sp, sp, #0x100
  407584:	ret
  407588:	sub	sp, sp, #0x50
  40758c:	stp	x29, x30, [sp, #32]
  407590:	str	x21, [sp, #48]
  407594:	stp	x20, x19, [sp, #64]
  407598:	ldp	q1, q0, [x2]
  40759c:	mov	x8, x1
  4075a0:	mov	x3, sp
  4075a4:	mov	w1, #0x1                   	// #1
  4075a8:	mov	x2, x8
  4075ac:	add	x29, sp, #0x20
  4075b0:	mov	x20, x0
  4075b4:	stp	q1, q0, [sp]
  4075b8:	bl	4017a0 <__vfprintf_chk@plt>
  4075bc:	mov	w19, w0
  4075c0:	tbz	w0, #31, 407604 <ferror@plt+0x5c64>
  4075c4:	mov	x0, x20
  4075c8:	bl	4019a0 <ferror@plt>
  4075cc:	cbnz	w0, 407604 <ferror@plt+0x5c64>
  4075d0:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  4075d4:	ldr	w20, [x8, #520]
  4075d8:	bl	401980 <__errno_location@plt>
  4075dc:	ldr	w21, [x0]
  4075e0:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4075e4:	add	x1, x1, #0xd8f
  4075e8:	mov	w2, #0x5                   	// #5
  4075ec:	mov	x0, xzr
  4075f0:	bl	401930 <dcgettext@plt>
  4075f4:	mov	x2, x0
  4075f8:	mov	w0, w20
  4075fc:	mov	w1, w21
  407600:	bl	401640 <error@plt>
  407604:	mov	w0, w19
  407608:	ldp	x20, x19, [sp, #64]
  40760c:	ldr	x21, [sp, #48]
  407610:	ldp	x29, x30, [sp, #32]
  407614:	add	sp, sp, #0x50
  407618:	ret
  40761c:	stp	x29, x30, [sp, #-16]!
  407620:	adrp	x8, 41c000 <ferror@plt+0x1a660>
  407624:	ldr	w5, [x8, #520]
  407628:	mov	x29, sp
  40762c:	bl	407634 <ferror@plt+0x5c94>
  407630:	bl	401810 <abort@plt>
  407634:	sub	sp, sp, #0x40
  407638:	sub	w9, w0, #0x1
  40763c:	cmp	w9, #0x4
  407640:	stp	x29, x30, [sp, #16]
  407644:	stp	x22, x21, [sp, #32]
  407648:	stp	x20, x19, [sp, #48]
  40764c:	add	x29, sp, #0x10
  407650:	b.cs	4076dc <ferror@plt+0x5d3c>  // b.hs, b.nlast
  407654:	adrp	x10, 40a000 <ferror@plt+0x8660>
  407658:	add	x10, x10, #0xe10
  40765c:	mov	w8, w1
  407660:	ldr	x1, [x10, w9, sxtw #3]
  407664:	mov	w20, w5
  407668:	mov	x19, x4
  40766c:	sxtw	x9, w8
  407670:	tbnz	w8, #31, 407688 <ferror@plt+0x5ce8>
  407674:	lsl	x8, x9, #5
  407678:	ldr	x21, [x3, x8]
  40767c:	adrp	x22, 40a000 <ferror@plt+0x8660>
  407680:	add	x22, x22, #0xdaf
  407684:	b	4076a0 <ferror@plt+0x5d00>
  407688:	adrp	x8, 40a000 <ferror@plt+0x8660>
  40768c:	add	x8, x8, #0xdaf
  407690:	sub	x21, x29, #0x4
  407694:	sturb	w2, [x29, #-4]
  407698:	sub	x22, x8, x9
  40769c:	sturb	wzr, [x29, #-3]
  4076a0:	mov	w2, #0x5                   	// #5
  4076a4:	mov	x0, xzr
  4076a8:	bl	401930 <dcgettext@plt>
  4076ac:	mov	x2, x0
  4076b0:	mov	w0, w20
  4076b4:	mov	w1, wzr
  4076b8:	mov	x3, x22
  4076bc:	mov	x4, x21
  4076c0:	mov	x5, x19
  4076c4:	bl	401640 <error@plt>
  4076c8:	ldp	x20, x19, [sp, #48]
  4076cc:	ldp	x22, x21, [sp, #32]
  4076d0:	ldp	x29, x30, [sp, #16]
  4076d4:	add	sp, sp, #0x40
  4076d8:	ret
  4076dc:	bl	401810 <abort@plt>
  4076e0:	sub	sp, sp, #0x60
  4076e4:	cmp	w2, #0x25
  4076e8:	stp	x29, x30, [sp, #16]
  4076ec:	str	x25, [sp, #32]
  4076f0:	stp	x24, x23, [sp, #48]
  4076f4:	stp	x22, x21, [sp, #64]
  4076f8:	stp	x20, x19, [sp, #80]
  4076fc:	add	x29, sp, #0x10
  407700:	b.cs	4079ac <ferror@plt+0x600c>  // b.hs, b.nlast
  407704:	mov	x22, x4
  407708:	mov	x19, x3
  40770c:	mov	w24, w2
  407710:	mov	x21, x1
  407714:	mov	x20, x0
  407718:	bl	401980 <__errno_location@plt>
  40771c:	mov	x23, x0
  407720:	str	wzr, [x0]
  407724:	bl	401880 <__ctype_b_loc@plt>
  407728:	ldr	x8, [x0]
  40772c:	mov	x10, x20
  407730:	ldrb	w9, [x10], #1
  407734:	ldrh	w11, [x8, x9, lsl #1]
  407738:	tbnz	w11, #13, 407730 <ferror@plt+0x5d90>
  40773c:	cmp	x21, #0x0
  407740:	add	x8, x29, #0x18
  407744:	csel	x21, x8, x21, eq  // eq = none
  407748:	cmp	w9, #0x2d
  40774c:	b.ne	407774 <ferror@plt+0x5dd4>  // b.any
  407750:	mov	w20, #0x4                   	// #4
  407754:	mov	w0, w20
  407758:	ldp	x20, x19, [sp, #80]
  40775c:	ldp	x22, x21, [sp, #64]
  407760:	ldp	x24, x23, [sp, #48]
  407764:	ldr	x25, [sp, #32]
  407768:	ldp	x29, x30, [sp, #16]
  40776c:	add	sp, sp, #0x60
  407770:	ret
  407774:	mov	x0, x20
  407778:	mov	x1, x21
  40777c:	mov	w2, w24
  407780:	bl	401800 <strtoumax@plt>
  407784:	str	x0, [sp, #8]
  407788:	ldr	x25, [x21]
  40778c:	cmp	x25, x20
  407790:	b.eq	407838 <ferror@plt+0x5e98>  // b.none
  407794:	ldr	w20, [x23]
  407798:	cbz	w20, 4077a8 <ferror@plt+0x5e08>
  40779c:	cmp	w20, #0x22
  4077a0:	b.ne	407750 <ferror@plt+0x5db0>  // b.any
  4077a4:	mov	w20, #0x1                   	// #1
  4077a8:	cbz	x22, 407860 <ferror@plt+0x5ec0>
  4077ac:	ldrb	w23, [x25]
  4077b0:	cbz	w23, 40786c <ferror@plt+0x5ecc>
  4077b4:	mov	x0, x22
  4077b8:	mov	w1, w23
  4077bc:	bl	4018e0 <strchr@plt>
  4077c0:	cbz	x0, 4078c0 <ferror@plt+0x5f20>
  4077c4:	sub	w8, w23, #0x45
  4077c8:	mov	w1, #0x400                 	// #1024
  4077cc:	cmp	w8, #0x2f
  4077d0:	mov	w24, #0x1                   	// #1
  4077d4:	b.hi	407888 <ferror@plt+0x5ee8>  // b.pmore
  4077d8:	mov	w9, #0x1                   	// #1
  4077dc:	lsl	x8, x9, x8
  4077e0:	mov	x9, #0x8945                	// #35141
  4077e4:	movk	x9, #0x30, lsl #16
  4077e8:	movk	x9, #0x8144, lsl #32
  4077ec:	tst	x8, x9
  4077f0:	b.eq	407888 <ferror@plt+0x5ee8>  // b.none
  4077f4:	mov	w1, #0x30                  	// #48
  4077f8:	mov	x0, x22
  4077fc:	bl	4018e0 <strchr@plt>
  407800:	cbz	x0, 407874 <ferror@plt+0x5ed4>
  407804:	ldrb	w8, [x25, #1]
  407808:	cmp	w8, #0x42
  40780c:	b.eq	407880 <ferror@plt+0x5ee0>  // b.none
  407810:	cmp	w8, #0x44
  407814:	b.eq	407880 <ferror@plt+0x5ee0>  // b.none
  407818:	cmp	w8, #0x69
  40781c:	b.ne	407874 <ferror@plt+0x5ed4>  // b.any
  407820:	ldrb	w8, [x25, #2]
  407824:	mov	w9, #0x3                   	// #3
  407828:	mov	w1, #0x400                 	// #1024
  40782c:	cmp	w8, #0x42
  407830:	csinc	x24, x9, xzr, eq  // eq = none
  407834:	b	407888 <ferror@plt+0x5ee8>
  407838:	cbz	x22, 407750 <ferror@plt+0x5db0>
  40783c:	ldrb	w1, [x25]
  407840:	cbz	w1, 407750 <ferror@plt+0x5db0>
  407844:	mov	x0, x22
  407848:	bl	4018e0 <strchr@plt>
  40784c:	cbz	x0, 407750 <ferror@plt+0x5db0>
  407850:	mov	w8, #0x1                   	// #1
  407854:	mov	w20, wzr
  407858:	str	x8, [sp, #8]
  40785c:	cbnz	x22, 4077ac <ferror@plt+0x5e0c>
  407860:	ldr	x8, [sp, #8]
  407864:	str	x8, [x19]
  407868:	b	407754 <ferror@plt+0x5db4>
  40786c:	mov	w0, w20
  407870:	b	40799c <ferror@plt+0x5ffc>
  407874:	mov	w1, #0x400                 	// #1024
  407878:	mov	w24, #0x1                   	// #1
  40787c:	b	407888 <ferror@plt+0x5ee8>
  407880:	mov	w1, #0x3e8                 	// #1000
  407884:	mov	w24, #0x2                   	// #2
  407888:	sub	w8, w23, #0x42
  40788c:	cmp	w8, #0x35
  407890:	b.hi	4078c0 <ferror@plt+0x5f20>  // b.pmore
  407894:	adrp	x9, 40a000 <ferror@plt+0x8660>
  407898:	add	x9, x9, #0xe30
  40789c:	adr	x10, 4078b0 <ferror@plt+0x5f10>
  4078a0:	ldrb	w11, [x9, x8]
  4078a4:	add	x10, x10, x11, lsl #2
  4078a8:	mov	w0, wzr
  4078ac:	br	x10
  4078b0:	add	x0, sp, #0x8
  4078b4:	mov	w2, #0x3                   	// #3
  4078b8:	bl	4079f4 <ferror@plt+0x6054>
  4078bc:	b	407968 <ferror@plt+0x5fc8>
  4078c0:	ldr	x9, [sp, #8]
  4078c4:	mov	w8, wzr
  4078c8:	str	x9, [x19]
  4078cc:	orr	w9, w20, #0x2
  4078d0:	b	407990 <ferror@plt+0x5ff0>
  4078d4:	add	x0, sp, #0x8
  4078d8:	mov	w2, #0x1                   	// #1
  4078dc:	bl	4079f4 <ferror@plt+0x6054>
  4078e0:	b	407968 <ferror@plt+0x5fc8>
  4078e4:	add	x0, sp, #0x8
  4078e8:	mov	w2, #0x2                   	// #2
  4078ec:	bl	4079f4 <ferror@plt+0x6054>
  4078f0:	b	407968 <ferror@plt+0x5fc8>
  4078f4:	add	x0, sp, #0x8
  4078f8:	mov	w2, #0x4                   	// #4
  4078fc:	bl	4079f4 <ferror@plt+0x6054>
  407900:	b	407968 <ferror@plt+0x5fc8>
  407904:	add	x0, sp, #0x8
  407908:	mov	w1, #0x400                 	// #1024
  40790c:	b	407964 <ferror@plt+0x5fc4>
  407910:	add	x0, sp, #0x8
  407914:	mov	w2, #0x6                   	// #6
  407918:	bl	4079f4 <ferror@plt+0x6054>
  40791c:	b	407968 <ferror@plt+0x5fc8>
  407920:	add	x0, sp, #0x8
  407924:	mov	w2, #0x5                   	// #5
  407928:	bl	4079f4 <ferror@plt+0x6054>
  40792c:	b	407968 <ferror@plt+0x5fc8>
  407930:	add	x0, sp, #0x8
  407934:	mov	w2, #0x8                   	// #8
  407938:	bl	4079f4 <ferror@plt+0x6054>
  40793c:	b	407968 <ferror@plt+0x5fc8>
  407940:	add	x0, sp, #0x8
  407944:	mov	w2, #0x7                   	// #7
  407948:	bl	4079f4 <ferror@plt+0x6054>
  40794c:	b	407968 <ferror@plt+0x5fc8>
  407950:	add	x0, sp, #0x8
  407954:	mov	w1, #0x200                 	// #512
  407958:	b	407964 <ferror@plt+0x5fc4>
  40795c:	add	x0, sp, #0x8
  407960:	mov	w1, #0x2                   	// #2
  407964:	bl	4079cc <ferror@plt+0x602c>
  407968:	ldr	x8, [x21]
  40796c:	orr	w10, w0, w20
  407970:	orr	w11, w10, #0x2
  407974:	add	x9, x8, x24
  407978:	str	x9, [x21]
  40797c:	ldrb	w9, [x8, x24]
  407980:	mov	w8, #0x1                   	// #1
  407984:	cmp	w9, #0x0
  407988:	csel	w20, w10, w11, eq  // eq = none
  40798c:	mov	w9, #0x4                   	// #4
  407990:	mov	w0, w20
  407994:	mov	w20, w9
  407998:	cbz	w8, 407754 <ferror@plt+0x5db4>
  40799c:	ldr	x8, [sp, #8]
  4079a0:	mov	w20, w0
  4079a4:	str	x8, [x19]
  4079a8:	b	407754 <ferror@plt+0x5db4>
  4079ac:	adrp	x0, 40a000 <ferror@plt+0x8660>
  4079b0:	adrp	x1, 40a000 <ferror@plt+0x8660>
  4079b4:	adrp	x3, 40a000 <ferror@plt+0x8660>
  4079b8:	add	x0, x0, #0xe66
  4079bc:	add	x1, x1, #0xe8c
  4079c0:	add	x3, x3, #0xe9c
  4079c4:	mov	w2, #0x54                  	// #84
  4079c8:	bl	401970 <__assert_fail@plt>
  4079cc:	ldr	x8, [x0]
  4079d0:	sxtw	x9, w1
  4079d4:	umulh	x10, x9, x8
  4079d8:	mul	x9, x8, x9
  4079dc:	cmp	xzr, x10
  4079e0:	cset	w8, ne  // ne = any
  4079e4:	csinv	x9, x9, xzr, eq  // eq = none
  4079e8:	str	x9, [x0]
  4079ec:	mov	w0, w8
  4079f0:	ret
  4079f4:	stp	x29, x30, [sp, #-48]!
  4079f8:	stp	x22, x21, [sp, #16]
  4079fc:	stp	x20, x19, [sp, #32]
  407a00:	mov	x29, sp
  407a04:	cbz	w2, 407a34 <ferror@plt+0x6094>
  407a08:	mov	w19, w2
  407a0c:	mov	w20, w1
  407a10:	mov	x21, x0
  407a14:	mov	w22, wzr
  407a18:	mov	x0, x21
  407a1c:	mov	w1, w20
  407a20:	sub	w19, w19, #0x1
  407a24:	bl	4079cc <ferror@plt+0x602c>
  407a28:	orr	w22, w0, w22
  407a2c:	cbnz	w19, 407a18 <ferror@plt+0x6078>
  407a30:	b	407a38 <ferror@plt+0x6098>
  407a34:	mov	w22, wzr
  407a38:	mov	w0, w22
  407a3c:	ldp	x20, x19, [sp, #32]
  407a40:	ldp	x22, x21, [sp, #16]
  407a44:	ldp	x29, x30, [sp], #48
  407a48:	ret
  407a4c:	stp	x29, x30, [sp, #-16]!
  407a50:	mov	x8, x1
  407a54:	mov	w1, #0x1                   	// #1
  407a58:	mov	w9, #0x1                   	// #1
  407a5c:	mov	x29, sp
  407a60:	cbz	x0, 407a94 <ferror@plt+0x60f4>
  407a64:	cbz	x8, 407a94 <ferror@plt+0x60f4>
  407a68:	umulh	x10, x8, x0
  407a6c:	mov	x1, x8
  407a70:	mov	x9, x0
  407a74:	cbz	x10, 407a94 <ferror@plt+0x60f4>
  407a78:	bl	401980 <__errno_location@plt>
  407a7c:	mov	x8, x0
  407a80:	mov	w9, #0xc                   	// #12
  407a84:	mov	x0, xzr
  407a88:	str	w9, [x8]
  407a8c:	ldp	x29, x30, [sp], #16
  407a90:	ret
  407a94:	mov	x0, x9
  407a98:	bl	4017b0 <calloc@plt>
  407a9c:	ldp	x29, x30, [sp], #16
  407aa0:	ret
  407aa4:	stp	x29, x30, [sp, #-32]!
  407aa8:	stp	x20, x19, [sp, #16]
  407aac:	mov	x29, sp
  407ab0:	mov	x19, x0
  407ab4:	bl	4016c0 <fileno@plt>
  407ab8:	tbnz	w0, #31, 407afc <ferror@plt+0x615c>
  407abc:	mov	x0, x19
  407ac0:	bl	401950 <__freading@plt>
  407ac4:	cbz	w0, 407ae4 <ferror@plt+0x6144>
  407ac8:	mov	x0, x19
  407acc:	bl	4016c0 <fileno@plt>
  407ad0:	mov	w2, #0x1                   	// #1
  407ad4:	mov	x1, xzr
  407ad8:	bl	401690 <lseek@plt>
  407adc:	cmn	x0, #0x1
  407ae0:	b.eq	407b08 <ferror@plt+0x6168>  // b.none
  407ae4:	mov	x0, x19
  407ae8:	bl	407b30 <ferror@plt+0x6190>
  407aec:	cbz	w0, 407b08 <ferror@plt+0x6168>
  407af0:	bl	401980 <__errno_location@plt>
  407af4:	ldr	w20, [x0]
  407af8:	b	407b0c <ferror@plt+0x616c>
  407afc:	mov	x0, x19
  407b00:	bl	4016f0 <fclose@plt>
  407b04:	b	407b24 <ferror@plt+0x6184>
  407b08:	mov	w20, wzr
  407b0c:	mov	x0, x19
  407b10:	bl	4016f0 <fclose@plt>
  407b14:	cbz	w20, 407b24 <ferror@plt+0x6184>
  407b18:	bl	401980 <__errno_location@plt>
  407b1c:	str	w20, [x0]
  407b20:	mov	w0, #0xffffffff            	// #-1
  407b24:	ldp	x20, x19, [sp, #16]
  407b28:	ldp	x29, x30, [sp], #32
  407b2c:	ret
  407b30:	stp	x29, x30, [sp, #-32]!
  407b34:	str	x19, [sp, #16]
  407b38:	mov	x19, x0
  407b3c:	mov	x29, sp
  407b40:	cbz	x0, 407b58 <ferror@plt+0x61b8>
  407b44:	mov	x0, x19
  407b48:	bl	401950 <__freading@plt>
  407b4c:	cbz	w0, 407b58 <ferror@plt+0x61b8>
  407b50:	mov	x0, x19
  407b54:	bl	407b6c <ferror@plt+0x61cc>
  407b58:	mov	x0, x19
  407b5c:	bl	401910 <fflush@plt>
  407b60:	ldr	x19, [sp, #16]
  407b64:	ldp	x29, x30, [sp], #32
  407b68:	ret
  407b6c:	stp	x29, x30, [sp, #-16]!
  407b70:	ldrb	w8, [x0, #1]
  407b74:	mov	x29, sp
  407b78:	tbz	w8, #0, 407b88 <ferror@plt+0x61e8>
  407b7c:	mov	w2, #0x1                   	// #1
  407b80:	mov	x1, xzr
  407b84:	bl	407b90 <ferror@plt+0x61f0>
  407b88:	ldp	x29, x30, [sp], #16
  407b8c:	ret
  407b90:	stp	x29, x30, [sp, #-48]!
  407b94:	str	x21, [sp, #16]
  407b98:	stp	x20, x19, [sp, #32]
  407b9c:	ldp	x9, x8, [x0, #8]
  407ba0:	mov	w20, w2
  407ba4:	mov	x19, x0
  407ba8:	mov	x21, x1
  407bac:	cmp	x8, x9
  407bb0:	mov	x29, sp
  407bb4:	b.ne	407bcc <ferror@plt+0x622c>  // b.any
  407bb8:	ldp	x9, x8, [x19, #32]
  407bbc:	cmp	x8, x9
  407bc0:	b.ne	407bcc <ferror@plt+0x622c>  // b.any
  407bc4:	ldr	x8, [x19, #72]
  407bc8:	cbz	x8, 407bec <ferror@plt+0x624c>
  407bcc:	mov	x0, x19
  407bd0:	mov	x1, x21
  407bd4:	mov	w2, w20
  407bd8:	bl	401890 <fseeko@plt>
  407bdc:	ldp	x20, x19, [sp, #32]
  407be0:	ldr	x21, [sp, #16]
  407be4:	ldp	x29, x30, [sp], #48
  407be8:	ret
  407bec:	mov	x0, x19
  407bf0:	bl	4016c0 <fileno@plt>
  407bf4:	mov	x1, x21
  407bf8:	mov	w2, w20
  407bfc:	bl	401690 <lseek@plt>
  407c00:	cmn	x0, #0x1
  407c04:	b.eq	407bdc <ferror@plt+0x623c>  // b.none
  407c08:	ldr	w9, [x19]
  407c0c:	mov	x8, x0
  407c10:	mov	w0, wzr
  407c14:	str	x8, [x19, #144]
  407c18:	and	w9, w9, #0xffffffef
  407c1c:	str	w9, [x19]
  407c20:	b	407bdc <ferror@plt+0x623c>
  407c24:	sub	sp, sp, #0x40
  407c28:	stp	x29, x30, [sp, #16]
  407c2c:	add	x29, sp, #0x10
  407c30:	cmp	x0, #0x0
  407c34:	sub	x8, x29, #0x4
  407c38:	stp	x20, x19, [sp, #48]
  407c3c:	csel	x20, x8, x0, eq  // eq = none
  407c40:	mov	x0, x20
  407c44:	stp	x22, x21, [sp, #32]
  407c48:	mov	x22, x2
  407c4c:	mov	x19, x1
  407c50:	bl	4015e0 <mbrtowc@plt>
  407c54:	mov	x21, x0
  407c58:	cbz	x22, 407c7c <ferror@plt+0x62dc>
  407c5c:	cmn	x21, #0x2
  407c60:	b.cc	407c7c <ferror@plt+0x62dc>  // b.lo, b.ul, b.last
  407c64:	mov	w0, wzr
  407c68:	bl	407ec0 <ferror@plt+0x6520>
  407c6c:	tbnz	w0, #0, 407c7c <ferror@plt+0x62dc>
  407c70:	ldrb	w8, [x19]
  407c74:	mov	w21, #0x1                   	// #1
  407c78:	str	w8, [x20]
  407c7c:	mov	x0, x21
  407c80:	ldp	x20, x19, [sp, #48]
  407c84:	ldp	x22, x21, [sp, #32]
  407c88:	ldp	x29, x30, [sp, #16]
  407c8c:	add	sp, sp, #0x40
  407c90:	ret
  407c94:	mov	w0, wzr
  407c98:	ret
  407c9c:	mov	w0, wzr
  407ca0:	ret
  407ca4:	mov	w0, wzr
  407ca8:	ret
  407cac:	sub	w9, w0, #0x41
  407cb0:	mov	w8, w0
  407cb4:	cmp	w9, #0x39
  407cb8:	mov	w0, #0x1                   	// #1
  407cbc:	b.hi	407cd4 <ferror@plt+0x6334>  // b.pmore
  407cc0:	mov	w10, #0x1                   	// #1
  407cc4:	lsl	x9, x10, x9
  407cc8:	tst	x9, #0x3ffffff03ffffff
  407ccc:	b.eq	407cd4 <ferror@plt+0x6334>  // b.none
  407cd0:	ret
  407cd4:	sub	w8, w8, #0x30
  407cd8:	cmp	w8, #0xa
  407cdc:	b.cc	407cd0 <ferror@plt+0x6330>  // b.lo, b.ul, b.last
  407ce0:	mov	w0, wzr
  407ce4:	ret
  407ce8:	sub	w8, w0, #0x41
  407cec:	cmp	w8, #0x39
  407cf0:	b.hi	407d04 <ferror@plt+0x6364>  // b.pmore
  407cf4:	mov	x9, #0x3ffffff03ffffff     	// #288230371923853311
  407cf8:	lsr	x8, x9, x8
  407cfc:	and	w0, w8, #0x1
  407d00:	ret
  407d04:	mov	w0, wzr
  407d08:	ret
  407d0c:	cmp	w0, #0x80
  407d10:	cset	w0, cc  // cc = lo, ul, last
  407d14:	ret
  407d18:	cmp	w0, #0x20
  407d1c:	cset	w8, eq  // eq = none
  407d20:	cmp	w0, #0x9
  407d24:	cset	w9, eq  // eq = none
  407d28:	orr	w0, w8, w9
  407d2c:	ret
  407d30:	mov	w8, w0
  407d34:	cmp	w0, #0x20
  407d38:	mov	w0, #0x1                   	// #1
  407d3c:	b.cs	407d44 <ferror@plt+0x63a4>  // b.hs, b.nlast
  407d40:	ret
  407d44:	cmp	w8, #0x7f
  407d48:	b.eq	407d40 <ferror@plt+0x63a0>  // b.none
  407d4c:	mov	w0, wzr
  407d50:	ret
  407d54:	sub	w8, w0, #0x30
  407d58:	cmp	w8, #0xa
  407d5c:	cset	w0, cc  // cc = lo, ul, last
  407d60:	ret
  407d64:	sub	w8, w0, #0x21
  407d68:	cmp	w8, #0x5e
  407d6c:	cset	w0, cc  // cc = lo, ul, last
  407d70:	ret
  407d74:	sub	w8, w0, #0x61
  407d78:	cmp	w8, #0x1a
  407d7c:	cset	w0, cc  // cc = lo, ul, last
  407d80:	ret
  407d84:	sub	w8, w0, #0x20
  407d88:	cmp	w8, #0x5f
  407d8c:	cset	w0, cc  // cc = lo, ul, last
  407d90:	ret
  407d94:	sub	w8, w0, #0x21
  407d98:	cmp	w8, #0x5d
  407d9c:	b.hi	407dc0 <ferror@plt+0x6420>  // b.pmore
  407da0:	adrp	x9, 40a000 <ferror@plt+0x8660>
  407da4:	add	x9, x9, #0xeeb
  407da8:	adr	x10, 407dbc <ferror@plt+0x641c>
  407dac:	ldrb	w11, [x9, x8]
  407db0:	add	x10, x10, x11, lsl #2
  407db4:	mov	w0, #0x1                   	// #1
  407db8:	br	x10
  407dbc:	ret
  407dc0:	mov	w0, wzr
  407dc4:	ret
  407dc8:	sub	w8, w0, #0x9
  407dcc:	cmp	w8, #0x17
  407dd0:	b.hi	407de8 <ferror@plt+0x6448>  // b.pmore
  407dd4:	mov	w9, #0x1f                  	// #31
  407dd8:	movk	w9, #0x80, lsl #16
  407ddc:	lsr	w8, w9, w8
  407de0:	and	w0, w8, #0x1
  407de4:	ret
  407de8:	mov	w0, wzr
  407dec:	ret
  407df0:	sub	w8, w0, #0x41
  407df4:	cmp	w8, #0x1a
  407df8:	cset	w0, cc  // cc = lo, ul, last
  407dfc:	ret
  407e00:	sub	w8, w0, #0x30
  407e04:	cmp	w8, #0x36
  407e08:	b.hi	407e20 <ferror@plt+0x6480>  // b.pmore
  407e0c:	mov	x9, #0x7e0000007e0000      	// #35465847073800192
  407e10:	movk	x9, #0x3ff
  407e14:	lsr	x8, x9, x8
  407e18:	and	w0, w8, #0x1
  407e1c:	ret
  407e20:	mov	w0, wzr
  407e24:	ret
  407e28:	sub	w8, w0, #0x41
  407e2c:	add	w9, w0, #0x20
  407e30:	cmp	w8, #0x1a
  407e34:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  407e38:	ret
  407e3c:	sub	w8, w0, #0x61
  407e40:	sub	w9, w0, #0x20
  407e44:	cmp	w8, #0x1a
  407e48:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  407e4c:	ret
  407e50:	stp	x29, x30, [sp, #-48]!
  407e54:	str	x21, [sp, #16]
  407e58:	stp	x20, x19, [sp, #32]
  407e5c:	mov	x29, sp
  407e60:	mov	x20, x0
  407e64:	bl	4016a0 <__fpending@plt>
  407e68:	mov	x19, x0
  407e6c:	mov	x0, x20
  407e70:	bl	401660 <ferror_unlocked@plt>
  407e74:	mov	w21, w0
  407e78:	mov	x0, x20
  407e7c:	bl	407aa4 <ferror@plt+0x6104>
  407e80:	cbz	w21, 407ea4 <ferror@plt+0x6504>
  407e84:	cbnz	w0, 407e90 <ferror@plt+0x64f0>
  407e88:	bl	401980 <__errno_location@plt>
  407e8c:	str	wzr, [x0]
  407e90:	mov	w0, #0xffffffff            	// #-1
  407e94:	ldp	x20, x19, [sp, #32]
  407e98:	ldr	x21, [sp, #16]
  407e9c:	ldp	x29, x30, [sp], #48
  407ea0:	ret
  407ea4:	cbz	w0, 407e94 <ferror@plt+0x64f4>
  407ea8:	cbnz	x19, 407e84 <ferror@plt+0x64e4>
  407eac:	bl	401980 <__errno_location@plt>
  407eb0:	ldr	w8, [x0]
  407eb4:	cmp	w8, #0x9
  407eb8:	csetm	w0, ne  // ne = any
  407ebc:	b	407e94 <ferror@plt+0x64f4>
  407ec0:	stp	x29, x30, [sp, #-32]!
  407ec4:	mov	x1, xzr
  407ec8:	str	x19, [sp, #16]
  407ecc:	mov	x29, sp
  407ed0:	bl	401990 <setlocale@plt>
  407ed4:	cbz	x0, 407f00 <ferror@plt+0x6560>
  407ed8:	adrp	x1, 40a000 <ferror@plt+0x8660>
  407edc:	add	x1, x1, #0xf49
  407ee0:	mov	x19, x0
  407ee4:	bl	401870 <strcmp@plt>
  407ee8:	cbz	w0, 407f08 <ferror@plt+0x6568>
  407eec:	adrp	x1, 40a000 <ferror@plt+0x8660>
  407ef0:	add	x1, x1, #0xf4b
  407ef4:	mov	x0, x19
  407ef8:	bl	401870 <strcmp@plt>
  407efc:	cbz	w0, 407f08 <ferror@plt+0x6568>
  407f00:	mov	w0, #0x1                   	// #1
  407f04:	b	407f0c <ferror@plt+0x656c>
  407f08:	mov	w0, wzr
  407f0c:	ldr	x19, [sp, #16]
  407f10:	ldp	x29, x30, [sp], #32
  407f14:	ret
  407f18:	stp	x29, x30, [sp, #-16]!
  407f1c:	mov	w0, #0xe                   	// #14
  407f20:	mov	x29, sp
  407f24:	bl	401700 <nl_langinfo@plt>
  407f28:	adrp	x8, 40a000 <ferror@plt+0x8660>
  407f2c:	add	x8, x8, #0xb53
  407f30:	cmp	x0, #0x0
  407f34:	csel	x8, x8, x0, eq  // eq = none
  407f38:	ldrb	w9, [x8]
  407f3c:	adrp	x10, 40a000 <ferror@plt+0x8660>
  407f40:	add	x10, x10, #0xf51
  407f44:	cmp	w9, #0x0
  407f48:	csel	x0, x10, x8, eq  // eq = none
  407f4c:	ldp	x29, x30, [sp], #16
  407f50:	ret
  407f54:	nop
  407f58:	stp	x29, x30, [sp, #-48]!
  407f5c:	mov	x29, sp
  407f60:	str	q0, [sp, #16]
  407f64:	str	q1, [sp, #32]
  407f68:	ldp	x6, x1, [sp, #16]
  407f6c:	ldp	x7, x0, [sp, #32]
  407f70:	mrs	x2, fpcr
  407f74:	ubfx	x4, x1, #48, #15
  407f78:	lsr	x2, x1, #63
  407f7c:	lsr	x3, x0, #63
  407f80:	ubfx	x9, x0, #0, #48
  407f84:	mov	x5, #0x7fff                	// #32767
  407f88:	mov	x10, x6
  407f8c:	cmp	x4, x5
  407f90:	and	w2, w2, #0xff
  407f94:	ubfx	x1, x1, #0, #48
  407f98:	and	w3, w3, #0xff
  407f9c:	ubfx	x0, x0, #48, #15
  407fa0:	b.eq	407fd4 <ferror@plt+0x6634>  // b.none
  407fa4:	cmp	x0, x5
  407fa8:	b.eq	407fc0 <ferror@plt+0x6620>  // b.none
  407fac:	cmp	x4, x0
  407fb0:	mov	w0, #0x1                   	// #1
  407fb4:	b.eq	407fec <ferror@plt+0x664c>  // b.none
  407fb8:	ldp	x29, x30, [sp], #48
  407fbc:	ret
  407fc0:	orr	x8, x9, x7
  407fc4:	cbnz	x8, 408050 <ferror@plt+0x66b0>
  407fc8:	mov	w0, #0x1                   	// #1
  407fcc:	ldp	x29, x30, [sp], #48
  407fd0:	ret
  407fd4:	orr	x5, x1, x6
  407fd8:	cbnz	x5, 408020 <ferror@plt+0x6680>
  407fdc:	cmp	x0, x4
  407fe0:	b.ne	407fc8 <ferror@plt+0x6628>  // b.any
  407fe4:	orr	x8, x9, x7
  407fe8:	cbnz	x8, 408050 <ferror@plt+0x66b0>
  407fec:	cmp	x1, x9
  407ff0:	mov	w0, #0x1                   	// #1
  407ff4:	ccmp	x6, x7, #0x0, eq  // eq = none
  407ff8:	b.ne	407fb8 <ferror@plt+0x6618>  // b.any
  407ffc:	cmp	w2, w3
  408000:	mov	w0, #0x0                   	// #0
  408004:	b.eq	407fb8 <ferror@plt+0x6618>  // b.none
  408008:	mov	w0, #0x1                   	// #1
  40800c:	cbnz	x4, 407fb8 <ferror@plt+0x6618>
  408010:	orr	x1, x1, x10
  408014:	cmp	x1, #0x0
  408018:	cset	w0, ne  // ne = any
  40801c:	b	407fb8 <ferror@plt+0x6618>
  408020:	tst	x1, #0x800000000000
  408024:	b.ne	40803c <ferror@plt+0x669c>  // b.any
  408028:	mov	w0, #0x1                   	// #1
  40802c:	bl	408c80 <ferror@plt+0x72e0>
  408030:	mov	w0, #0x1                   	// #1
  408034:	ldp	x29, x30, [sp], #48
  408038:	ret
  40803c:	cmp	x0, x4
  408040:	mov	w0, #0x1                   	// #1
  408044:	b.ne	407fb8 <ferror@plt+0x6618>  // b.any
  408048:	orr	x8, x9, x7
  40804c:	cbz	x8, 407fb8 <ferror@plt+0x6618>
  408050:	tst	x9, #0x800000000000
  408054:	b.eq	408028 <ferror@plt+0x6688>  // b.none
  408058:	b	407fc8 <ferror@plt+0x6628>
  40805c:	nop
  408060:	stp	x29, x30, [sp, #-48]!
  408064:	mov	x29, sp
  408068:	str	q0, [sp, #16]
  40806c:	str	q1, [sp, #32]
  408070:	ldp	x8, x1, [sp, #16]
  408074:	ldp	x9, x0, [sp, #32]
  408078:	mrs	x2, fpcr
  40807c:	ubfx	x4, x1, #48, #15
  408080:	ubfx	x10, x1, #0, #48
  408084:	lsr	x2, x1, #63
  408088:	mov	x5, #0x7fff                	// #32767
  40808c:	mov	x6, x8
  408090:	cmp	x4, x5
  408094:	ubfx	x11, x0, #0, #48
  408098:	ubfx	x7, x0, #48, #15
  40809c:	lsr	x1, x0, #63
  4080a0:	mov	x3, x9
  4080a4:	b.eq	4080dc <ferror@plt+0x673c>  // b.none
  4080a8:	cmp	x7, x5
  4080ac:	b.eq	4080ec <ferror@plt+0x674c>  // b.none
  4080b0:	cbnz	x4, 408118 <ferror@plt+0x6778>
  4080b4:	orr	x6, x10, x8
  4080b8:	cmp	x6, #0x0
  4080bc:	cset	w0, eq  // eq = none
  4080c0:	cbnz	x7, 408104 <ferror@plt+0x6764>
  4080c4:	orr	x3, x11, x9
  4080c8:	cbnz	x3, 408104 <ferror@plt+0x6764>
  4080cc:	mov	w0, #0x0                   	// #0
  4080d0:	cbnz	x6, 40812c <ferror@plt+0x678c>
  4080d4:	ldp	x29, x30, [sp], #48
  4080d8:	ret
  4080dc:	orr	x0, x10, x8
  4080e0:	cbnz	x0, 408140 <ferror@plt+0x67a0>
  4080e4:	cmp	x7, x4
  4080e8:	b.ne	408118 <ferror@plt+0x6778>  // b.any
  4080ec:	orr	x3, x11, x3
  4080f0:	cbnz	x3, 408140 <ferror@plt+0x67a0>
  4080f4:	cbnz	x4, 408124 <ferror@plt+0x6784>
  4080f8:	orr	x6, x10, x6
  4080fc:	cmp	x6, #0x0
  408100:	cset	w0, eq  // eq = none
  408104:	cbz	w0, 408124 <ferror@plt+0x6784>
  408108:	cmp	x1, #0x0
  40810c:	csinv	w0, w0, wzr, ne  // ne = any
  408110:	ldp	x29, x30, [sp], #48
  408114:	ret
  408118:	cbnz	x7, 408124 <ferror@plt+0x6784>
  40811c:	orr	x3, x11, x3
  408120:	cbz	x3, 40812c <ferror@plt+0x678c>
  408124:	cmp	x2, x1
  408128:	b.eq	408154 <ferror@plt+0x67b4>  // b.none
  40812c:	cmp	x2, #0x0
  408130:	mov	w0, #0xffffffff            	// #-1
  408134:	cneg	w0, w0, eq  // eq = none
  408138:	ldp	x29, x30, [sp], #48
  40813c:	ret
  408140:	mov	w0, #0x1                   	// #1
  408144:	bl	408c80 <ferror@plt+0x72e0>
  408148:	mov	w0, #0x2                   	// #2
  40814c:	ldp	x29, x30, [sp], #48
  408150:	ret
  408154:	cmp	x4, x7
  408158:	b.gt	40812c <ferror@plt+0x678c>
  40815c:	b.lt	408190 <ferror@plt+0x67f0>  // b.tstop
  408160:	cmp	x10, x11
  408164:	b.hi	40812c <ferror@plt+0x678c>  // b.pmore
  408168:	cset	w0, eq  // eq = none
  40816c:	cmp	w0, #0x0
  408170:	ccmp	x8, x9, #0x0, ne  // ne = any
  408174:	b.hi	40812c <ferror@plt+0x678c>  // b.pmore
  408178:	cmp	x10, x11
  40817c:	b.cc	408190 <ferror@plt+0x67f0>  // b.lo, b.ul, b.last
  408180:	cmp	w0, #0x0
  408184:	mov	w0, #0x0                   	// #0
  408188:	ccmp	x8, x9, #0x2, ne  // ne = any
  40818c:	b.cs	4080d4 <ferror@plt+0x6734>  // b.hs, b.nlast
  408190:	cmp	x2, #0x0
  408194:	mov	w0, #0x1                   	// #1
  408198:	cneg	w0, w0, eq  // eq = none
  40819c:	b	4080d4 <ferror@plt+0x6734>
  4081a0:	stp	x29, x30, [sp, #-48]!
  4081a4:	mov	x29, sp
  4081a8:	str	q0, [sp, #16]
  4081ac:	str	q1, [sp, #32]
  4081b0:	ldp	x5, x1, [sp, #16]
  4081b4:	ldp	x0, x2, [sp, #32]
  4081b8:	mrs	x12, fpcr
  4081bc:	mov	x9, x0
  4081c0:	ubfx	x0, x2, #48, #15
  4081c4:	lsr	x6, x1, #63
  4081c8:	ubfx	x7, x1, #48, #15
  4081cc:	ubfiz	x3, x1, #3, #48
  4081d0:	mov	x13, x0
  4081d4:	lsr	x4, x2, #63
  4081d8:	ubfiz	x2, x2, #3, #48
  4081dc:	mov	x11, x6
  4081e0:	and	w8, w6, #0xff
  4081e4:	mov	x14, x6
  4081e8:	sub	w0, w7, w0
  4081ec:	mov	x1, x7
  4081f0:	orr	x3, x3, x5, lsr #61
  4081f4:	mov	x7, #0x7fff                	// #32767
  4081f8:	and	w4, w4, #0xff
  4081fc:	cmp	x13, x7
  408200:	orr	x2, x2, x9, lsr #61
  408204:	lsl	x6, x5, #3
  408208:	lsl	x10, x9, #3
  40820c:	b.eq	40837c <ferror@plt+0x69dc>  // b.none
  408210:	eor	w4, w4, #0x1
  408214:	and	x4, x4, #0xff
  408218:	cmp	x11, x4
  40821c:	b.eq	408414 <ferror@plt+0x6a74>  // b.none
  408220:	cmp	w0, #0x0
  408224:	b.le	408398 <ferror@plt+0x69f8>
  408228:	cbnz	x13, 408504 <ferror@plt+0x6b64>
  40822c:	orr	x4, x2, x10
  408230:	cbz	x4, 4086e4 <ferror@plt+0x6d44>
  408234:	subs	w0, w0, #0x1
  408238:	b.eq	4089b8 <ferror@plt+0x7018>  // b.none
  40823c:	mov	x4, #0x7fff                	// #32767
  408240:	cmp	x1, x4
  408244:	b.eq	4086b8 <ferror@plt+0x6d18>  // b.none
  408248:	cmp	w0, #0x74
  40824c:	b.gt	4086d4 <ferror@plt+0x6d34>
  408250:	cmp	w0, #0x3f
  408254:	b.gt	40887c <ferror@plt+0x6edc>
  408258:	mov	w4, #0x40                  	// #64
  40825c:	sub	w4, w4, w0
  408260:	lsr	x7, x10, x0
  408264:	lsl	x10, x10, x4
  408268:	cmp	x10, #0x0
  40826c:	lsl	x4, x2, x4
  408270:	cset	x5, ne  // ne = any
  408274:	orr	x4, x4, x7
  408278:	lsr	x2, x2, x0
  40827c:	orr	x4, x4, x5
  408280:	sub	x3, x3, x2
  408284:	subs	x6, x6, x4
  408288:	sbc	x3, x3, xzr
  40828c:	and	x5, x3, #0x7ffffffffffff
  408290:	tbz	x3, #51, 408490 <ferror@plt+0x6af0>
  408294:	cbz	x5, 40869c <ferror@plt+0x6cfc>
  408298:	clz	x0, x5
  40829c:	sub	w0, w0, #0xc
  4082a0:	neg	w3, w0
  4082a4:	lsl	x2, x5, x0
  4082a8:	lsl	x5, x6, x0
  4082ac:	lsr	x6, x6, x3
  4082b0:	orr	x3, x6, x2
  4082b4:	cmp	x1, w0, sxtw
  4082b8:	sxtw	x2, w0
  4082bc:	b.gt	40867c <ferror@plt+0x6cdc>
  4082c0:	sub	w1, w0, w1
  4082c4:	add	w0, w1, #0x1
  4082c8:	cmp	w0, #0x3f
  4082cc:	b.gt	408844 <ferror@plt+0x6ea4>
  4082d0:	mov	w1, #0x40                  	// #64
  4082d4:	sub	w1, w1, w0
  4082d8:	lsr	x2, x5, x0
  4082dc:	lsl	x5, x5, x1
  4082e0:	cmp	x5, #0x0
  4082e4:	lsl	x6, x3, x1
  4082e8:	cset	x1, ne  // ne = any
  4082ec:	orr	x6, x6, x2
  4082f0:	lsr	x3, x3, x0
  4082f4:	orr	x6, x6, x1
  4082f8:	orr	x7, x6, x3
  4082fc:	cbz	x7, 4084a4 <ferror@plt+0x6b04>
  408300:	and	x0, x6, #0x7
  408304:	mov	x1, #0x0                   	// #0
  408308:	mov	w4, #0x1                   	// #1
  40830c:	cbz	x0, 408708 <ferror@plt+0x6d68>
  408310:	and	x2, x12, #0xc00000
  408314:	cmp	x2, #0x400, lsl #12
  408318:	b.eq	408654 <ferror@plt+0x6cb4>  // b.none
  40831c:	cmp	x2, #0x800, lsl #12
  408320:	b.eq	408634 <ferror@plt+0x6c94>  // b.none
  408324:	cbz	x2, 408660 <ferror@plt+0x6cc0>
  408328:	and	x2, x3, #0x8000000000000
  40832c:	mov	w0, #0x10                  	// #16
  408330:	cbz	w4, 408338 <ferror@plt+0x6998>
  408334:	orr	w0, w0, #0x8
  408338:	cbz	x2, 4083e8 <ferror@plt+0x6a48>
  40833c:	add	x1, x1, #0x1
  408340:	mov	x2, #0x7fff                	// #32767
  408344:	cmp	x1, x2
  408348:	b.eq	40855c <ferror@plt+0x6bbc>  // b.none
  40834c:	ubfx	x7, x3, #3, #48
  408350:	extr	x5, x3, x6, #3
  408354:	and	w1, w1, #0x7fff
  408358:	mov	x3, #0x0                   	// #0
  40835c:	orr	w1, w1, w8, lsl #15
  408360:	bfxil	x3, x7, #0, #48
  408364:	fmov	d0, x5
  408368:	bfi	x3, x1, #48, #16
  40836c:	fmov	v0.d[1], x3
  408370:	cbnz	w0, 4085b8 <ferror@plt+0x6c18>
  408374:	ldp	x29, x30, [sp], #48
  408378:	ret
  40837c:	orr	x7, x2, x10
  408380:	cbz	x7, 408210 <ferror@plt+0x6870>
  408384:	and	x4, x4, #0xff
  408388:	cmp	x11, x4
  40838c:	b.eq	4085cc <ferror@plt+0x6c2c>  // b.none
  408390:	cmp	w0, #0x0
  408394:	b.gt	408504 <ferror@plt+0x6b64>
  408398:	cbz	w0, 4084bc <ferror@plt+0x6b1c>
  40839c:	mov	w8, w4
  4083a0:	cbnz	x1, 4087d8 <ferror@plt+0x6e38>
  4083a4:	orr	x1, x3, x6
  4083a8:	cbz	x1, 408470 <ferror@plt+0x6ad0>
  4083ac:	cmn	w0, #0x1
  4083b0:	b.eq	408b18 <ferror@plt+0x7178>  // b.none
  4083b4:	mov	x1, #0x7fff                	// #32767
  4083b8:	mvn	w0, w0
  4083bc:	cmp	x13, x1
  4083c0:	b.ne	4087ec <ferror@plt+0x6e4c>  // b.any
  4083c4:	orr	x0, x2, x10
  4083c8:	and	x11, x8, #0xff
  4083cc:	cbz	x0, 408750 <ferror@plt+0x6db0>
  4083d0:	lsr	x0, x2, #50
  4083d4:	mov	x6, x10
  4083d8:	eor	x0, x0, #0x1
  4083dc:	mov	x3, x2
  4083e0:	and	w0, w0, #0x1
  4083e4:	mov	x1, #0x7fff                	// #32767
  4083e8:	mov	x2, #0x7fff                	// #32767
  4083ec:	extr	x5, x3, x6, #3
  4083f0:	lsr	x7, x3, #3
  4083f4:	cmp	x1, x2
  4083f8:	b.ne	4084b0 <ferror@plt+0x6b10>  // b.any
  4083fc:	orr	x1, x7, x5
  408400:	cbz	x1, 408c6c <ferror@plt+0x72cc>
  408404:	orr	x7, x7, #0x800000000000
  408408:	mov	w1, #0x7fff                	// #32767
  40840c:	and	x7, x7, #0xffffffffffff
  408410:	b	408358 <ferror@plt+0x69b8>
  408414:	cmp	w0, #0x0
  408418:	b.le	4085cc <ferror@plt+0x6c2c>
  40841c:	cbz	x13, 40850c <ferror@plt+0x6b6c>
  408420:	orr	x2, x2, #0x8000000000000
  408424:	mov	x4, #0x7fff                	// #32767
  408428:	cmp	x1, x4
  40842c:	b.eq	4086b8 <ferror@plt+0x6d18>  // b.none
  408430:	cmp	w0, #0x74
  408434:	b.gt	40882c <ferror@plt+0x6e8c>
  408438:	cmp	w0, #0x3f
  40843c:	b.gt	4088c8 <ferror@plt+0x6f28>
  408440:	mov	w4, #0x40                  	// #64
  408444:	sub	w4, w4, w0
  408448:	lsr	x7, x10, x0
  40844c:	lsl	x10, x10, x4
  408450:	cmp	x10, #0x0
  408454:	lsl	x4, x2, x4
  408458:	cset	x5, ne  // ne = any
  40845c:	orr	x4, x4, x7
  408460:	lsr	x2, x2, x0
  408464:	orr	x0, x4, x5
  408468:	add	x3, x3, x2
  40846c:	b	408838 <ferror@plt+0x6e98>
  408470:	mov	x0, #0x7fff                	// #32767
  408474:	cmp	x13, x0
  408478:	b.eq	408aa4 <ferror@plt+0x7104>  // b.none
  40847c:	mov	x3, x2
  408480:	mov	x6, x10
  408484:	mov	x1, x13
  408488:	mov	x14, x4
  40848c:	nop
  408490:	orr	x7, x6, x3
  408494:	and	x0, x6, #0x7
  408498:	mov	w4, #0x0                   	// #0
  40849c:	cbnz	x1, 40830c <ferror@plt+0x696c>
  4084a0:	cbnz	x7, 408300 <ferror@plt+0x6960>
  4084a4:	mov	x5, #0x0                   	// #0
  4084a8:	mov	x1, #0x0                   	// #0
  4084ac:	mov	w0, #0x0                   	// #0
  4084b0:	and	x7, x7, #0xffffffffffff
  4084b4:	and	w1, w1, #0x7fff
  4084b8:	b	408358 <ferror@plt+0x69b8>
  4084bc:	add	x7, x1, #0x1
  4084c0:	tst	x7, #0x7ffe
  4084c4:	b.ne	4087a8 <ferror@plt+0x6e08>  // b.any
  4084c8:	orr	x11, x3, x6
  4084cc:	orr	x7, x2, x10
  4084d0:	cbnz	x1, 408938 <ferror@plt+0x6f98>
  4084d4:	cbz	x11, 4089c4 <ferror@plt+0x7024>
  4084d8:	cbz	x7, 4089d8 <ferror@plt+0x7038>
  4084dc:	subs	x9, x6, x10
  4084e0:	cmp	x6, x10
  4084e4:	sbc	x5, x3, x2
  4084e8:	tbz	x5, #51, 408b80 <ferror@plt+0x71e0>
  4084ec:	subs	x6, x10, x6
  4084f0:	mov	w8, w4
  4084f4:	sbc	x3, x2, x3
  4084f8:	mov	x14, x4
  4084fc:	orr	x7, x6, x3
  408500:	b	4082fc <ferror@plt+0x695c>
  408504:	orr	x2, x2, #0x8000000000000
  408508:	b	40823c <ferror@plt+0x689c>
  40850c:	orr	x4, x2, x10
  408510:	cbz	x4, 4086e4 <ferror@plt+0x6d44>
  408514:	subs	w0, w0, #0x1
  408518:	b.ne	408424 <ferror@plt+0x6a84>  // b.any
  40851c:	adds	x6, x6, x10
  408520:	adc	x3, x2, x3
  408524:	nop
  408528:	tbz	x3, #51, 408490 <ferror@plt+0x6af0>
  40852c:	add	x1, x1, #0x1
  408530:	mov	x0, #0x7fff                	// #32767
  408534:	cmp	x1, x0
  408538:	b.eq	4089e4 <ferror@plt+0x7044>  // b.none
  40853c:	and	x0, x6, #0x1
  408540:	and	x2, x3, #0xfff7ffffffffffff
  408544:	orr	x6, x0, x6, lsr #1
  408548:	mov	w4, #0x0                   	// #0
  40854c:	orr	x6, x6, x3, lsl #63
  408550:	lsr	x3, x2, #1
  408554:	and	x0, x6, #0x7
  408558:	b	40830c <ferror@plt+0x696c>
  40855c:	and	x2, x12, #0xc00000
  408560:	cbz	x2, 408598 <ferror@plt+0x6bf8>
  408564:	cmp	x2, #0x400, lsl #12
  408568:	b.eq	408594 <ferror@plt+0x6bf4>  // b.none
  40856c:	cmp	x2, #0x800, lsl #12
  408570:	and	w14, w14, #0x1
  408574:	csel	w14, w14, wzr, eq  // eq = none
  408578:	cbnz	w14, 408598 <ferror@plt+0x6bf8>
  40857c:	mov	w1, #0x14                  	// #20
  408580:	mov	x5, #0xffffffffffffffff    	// #-1
  408584:	orr	w0, w0, w1
  408588:	mov	x7, #0x1fffffffffffffff    	// #2305843009213693951
  40858c:	mov	x1, #0x7ffe                	// #32766
  408590:	b	4084b0 <ferror@plt+0x6b10>
  408594:	cbnz	x14, 40857c <ferror@plt+0x6bdc>
  408598:	mov	w1, #0x14                  	// #20
  40859c:	and	x11, x8, #0xff
  4085a0:	orr	w0, w0, w1
  4085a4:	mov	x2, #0x0                   	// #0
  4085a8:	fmov	d0, x2
  4085ac:	lsl	x11, x11, #63
  4085b0:	orr	x3, x11, #0x7fff000000000000
  4085b4:	fmov	v0.d[1], x3
  4085b8:	str	q0, [sp, #16]
  4085bc:	bl	408c80 <ferror@plt+0x72e0>
  4085c0:	ldr	q0, [sp, #16]
  4085c4:	ldp	x29, x30, [sp], #48
  4085c8:	ret
  4085cc:	cbz	w0, 408768 <ferror@plt+0x6dc8>
  4085d0:	cbz	x1, 408724 <ferror@plt+0x6d84>
  4085d4:	mov	x1, #0x7fff                	// #32767
  4085d8:	neg	w0, w0
  4085dc:	orr	x3, x3, #0x8000000000000
  4085e0:	cmp	x13, x1
  4085e4:	b.eq	408744 <ferror@plt+0x6da4>  // b.none
  4085e8:	cmp	w0, #0x74
  4085ec:	b.gt	408a38 <ferror@plt+0x7098>
  4085f0:	cmp	w0, #0x3f
  4085f4:	b.gt	408aec <ferror@plt+0x714c>
  4085f8:	mov	w1, #0x40                  	// #64
  4085fc:	sub	w1, w1, w0
  408600:	lsr	x4, x6, x0
  408604:	lsl	x6, x6, x1
  408608:	cmp	x6, #0x0
  40860c:	lsl	x6, x3, x1
  408610:	cset	x1, ne  // ne = any
  408614:	orr	x6, x6, x4
  408618:	lsr	x0, x3, x0
  40861c:	orr	x6, x6, x1
  408620:	add	x2, x2, x0
  408624:	adds	x6, x6, x10
  408628:	mov	x1, x13
  40862c:	cinc	x3, x2, cs  // cs = hs, nlast
  408630:	b	408528 <ferror@plt+0x6b88>
  408634:	mov	w0, #0x10                  	// #16
  408638:	cbz	x14, 408644 <ferror@plt+0x6ca4>
  40863c:	adds	x6, x6, #0x8
  408640:	cinc	x3, x3, cs  // cs = hs, nlast
  408644:	and	x2, x3, #0x8000000000000
  408648:	cbz	w4, 408338 <ferror@plt+0x6998>
  40864c:	orr	w0, w0, #0x8
  408650:	b	408338 <ferror@plt+0x6998>
  408654:	mov	w0, #0x10                  	// #16
  408658:	cbnz	x14, 408644 <ferror@plt+0x6ca4>
  40865c:	b	40863c <ferror@plt+0x6c9c>
  408660:	and	x2, x6, #0xf
  408664:	mov	w0, #0x10                  	// #16
  408668:	cmp	x2, #0x4
  40866c:	b.eq	408644 <ferror@plt+0x6ca4>  // b.none
  408670:	adds	x6, x6, #0x4
  408674:	cinc	x3, x3, cs  // cs = hs, nlast
  408678:	b	408644 <ferror@plt+0x6ca4>
  40867c:	mov	x6, x5
  408680:	and	x3, x3, #0xfff7ffffffffffff
  408684:	sub	x1, x1, x2
  408688:	orr	x7, x6, x3
  40868c:	and	x0, x6, #0x7
  408690:	mov	w4, #0x0                   	// #0
  408694:	cbz	x1, 4084a0 <ferror@plt+0x6b00>
  408698:	b	40830c <ferror@plt+0x696c>
  40869c:	clz	x3, x6
  4086a0:	add	w0, w3, #0x34
  4086a4:	cmp	w0, #0x3f
  4086a8:	b.le	4082a0 <ferror@plt+0x6900>
  4086ac:	sub	w3, w3, #0xc
  4086b0:	lsl	x3, x6, x3
  4086b4:	b	4082b4 <ferror@plt+0x6914>
  4086b8:	orr	x0, x3, x6
  4086bc:	cbz	x0, 408750 <ferror@plt+0x6db0>
  4086c0:	lsr	x0, x3, #50
  4086c4:	mov	x1, #0x7fff                	// #32767
  4086c8:	eor	x0, x0, #0x1
  4086cc:	and	w0, w0, #0x1
  4086d0:	b	4083e8 <ferror@plt+0x6a48>
  4086d4:	orr	x2, x2, x10
  4086d8:	cmp	x2, #0x0
  4086dc:	cset	x4, ne  // ne = any
  4086e0:	b	408284 <ferror@plt+0x68e4>
  4086e4:	mov	x0, #0x7fff                	// #32767
  4086e8:	cmp	x1, x0
  4086ec:	b.ne	408490 <ferror@plt+0x6af0>  // b.any
  4086f0:	orr	x0, x3, x6
  4086f4:	cbnz	x0, 4086c0 <ferror@plt+0x6d20>
  4086f8:	mov	x5, #0x0                   	// #0
  4086fc:	mov	x7, #0x0                   	// #0
  408700:	mov	w0, #0x0                   	// #0
  408704:	b	4083fc <ferror@plt+0x6a5c>
  408708:	and	x2, x3, #0x8000000000000
  40870c:	mov	w0, #0x0                   	// #0
  408710:	cbz	w4, 408338 <ferror@plt+0x6998>
  408714:	mov	w0, #0x0                   	// #0
  408718:	tbz	w12, #11, 408338 <ferror@plt+0x6998>
  40871c:	orr	w0, w0, #0x8
  408720:	b	408338 <ferror@plt+0x6998>
  408724:	orr	x1, x3, x6
  408728:	cbz	x1, 408ab0 <ferror@plt+0x7110>
  40872c:	cmn	w0, #0x1
  408730:	b.eq	408c00 <ferror@plt+0x7260>  // b.none
  408734:	mov	x1, #0x7fff                	// #32767
  408738:	mvn	w0, w0
  40873c:	cmp	x13, x1
  408740:	b.ne	4085e8 <ferror@plt+0x6c48>  // b.any
  408744:	orr	x0, x2, x10
  408748:	cbnz	x0, 4083d0 <ferror@plt+0x6a30>
  40874c:	nop
  408750:	mov	x2, #0x0                   	// #0
  408754:	fmov	d0, x2
  408758:	lsl	x0, x11, #63
  40875c:	orr	x3, x0, #0x7fff000000000000
  408760:	fmov	v0.d[1], x3
  408764:	b	408374 <ferror@plt+0x69d4>
  408768:	add	x7, x1, #0x1
  40876c:	tst	x7, #0x7ffe
  408770:	b.ne	4088f4 <ferror@plt+0x6f54>  // b.any
  408774:	orr	x11, x3, x6
  408778:	cbnz	x1, 408a7c <ferror@plt+0x70dc>
  40877c:	orr	x7, x2, x10
  408780:	cbz	x11, 408ae0 <ferror@plt+0x7140>
  408784:	cbz	x7, 4089d8 <ferror@plt+0x7038>
  408788:	adds	x6, x6, x10
  40878c:	adc	x3, x2, x3
  408790:	tbz	x3, #51, 4082f8 <ferror@plt+0x6958>
  408794:	and	x3, x3, #0xfff7ffffffffffff
  408798:	and	x0, x6, #0x7
  40879c:	mov	w4, #0x0                   	// #0
  4087a0:	mov	x1, #0x1                   	// #1
  4087a4:	b	40830c <ferror@plt+0x696c>
  4087a8:	subs	x9, x6, x10
  4087ac:	cmp	x6, x10
  4087b0:	sbc	x5, x3, x2
  4087b4:	tbnz	x5, #51, 408920 <ferror@plt+0x6f80>
  4087b8:	orr	x7, x9, x5
  4087bc:	cbnz	x7, 408a30 <ferror@plt+0x7090>
  4087c0:	and	x12, x12, #0xc00000
  4087c4:	mov	x5, #0x0                   	// #0
  4087c8:	cmp	x12, #0x800, lsl #12
  4087cc:	mov	x1, #0x0                   	// #0
  4087d0:	cset	w8, eq  // eq = none
  4087d4:	b	4084b0 <ferror@plt+0x6b10>
  4087d8:	mov	x1, #0x7fff                	// #32767
  4087dc:	neg	w0, w0
  4087e0:	orr	x3, x3, #0x8000000000000
  4087e4:	cmp	x13, x1
  4087e8:	b.eq	4083c4 <ferror@plt+0x6a24>  // b.none
  4087ec:	cmp	w0, #0x74
  4087f0:	b.gt	4088a8 <ferror@plt+0x6f08>
  4087f4:	cmp	w0, #0x3f
  4087f8:	b.gt	408a48 <ferror@plt+0x70a8>
  4087fc:	mov	w1, #0x40                  	// #64
  408800:	sub	w1, w1, w0
  408804:	lsr	x5, x6, x0
  408808:	lsl	x6, x6, x1
  40880c:	cmp	x6, #0x0
  408810:	lsl	x6, x3, x1
  408814:	cset	x1, ne  // ne = any
  408818:	orr	x6, x6, x5
  40881c:	lsr	x0, x3, x0
  408820:	orr	x6, x6, x1
  408824:	sub	x2, x2, x0
  408828:	b	4088b4 <ferror@plt+0x6f14>
  40882c:	orr	x2, x2, x10
  408830:	cmp	x2, #0x0
  408834:	cset	x0, ne  // ne = any
  408838:	adds	x6, x0, x6
  40883c:	cinc	x3, x3, cs  // cs = hs, nlast
  408840:	b	408528 <ferror@plt+0x6b88>
  408844:	mov	w2, #0x80                  	// #128
  408848:	sub	w2, w2, w0
  40884c:	cmp	w0, #0x40
  408850:	sub	w6, w1, #0x3f
  408854:	lsl	x0, x3, x2
  408858:	orr	x0, x5, x0
  40885c:	csel	x5, x0, x5, ne  // ne = any
  408860:	lsr	x6, x3, x6
  408864:	cmp	x5, #0x0
  408868:	mov	x3, #0x0                   	// #0
  40886c:	cset	x0, ne  // ne = any
  408870:	orr	x6, x0, x6
  408874:	mov	x7, x6
  408878:	b	4082fc <ferror@plt+0x695c>
  40887c:	mov	w5, #0x80                  	// #128
  408880:	sub	w5, w5, w0
  408884:	subs	w0, w0, #0x40
  408888:	lsl	x5, x2, x5
  40888c:	orr	x5, x10, x5
  408890:	csel	x10, x5, x10, ne  // ne = any
  408894:	lsr	x2, x2, x0
  408898:	cmp	x10, #0x0
  40889c:	cset	x4, ne  // ne = any
  4088a0:	orr	x4, x4, x2
  4088a4:	b	408284 <ferror@plt+0x68e4>
  4088a8:	orr	x3, x3, x6
  4088ac:	cmp	x3, #0x0
  4088b0:	cset	x6, ne  // ne = any
  4088b4:	subs	x6, x10, x6
  4088b8:	mov	x1, x13
  4088bc:	sbc	x3, x2, xzr
  4088c0:	mov	x14, x4
  4088c4:	b	40828c <ferror@plt+0x68ec>
  4088c8:	mov	w4, #0x80                  	// #128
  4088cc:	sub	w4, w4, w0
  4088d0:	subs	w0, w0, #0x40
  4088d4:	lsl	x4, x2, x4
  4088d8:	orr	x4, x10, x4
  4088dc:	csel	x10, x4, x10, ne  // ne = any
  4088e0:	lsr	x2, x2, x0
  4088e4:	cmp	x10, #0x0
  4088e8:	cset	x0, ne  // ne = any
  4088ec:	orr	x0, x0, x2
  4088f0:	b	408838 <ferror@plt+0x6e98>
  4088f4:	mov	x0, #0x7fff                	// #32767
  4088f8:	cmp	x7, x0
  4088fc:	b.eq	408b30 <ferror@plt+0x7190>  // b.none
  408900:	adds	x6, x6, x10
  408904:	mov	x1, x7
  408908:	adc	x3, x2, x3
  40890c:	mov	w4, #0x0                   	// #0
  408910:	ubfx	x0, x6, #1, #3
  408914:	extr	x6, x3, x6, #1
  408918:	lsr	x3, x3, #1
  40891c:	b	40830c <ferror@plt+0x696c>
  408920:	cmp	x10, x6
  408924:	mov	w8, w4
  408928:	sbc	x5, x2, x3
  40892c:	sub	x6, x10, x6
  408930:	mov	x14, x4
  408934:	b	408294 <ferror@plt+0x68f4>
  408938:	mov	x12, #0x7fff                	// #32767
  40893c:	cmp	x1, x12
  408940:	b.eq	408968 <ferror@plt+0x6fc8>  // b.none
  408944:	cmp	x13, x12
  408948:	b.eq	408b5c <ferror@plt+0x71bc>  // b.none
  40894c:	cbnz	x11, 408980 <ferror@plt+0x6fe0>
  408950:	cbnz	x7, 408b6c <ferror@plt+0x71cc>
  408954:	mov	x5, #0xffffffffffffffff    	// #-1
  408958:	mov	x7, #0xffffffffffff        	// #281474976710655
  40895c:	mov	w0, #0x1                   	// #1
  408960:	mov	w8, #0x0                   	// #0
  408964:	b	408404 <ferror@plt+0x6a64>
  408968:	cbz	x11, 408b54 <ferror@plt+0x71b4>
  40896c:	lsr	x0, x3, #50
  408970:	cmp	x13, x1
  408974:	eor	x0, x0, #0x1
  408978:	and	w0, w0, #0x1
  40897c:	b.eq	408b5c <ferror@plt+0x71bc>  // b.none
  408980:	cbz	x7, 4083e4 <ferror@plt+0x6a44>
  408984:	bfi	x5, x3, #61, #3
  408988:	lsr	x7, x3, #3
  40898c:	tbz	x3, #50, 4089a8 <ferror@plt+0x7008>
  408990:	lsr	x1, x2, #3
  408994:	tbnz	x2, #50, 4089a8 <ferror@plt+0x7008>
  408998:	mov	x5, x9
  40899c:	mov	w8, w4
  4089a0:	bfi	x5, x2, #61, #3
  4089a4:	mov	x7, x1
  4089a8:	extr	x7, x7, x5, #61
  4089ac:	bfi	x5, x7, #61, #3
  4089b0:	lsr	x7, x7, #3
  4089b4:	b	4083fc <ferror@plt+0x6a5c>
  4089b8:	subs	x6, x6, x10
  4089bc:	sbc	x3, x3, x2
  4089c0:	b	40828c <ferror@plt+0x68ec>
  4089c4:	cbz	x7, 408acc <ferror@plt+0x712c>
  4089c8:	mov	x3, x2
  4089cc:	mov	x6, x10
  4089d0:	mov	w8, w4
  4089d4:	mov	x14, x4
  4089d8:	mov	x1, #0x0                   	// #0
  4089dc:	mov	x2, #0x0                   	// #0
  4089e0:	b	408714 <ferror@plt+0x6d74>
  4089e4:	ands	x2, x12, #0xc00000
  4089e8:	b.eq	408a74 <ferror@plt+0x70d4>  // b.none
  4089ec:	cmp	x2, #0x400, lsl #12
  4089f0:	eor	w0, w8, #0x1
  4089f4:	cset	w1, eq  // eq = none
  4089f8:	tst	w1, w0
  4089fc:	b.ne	408b48 <ferror@plt+0x71a8>  // b.any
  408a00:	cmp	x2, #0x800, lsl #12
  408a04:	b.eq	408b9c <ferror@plt+0x71fc>  // b.none
  408a08:	cmp	x2, #0x400, lsl #12
  408a0c:	mov	w0, #0x14                  	// #20
  408a10:	b.ne	408560 <ferror@plt+0x6bc0>  // b.any
  408a14:	mov	x3, #0xffffffffffffffff    	// #-1
  408a18:	mov	x1, #0x7ffe                	// #32766
  408a1c:	mov	x6, x3
  408a20:	mov	w4, #0x0                   	// #0
  408a24:	mov	w0, #0x14                  	// #20
  408a28:	cbnz	x14, 408644 <ferror@plt+0x6ca4>
  408a2c:	b	40863c <ferror@plt+0x6c9c>
  408a30:	mov	x6, x9
  408a34:	b	408294 <ferror@plt+0x68f4>
  408a38:	orr	x3, x3, x6
  408a3c:	cmp	x3, #0x0
  408a40:	cset	x6, ne  // ne = any
  408a44:	b	408624 <ferror@plt+0x6c84>
  408a48:	mov	w1, #0x80                  	// #128
  408a4c:	sub	w1, w1, w0
  408a50:	subs	w0, w0, #0x40
  408a54:	lsl	x1, x3, x1
  408a58:	orr	x1, x6, x1
  408a5c:	csel	x6, x1, x6, ne  // ne = any
  408a60:	lsr	x3, x3, x0
  408a64:	cmp	x6, #0x0
  408a68:	cset	x6, ne  // ne = any
  408a6c:	orr	x6, x6, x3
  408a70:	b	4088b4 <ferror@plt+0x6f14>
  408a74:	mov	w0, #0x14                  	// #20
  408a78:	b	4085a4 <ferror@plt+0x6c04>
  408a7c:	mov	x7, #0x7fff                	// #32767
  408a80:	cmp	x1, x7
  408a84:	b.eq	408bb8 <ferror@plt+0x7218>  // b.none
  408a88:	cmp	x13, x7
  408a8c:	b.eq	408c1c <ferror@plt+0x727c>  // b.none
  408a90:	cbnz	x11, 408bd0 <ferror@plt+0x7230>
  408a94:	mov	x3, x2
  408a98:	mov	x6, x10
  408a9c:	mov	x1, #0x7fff                	// #32767
  408aa0:	b	4083e8 <ferror@plt+0x6a48>
  408aa4:	orr	x0, x2, x10
  408aa8:	cbz	x0, 4086f8 <ferror@plt+0x6d58>
  408aac:	b	4083d0 <ferror@plt+0x6a30>
  408ab0:	mov	x0, #0x7fff                	// #32767
  408ab4:	cmp	x13, x0
  408ab8:	b.eq	408aa4 <ferror@plt+0x7104>  // b.none
  408abc:	mov	x3, x2
  408ac0:	mov	x6, x10
  408ac4:	mov	x1, x13
  408ac8:	b	408490 <ferror@plt+0x6af0>
  408acc:	and	x12, x12, #0xc00000
  408ad0:	mov	x5, #0x0                   	// #0
  408ad4:	cmp	x12, #0x800, lsl #12
  408ad8:	cset	w8, eq  // eq = none
  408adc:	b	4084b0 <ferror@plt+0x6b10>
  408ae0:	mov	x3, x2
  408ae4:	mov	x6, x10
  408ae8:	b	4082fc <ferror@plt+0x695c>
  408aec:	mov	w1, #0x80                  	// #128
  408af0:	sub	w1, w1, w0
  408af4:	subs	w0, w0, #0x40
  408af8:	lsl	x1, x3, x1
  408afc:	orr	x1, x6, x1
  408b00:	csel	x6, x1, x6, ne  // ne = any
  408b04:	lsr	x3, x3, x0
  408b08:	cmp	x6, #0x0
  408b0c:	cset	x6, ne  // ne = any
  408b10:	orr	x6, x6, x3
  408b14:	b	408624 <ferror@plt+0x6c84>
  408b18:	cmp	x10, x6
  408b1c:	mov	x1, x13
  408b20:	sbc	x3, x2, x3
  408b24:	sub	x6, x10, x6
  408b28:	mov	x14, x4
  408b2c:	b	40828c <ferror@plt+0x68ec>
  408b30:	ands	x2, x12, #0xc00000
  408b34:	b.eq	408a74 <ferror@plt+0x70d4>  // b.none
  408b38:	cmp	x2, #0x400, lsl #12
  408b3c:	eor	w0, w8, #0x1
  408b40:	csel	w0, w0, wzr, eq  // eq = none
  408b44:	cbz	w0, 408a00 <ferror@plt+0x7060>
  408b48:	mov	w0, #0x14                  	// #20
  408b4c:	mov	x11, #0x0                   	// #0
  408b50:	b	4085a4 <ferror@plt+0x6c04>
  408b54:	cmp	x13, x1
  408b58:	b.ne	408950 <ferror@plt+0x6fb0>  // b.any
  408b5c:	cbz	x7, 408c10 <ferror@plt+0x7270>
  408b60:	tst	x2, #0x4000000000000
  408b64:	csinc	w0, w0, wzr, ne  // ne = any
  408b68:	cbnz	x11, 408984 <ferror@plt+0x6fe4>
  408b6c:	mov	w8, w4
  408b70:	mov	x3, x2
  408b74:	mov	x6, x10
  408b78:	mov	x1, #0x7fff                	// #32767
  408b7c:	b	4083e8 <ferror@plt+0x6a48>
  408b80:	orr	x7, x9, x5
  408b84:	cbz	x7, 408acc <ferror@plt+0x712c>
  408b88:	mov	x3, x5
  408b8c:	and	x0, x9, #0x7
  408b90:	mov	x6, x9
  408b94:	mov	w4, #0x1                   	// #1
  408b98:	b	40830c <ferror@plt+0x696c>
  408b9c:	cbnz	x11, 408c30 <ferror@plt+0x7290>
  408ba0:	mov	x3, #0xffffffffffffffff    	// #-1
  408ba4:	mov	w8, #0x0                   	// #0
  408ba8:	mov	x6, x3
  408bac:	mov	x1, #0x7ffe                	// #32766
  408bb0:	mov	w0, #0x14                  	// #20
  408bb4:	b	40833c <ferror@plt+0x699c>
  408bb8:	cbz	x11, 408c3c <ferror@plt+0x729c>
  408bbc:	lsr	x0, x3, #50
  408bc0:	cmp	x13, x1
  408bc4:	eor	x0, x0, #0x1
  408bc8:	and	w0, w0, #0x1
  408bcc:	b.eq	408c5c <ferror@plt+0x72bc>  // b.none
  408bd0:	orr	x10, x2, x10
  408bd4:	cbz	x10, 4083e4 <ferror@plt+0x6a44>
  408bd8:	bfi	x5, x3, #61, #3
  408bdc:	lsr	x7, x3, #3
  408be0:	tbz	x3, #50, 4089a8 <ferror@plt+0x7008>
  408be4:	lsr	x1, x2, #3
  408be8:	tbnz	x2, #50, 4089a8 <ferror@plt+0x7008>
  408bec:	and	x5, x9, #0x1fffffffffffffff
  408bf0:	mov	w8, w4
  408bf4:	orr	x5, x5, x2, lsl #61
  408bf8:	mov	x7, x1
  408bfc:	b	4089a8 <ferror@plt+0x7008>
  408c00:	adds	x6, x6, x10
  408c04:	mov	x1, x13
  408c08:	adc	x3, x2, x3
  408c0c:	b	408528 <ferror@plt+0x6b88>
  408c10:	cbz	x11, 408954 <ferror@plt+0x6fb4>
  408c14:	mov	x1, #0x7fff                	// #32767
  408c18:	b	4083e8 <ferror@plt+0x6a48>
  408c1c:	orr	x1, x2, x10
  408c20:	cbnz	x1, 408c4c <ferror@plt+0x72ac>
  408c24:	cbz	x11, 4086f8 <ferror@plt+0x6d58>
  408c28:	mov	x1, #0x7fff                	// #32767
  408c2c:	b	4083e8 <ferror@plt+0x6a48>
  408c30:	mov	w0, #0x14                  	// #20
  408c34:	mov	x11, #0x1                   	// #1
  408c38:	b	4085a4 <ferror@plt+0x6c04>
  408c3c:	cmp	x13, x1
  408c40:	b.ne	408a94 <ferror@plt+0x70f4>  // b.any
  408c44:	orr	x1, x2, x10
  408c48:	cbz	x1, 4086f8 <ferror@plt+0x6d58>
  408c4c:	tst	x2, #0x4000000000000
  408c50:	csinc	w0, w0, wzr, ne  // ne = any
  408c54:	cbnz	x11, 408bd8 <ferror@plt+0x7238>
  408c58:	b	408a94 <ferror@plt+0x70f4>
  408c5c:	orr	x1, x2, x10
  408c60:	cbnz	x1, 408c4c <ferror@plt+0x72ac>
  408c64:	mov	x1, #0x7fff                	// #32767
  408c68:	b	4083e8 <ferror@plt+0x6a48>
  408c6c:	mov	x5, #0x0                   	// #0
  408c70:	mov	w1, #0x7fff                	// #32767
  408c74:	mov	x7, #0x0                   	// #0
  408c78:	b	408358 <ferror@plt+0x69b8>
  408c7c:	nop
  408c80:	tbz	w0, #0, 408c90 <ferror@plt+0x72f0>
  408c84:	movi	v1.2s, #0x0
  408c88:	fdiv	s0, s1, s1
  408c8c:	mrs	x1, fpsr
  408c90:	tbz	w0, #1, 408ca4 <ferror@plt+0x7304>
  408c94:	fmov	s1, #1.000000000000000000e+00
  408c98:	movi	v2.2s, #0x0
  408c9c:	fdiv	s0, s1, s2
  408ca0:	mrs	x1, fpsr
  408ca4:	tbz	w0, #2, 408cc4 <ferror@plt+0x7324>
  408ca8:	mov	w2, #0xc5ae                	// #50606
  408cac:	mov	w1, #0x7f7fffff            	// #2139095039
  408cb0:	movk	w2, #0x749d, lsl #16
  408cb4:	fmov	s1, w1
  408cb8:	fmov	s2, w2
  408cbc:	fadd	s0, s1, s2
  408cc0:	mrs	x1, fpsr
  408cc4:	tbz	w0, #3, 408cd4 <ferror@plt+0x7334>
  408cc8:	movi	v1.2s, #0x80, lsl #16
  408ccc:	fmul	s0, s1, s1
  408cd0:	mrs	x1, fpsr
  408cd4:	tbz	w0, #4, 408cec <ferror@plt+0x734c>
  408cd8:	mov	w0, #0x7f7fffff            	// #2139095039
  408cdc:	fmov	s2, #1.000000000000000000e+00
  408ce0:	fmov	s1, w0
  408ce4:	fsub	s0, s1, s2
  408ce8:	mrs	x0, fpsr
  408cec:	ret
  408cf0:	stp	x29, x30, [sp, #-64]!
  408cf4:	mov	x29, sp
  408cf8:	stp	x19, x20, [sp, #16]
  408cfc:	adrp	x20, 41b000 <ferror@plt+0x19660>
  408d00:	add	x20, x20, #0xdf0
  408d04:	stp	x21, x22, [sp, #32]
  408d08:	adrp	x21, 41b000 <ferror@plt+0x19660>
  408d0c:	add	x21, x21, #0xde8
  408d10:	sub	x20, x20, x21
  408d14:	mov	w22, w0
  408d18:	stp	x23, x24, [sp, #48]
  408d1c:	mov	x23, x1
  408d20:	mov	x24, x2
  408d24:	bl	4015a0 <mbrtowc@plt-0x40>
  408d28:	cmp	xzr, x20, asr #3
  408d2c:	b.eq	408d58 <ferror@plt+0x73b8>  // b.none
  408d30:	asr	x20, x20, #3
  408d34:	mov	x19, #0x0                   	// #0
  408d38:	ldr	x3, [x21, x19, lsl #3]
  408d3c:	mov	x2, x24
  408d40:	add	x19, x19, #0x1
  408d44:	mov	x1, x23
  408d48:	mov	w0, w22
  408d4c:	blr	x3
  408d50:	cmp	x20, x19
  408d54:	b.ne	408d38 <ferror@plt+0x7398>  // b.any
  408d58:	ldp	x19, x20, [sp, #16]
  408d5c:	ldp	x21, x22, [sp, #32]
  408d60:	ldp	x23, x24, [sp, #48]
  408d64:	ldp	x29, x30, [sp], #64
  408d68:	ret
  408d6c:	nop
  408d70:	ret
  408d74:	nop
  408d78:	adrp	x2, 41c000 <ferror@plt+0x1a660>
  408d7c:	mov	x1, #0x0                   	// #0
  408d80:	ldr	x2, [x2, #496]
  408d84:	b	401670 <__cxa_atexit@plt>
  408d88:	mov	x2, x1
  408d8c:	mov	w1, w0
  408d90:	mov	w0, #0x0                   	// #0
  408d94:	b	401920 <__fxstat@plt>

Disassembly of section .fini:

0000000000408d98 <.fini>:
  408d98:	stp	x29, x30, [sp, #-16]!
  408d9c:	mov	x29, sp
  408da0:	ldp	x29, x30, [sp], #16
  408da4:	ret
