// Seed: 1395301451
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
endmodule
macromodule module_2 #(
    parameter id_2 = 32'd13
) (
    id_1,
    _id_2
);
  output wire _id_2;
  input wire id_1;
  logic [id_2 : -1] id_3 = id_3;
  module_0 modCall_1 ();
  logic [-1 : -1] id_4 = -1;
  wire id_5;
endmodule
module module_3 #(
    parameter id_0 = 32'd61
) (
    input wor _id_0
);
  logic id_2 = -1'b0 - id_0 == 1;
  wire  id_3;
  ;
  logic [1 : id_0] id_4;
  module_0 modCall_1 ();
  assign id_4 = id_0;
  parameter id_5 = 1;
endmodule
