<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
should_fail: 0
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v</a>
time_elapsed: 0.012s
ram usage: 10540 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld -e clk_div_45 <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v</a>
warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>:30-31:
   | 
   | assign  clk_out = (counter1 &lt;3 &amp;&amp; counter2 &lt; 3) &amp; enable;
   |                              ^                           
   = note: Casts `3` from `int unsigned` to `integer unsigned`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>:30-31:
   | 
   | assign  clk_out = (counter1 &lt;3 &amp;&amp; counter2 &lt; 3) &amp; enable;
   |                              ^                           

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>:30-31:
   | 
   | assign  clk_out = (counter1 &lt;3 &amp;&amp; counter2 &lt; 3) &amp; enable;
   |                              ^                           
   = note: Casts `3` from `int` to `int unsigned`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>:30-31:
   | 
   | assign  clk_out = (counter1 &lt;3 &amp;&amp; counter2 &lt; 3) &amp; enable;
   |                              ^                           

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>:46-47:
   | 
   | assign  clk_out = (counter1 &lt;3 &amp;&amp; counter2 &lt; 3) &amp; enable;
   |                                              ^           
   = note: Casts `3` from `int unsigned` to `integer unsigned`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>:46-47:
   | 
   | assign  clk_out = (counter1 &lt;3 &amp;&amp; counter2 &lt; 3) &amp; enable;
   |                                              ^           

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>:46-47:
   | 
   | assign  clk_out = (counter1 &lt;3 &amp;&amp; counter2 &lt; 3) &amp; enable;
   |                                              ^           
   = note: Casts `3` from `int` to `int unsigned`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:52</a>:46-47:
   | 
   | assign  clk_out = (counter1 &lt;3 &amp;&amp; counter2 &lt; 3) &amp; enable;
   |                                              ^           

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:31</a>:15-19:
   | 
   | if (enable == 1&#39;b0) begin 
   |               ^^^^        
   = note: Casts `1&#39;b0` from `bit [0:0]` to `logic [0:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:31</a>:15-19:
   | 
   | if (enable == 1&#39;b0) begin 
   |               ^^^^        

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:32</a>:16-20:
   | 
   |    counter1 &lt;= 4&#39;b0;
   |                ^^^^ 
   = note: Casts `4&#39;b0` from `bit [3:0]` to `logic [3:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:32</a>:16-20:
   | 
   |    counter1 &lt;= 4&#39;b0;
   |                ^^^^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:33</a>:16-17:
   | 
   |    toggle1  &lt;= 0;
   |                ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:33</a>:16-17:
   | 
   |    toggle1  &lt;= 0;
   |                ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:33</a>:16-17:
   | 
   |    toggle1  &lt;= 0;
   |                ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:33</a>:16-17:
   | 
   |    toggle1  &lt;= 0;
   |                ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:33</a>:16-17:
   | 
   |    toggle1  &lt;= 0;
   |                ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:33</a>:16-17:
   | 
   |    toggle1  &lt;= 0;
   |                ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:33</a>:16-17:
   | 
   |    toggle1  &lt;= 0;
   |                ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:33</a>:16-17:
   | 
   |    toggle1  &lt;= 0;
   |                ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>:27-28:
   | 
   | end else if ((counter1 == 3 &amp;&amp; toggle2) || (~toggle1 &amp;&amp; counter1 == 4))  begin
   |                           ^                                                   
   = note: Casts `3` from `int unsigned` to `integer unsigned`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>:27-28:
   | 
   | end else if ((counter1 == 3 &amp;&amp; toggle2) || (~toggle1 &amp;&amp; counter1 == 4))  begin
   |                           ^                                                   

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>:27-28:
   | 
   | end else if ((counter1 == 3 &amp;&amp; toggle2) || (~toggle1 &amp;&amp; counter1 == 4))  begin
   |                           ^                                                   
   = note: Casts `3` from `int` to `int unsigned`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>:27-28:
   | 
   | end else if ((counter1 == 3 &amp;&amp; toggle2) || (~toggle1 &amp;&amp; counter1 == 4))  begin
   |                           ^                                                   

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>:69-70:
   | 
   | end else if ((counter1 == 3 &amp;&amp; toggle2) || (~toggle1 &amp;&amp; counter1 == 4))  begin
   |                                                                     ^         
   = note: Casts `4` from `int unsigned` to `integer unsigned`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>:69-70:
   | 
   | end else if ((counter1 == 3 &amp;&amp; toggle2) || (~toggle1 &amp;&amp; counter1 == 4))  begin
   |                                                                     ^         

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>:69-70:
   | 
   | end else if ((counter1 == 3 &amp;&amp; toggle2) || (~toggle1 &amp;&amp; counter1 == 4))  begin
   |                                                                     ^         
   = note: Casts `4` from `int` to `int unsigned`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:34</a>:69-70:
   | 
   | end else if ((counter1 == 3 &amp;&amp; toggle2) || (~toggle1 &amp;&amp; counter1 == 4))  begin
   |                                                                     ^         

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:35</a>:16-20:
   | 
   |    counter1 &lt;= 4&#39;b0;
   |                ^^^^ 
   = note: Casts `4&#39;b0` from `bit [3:0]` to `logic [3:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:35</a>:16-20:
   | 
   |    counter1 &lt;= 4&#39;b0;
   |                ^^^^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:38</a>:27-28:
   | 
   |    counter1 &lt;= counter1 + 1;
   |                           ^ 
   = note: Casts `1` from `int unsigned` to `integer unsigned`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:38</a>:27-28:
   | 
   |    counter1 &lt;= counter1 + 1;
   |                           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:38</a>:27-28:
   | 
   |    counter1 &lt;= counter1 + 1;
   |                           ^ 
   = note: Casts `1` from `int` to `int unsigned`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-38" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:38</a>:27-28:
   | 
   |    counter1 &lt;= counter1 + 1;
   |                           ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:42</a>:15-19:
   | 
   | if (enable == 1&#39;b0) begin
   |               ^^^^       
   = note: Casts `1&#39;b0` from `bit [0:0]` to `logic [0:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-42" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:42</a>:15-19:
   | 
   | if (enable == 1&#39;b0) begin
   |               ^^^^       

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:43</a>:15-19:
   | 
   |   counter2 &lt;= 4&#39;b0;
   |               ^^^^ 
   = note: Casts `4&#39;b0` from `bit [3:0]` to `logic [3:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:43</a>:15-19:
   | 
   |   counter2 &lt;= 4&#39;b0;
   |               ^^^^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:44</a>:15-16:
   | 
   |   toggle2  &lt;= 0;
   |               ^ 
   = note: Casts `0` from `bit` to `logic`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:44</a>:15-16:
   | 
   |   toggle2  &lt;= 0;
   |               ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:44</a>:15-16:
   | 
   |   toggle2  &lt;= 0;
   |               ^ 
   = note: Casts `0` from `bit signed` to `bit`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:44</a>:15-16:
   | 
   |   toggle2  &lt;= 0;
   |               ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:44</a>:15-16:
   | 
   |   toggle2  &lt;= 0;
   |               ^ 
   = note: Casts `0` from `bit signed [0:0]` to `bit signed`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:44</a>:15-16:
   | 
   |   toggle2  &lt;= 0;
   |               ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:44</a>:15-16:
   | 
   |   toggle2  &lt;= 0;
   |               ^ 
   = note: Casts `0` from `int` to `bit signed [0:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-44" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:44</a>:15-16:
   | 
   |   toggle2  &lt;= 0;
   |               ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>:27-28:
   | 
   | end else if ((counter2 == 3 &amp;&amp; ~toggle2) || (toggle2 &amp;&amp; counter2 == 4))  begin
   |                           ^                                                   
   = note: Casts `3` from `int unsigned` to `integer unsigned`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>:27-28:
   | 
   | end else if ((counter2 == 3 &amp;&amp; ~toggle2) || (toggle2 &amp;&amp; counter2 == 4))  begin
   |                           ^                                                   

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>:27-28:
   | 
   | end else if ((counter2 == 3 &amp;&amp; ~toggle2) || (toggle2 &amp;&amp; counter2 == 4))  begin
   |                           ^                                                   
   = note: Casts `3` from `int` to `int unsigned`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>:27-28:
   | 
   | end else if ((counter2 == 3 &amp;&amp; ~toggle2) || (toggle2 &amp;&amp; counter2 == 4))  begin
   |                           ^                                                   

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>:69-70:
   | 
   | end else if ((counter2 == 3 &amp;&amp; ~toggle2) || (toggle2 &amp;&amp; counter2 == 4))  begin
   |                                                                     ^         
   = note: Casts `4` from `int unsigned` to `integer unsigned`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>:69-70:
   | 
   | end else if ((counter2 == 3 &amp;&amp; ~toggle2) || (toggle2 &amp;&amp; counter2 == 4))  begin
   |                                                                     ^         

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>:69-70:
   | 
   | end else if ((counter2 == 3 &amp;&amp; ~toggle2) || (toggle2 &amp;&amp; counter2 == 4))  begin
   |                                                                     ^         
   = note: Casts `4` from `int` to `int unsigned`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-45" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:45</a>:69-70:
   | 
   | end else if ((counter2 == 3 &amp;&amp; ~toggle2) || (toggle2 &amp;&amp; counter2 == 4))  begin
   |                                                                     ^         

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-46" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:46</a>:15-19:
   | 
   |   counter2 &lt;= 4&#39;b0;
   |               ^^^^ 
   = note: Casts `4&#39;b0` from `bit [3:0]` to `logic [3:0]`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-46" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:46</a>:15-19:
   | 
   |   counter2 &lt;= 4&#39;b0;
   |               ^^^^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:49</a>:26-27:
   | 
   |   counter2 &lt;= counter2 + 1;
   |                          ^ 
   = note: Casts `1` from `int unsigned` to `integer unsigned`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:49</a>:26-27:
   | 
   |   counter2 &lt;= counter2 + 1;
   |                          ^ 

warning: cast ignored during constant evaluation
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:49</a>:26-27:
   | 
   |   counter2 &lt;= counter2 + 1;
   |                          ^ 
   = note: Casts `1` from `int` to `int unsigned`
  --&gt; <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v.html#l-49" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_clk_div_45.v:49</a>:26-27:
   | 
   |   counter2 &lt;= counter2 + 1;
   |                          ^ 

proc %clk_div_45.always.169.0 (i1$ %toggle2, i1$ %clk_in, i1$ %enable) -&gt; (i4$ %counter1, i1$ %toggle1) {
init:
    %clk_in1 = prb i1$ %clk_in
    wait %check, %clk_in
check:
    %clk_in2 = prb i1$ %clk_in
    %0 = const i1 0
    %1 = eq i1 %clk_in1, %0
    %2 = neq i1 %clk_in2, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %enable1 = prb i1$ %enable
    %3 = eq i1 %enable1, %0
    %4 = neq i1 %3, %0
    %5 = const i4 0
    %6 = const time 0s 1d
    br %4, %if_false, %if_true
if_true:
    drv i4$ %counter1, %5, %6
    drv i1$ %toggle1, %0, %6
    br %init
if_false:
    %7 = const i32 0
    %counter11 = prb i4$ %counter1
    %8 = inss i32 %7, i4 %counter11, 0, 4
    %9 = const i32 3
    %10 = eq i32 %8, %9
    %11 = neq i1 %10, %0
    %toggle21 = prb i1$ %toggle2
    %12 = neq i1 %toggle21, %0
    %13 = and i1 %11, %12
    %14 = neq i1 %13, %0
    %toggle11 = prb i1$ %toggle1
    %15 = not i1 %toggle11
    %16 = neq i1 %15, %0
    %17 = const i32 4
    %18 = eq i32 %8, %17
    %19 = neq i1 %18, %0
    %20 = and i1 %16, %19
    %21 = neq i1 %20, %0
    %22 = or i1 %14, %21
    %23 = neq i1 %22, %0
    br %23, %if_false1, %if_true1
if_true1:
    drv i4$ %counter1, %5, %6
    drv i1$ %toggle1, %15, %6
    br %init
if_false1:
    %24 = const i32 1
    %25 = add i32 %8, %24
    %26 = exts i4, i32 %25, 0, 4
    drv i4$ %counter1, %26, %6
    br %init
}

proc %clk_div_45.always.262.0 (i1$ %clk_in, i1$ %enable) -&gt; (i4$ %counter2, i1$ %toggle2) {
init:
    %clk_in1 = prb i1$ %clk_in
    wait %check, %clk_in
check:
    %clk_in2 = prb i1$ %clk_in
    %0 = const i1 0
    %1 = neq i1 %clk_in1, %0
    %2 = eq i1 %clk_in2, %0
    %negedge = and i1 %2, %1
    br %negedge, %init, %event
event:
    %enable1 = prb i1$ %enable
    %3 = eq i1 %enable1, %0
    %4 = neq i1 %3, %0
    %5 = const i4 0
    %6 = const time 0s 1d
    br %4, %if_false, %if_true
if_true:
    drv i4$ %counter2, %5, %6
    drv i1$ %toggle2, %0, %6
    br %init
if_false:
    %7 = const i32 0
    %counter21 = prb i4$ %counter2
    %8 = inss i32 %7, i4 %counter21, 0, 4
    %9 = const i32 3
    %10 = eq i32 %8, %9
    %11 = neq i1 %10, %0
    %toggle21 = prb i1$ %toggle2
    %12 = not i1 %toggle21
    %13 = neq i1 %12, %0
    %14 = and i1 %11, %13
    %15 = neq i1 %14, %0
    %16 = neq i1 %toggle21, %0
    %17 = const i32 4
    %18 = eq i32 %8, %17
    %19 = neq i1 %18, %0
    %20 = and i1 %16, %19
    %21 = neq i1 %20, %0
    %22 = or i1 %15, %21
    %23 = neq i1 %22, %0
    br %23, %if_false1, %if_true1
if_true1:
    drv i4$ %counter2, %5, %6
    drv i1$ %toggle2, %12, %6
    br %init
if_false1:
    %24 = const i32 1
    %25 = add i32 %8, %24
    %26 = exts i4, i32 %25, 0, 4
    drv i4$ %counter2, %26, %6
    br %init
}

entity @clk_div_45 (i1$ %clk_in, i1$ %enable) -&gt; (i1$ %clk_out) {
    %0 = const i4 0
    %counter1 = sig i4 %0
    %counter2 = sig i4 %0
    %1 = const i1 0
    %toggle1 = sig i1 %1
    %toggle2 = sig i1 %1
    %2 = const i32 0
    %counter11 = prb i4$ %counter1
    %3 = inss i32 %2, i4 %counter11, 0, 4
    %4 = const i32 3
    %5 = ult i32 %3, %4
    %6 = neq i1 %5, %1
    %counter21 = prb i4$ %counter2
    %7 = inss i32 %2, i4 %counter21, 0, 4
    %8 = ult i32 %7, %4
    %9 = neq i1 %8, %1
    %10 = and i1 %6, %9
    %enable1 = prb i1$ %enable
    %11 = and i1 %10, %enable1
    %12 = const time 0s 1e
    drv i1$ %clk_out, %11, %12
    inst %clk_div_45.always.169.0 (i1$ %toggle2, i1$ %clk_in, i1$ %enable) -&gt; (i4$ %counter1, i1$ %toggle1)
    inst %clk_div_45.always.262.0 (i1$ %clk_in, i1$ %enable) -&gt; (i4$ %counter2, i1$ %toggle2)
    halt
}

</pre>
</body>