
*** Running vivado
    with args -log base_mb_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source base_mb_wrapper.tcl -notrace


****** Vivado v2018.3_AR71948 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source base_mb_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.ipdefs/ip_repo_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wei/Software/Vivado/install/Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1361.727 ; gain = 0.000 ; free physical = 14549 ; free virtual = 35324
add_files: Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 2079.891 ; gain = 718.164 ; free physical = 14474 ; free virtual = 35249
Command: link_design -top base_mb_wrapper -part xc7k160tffg676-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 5214 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3_AR71948
INFO: [Device 21-403] Loading part xc7k160tffg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_microblaze_0_0/base_mb_microblaze_0_0.xdc] for cell 'base_mb_i/microblaze_0/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_microblaze_0_0/base_mb_microblaze_0_0.xdc] for cell 'base_mb_i/microblaze_0/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_mdm_1_0/base_mb_mdm_1_0.xdc] for cell 'base_mb_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_mdm_1_0/base_mb_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2556.035 ; gain = 476.145 ; free physical = 13565 ; free virtual = 34360
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_mdm_1_0/base_mb_mdm_1_0.xdc] for cell 'base_mb_i/mdm_1/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0_board.xdc] for cell 'base_mb_i/clk_wiz_1/inst'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0_board.xdc] for cell 'base_mb_i/clk_wiz_1/inst'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0.xdc] for cell 'base_mb_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0.xdc] for cell 'base_mb_i/clk_wiz_1/inst'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0_board.xdc] for cell 'base_mb_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0_board.xdc] for cell 'base_mb_i/axi_uartlite_0/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0.xdc] for cell 'base_mb_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0.xdc] for cell 'base_mb_i/axi_uartlite_0/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_dlmb_v10_0/base_mb_dlmb_v10_0.xdc] for cell 'base_mb_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_dlmb_v10_0/base_mb_dlmb_v10_0.xdc] for cell 'base_mb_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_ilmb_v10_0/base_mb_ilmb_v10_0.xdc] for cell 'base_mb_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_ilmb_v10_0/base_mb_ilmb_v10_0.xdc] for cell 'base_mb_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/base_mb_axi_ethernet_0_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/base_mb_axi_ethernet_0_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_0/bd_0b46_eth_buf_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/eth_buf/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_0/bd_0b46_eth_buf_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/eth_buf/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/mac/inst'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/mac/inst'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/mac/inst'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/mac/inst'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/bd_0b46_pcs_pma_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/pcs_pma/inst'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/bd_0b46_pcs_pma_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/pcs_pma/inst'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/pcs_pma/inst'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/pcs_pma/inst'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_intc_0_0/base_mb_axi_intc_0_0.xdc] for cell 'base_mb_i/axi_intc_0/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_intc_0_0/base_mb_axi_intc_0_0.xdc] for cell 'base_mb_i/axi_intc_0/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_timer_0_0/base_mb_axi_timer_0_0.xdc] for cell 'base_mb_i/axi_timer_0/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_timer_0_0/base_mb_axi_timer_0_0.xdc] for cell 'base_mb_i/axi_timer_0/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_iic_0_0/base_mb_axi_iic_0_0_board.xdc] for cell 'base_mb_i/axi_iic_0/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_iic_0_0/base_mb_axi_iic_0_0_board.xdc] for cell 'base_mb_i/axi_iic_0/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_quad_spi_0_0/base_mb_axi_quad_spi_0_0_board.xdc] for cell 'base_mb_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_quad_spi_0_0/base_mb_axi_quad_spi_0_0_board.xdc] for cell 'base_mb_i/axi_quad_spi_0/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_quad_spi_0_0/base_mb_axi_quad_spi_0_0.xdc] for cell 'base_mb_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_quad_spi_0_0/base_mb_axi_quad_spi_0_0.xdc] for cell 'base_mb_i/axi_quad_spi_0/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_slow_control_0_0/src/fifo_32by128/fifo_32by128.xdc] for cell 'base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_IN_FIFO/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_slow_control_0_0/src/fifo_32by128/fifo_32by128.xdc] for cell 'base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_IN_FIFO/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_slow_control_0_0/src/fifo_32by128/fifo_32by128.xdc] for cell 'base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_OUT_FIFO/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_slow_control_0_0/src/fifo_32by128/fifo_32by128.xdc] for cell 'base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_OUT_FIFO/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_32by512/FIFO_32by512.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_32by512/FIFO_32by512.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_32by512/FIFO_32by512.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_32by512/FIFO_32by512.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_64_to_32/FIFO_64_to_32.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_64_to_32/FIFO_64_to_32.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_gpio_0_0/base_mb_axi_gpio_0_0_board.xdc] for cell 'base_mb_i/GPIO/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_gpio_0_0/base_mb_axi_gpio_0_0_board.xdc] for cell 'base_mb_i/GPIO/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_gpio_0_0/base_mb_axi_gpio_0_0.xdc] for cell 'base_mb_i/GPIO/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_gpio_0_0/base_mb_axi_gpio_0_0.xdc] for cell 'base_mb_i/GPIO/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_1_0/base_mb_rst_clk_wiz_1_100M_1_0_board.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M_1/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_1_0/base_mb_rst_clk_wiz_1_100M_1_0_board.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M_1/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_1_0/base_mb_rst_clk_wiz_1_100M_1_0.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M_1/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_1_0/base_mb_rst_clk_wiz_1_100M_1_0.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M_1/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/base_mb_xadc_wiz_0_0.xdc] for cell 'base_mb_i/xadc_wiz_0/inst'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_xadc_wiz_0_0/base_mb_xadc_wiz_0_0.xdc] for cell 'base_mb_i/xadc_wiz_0/inst'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_0_0/base_mb_clk_wiz_0_0_board.xdc] for cell 'base_mb_i/clk_wiz_0/inst'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_0_0/base_mb_clk_wiz_0_0_board.xdc] for cell 'base_mb_i/clk_wiz_0/inst'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_0_0/base_mb_clk_wiz_0_0.xdc] for cell 'base_mb_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_0_0/base_mb_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_0_0/base_mb_clk_wiz_0_0.xdc] for cell 'base_mb_i/clk_wiz_0/inst'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_timebase_wdt_0_0/base_mb_axi_timebase_wdt_0_0.xdc] for cell 'base_mb_i/axi_timebase_wdt_0/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_timebase_wdt_0_0/base_mb_axi_timebase_wdt_0_0.xdc] for cell 'base_mb_i/axi_timebase_wdt_0/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_gpio_0_1/base_mb_axi_gpio_0_1_board.xdc] for cell 'base_mb_i/axi_gpio_mech/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_gpio_0_1/base_mb_axi_gpio_0_1_board.xdc] for cell 'base_mb_i/axi_gpio_mech/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_gpio_0_1/base_mb_axi_gpio_0_1.xdc] for cell 'base_mb_i/axi_gpio_mech/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_gpio_0_1/base_mb_axi_gpio_0_1.xdc] for cell 'base_mb_i/axi_gpio_mech/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_0/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_0/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_0/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_0/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_FIFO_for_AXIS_0_0/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_FIFO_for_AXIS_0_0/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_2/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_2/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_2/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_2/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_uartlite_1_0/base_mb_axi_uartlite_1_0_board.xdc] for cell 'base_mb_i/axi_uartlite_1/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_uartlite_1_0/base_mb_axi_uartlite_1_0_board.xdc] for cell 'base_mb_i/axi_uartlite_1/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_uartlite_1_0/base_mb_axi_uartlite_1_0.xdc] for cell 'base_mb_i/axi_uartlite_1/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_uartlite_1_0/base_mb_axi_uartlite_1_0.xdc] for cell 'base_mb_i/axi_uartlite_1/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_1_0/base_mb_axi_ethernet_1_0_board.xdc] for cell 'base_mb_i/axi_ethernet_1/inst'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_1_0/base_mb_axi_ethernet_1_0_board.xdc] for cell 'base_mb_i/axi_ethernet_1/inst'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_0/bd_cb17_eth_buf_0_board.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/eth_buf/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_0/bd_cb17_eth_buf_0_board.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/eth_buf/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_1/synth/bd_cb17_mac_0_board.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/mac/inst'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_1/synth/bd_cb17_mac_0_board.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/mac/inst'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_1/synth/bd_cb17_mac_0.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/mac/inst'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_1/synth/bd_cb17_mac_0.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/mac/inst'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_2/bd_cb17_pcs_pma_0_board.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/pcs_pma/inst'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_2/bd_cb17_pcs_pma_0_board.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/pcs_pma/inst'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_2/synth/bd_cb17_pcs_pma_0.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/pcs_pma/inst'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_2/synth/bd_cb17_pcs_pma_0.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/pcs_pma/inst'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/constrs_1/new/pinout.xdc]
WARNING: [Vivado 12-584] No ports matched 'testpoint[*]'. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/constrs_1/new/pinout.xdc:499]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/constrs_1/new/pinout.xdc:499]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'testpoint[0]'. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/constrs_1/new/pinout.xdc:500]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/constrs_1/new/pinout.xdc:500]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'testpoint[1]'. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/constrs_1/new/pinout.xdc:501]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/constrs_1/new/pinout.xdc:501]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'testpoint[2]'. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/constrs_1/new/pinout.xdc:502]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/constrs_1/new/pinout.xdc:502]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'testpoint[3]'. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/constrs_1/new/pinout.xdc:503]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/constrs_1/new/pinout.xdc:503]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'base_mb_i/clk_wiz_0/inst/clk_in1_base_mb_clk_wiz_0_0'. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/constrs_1/new/pinout.xdc:507]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/constrs_1/new/pinout.xdc:507]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Vivado 12-2286] Implicit search of objects for pattern '*' matched to 'clock' objects. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/constrs_1/new/pinout.xdc:539]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Vivado 12-507] No nets matched 'base_mb_i/clk_wiz_1/inst/clk_in1_base_mb_clk_wiz_1_0'. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/constrs_1/new/pinout.xdc:554]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/constrs_1/new/pinout.xdc:554]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/constrs_1/new/pinout.xdc]
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0b46_eth_buf_0.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/eth_buf/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0b46_eth_buf_0.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/eth_buf/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0_clocks.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/mac/inst'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0_clocks.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/mac/inst'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_intc_0_0/base_mb_axi_intc_0_0_clocks.xdc] for cell 'base_mb_i/axi_intc_0/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_intc_0_0/base_mb_axi_intc_0_0_clocks.xdc] for cell 'base_mb_i/axi_intc_0/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_quad_spi_0_0/base_mb_axi_quad_spi_0_0_clocks.xdc] for cell 'base_mb_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_quad_spi_0_0/base_mb_axi_quad_spi_0_0_clocks.xdc] for cell 'base_mb_i/axi_quad_spi_0/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_64_to_32/FIFO_64_to_32_clocks.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_64_to_32/FIFO_64_to_32_clocks.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_0/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_0/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_0/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_0/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_FIFO_for_AXIS_0_0/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_FIFO_for_AXIS_0_0/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_2/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_2/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_2/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_2/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_0/synth/bd_cb17_eth_buf_0.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/eth_buf/U0'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_0/synth/bd_cb17_eth_buf_0.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/eth_buf/U0'
Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_1/synth/bd_cb17_mac_0_clocks.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/mac/inst'
Finished Parsing XDC File [/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.srcs/sources_1/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_1/synth/bd_cb17_mac_0_clocks.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/mac/inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'base_mb_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.sdk/WS3_WR/quabo_service/Debug/quabo_service.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3016.258 ; gain = 0.000 ; free physical = 13636 ; free virtual = 34433
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 803 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  OBUFDS => OBUFDS: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 28 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 336 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 368 instances

29 Infos, 19 Warnings, 7 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 3016.258 ; gain = 936.367 ; free physical = 13636 ; free virtual = 34433
Command: opt_design -verbose
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3016.258 ; gain = 0.000 ; free physical = 13628 ; free virtual = 34425

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e2c5d79c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3016.258 ; gain = 0.000 ; free physical = 13572 ; free virtual = 34369

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[2]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_2
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output[1]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[11]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[12]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[13]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[14]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[15]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[16]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[17]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[2]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[7]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[9]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I2, and I3, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[0]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I2, and I3, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[0]_i_4
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[0]_i_5
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[0]_i_6
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[1]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT2, due to redundant pins: I1, I2, I3, and I4, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[1]_i_3
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I1, and I3, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[1]_i_8
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[2]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I0, and I1, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[2]_i_3
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[2]_i_7
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[3]_i_10
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[3]_i_6
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I1, and I3, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[3]_i_9
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[4]_i_3
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[4]_i_7
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[0]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_2
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[1]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[2]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[7]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[9]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx/pause_fixed_field_lut[3].LUT4_special_pause_inst
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I1, I2, and I5, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/ignore_packet_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_5
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_underrun_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I1, and I5, cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/ADDRESS_MATCH_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I0, I3, and I5, cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/ADDRESS_MATCH_i_4
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/AN_ADV_REG_WITH_AN.AN_ADV_REG[15]_i_2
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/AN_ADV_REG_WITH_AN.AN_ADV_REG[5]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/AN_ADV_REG_WITH_AN.AN_ADV_REG[7]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/AN_ADV_REG_WITH_AN.AN_ADV_REG[8]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/CONFIG_REG_WITH_AN.AN_ENABLE_REG_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/CONFIG_REG_WITH_AN.ISOLATE_REG_i_2
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/CONFIG_REG_WITH_AN.LOOPBACK_REG_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I4, cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_REG[12]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I4, cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_REG[13]_i_1
INFO: [Opt 31-315] Cell of type LUT2 is reduced to LUT1, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.CONFIGURATION_VALID_EN_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.POWERDOWN_REG_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/mdio_o_INST_0
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/gtxc.txc_str_Valid_i_2
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/FSM_onehot_gtxc.TXC_STATE[2]_i_3
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxc.txc_cntr[0]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxc.txc_cntr[1]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxc.txc_cntr[2]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxc.txc_str_Lastsig_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[2]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_2
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output[1]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[11]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[12]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[13]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[14]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[15]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[16]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[17]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[2]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[7]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I2, I3, and I5, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[9]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I2, and I3, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[0]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I2, and I3, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[0]_i_4
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[0]_i_5
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[0]_i_6
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[1]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT2, due to redundant pins: I1, I2, I3, and I4, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[1]_i_3
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I1, and I3, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[1]_i_8
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[2]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I0, and I1, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[2]_i_3
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[2]_i_7
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[3]_i_10
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[3]_i_6
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I1, and I3, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[3]_i_9
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[4]_i_3
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[4]_i_7
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[0]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_2
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[1]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[2]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[7]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[9]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx/pause_fixed_field_lut[3].LUT4_special_pause_inst
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I1, I2, and I5, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/ignore_packet_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_5
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_underrun_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I1, and I5, cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/ADDRESS_MATCH_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I0, I3, and I5, cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/ADDRESS_MATCH_i_4
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/AN_ADV_REG_WITH_AN.AN_ADV_REG[15]_i_2
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/AN_ADV_REG_WITH_AN.AN_ADV_REG[5]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/AN_ADV_REG_WITH_AN.AN_ADV_REG[7]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/AN_ADV_REG_WITH_AN.AN_ADV_REG[8]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/CONFIG_REG_WITH_AN.AN_ENABLE_REG_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/CONFIG_REG_WITH_AN.ISOLATE_REG_i_2
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/CONFIG_REG_WITH_AN.LOOPBACK_REG_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/CONFIG_REG_WITH_AN.UNIDIRECTIONAL_ENABLE_REG_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I4, cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_REG[12]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I4, cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_REG[13]_i_1
INFO: [Opt 31-315] Cell of type LUT2 is reduced to LUT1, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.CONFIGURATION_VALID_EN_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.POWERDOWN_REG_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/mdio_o_INST_0
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[2]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[2]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_gpio_mech/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[2]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_gpio_mech/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_gpio_mech/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_2
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[0]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[1]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[2]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[7]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_2
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[2]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[7]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_2
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[10]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[11]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[12]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[13]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[14]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[15]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[16]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[17]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[18]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[19]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[1]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[20]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[21]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[22]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[23]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[24]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[2]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[31]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[32]_i_3
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[3]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[46]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[47]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[48]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[4]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[5]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[6]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[7]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[8]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[9]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT2, due to redundant pins: I0, I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I4, and I5, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I4, and I5, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I4, and I5, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I4, and I5, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT2, due to redundant pins: I0, I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[16]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I4, and I5, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I4, and I5, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT2, due to redundant pins: I0, I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I4, and I5, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT2, due to redundant pins: I0, I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[20]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT2, due to redundant pins: I0, I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT2, due to redundant pins: I0, I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT2, due to redundant pins: I0, I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT2, due to redundant pins: I0, I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I4, and I5, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I4, and I5, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT2, due to redundant pins: I0, I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[27]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I4, and I5, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I4, and I5, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I4, and I5, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I4, and I5, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT2, due to redundant pins: I0, I1, I2, and I3, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I4, and I5, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I1, and I5, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_2
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I0, and I2, cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[0]_INST_0
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[2]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_2
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I1, and I2, cell: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[2]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I1, and I2, cell: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[2]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[2]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[2]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I1, I2, and I3, cell: base_mb_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT2, due to redundant pins: I2, I3, and I4, cell: base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/mdm_1/U0/MDM_Core_I1/Use_E2.BSCANE2_I_i_2
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I1, I2, and I3, cell: base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I1, cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[0].ALU_Bit_I1/Last_Bit.I_ALU_LUT_2/Using_FPGA.Native
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Mux_Select_LUT6/Using_FPGA.Native
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I2, cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/M_AXI_DP_AWVALID_i_i_2
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I0, and I1, cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_3
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I1, and I2, cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_trig_out_0/Performance_Debug_Control.dbg_stop_i_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I3, and I4, cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_2
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I0, I2, and I3, cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_2
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I0, I2, and I3, cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT2, due to redundant pins: I0, I3, and I4, cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_2
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I0, I2, and I3, cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I0, I2, and I3, cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I0, I2, and I3, cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I0, and I1, cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_halt_reset_mode_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT1, due to redundant pins: I0, I2, and I3, cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I0, and I1, cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/saved_reset_mode_dbg_halt_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I0, and I1, cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/saved_reset_mode_sleep_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_IBUS.IAXI_Interface_I1/M_AXI_IP_ARVALID_i_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I1, cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_IBUS.IAXI_Interface_I1/active_access_i_2
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I1, cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/reset_temp
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[10]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[11]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[12]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[13]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[14]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[15]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[16]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[17]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[18]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[19]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[1]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[20]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[21]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[22]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[23]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[24]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[25]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[26]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[27]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[28]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[29]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[2]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[30]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[31]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[32]_i_3
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[3]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I2, I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[48]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[4]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[5]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[6]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[7]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[8]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[9]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_bvalid_i_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[0]_INST_0
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[10]_INST_0
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[11]_INST_0
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[12]_INST_0
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[13]_INST_0
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[14]_INST_0
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[15]_INST_0
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[1]_INST_0
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[2]_INST_0
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[3]_INST_0
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[4]_INST_0
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[5]_INST_0
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[6]_INST_0
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[7]_INST_0
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[8]_INST_0
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[9]_INST_0
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I0, I1, and I2, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_payload_i[34]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I0, I1, and I2, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_3
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_valid_i_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_4
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_5
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_4
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I0, and I1, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_8
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_4
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I0, and I1, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_7
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_6
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_8
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_3
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_4
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT2, due to redundant pins: I1, I2, I3, and I4, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT2, due to redundant pins: I2, I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_3
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT2, due to redundant pins: I2, I3, I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_4
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I0, and I1, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_7
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_4
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I0, and I1, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_6
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_5
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I0, and I1, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_6
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I0, and I1, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_8
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I0, and I1, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_3
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_4
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_5
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_3
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_4
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_6
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_8
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_3
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_6
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_8
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I1, and I2, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I0, and I1, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_4
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_7
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_3
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I0, and I1, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_4
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_8
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT1, due to redundant pins: I0, I1, I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]_i_3
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT1, due to redundant pins: I0, I1, I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_4
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT1, due to redundant pins: I0, I1, I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_4
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT1, due to redundant pins: I0, I1, I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_4
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_5
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT1, due to redundant pins: I0, I1, I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_4
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_5
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT1, due to redundant pins: I0, I1, I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_4
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_5
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I1, and I2, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_2
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT1, due to redundant pins: I0, I1, I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_4
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT1, due to redundant pins: I0, I1, I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]_i_3
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]_i_5
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT1, due to redundant pins: I0, I1, I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_4
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I0, and I1, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_5
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I4, and I5, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[0]_INST_0
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I3, and I4, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[0]_INST_0_i_2
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I3, and I4, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[0]_INST_0_i_3
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT1, due to redundant pins: I0, I1, I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[0]_INST_0_i_7
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[0]_INST_0_i_8
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0_i_11
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0_i_14
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0_i_15
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I3, and I4, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0_i_2
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I2, and I3, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0_i_3
INFO: [Opt 31-315] Cell of type LUT2 is reduced to LUT1, due to redundant pins: I0, cell: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_3
INFO: [Opt 31-315] Cell of type LUT2 is reduced to LUT1, due to redundant pins: I0, cell: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_3__0
INFO: [Opt 31-315] Cell of type LUT2 is reduced to LUT1, due to redundant pins: I0, cell: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_3__1
INFO: [Opt 31-315] Cell of type LUT2 is reduced to LUT1, due to redundant pins: I0, cell: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_3__2
INFO: [Opt 31-315] Cell of type LUT2 is reduced to LUT1, due to redundant pins: I0, cell: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_3__3
INFO: [Opt 31-315] Cell of type LUT2 is reduced to LUT1, due to redundant pins: I0, cell: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_4
INFO: [Opt 31-315] Cell of type LUT2 is reduced to LUT1, due to redundant pins: I0, cell: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_4__0
INFO: [Opt 31-315] Cell of type LUT2 is reduced to LUT1, due to redundant pins: I0, cell: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_4__1
INFO: [Opt 31-315] Cell of type LUT2 is reduced to LUT1, due to redundant pins: I0, cell: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_4__2
INFO: [Opt 31-315] Cell of type LUT2 is reduced to LUT1, due to redundant pins: I0, cell: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_4__3
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I1, cell: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I1, cell: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.nSPRAM_RST_BUSY.RSTB_BUSY_NO_REG.RSTB_BUSY_i_1
INFO: [Opt 31-315] Cell of type LUT2 is reduced to LUT1, due to redundant pins: I1, cell: base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/rddata_reg[7]_i_14
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I3, and I4, cell: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_WB_SLAVE/rddata_reg[3]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I1, cell: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/master_rstn_i_2
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I1, and I2, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I3, and I4, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I3, and I4, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i[11]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I3, and I4, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i[12]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I3, and I4, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[13].ce_out_i[13]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I3, and I4, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[14].ce_out_i[14]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I4, and I5, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[15].ce_out_i[15]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I3, and I4, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I3, and I4, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I3, and I4, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I3, and I4, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I1, and I2, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I3, and I4, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT2, due to redundant pins: I1, I3, and I4, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I3, and I4, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[21].ce_out_i[21]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT2, due to redundant pins: I1, I3, and I4, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[21].ce_out_i[21]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I3, and I4, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[22].ce_out_i[22]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT2, due to redundant pins: I1, I3, and I4, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[22].ce_out_i[22]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I4, and I5, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT2, due to redundant pins: I1, I3, and I4, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_4
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I1, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_3
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I1, and I2, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i[2]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I1, and I2, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I1, and I2, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i[4]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I1, and I2, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i[5]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I1, and I2, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i[6]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I1, and I2, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I3, and I4, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I3, and I4, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[9].ce_out_i[9]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/XADC_INST_i_4
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/XADC_INST_i_5
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/XADC_INST_i_6
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/XADC_INST_i_7
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST_i_10
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST_i_8
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT1, due to redundant pins: I1, and I2, cell: base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST_i_9
INFO: [Opt 31-442] LUT Reduction optimized 429 LUTs
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst0_i_1__3 driving pin base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O of base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst0_i_1__1 driving pin base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/mm2s_cntrl_reset_out_n_INST_0/O of base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/mm2s_cntrl_reset_out_n_INST_0.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst0_i_1__0 driving pin base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O of base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/RX_SM/END_OF_FRAME_I_D1_i_1 driving pin base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/RX_SM/END_OF_FRAME_I_D1_i_2/O of base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/RX_SM/END_OF_FRAME_I_D1_i_2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst0_i_1__0 driving pin base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/RESET2TEMACn_INST_0/O of base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/RESET2TEMACn_INST_0.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_1__0 driving pin base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_3__0/O of base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_3__0.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/RX_SM/END_OF_FRAME_I_D1_i_1 driving pin base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/RX_SM/END_OF_FRAME_I_D1_i_2/O of base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/RX_SM/END_OF_FRAME_I_D1_i_2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst0_i_1__0 driving pin base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/RESET2TEMACn_INST_0/O of base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXD_AXSTREAM/ClkA_reset_inst/RESET2TEMACn_INST_0.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_1__0 driving pin base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_3__0/O of base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_3__0.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt[0]_i_2 driving pin base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_5/O of base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/FSM_sequential_tx_state[3]_i_5.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1 driving pin base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O of base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1 driving pin base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O of base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[1]_i_1 driving pin base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[2]_i_2/O of base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[2]_i_2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0 driving pin base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0_i_1/O of base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0_i_1.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1[15]_i_1 driving pin base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1[15]_i_2/O of base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1[15]_i_2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_4 driving pin base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_8/O of base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_8.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_4 driving pin base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_8/O of base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_8.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[11]_i_1 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[11]_i_2/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[11]_i_2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[15]_i_1 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[15]_i_2/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[15]_i_2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[16]_i_1 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[16]_i_2/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[16]_i_2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[17]_i_1 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[17]_i_2/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[17]_i_2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[18]_i_1 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[18]_i_2/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[18]_i_2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[19]_i_1 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[19]_i_2/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[19]_i_2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[20]_i_1 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[20]_i_2/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[20]_i_2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[21]_i_1 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[21]_i_2/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[21]_i_2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[22]_i_1 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[22]_i_2/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[22]_i_2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[23]_i_1 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[23]_i_2/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[23]_i_2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[24]_i_1 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[24]_i_2/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[24]_i_2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[25]_i_1 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[25]_i_2/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[25]_i_2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[26]_i_1 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[26]_i_2/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[26]_i_2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[27]_i_1 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[27]_i_2/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[27]_i_2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[28]_i_1 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[28]_i_2/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[28]_i_2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[29]_i_1 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[29]_i_2/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[29]_i_2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[30]_i_1 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[30]_i_2/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[30]_i_2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[4]_i_1 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[4]_i_2/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[4]_i_2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[5]_i_1 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[5]_i_2/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/interrupt_unit/operand_m[5]_i_2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_17__0 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_51/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_51.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_18__0 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_52/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_52.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_19__0 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_53/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_53.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_20__0 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_54/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_54.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_21__0 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_55/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_55.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_22__0 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_56/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_56.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_23__0 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_57/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_57.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_24 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_58/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_58.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_25 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_59/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_59.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_26 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_60/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_60.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_27__0 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_61/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_61.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_28 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_62/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_62.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_29 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_63/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_63.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_30 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_64/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_64.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_31 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_65/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_65.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_32 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_66/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_writefirst.ram_reg_i_66.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/rd_ptr[10]_i_1 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_readfirst.ram_reg_i_13__3/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/gen_without_byte_enable_readfirst.ram_reg_i_13__3.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/valid_m_i_1 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/eie_delay[9]_i_3/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/eie_delay[9]_i_3.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/onewire_b_IOBUF_inst_i_1 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/onewire_b_IOBUF_inst_i_2/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/onewire_b_IOBUF_inst_i_2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_overflow_i_1 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div[23]_i_2/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div[23]_i_2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/state[3]_i_1 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/state[3]_i_4/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/state[3]_i_4.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/gen_srl32.U_SRLC32_i_1__20 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/i___52_i_2/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/i___52_i_2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/U_Output_FIFO/rd_d0_i_1 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/U_Output_FIFO/rd_d0_i_2/O of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/U_Output_FIFO/rd_d0_i_2.
INFO: [Opt 31-227] Removed inverter base_mb_i/rst_clk_wiz_1_100M_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0 and modified source of net base_mb_i/rst_clk_wiz_1_100M_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1 so that it is now driven by GND, as opposed to VCC followed by an inverter.
INFO: [Opt 31-227] Removed inverter base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_sys_clk_pll_i_1 and modified source of net base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/pll_arst so that it is now driven by GND, as opposed to VCC followed by an inverter.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/ETH_CORE_CTRL_0/inst/s_axis_txd_tready_INST_0 driving pin base_mb_i/AXI_Stream_Switch_0/inst/switch/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_18_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/arb_gnt_r[0]_i_2/I0 of base_mb_i/AXI_Stream_Switch_0/inst/switch/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_18_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/arb_gnt_r[0]_i_2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/ETH_CORE_CTRL_0/inst/s_axis_txd_tready_INST_0 driving pin base_mb_i/AXI_Stream_Switch_0/inst/switch/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_18_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/arb_sel_r[0]_i_2/I0 of base_mb_i/AXI_Stream_Switch_0/inst/switch/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_18_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/arb_sel_r[0]_i_2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/ETH_CORE_CTRL_0/inst/s_axis_txd_tready_INST_0 driving pin base_mb_i/AXI_Stream_Switch_0/inst/switch/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_18_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/arb_busy_r_i_4/I3 of base_mb_i/AXI_Stream_Switch_0/inst/switch/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_18_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/arb_busy_r_i_4.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/ETH_CORE_CTRL_0/inst/s_axis_txd_tready_INST_0 driving pin base_mb_i/AXI_Stream_Switch_0/inst/switch/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_18_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/arb_gnt_r[1]_i_1/I4 of base_mb_i/AXI_Stream_Switch_0/inst/switch/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_18_axis_switch_arbiter/gen_mi_arb[0].gen_arb_algorithm.gen_fixed_priority.inst_arb_rr_1/arb_gnt_r[1]_i_1.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/ETH_CORE_CTRL_0/inst/s_axis_txd_tready_INST_0 driving pin base_mb_i/AXI_Stream_Switch_0/inst/switch/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/s_axis_tready[0]_INST_0/I1 of base_mb_i/AXI_Stream_Switch_0/inst/switch/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/s_axis_tready[0]_INST_0.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/ETH_CORE_CTRL_0/inst/s_axis_txd_tready_INST_0 driving pin base_mb_i/AXI_Stream_Switch_0/inst/switch/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/s_axis_tready[1]_INST_0/I1 of base_mb_i/AXI_Stream_Switch_0/inst/switch/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/s_axis_tready[1]_INST_0.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AXI_STR_RXD_VALID_INST_0 driving pin base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_i_1/I0 of base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_i_1.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AXI_STR_RXD_VALID_INST_0 driving pin base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/grxd.rx_len_wr_en_i_1/I1 of base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/grxd.rx_len_wr_en_i_1.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AXI_STR_RXD_VALID_INST_0 driving pin base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/grxd.fg_rxd_wr_length[21]_i_1/I2 of base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/grxd.fg_rxd_wr_length[21]_i_1.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AXI_STR_RXD_VALID_INST_0 driving pin base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_register_array[0][5]_i_2/I2 of base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sig_register_array[0][5]_i_2.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AXI_STR_RXD_VALID_INST_0 driving pin base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/I0 of base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AXI_STR_RXD_VALID_INST_0 driving pin base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/ram_full_i_i_1/I1 of base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/ram_full_i_i_1.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/axi_ethernet_0/inst/util_vector_logic_0/Res[0]_INST_0 driving pin base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/I4 of base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/axi_ethernet_0/inst/util_vector_logic_0/Res[0]_INST_0 driving pin base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[24]_i_1/I0 of base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[24]_i_1.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/axi_ethernet_0/inst/util_vector_logic_0/Res[0]_INST_0 driving pin base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output[1]_i_1/I2 of base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output[1]_i_1.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AXI_STR_RXD_VALID_INST_0 driving pin base_mb_i/FIFO_for_AXIS_0/inst/ready_i_1/I3 of base_mb_i/FIFO_for_AXIS_0/inst/ready_i_1.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/axi_ethernet_1/inst/util_vector_logic_0/Res[0]_INST_0 driving pin base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1/I4 of base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/axi_ethernet_1/inst/util_vector_logic_0/Res[0]_INST_0 driving pin base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[24]_i_1/I0 of base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[24]_i_1.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/axi_ethernet_1/inst/util_vector_logic_0/Res[0]_INST_0 driving pin base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output[1]_i_1/I2 of base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output[1]_i_1.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_1__55 driving pin base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB/Using_FPGA.Native/I1 of base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB/Using_FPGA.Native.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg[2]_i_12 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg[2]_i_9/I1 of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg[2]_i_9.
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg[3]_i_14 driving pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg[3]_i_10/I1 of base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg[3]_i_10.
INFO: [Opt 31-138] Pushed 8 inverter(s) to 22 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13acea2a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3016.258 ; gain = 0.000 ; free physical = 13561 ; free virtual = 34359
INFO: [Opt 31-389] Phase Retarget created 422 cells and removed 687 cells
INFO: [Opt 31-1021] In phase Retarget, 122 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-423] A LUT1 is optimized to wire due to init string: 2, Cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst0_i_1__2
INFO: [Opt 31-433] A multi output cell SRLC32E is bypassed and removed due to input pins: D, and init string: 00000000. Cell:base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/gen_sregs[19].U_SRLx/gen_srl32.U_SRLC32
INFO: [Opt 31-433] A multi output cell SRLC32E is bypassed and removed due to input pins: D, and init string: 00000000. Cell:base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/gen_sregs[17].U_SRLx/gen_srl32.U_SRLC32
INFO: [Opt 31-433] A multi output cell SRLC32E is bypassed and removed due to input pins: D, and init string: 00000000. Cell:base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/gen_sregs[16].U_SRLx/gen_srl32.U_SRLC32
INFO: [Opt 31-433] A multi output cell SRLC32E is bypassed and removed due to input pins: D, and init string: 00000000. Cell:base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[1].U_SRLx/gen_srl32.U_SRLC32
INFO: [Opt 31-433] A multi output cell SRLC32E is bypassed and removed due to input pins: D, and init string: 00000000. Cell:base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[0].U_SRLx/gen_srl32.U_SRLC32
INFO: [Opt 31-423] A LUT2 is optimized to constant 0 due to input pins: I0, I1, and init string: 2, Cell: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg[3]_i_10
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_reg[is_hp]
INFO: [Opt 31-423] A LUT2 is optimized to constant 0 due to input pins: I0, I1, and init string: 2, Cell: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/rddata_reg[2]_i_9
INFO: [Opt 31-423] A LUT2 is optimized to constant 0 due to input pins: I0, I1, and init string: B, Cell: base_mb_i/rst_clk_wiz_1_100M_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1
INFO: [Opt 31-423] A LUT1 is optimized to wire due to init string: 2, Cell: base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1
INFO: [Opt 31-423] A LUT3 is optimized to constant 0 due to input pins: I1, and init string: 40, Cell: base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/BRAM_WEN_A[3]_INST_0
INFO: [Opt 31-423] A LUT3 is optimized to constant 0 due to input pins: I1, and init string: 40, Cell: base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/BRAM_WEN_A[2]_INST_0
INFO: [Opt 31-423] A LUT3 is optimized to constant 0 due to input pins: I1, and init string: 40, Cell: base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/BRAM_WEN_A[1]_INST_0
INFO: [Opt 31-423] A LUT3 is optimized to constant 0 due to input pins: I0, and init string: 20, Cell: base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/U0/BRAM_WEN_A[0]_INST_0
INFO: [Opt 31-423] A LUT4 is optimized to constant 0 due to input pins: I1, I3, and init string: 4F44, Cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[0]_INST_0_i_6
INFO: [Opt 31-423] A LUT4 is optimized to constant 0 due to input pins: I1, I3, and init string: 4F44, Cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[0]_INST_0_i_13
INFO: [Opt 31-423] A LUT6 is optimized to constant 0 due to input pins: I1, I2, I4, and init string: 44F444F4FFFF44F4, Cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[0]_INST_0_i_1
INFO: [Opt 31-423] A LUT6 is optimized to constant 0 due to input pins: I0, and init string: 0000200000000000, Cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_9
INFO: [Opt 31-423] A LUT4 is optimized to constant 0 due to input pins: I1, I3, and init string: 4F44, Cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_8
INFO: [Opt 31-423] A LUT4 is optimized to constant 0 due to input pins: I1, I3, and init string: 4F44, Cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_8
INFO: [Opt 31-423] A LUT4 is optimized to constant 0 due to input pins: I1, I3, and init string: 4F44, Cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_8
INFO: [Opt 31-423] A LUT4 is optimized to constant 0 due to input pins: I1, I3, and init string: 4F44, Cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_6
INFO: [Opt 31-423] A LUT2 is optimized to wire due to input pins: I1, and init string: E, Cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_3
INFO: [Opt 31-423] A LUT2 is optimized to wire due to input pins: I1, and init string: E, Cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_2
INFO: [Opt 31-423] A LUT4 is optimized to constant 0 due to input pins: I1, I3, and init string: 4F44, Cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_5
INFO: [Opt 31-423] A LUT6 is optimized to constant 0 due to input pins: I0, I2, I5, and init string: BBBBB8BB8888B888, Cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[47]_i_1
INFO: [Opt 31-423] A LUT6 is optimized to constant 0 due to input pins: I0, I2, I5, and init string: BBBBB8BB8888B888, Cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[46]_i_1
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[47]
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[46]
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[47]
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[46]
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_trig_out_0/Single_Synchronize.use_sync_reset.sync_reg
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_trig_ack_in_0/Single_Synchronize.use_sync_reset.sync_reg
INFO: [Opt 31-423] A LUT2 is optimized to constant 0 due to input pins: I0, and init string: 2, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_trig_out_0/Performance_Debug_Control.dbg_stop_i_i_2
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/trig_ack_in_0_synced_1_reg
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.trig_out_0_synced_1_reg
INFO: [Opt 31-423] A LUT3 is optimized to constant 0 due to input pins: I1, I2, and init string: 20, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sleep_reset_mode_i_2
INFO: [Opt 31-423] A FDCE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_pause/Single_Synchronize.use_async_reset.sync_reg
INFO: [Opt 31-423] A LUT3 is optimized to constant 0 due to input pins: I0, I1, and init string: 40, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_pause/Single_Synchronize.use_async_reset.sync_i_1
INFO: [Opt 31-423] A FDCE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[28]
INFO: [Opt 31-423] A SRL16E is optimized to constant 0 due to input pins: D, and init string: 0000, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1
INFO: [Opt 31-423] A SRL16E is optimized to constant 0 due to input pins: D, and init string: 0000, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1
INFO: [Opt 31-423] A SRL16E is optimized to constant 0 due to input pins: D, and init string: 0000, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1
INFO: [Opt 31-423] A SRL16E is optimized to constant 0 due to input pins: D, and init string: 0000, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1
INFO: [Opt 31-423] A SRL16E is optimized to constant 0 due to input pins: D, and init string: 0000, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector/Use_unisim.MB_SRL16E_I1
INFO: [Opt 31-423] A SRL16E is optimized to constant 0 due to input pins: D, and init string: 0000, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Use_unisim.MB_SRL16E_I1
INFO: [Opt 31-423] A SRL16E is optimized to constant 0 due to input pins: D, and init string: 0000, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1
INFO: [Opt 31-423] A LUT3 is optimized to constant 0 due to input pins: I0, and init string: 08, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK[0]_i_1
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_1_reg
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_pause_reg
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_SLR_reg
INFO: [Opt 31-423] A LUT1 is optimized to constant 1 due to input pins: I0, and init string: 1, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_i_1__46
INFO: [Opt 31-423] A LUT3 is optimized to constant 0 due to input pins: I0, and init string: 02, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Pause_Ack_i_1
INFO: [Opt 31-423] A LUT6 is optimized to constant 0 due to input pins: I4, and init string: FFFF0000FFFE0000, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_wakeup/dbg_continue_i_i_1
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Pause_Ack_reg
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_continue_i_reg
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_SHR_reg
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_PVR_reg
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_FSR_reg
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_ESR_reg
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_EDR_reg
INFO: [Opt 31-423] A LUT4 is optimized to wire due to input pins: I0, I2, I3, and init string: FFFE, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_load_instr_Inst/MEM_Sel_MEM_Res_I_i_2
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_EAR_reg
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_BTR_reg
INFO: [Opt 31-433] A multi output cell LUT6_2 is bypassed and removed due to input pins: I5, I3, I2, I1, I0, and init string: 00FF00FFFEFEFEFE. Cell:base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.direct_lut_INST/Using_FPGA.Native
INFO: [Opt 31-423] A LUT3 is optimized to constant 0 due to input pins: I0, and init string: 08, Cell: base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Ext_NM_BRK_i_i_2
INFO: [Opt 31-423] A FDPE is optimized to constant 0 due to input pins: D, PRE, and init string: 0, Cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_EXT/FDPE_ED0
INFO: [Opt 31-423] A FDRE is optimized to constant 1 due to input pins: D, R, and init string: 1, Cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPISEL_REG
INFO: [Opt 31-423] A FDPE is optimized to constant 0 due to input pins: D, PRE, and init string: 0, Cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_EXT/FDPE_ED1
INFO: [Opt 31-423] A LUT6 is optimized to constant 0 due to input pins: I4, and init string: 00000000000000E2, Cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/DTR_UNDERRUN_FIFO_0_GEN.DTR_underrun_i_1
INFO: [Opt 31-423] A LUT3 is optimized to constant 0 due to input pins: I1, and init string: 04, Cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_EXT/masked_ext_trig_i_1
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/DTR_UNDERRUN_FIFO_0_GEN.DTR_underrun_reg
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_ext_trig_reg
INFO: [Opt 31-423] A FDPE is optimized to constant 0 due to input pins: D, PRE, and init string: 0, Cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_EXT/FDPE_ED2
INFO: [Opt 31-423] A LUT5 is optimized to constant 0 due to input pins: I2, and init string: 00060900, Cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s[0]_i_2
INFO: [Opt 31-423] A FDSE is optimized to constant 1 due to input pins: D, and init string: 1, Cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/spisel_d1_reg
INFO: [Opt 31-423] A LUT6 is optimized to constant 0 due to input pins: I0, and init string: 0000000000002202, Cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s[0]_i_1
INFO: [Opt 31-423] A LUT3 is optimized to wire due to input pins: I1, and init string: 9A, Cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOGIC_GENERATION_CDC.spisel_pulse_cdc_from_spi_int_2_i_1
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: CE, and init string: 0, Cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s_reg[7]
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: CE, and init string: 0, Cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s_reg[6]
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: CE, and init string: 0, Cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s_reg[5]
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: CE, and init string: 0, Cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s_reg[4]
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: CE, and init string: 0, Cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s_reg[3]
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: CE, and init string: 0, Cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s_reg[2]
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: CE, and init string: 0, Cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s_reg[1]
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: CE, and init string: 0, Cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s_reg[0]
INFO: [Opt 31-423] A FDSE is optimized to constant 1 due to input pins: D, and init string: 1, Cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/spisel_d2_reg
INFO: [Opt 31-423] A LUT2 is optimized to constant 1 due to input pins: I1, and init string: E, Cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Slave_MODF_strobe_i_1
INFO: [Opt 31-423] A LUT4 is optimized to constant 1 due to input pins: I3, and init string: FFFD, Cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/SPI_TRISTATE_CONTROL_V_i_1
INFO: [Opt 31-423] A FDSE is optimized to constant 1 due to input pins: S, and init string: 1, Cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Allow_Slave_MODF_Strobe_reg
INFO: [Opt 31-423] A FDRE is optimized to constant 1 due to input pins: D, R, and init string: 1, Cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_V
INFO: [Opt 31-423] A FDSE is optimized to constant 1 due to input pins: S, and init string: 1, Cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Allow_MODF_Strobe_reg
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: R, and init string: 0, Cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Slave_MODF_strobe_reg
INFO: [Opt 31-423] A LUT2 is optimized to wire due to input pins: I1, and init string: 8, Cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/MODF_strobe_i_1
INFO: [Opt 31-423] A LUT2 is optimized to wire due to input pins: I1, and init string: 6, Cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.Slave_MODF_strobe_cdc_from_spi_int_2_i_1
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: R, and init string: 0, Cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/MODF_strobe_reg
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SCK_I_REG
INFO: [Opt 31-423] A LUT2 is optimized to wire due to input pins: I0, and init string: 6, Cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOGIC_GENERATION_CDC.modf_strobe_cdc_from_spi_int_2_i_1
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/sck_i_d1_reg
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG
INFO: [Opt 31-423] A LUT4 is optimized to constant 0 due to input pins: I0, I3, and init string: 2320, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1
INFO: [Opt 31-423] A LUT4 is optimized to constant 0 due to input pins: I0, I3, and init string: 2320, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]_i_1
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[32]
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]
INFO: [Opt 31-423] A LUT2 is optimized to constant 0 due to input pins: I1, and init string: 4, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_1
INFO: [Opt 31-423] A LUT2 is optimized to constant 0 due to input pins: I1, and init string: 4, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[27]_i_1
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]
INFO: [Opt 31-423] A LUT4 is optimized to constant 0 due to input pins: I0, I3, and init string: 2320, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_1
INFO: [Opt 31-423] A LUT4 is optimized to constant 0 due to input pins: I0, I3, and init string: 2320, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_1
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[24]
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]
INFO: [Opt 31-423] A LUT2 is optimized to constant 0 due to input pins: I1, and init string: 4, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_1
INFO: [Opt 31-423] A LUT2 is optimized to constant 0 due to input pins: I1, and init string: 4, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_1
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]
INFO: [Opt 31-423] A LUT4 is optimized to constant 0 due to input pins: I0, I3, and init string: 2320, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_1
INFO: [Opt 31-423] A LUT4 is optimized to constant 0 due to input pins: I0, I3, and init string: 2320, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_1
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]
INFO: [Opt 31-423] A LUT2 is optimized to constant 0 due to input pins: I1, and init string: 4, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_1
INFO: [Opt 31-423] A LUT2 is optimized to constant 0 due to input pins: I1, and init string: 4, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_1
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]
INFO: [Opt 31-423] A LUT4 is optimized to constant 0 due to input pins: I0, I3, and init string: 2320, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_1
INFO: [Opt 31-423] A LUT4 is optimized to constant 0 due to input pins: I0, I3, and init string: 2320, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_1
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]
INFO: [Opt 31-423] A LUT2 is optimized to constant 0 due to input pins: I1, and init string: 4, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[20]_i_1
INFO: [Opt 31-423] A LUT2 is optimized to constant 0 due to input pins: I1, and init string: 4, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_1
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]
INFO: [Opt 31-423] A LUT4 is optimized to constant 0 due to input pins: I0, I3, and init string: 2320, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]_i_1
INFO: [Opt 31-423] A LUT4 is optimized to constant 0 due to input pins: I0, I3, and init string: 2320, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_1
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[16]
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]
INFO: [Opt 31-423] A LUT2 is optimized to constant 0 due to input pins: I1, and init string: 4, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[16]_i_1
INFO: [Opt 31-423] A LUT2 is optimized to constant 0 due to input pins: I1, and init string: 4, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_1
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]
INFO: [Opt 31-423] A LUT2 is optimized to constant 0 due to input pins: I0, and init string: 2, Cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESTART_AN_EN_i_1
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESTART_AN_EN_REG_reg
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESTART_AN_EN_reg
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_CONFIG_VAL_REG_reg
INFO: [Opt 31-423] A LUT2 is optimized to constant 0 due to input pins: I0, and init string: 2, Cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_CONFIG_VAL_EN_i_1
INFO: [Opt 31-423] A LUT1 is optimized to wire due to init string: 2, Cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/sync_tx_axi_rstn_tx_clk/async_rst0_i_1__1
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_CONFIG_VAL_EN_reg
INFO: [Opt 31-423] A LUT1 is optimized to wire due to init string: 2, Cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/sync_stats_reset/async_rst0_i_1
INFO: [Opt 31-423] A LUT2 is optimized to wire due to input pins: I0, and init string: 4, Cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/AN_ADV_REG_WITH_AN.AN_ADV_REG[8]_i_1
INFO: [Opt 31-423] A LUT2 is optimized to wire due to input pins: I0, and init string: 4, Cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/AN_ADV_REG_WITH_AN.AN_ADV_REG[7]_i_1
INFO: [Opt 31-423] A LUT2 is optimized to wire due to input pins: I0, and init string: 4, Cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/AN_ADV_REG_WITH_AN.AN_ADV_REG[5]_i_1
INFO: [Opt 31-423] A LUT2 is optimized to wire due to input pins: I0, and init string: 4, Cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/AN_ADV_REG_WITH_AN.AN_ADV_REG[15]_i_2
INFO: [Opt 31-423] A LUT2 is optimized to wire due to input pins: I0, and init string: 8, Cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[3]_i_2
INFO: [Opt 31-423] A LUT2 is optimized to constant 0 due to input pins: I1, and init string: 8, Cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_i_3
INFO: [Opt 31-423] A LUT6 is optimized to constant 0 due to input pins: I5, and init string: FFFB000000000000, Cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_i_3
INFO: [Opt 31-423] A LUT2 is optimized to wire due to input pins: I0, and init string: 8, Cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/LEN[15]_i_1
INFO: [Opt 31-423] A LUT2 is optimized to wire due to input pins: I0, and init string: 8, Cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/INT_CRC_MODE_i_1__0
INFO: [Opt 31-423] A LUT2 is optimized to wire due to input pins: I0, and init string: 8, Cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[3][7]_i_1
INFO: [Opt 31-423] A LUT2 is optimized to wire due to input pins: I0, and init string: 8, Cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1][6]_i_1
INFO: [Opt 31-423] A LUT4 is optimized to constant 0 due to init string: 0000, Cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx/pause_fixed_field_lut[5].LUT4_special_pause_inst
INFO: [Opt 31-423] A LUT4 is optimized to constant 0 due to init string: 0000, Cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx/pause_fixed_field_lut[4].LUT4_special_pause_inst
INFO: [Opt 31-423] A LUT4 is optimized to constant 0 due to init string: 0000, Cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx/pause_fixed_field_lut[2].LUT4_special_pause_inst
INFO: [Opt 31-423] A LUT3 is optimized to constant 0 due to init string: 00, Cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/special_pause_address[5].LUT3_special_pause_inst
INFO: [Opt 31-423] A LUT3 is optimized to constant 0 due to init string: 00, Cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/special_pause_address[4].LUT3_special_pause_inst
INFO: [Opt 31-423] A LUT3 is optimized to constant 0 due to init string: 00, Cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/special_pause_address[3].LUT3_special_pause_inst
INFO: [Opt 31-423] A LUT3 is optimized to constant 0 due to init string: 00, Cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/special_pause_address[2].LUT3_special_pause_inst
INFO: [Opt 31-423] A LUT3 is optimized to constant 0 due to input pins: I0, I1, I2, and init string: A8, Cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/mdio_i_temac_INST_0
INFO: [Opt 31-423] A LUT4 is optimized to constant 0 due to input pins: I3, and init string: 8B00, Cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/S_AXI_RRESP[0]_INST_0
INFO: [Opt 31-423] A LUT4 is optimized to constant 0 due to input pins: I3, and init string: 4700, Cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/S_AXI_BRESP[0]_INST_0
INFO: [Opt 31-423] A LUT2 is optimized to constant 1 due to input pins: I0, and init string: D, Cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_4
INFO: [Opt 31-423] A LUT6 is optimized to constant 0 due to input pins: I0, and init string: 0000000080000000, Cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[0]_INST_0_i_4
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i_reg[26]
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/statistics_vector_reg[25]
INFO: [Opt 31-423] A LUT1 is optimized to wire due to init string: 2, Cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst0_i_1__0
INFO: [Opt 31-423] A LUT1 is optimized to wire due to init string: 2, Cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst0_i_1__1
INFO: [Opt 31-423] A LUT1 is optimized to wire due to init string: 2, Cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/async_rst0_i_1__2
INFO: [Opt 31-423] A LUT1 is optimized to wire due to init string: 2, Cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/async_rst0_i_1__3
INFO: [Opt 31-423] A LUT2 is optimized to constant 0 due to input pins: I0, and init string: 2, Cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESTART_AN_EN_i_1
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESTART_AN_EN_REG_reg
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CONFIG_REG_WITH_AN.RESTART_AN_EN_reg
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_CONFIG_VAL_REG_reg
INFO: [Opt 31-423] A LUT2 is optimized to constant 0 due to input pins: I0, and init string: 2, Cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_CONFIG_VAL_EN_i_1
INFO: [Opt 31-423] A LUT1 is optimized to wire due to init string: 2, Cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/sync_tx_axi_rstn_tx_clk/async_rst0_i_1__1
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_CONFIG_VAL_EN_reg
INFO: [Opt 31-423] A LUT1 is optimized to wire due to init string: 2, Cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/sync_stats_reset/async_rst0_i_1
INFO: [Opt 31-423] A LUT2 is optimized to wire due to input pins: I0, and init string: 4, Cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/AN_ADV_REG_WITH_AN.AN_ADV_REG[8]_i_1
INFO: [Opt 31-423] A LUT2 is optimized to wire due to input pins: I0, and init string: 4, Cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/AN_ADV_REG_WITH_AN.AN_ADV_REG[7]_i_1
INFO: [Opt 31-423] A LUT2 is optimized to wire due to input pins: I0, and init string: 4, Cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/AN_ADV_REG_WITH_AN.AN_ADV_REG[5]_i_1
INFO: [Opt 31-423] A LUT2 is optimized to wire due to input pins: I0, and init string: 4, Cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/AN_ADV_REG_WITH_AN.AN_ADV_REG[15]_i_2
INFO: [Opt 31-423] A LUT2 is optimized to wire due to input pins: I0, and init string: 8, Cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[3]_i_2
INFO: [Opt 31-423] A LUT2 is optimized to constant 0 due to input pins: I1, and init string: 8, Cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_i_3
INFO: [Opt 31-423] A LUT6 is optimized to constant 0 due to input pins: I5, and init string: FFFB000000000000, Cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_i_3
INFO: [Opt 31-423] A LUT2 is optimized to wire due to input pins: I0, and init string: 8, Cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/LEN[15]_i_1
INFO: [Opt 31-423] A LUT2 is optimized to wire due to input pins: I0, and init string: 8, Cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/INT_CRC_MODE_i_1__0
INFO: [Opt 31-423] A LUT2 is optimized to wire due to input pins: I0, and init string: 8, Cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[3][7]_i_1
INFO: [Opt 31-423] A LUT2 is optimized to wire due to input pins: I0, and init string: 8, Cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1][6]_i_1
INFO: [Opt 31-423] A LUT4 is optimized to constant 0 due to init string: 0000, Cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx/pause_fixed_field_lut[5].LUT4_special_pause_inst
INFO: [Opt 31-423] A LUT4 is optimized to constant 0 due to init string: 0000, Cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx/pause_fixed_field_lut[4].LUT4_special_pause_inst
INFO: [Opt 31-423] A LUT4 is optimized to constant 0 due to init string: 0000, Cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx/pause_fixed_field_lut[2].LUT4_special_pause_inst
INFO: [Opt 31-423] A LUT3 is optimized to constant 0 due to init string: 00, Cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/special_pause_address[5].LUT3_special_pause_inst
INFO: [Opt 31-423] A LUT3 is optimized to constant 0 due to init string: 00, Cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/special_pause_address[4].LUT3_special_pause_inst
INFO: [Opt 31-423] A LUT3 is optimized to constant 0 due to init string: 00, Cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/special_pause_address[3].LUT3_special_pause_inst
INFO: [Opt 31-423] A LUT3 is optimized to constant 0 due to init string: 00, Cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/special_pause_address[2].LUT3_special_pause_inst
INFO: [Opt 31-423] A LUT3 is optimized to constant 0 due to input pins: I0, I1, I2, and init string: A8, Cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/mdio_i_temac_INST_0
INFO: [Opt 31-423] A LUT4 is optimized to constant 0 due to input pins: I3, and init string: 8B00, Cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/S_AXI_RRESP[0]_INST_0
INFO: [Opt 31-423] A LUT4 is optimized to constant 0 due to input pins: I3, and init string: 4700, Cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/S_AXI_BRESP[0]_INST_0
INFO: [Opt 31-423] A LUT6 is optimized to constant 0 due to input pins: I0, and init string: 0000000000000008, Cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_9
INFO: [Opt 31-423] A LUT4 is optimized to constant 0 due to input pins: I3, I2, I0, and init string: FFBA, Cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[0]_INST_0_i_2
INFO: [Opt 31-423] A LUT4 is optimized to wire due to input pins: I1, I0, I3, and init string: FFFE, Cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[0]_INST_0
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i_reg[26]
INFO: [Opt 31-423] A FDRE is optimized to constant 0 due to input pins: D, and init string: 0, Cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/statistics_vector_reg[25]
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_client_rxs_dpmem_wr_data_d1[31]_i_3
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/special_pause_match_reg_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I0, I3, and I5, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/special_pause_match_reg_i_3
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/rx_pause/count_set_i_6
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I2, and I3, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx/ack_out_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I0, and I2, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx/control_complete_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx/data_avail_control_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx/data_avail_control_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I4, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx/data_control[2]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I4, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx/data_control[4]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I4, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx/data_control[5]_i_2
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx/data_count[0]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx/data_count[1]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx/data_count[3]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx/data_count[3]_i_4
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I4, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx/data_count[4]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx/data_count[5]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx/end_of_tx_held_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx/mux_control_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx/mux_control_i_3
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx/pause_req_int_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx/pause_vector_tx_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx/state_count[0]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx/state_count[1]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx/state_count[2]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I4, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_2
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[15]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I0, and I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx_pause/sync_good_rx/pause_dec_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I4, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx_pause/pause_status_int_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx_pause/pause_status_int_i_2
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I0, and I3, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_underrun_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I4, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_deassert_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I2, and I3, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_underrun_i_3
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/force_assert_i_2
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/force_assert_i_3
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/force_burst2_i_1
INFO: [Opt 31-315] Cell of type LUT2 is reduced to LUT1, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift[47]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I0, and I3, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tlast_reg_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_3
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_valid_int_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_valid_int_i_3
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_10
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I0, and I3, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_11
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I4, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_12
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_14
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_15
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_17
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I1, I2, and I4, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_5
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_7
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_8
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I0, and I3, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_3
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_4
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_5
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[1]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[3]_i_3
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I4, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[3]_i_4
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator[0]_i_1__0
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator[1]_i_1__0
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator[2]_i_1__2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator[3]_i_1__0
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator[7]_i_2__0
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/BYTE_COUNT[0][14]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][0]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][10]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][11]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][12]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][13]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][13]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][1]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][2]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][3]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][4]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][5]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][6]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][7]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][8]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][9]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/CDS_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/CFL_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I4, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/CLIENT_FRAME_DONE_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/COF_SEEN_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/COF_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_2.TX_OK_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED[7]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_MIFG.MIFG_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_PRE.PRE_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/CRC_COUNT[0]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/CRC_COUNT[1]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I0, and I2, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/DATA_REG[1][7]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/DATA_REG[2][7]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I0, and I4, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/DST_ADDR_BYTE_MATCH_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/FCS_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/FRAME_BAD_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_2
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/FRAME_GOOD_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I1, and I3, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/FRAME_MAX[2]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I1, and I3, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/FRAME_MAX[3]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I1, and I3, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/FRAME_MAX[4]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I4, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/FRAME_MAX[4]_i_2
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/IDL_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/IDL_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/IFG_COUNT[5]_i_2
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/INT_TX_BROADCAST_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/INT_TX_EN_DELAY_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/INT_TX_MULTICAST_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/INT_TX_SUCCESS_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/INT_TX_UNDERRUN2_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/INT_TX_UNDERRUN2_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/MAX_PKT_LEN_REACHED_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/MIN_PKT_LEN_REACHED_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/PRE_COUNT[0]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/PRE_COUNT[1]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/PRE_COUNT[2]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/SCSH_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/STOP_MAX_PKT_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/TX_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/CAPTURE_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/AN_ADV_REG_WITH_AN.AN_ADV_REG[13]_i_2
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/AN_ADV_REG_WITH_AN.AN_ADV_REG[15]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/AN_ADV_REG_WITH_AN.IDLE_DETECT_REG1_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/CONFIG_REG_WITH_AN.RESTART_AN_REG_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_REG[12]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_REG[13]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_client_rxs_dpmem_wr_data_d1[31]_i_3
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/special_pause_match_reg_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I0, I3, and I5, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/special_pause_match_reg_i_3
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/rx_pause/count_set_i_6
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I2, and I3, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx/ack_out_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I0, and I2, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx/control_complete_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx/data_avail_control_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx/data_avail_control_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I4, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx/data_control[2]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I4, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx/data_control[4]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I4, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx/data_control[5]_i_2
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx/data_count[0]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx/data_count[1]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx/data_count[3]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx/data_count[3]_i_4
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I4, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx/data_count[4]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx/data_count[5]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx/end_of_tx_held_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx/mux_control_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx/mux_control_i_3
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx/pause_req_int_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx/pause_vector_tx_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx/state_count[0]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx/state_count[1]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx/state_count[2]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I4, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_2
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[15]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I0, and I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx_pause/sync_good_rx/pause_dec_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I4, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx_pause/sync_good_rx/quanta_count[5]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx_pause/pause_status_int_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx_pause/pause_status_int_i_2
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I0, and I3, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_underrun_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I4, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_deassert_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I2, and I3, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_underrun_i_3
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/force_assert_i_2
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/force_assert_i_3
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/force_burst2_i_1
INFO: [Opt 31-315] Cell of type LUT2 is reduced to LUT1, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/pause_source_shift[47]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I0, and I3, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tlast_reg_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_3
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_valid_int_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_valid_int_i_3
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_10
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I0, and I3, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_11
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I4, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_12
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_14
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_15
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_17
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I1, I2, and I4, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_5
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_7
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_8
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I0, and I3, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_3
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_4
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_5
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[1]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[2]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[3]_i_3
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I4, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[3]_i_4
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator[0]_i_1__0
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator[1]_i_1__0
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator[2]_i_1__2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator[3]_i_1__0
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/tx_byte_counter/accumulator[7]_i_2__0
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/BYTE_COUNT[0][14]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][0]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][10]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][11]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][12]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][13]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][13]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][1]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][2]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][3]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][4]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][5]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][6]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][7]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][8]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/BYTE_COUNT[1][9]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/CDS_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/CFL_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I4, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/CLIENT_FRAME_DONE_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/COF_SEEN_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/COF_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_2.TX_OK_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED[7]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_MIFG.MIFG_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_PRE.PRE_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/CRC_COUNT[0]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/CRC_COUNT[1]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I0, and I2, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/DATA_REG[1][7]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/DATA_REG[2][7]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I0, and I4, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/DST_ADDR_BYTE_MATCH_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/FCS_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/FRAME_BAD_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_2
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/FRAME_GOOD_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I1, and I3, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/FRAME_MAX[2]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I1, and I3, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/FRAME_MAX[3]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I1, and I3, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/FRAME_MAX[4]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I4, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/FRAME_MAX[4]_i_2
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/IDL_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/IDL_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/IFG_COUNT[5]_i_2
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/INT_TX_BROADCAST_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/INT_TX_EN_DELAY_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/INT_TX_MULTICAST_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/INT_TX_SUCCESS_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/INT_TX_UNDERRUN2_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I5, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/INT_TX_UNDERRUN2_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/MAX_PKT_LEN_REACHED_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/MIN_PKT_LEN_REACHED_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/PRE_COUNT[0]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/PRE_COUNT[1]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/PRE_COUNT[2]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/SCSH_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/STOP_MAX_PKT_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/TX_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/CAPTURE_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/AN_ADV_REG_WITH_AN.AN_ADV_REG[13]_i_2
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I1, cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/AN_ADV_REG_WITH_AN.AN_ADV_REG[15]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I2, cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/AN_ADV_REG_WITH_AN.IDLE_DETECT_REG1_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/MDIO_IF_ENABLE.MDIO_INTERFACE_1/CONFIG_REG_WITH_AN.RESTART_AN_REG_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_REG[12]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I3, cell: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_REG[13]_i_1
INFO: [Opt 31-315] Cell of type LUT2 is reduced to LUT1, due to redundant pins: I0, cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Allow_MODF_Strobe_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT3, due to redundant pins: I3, I4, and I5, cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I1, I2, I3, I4, and I5, cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_3
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I2, and I5, cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.FIFO_ABSENT_GEN.SPIXfer_done_int_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I3, and I5, cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[0]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I3, and I5, cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[1]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I3, and I5, cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[2]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I3, and I5, cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[3]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I3, and I5, cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[4]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I3, and I5, cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[5]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I3, and I5, cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[6]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I3, and I5, cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int[7]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I4, cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1_CDC/OTHER_RATIO_GENERATE.rx_shft_reg_s[7]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I0, cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC/Slave_MODF_strobe_i_2
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I2, cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/Allow_Slave_MODF_Strobe_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I2, cell: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/SPI_TRISTATE_CONTROL_III_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/DELAY_HOLD1/FDPE_PHTRIG_i_2
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT1, due to redundant pins: I0, I1, I3, I4, and I5, cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_load_instr_Inst/MEM_Sel_MEM_Res_I_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I4, and I5, cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_trig_ack_in_0/trig_in_0_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT2, due to redundant pins: I1, I3, I4, and I5, cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Dbg_TDO_INST_0_i_12
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I3, and I5, cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Dbg_TDO_INST_0_i_23
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I3, cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Dbg_TDO_INST_0_i_24
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT4, due to redundant pins: I3, and I5, cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Dbg_TDO_INST_0_i_25
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I1, and I2, cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_trig_out_0/Performance_Debug_Control.dbg_stop_i_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT2, due to redundant pins: I2, and I3, cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_trig_out_0/Performance_Debug_Control.trig_ack_out_0_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I4, cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_21
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sleep_reset_mode_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I2, and I4, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_1
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I2, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_7
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_3
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I1, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_3
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I2, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_6
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I0, and I1, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I0, and I1, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I0, and I1, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I0, and I1, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I0, and I1, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I0, and I1, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I0, and I1, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I0, and I1, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I0, and I1, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]_i_1
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT3, due to redundant pins: I0, and I1, cell: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I0, cell: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/rddata_reg[2]_i_4__0
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I2, cell: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/rddata_reg[3]_i_5
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I0, cell: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/tmp_dat[0]_i_1
INFO: [Opt 31-315] Cell of type LUT3 is reduced to LUT2, due to redundant pins: I1, cell: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[1].U_SRLx/FSM_onehot_state[2]_i_2__0
INFO: [Opt 31-315] Cell of type LUT5 is reduced to LUT4, due to redundant pins: I0, cell: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[1].U_SRLx/sof_reg_i_2
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I1, cell: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[2].U_SRLx/FSM_onehot_state[0]_i_1__3
INFO: [Opt 31-315] Cell of type LUT6 is reduced to LUT5, due to redundant pins: I4, cell: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[2].U_SRLx/src_out_int[cyc]_i_2
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I0, cell: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/bitsel_d_i_3
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I0, cell: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/gen_ts_supported.oob[oob_type][3]_i_5
INFO: [Opt 31-315] Cell of type LUT4 is reduced to LUT3, due to redundant pins: I0, cell: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_WBP_Mux/gen_ts_supported.oob[oob_type][3]_i_6
INFO: [Opt 31-442] LUT Reduction optimized 311 LUTs
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a5d80b63

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3016.258 ; gain = 0.000 ; free physical = 13560 ; free virtual = 34359
INFO: [Opt 31-389] Phase Constant propagation created 311 cells and removed 523 cells
INFO: [Opt 31-1021] In phase Constant propagation, 56 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
INFO: [Opt 31-149] Unable to combine GT_COMMONs due to LOC on base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/ibufds_gtrefclk.
INFO: [Opt 31-149] Unable to combine GT_COMMONs due to LOC on base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtp_dedicated_clk.
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/carrynet_0
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/carrynet_1
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/carrynet_2
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/carrynet_0
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/carrynet_1
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/carrynet_2
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_0
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_1
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_2
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_0
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_1
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_2
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_36
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_37
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_38
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_39
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_44
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_45
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_46
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_52
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_53
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_54
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_60
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_61
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_62
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_72
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_73
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_74
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_busy
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/wr_rst_busy
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/wr_rst_busy
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/wr_rst_busy
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/wr_rst_busy
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/carrynet_0
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/carrynet_1
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/carrynet_2
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/carrynet_0
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/carrynet_1
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/carrynet_2
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_0
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_1
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_2
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/wr_en
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_0
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_1
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_2
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_36
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_37
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_38
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_39
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_44
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_45
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_46
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_52
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_53
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_54
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_60
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_61
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_62
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_72
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_73
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_74
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_busy
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/wr_rst_busy
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/wr_rst_busy
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/wr_rst_busy
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/wr_rst_busy
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/inst/s_axis_txd_tready
INFO: [Opt 31-131] Removed net: base_mb_i/ETH_CORE_CTRL_2/s_axis_txd_tready
INFO: [Opt 31-131] Removed net: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/carrynet_0
INFO: [Opt 31-131] Removed net: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/carrynet_1
INFO: [Opt 31-131] Removed net: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/carrynet_2
INFO: [Opt 31-131] Removed net: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/carrynet_4
INFO: [Opt 31-131] Removed net: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/carrynet_0
INFO: [Opt 31-131] Removed net: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/carrynet_1
INFO: [Opt 31-131] Removed net: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/carrynet_2
INFO: [Opt 31-131] Removed net: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/carrynet_4
INFO: [Opt 31-131] Removed net: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_0
INFO: [Opt 31-131] Removed net: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_1
INFO: [Opt 31-131] Removed net: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_2
INFO: [Opt 31-131] Removed net: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_4
INFO: [Opt 31-131] Removed net: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_0
INFO: [Opt 31-131] Removed net: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_1
INFO: [Opt 31-131] Removed net: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_2
INFO: [Opt 31-131] Removed net: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_4
INFO: [Opt 31-131] Removed net: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_52
INFO: [Opt 31-131] Removed net: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_53
INFO: [Opt 31-131] Removed net: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_54
INFO: [Opt 31-131] Removed net: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_60
INFO: [Opt 31-131] Removed net: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_61
INFO: [Opt 31-131] Removed net: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_74
INFO: [Opt 31-131] Removed net: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75
INFO: [Opt 31-131] Removed net: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_busy
INFO: [Opt 31-131] Removed net: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/wr_rst_busy
INFO: [Opt 31-131] Removed net: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/wr_rst_busy
INFO: [Opt 31-131] Removed net: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/wr_rst_busy
INFO: [Opt 31-131] Removed net: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/wr_rst_busy
INFO: [Opt 31-131] Removed net: base_mb_i/GPIO/U0/AXI_LITE_IPIF_I_n_10
INFO: [Opt 31-131] Removed net: base_mb_i/GPIO/U0/AXI_LITE_IPIF_I_n_9
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_10
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_12
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_13
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_14
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_16
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_17
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_18
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_20
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_21
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_4
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_5
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_6
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_8
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_9
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_3_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_4_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_5_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_24
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/THRESH0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/THRESH0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/THRESH0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/ce
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output[1]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/ce
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/CE
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0/CE
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/CE
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/async_rst0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/async_rst1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/async_rst2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/async_rst3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/async_rst4
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/sync_rst0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/sync_rst1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/sync_rst1_i_1__2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/async_rst0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/async_rst1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/async_rst2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/async_rst3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/async_rst4
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/sync_rst0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/sync_rst1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/sync_rst1_i_1__5_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/GEN_NonUScale.PHY_RESET_N_reg
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/PHY_RST_N
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/GEN_NonUScale.PHY_RESET_N_reg
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/PHY_RST_N
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst4
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/sync_rst0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/sync_rst1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/sync_rst1_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/async_rst0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/async_rst1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/async_rst2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/async_rst3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/async_rst4
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/sync_rst0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/sync_rst1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/sync_rst1_i_1__0_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/AXI_STR_RXD_ARESETN
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/PHY_RST_N
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_reg[0]_i_3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_reg[0]_i_3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_reg[0]_i_3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/not_enough_rxs_memory1_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/not_enough_rxs_memory1_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/not_enough_rxs_memory2_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/not_enough_rxs_memory2_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/not_enough_rxs_memory3_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/not_enough_rxs_memory3_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/not_enough_rxs_memory4_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/not_enough_rxs_memory4_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/not_enough_rxs_memory5_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/not_enough_rxs_memory5_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/not_enough_rxs_memory5_inferred__0/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/not_enough_rxs_memory5_inferred__0/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/receive_frame_data_next_state2_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/receive_frame_data_next_state2_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/receive_frame_data_next_state2_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[0]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[10]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[11]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[12]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[13]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[14]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[15]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[16]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[17]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[18]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[19]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[1]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[20]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[21]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[22]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[23]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[24]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[25]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[26]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[27]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[28]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[29]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[2]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[30]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[30]_INST_0_i_3_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[30]_INST_0_i_4_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[31]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[3]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[4]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[5]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[6]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[7]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[8]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[9]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_LAST
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_VALID
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[0]_i_8_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/frame_length_words_reg[12]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/frame_length_words_reg[12]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/frame_length_words_reg[12]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/frame_length_words_reg[4]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/frame_length_words_reg[4]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/frame_length_words_reg[4]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/frame_length_words_reg[8]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/frame_length_words_reg[8]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/frame_length_words_reg[8]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en2_carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en2_carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en2_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en2_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en2_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en2_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en3_carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en3_carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en3_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en3_carry__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en3_carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en3_carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en3_carry__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en3_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en3_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en3_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_axistream_next_state2_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_axistream_next_state2_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_axistream_next_state2_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_axistream_next_state2_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_word_cnt_reg[0]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_word_cnt_reg[0]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_word_cnt_reg[0]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_word_cnt_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_word_cnt_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_word_cnt_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_word_cnt_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_word_cnt_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_word_cnt_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_word_cnt_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_word_cnt_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_carry__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_inferred__0/i__carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_inferred__0/i__carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_inferred__0/i__carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_inferred__0/i__carry__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_inferred__0/i__carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_inferred__0/i__carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_inferred__0/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_inferred__0/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_inferred__0/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_inferred__1/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_inferred__1/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[24]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[25]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[26]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[27]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[28]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[29]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[30]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[31]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[24]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[25]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[26]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[27]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[28]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[29]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[30]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[31]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[24]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[25]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[26]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[27]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[28]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[29]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[30]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[31]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[24]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[25]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[26]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[27]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[28]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[29]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[30]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[31]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[24]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[25]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[26]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[27]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[28]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[29]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[30]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[31]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/AXI_STR_RXS_LAST
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/AXI_STR_RXS_VALID
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i_reg_n_0_[26]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txc_tready_int_reg_i_9_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txc_tready_int_reg_i_9_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txc_tready_int_reg_i_9_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tready_int_reg_i_12_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tready_int_reg_i_12_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tready_int_reg_i_12_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tready_int_reg_i_17_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tready_int_reg_i_17_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tready_int_reg_i_17_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/halt_pntr_update1_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/halt_pntr_update1_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/halt_pntr_update1_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_mem_full0_inferred__0/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_mem_full0_inferred__0/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_mem_full0_inferred__0/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_mem_full_reg_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_mem_full_reg_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_mem_full_reg_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_rd_addr2_pntr1_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_rd_addr2_pntr1_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_rd_addr2_pntr1_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_mem_afull1_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_mem_afull1_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_mem_afull1_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_mem_full1_inferred__0/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_mem_full1_inferred__0/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_mem_full1_inferred__0/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr1_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr1_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr1_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/update_rd_pntrs1_inferred__1/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/update_rd_pntrs1_inferred__1/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/update_rd_pntrs1_inferred__1/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_ns1_inferred__1/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_ns1_inferred__1/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_ns1_inferred__1/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr1_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr1_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr1_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/AXI_STR_RXS_LAST
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/AXI_STR_RXS_VALID
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/PHY_RST_N
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/mdio_i_temac
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/AXI_STR_RXS_LAST
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/AXI_STR_RXS_VALID
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/PHY_RST_N
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/mdio_i_temac
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/ip2bus_error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/ip2bus_error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/ip2bus_error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/ip2bus_error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_compare_dist_ram_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_compare_dist_ram_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_compare_dist_ram_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[7].header_compare_dist_ram_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx_pause/pause_count0_inferred__0/i__carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx_pause/pause_count0_inferred__0/i__carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx_pause/pause_count0_inferred__0/i__carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx_pause/pause_count0_inferred__0/i__carry__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx_pause/pause_count0_inferred__0/i__carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx_pause/pause_count0_inferred__0/i__carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx_pause/pause_count0_inferred__0/i__carry__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx_pause/pause_count0_inferred__0/i__carry__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx_pause/pause_count0_inferred__0/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx_pause/pause_count0_inferred__0/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/tx_pause/pause_count0_inferred__0/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/rx_good_frame_int_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/gmii_mii_tx_gen/col_reg1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/ipic_mux_inst/ip2bus_error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/ipic_mux_inst/ip2bus_error0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/ipic_mux_inst/ip2bus_error_reg__0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/ipic_mux_inst/ip2bus_error_stats_int
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_tri
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_tristate_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_tristate_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/man_block.managen/mdio_tri
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/INT_IFG_DELAY
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/ZERO
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_i_3_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[3]_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_shim/rx_filter_tuser_reg[4]_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/FRAME_CHECKER/MAX_LENGTH_ERR2_inferred__0/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/FRAME_CHECKER/MAX_LENGTH_ERR2_inferred__0/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/FRAME_CHECKER/MAX_LENGTH_ERR2_inferred__0/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/FRAME_DECODER/EQUAL_inferred__0/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/FRAME_DECODER/EQUAL_inferred__0/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/FRAME_DECODER/EQUAL_inferred__0/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[0]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[0]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[0]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[11]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[11]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[11]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[15]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[15]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[15]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[19]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[19]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[19]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[23]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[23]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[23]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[27]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[27]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[27]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[31]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[31]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[31]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[3]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[3]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[3]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[7]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[7]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_lower_reg[7]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[11]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[11]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[11]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[15]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[15]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[15]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[19]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[19]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[19]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[23]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[23]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[23]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[27]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[27]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[27]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[31]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[31]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[31]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[7]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[7]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/accum_upper_reg[7]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_error0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_error0_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_error_reg__0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_error_stats_int
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/sync_stats_reset/glbl_rstn
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/sync_tx_axi_rstn_tx_clk/tx_axi_rstn
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/eqOp_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/eqOp_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/eqOp_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/plusOp_carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/plusOp_carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/plusOp_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/plusOp_carry__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/plusOp_carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/plusOp_carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/plusOp_carry__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/plusOp_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/plusOp_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/TX_SM1/plusOp_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/INT_CRS
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow_n_20
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow_n_21
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow_n_22
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow_n_23
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow_n_34
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow_n_35
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/ip2bus_error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/ip2bus_error0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/ip2bus_error_reg__0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/ip2bus_error_stats_int
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/mdio_tri
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/ip2bus_error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/mdio_t
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/mdio_t
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/rxoutclk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/rxuserclk2_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_gt_common_i/gtxe2_common_i_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_gt_common_i/gtxe2_common_i_n_5
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/CONFIG_REG_MATCH_COMB2_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/CONFIG_REG_MATCH_COMB2_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/CONFIG_REG_MATCH_COMB2_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/CONSISTENCY_MATCH_COMB1_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/CONSISTENCY_MATCH_COMB1_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/CONSISTENCY_MATCH_COMB1_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/LINK_TIMER_SATURATED_COMB0_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/LINK_TIMER_SATURATED_COMB0_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/LINK_TIMER_SATURATED_COMB0_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TIMER4096_reg[0]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TIMER4096_reg[0]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TIMER4096_reg[0]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TIMER4096_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TIMER4096_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TIMER4096_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TIMER4096_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TIMER4096_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TIMER4096_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/plusOp_carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/plusOp_carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/plusOp_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/plusOp_carry__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/plusOp_carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/plusOp_carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/plusOp_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/plusOp_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/plusOp_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_CONFIG_VAL_EN
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_CONFIG_VAL_REG
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/RESTART_AN_EN
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/RESTART_AN_EN_REG
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/p_29_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/p_38_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_RECCLK/reset_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_RECCLK/reset_sync_reg1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_RECCLK/reset_sync_reg2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_RECCLK/reset_sync_reg3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_RECCLK/reset_sync_reg4
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_RECCLK/reset_sync_reg5
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/SOFT_RESET_RXRECCLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/p_6_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/reset_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/reset_sync_reg1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/reset_sync_reg2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/reset_sync_reg3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/reset_sync_reg4
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/reset_sync_reg5
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/RESET_INT_PIPE_RXRECCLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/RESET_INT_RXRECCLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/RESET_REG_RXRECCLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/p_6_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[16]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[16]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]_i_3__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]_i_3__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]_i_3__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[12]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[12]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[12]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[4]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[4]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[4]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[0]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[0]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[0]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[16]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[16]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[16]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[0]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[0]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[0]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[16]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[16]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]_i_3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]_i_3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]_i_3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[0]_i_3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[0]_i_3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[0]_i_3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_10
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_16
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_170
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_171
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_172
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_173
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_174
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_175
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_176
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_177
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_178
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_179
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_180
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_181
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_182
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_183
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_184
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_27
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_38
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_39
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_4
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_46
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_47
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_48
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_49
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_50
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_51
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_52
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_53
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_54
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_55
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_56
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_57
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_58
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_59
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_60
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_61
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_81
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_83
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_84
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_9
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxoutclk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/rxoutclk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__4_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__4_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__4_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__5_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__5_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__5_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__6_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__6_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/rxoutclk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/rxoutclk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/transceiver_inst/rxoutclk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/rxoutclk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/mdio_t_in
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/rxoutclk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/rxuserclk2_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/ext_mdio_t
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/mdio_t_in
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/rxuserclk2_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/rxuserclk_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0_THRESH0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/m_axis_rxs_tlast
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/m_axis_rxs_tvalid
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac_mdio_t
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/rxuserclk2_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/rxuserclk_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/xlconstant_0_dout
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/m_axis_rxs_tlast
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/m_axis_rxs_tvalid
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/rxuserclk2_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/rxuserclk_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[11]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[11]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[11]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[3]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[3]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[3]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[7]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[7]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[7]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]_i_1__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]_i_1__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]_i_1__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]_i_1__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]_i_1__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]_i_1__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_34
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_35
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_36
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_37
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_38
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_39
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_40
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_41
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_43
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_44
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_45
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_46
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_47
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_48
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_49
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_50
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_51
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_52
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_53
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_54
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/IP2Bus_Error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/IP2Bus_Error_i_3_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/IP2Bus_Error_reg
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/IP2Bus_Error_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/axi_str_rxd_tvalid
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/p_0_in
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/IP2Bus_Error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/IP2Bus_Error_reg
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/IP2Bus_Error_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wr_rst_busy
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/rd_rst_busy
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4_n_60
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4_n_61
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4_n_62
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4_n_63
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4_n_64
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4_n_65
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4_n_66
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4_n_75
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[11]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[11]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[11]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[3]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[3]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[3]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[7]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[7]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[7]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]_i_1__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]_i_1__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]_i_1__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]_i_1__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]_i_1__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]_i_1__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[11]_i_1__3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[11]_i_1__3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[11]_i_1__3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1__3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1__3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[3]_i_1__3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1__3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1__3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]_i_1__3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/aempty_fwft_i0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/almost_empty
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/almost_empty_axis
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[0]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[16]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[20]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[24]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[24]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[24]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[28]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[28]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[28]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_read_reg_i_16_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_read_reg_i_16_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_read_reg_i_16_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_read_reg_i_29_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_read_reg_i_29_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_read_reg_i_29_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_read_reg_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_read_reg_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_read_reg_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_read_reg_i_4_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_read_reg_i_4_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_pkt_fifo_cc.axis_pkt_read_reg_i_4_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_38
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_39
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_40
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_41
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_43
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_44
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_45
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_46
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_47
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_48
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_49
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_50
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_51
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_52
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_53
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_54
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/FSM_onehot_gtxc.TXC_STATE[2]_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/FSM_onehot_gtxc.TXC_STATE[2]_i_4_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/FSM_onehot_gtxc.TXC_STATE_reg[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/FSM_onehot_gtxc.TXC_STATE_reg[0]_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/FSM_onehot_gtxc.TXC_STATE_reg[0]_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/FSM_onehot_gtxc.TXC_STATE_reg[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/FSM_onehot_gtxc.TXC_STATE_reg[1]_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/FSM_onehot_gtxc.TXC_STATE_reg[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/axi_str_txc_tlast
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/axi_str_txc_tvalid
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/gfifo_gen.gmm2s.vacancy_i_reg[11]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/gfifo_gen.gmm2s.vacancy_i_reg[11]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/gfifo_gen.gmm2s.vacancy_i_reg[11]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/gfifo_gen.gmm2s.vacancy_i_reg[3]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/gfifo_gen.gmm2s.vacancy_i_reg[3]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/gfifo_gen.gmm2s.vacancy_i_reg[3]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/gfifo_gen.gmm2s.vacancy_i_reg[7]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/gfifo_gen.gmm2s.vacancy_i_reg[7]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/gfifo_gen.gmm2s.vacancy_i_reg[7]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/gtxc.txc_str_Valid_reg
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/gtxc.txc_str_Valid_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axis_tready_i
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/FSM_onehot_gtxc.TXC_STATE_reg[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/FSM_onehot_gtxc.TXC_STATE_reg[0]_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/FSM_onehot_gtxc.TXC_STATE_reg[0]_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/FSM_onehot_gtxc.TXC_STATE_reg[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/FSM_onehot_gtxc.TXC_STATE_reg[1]_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/FSM_onehot_gtxc.TXC_STATE_reg[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/axi_str_txc_tlast
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/axi_str_txc_tvalid
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gtxc.txc_str_Valid_reg
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gtxc.txc_str_Valid_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/FSM_onehot_gtxc.TXC_STATE[2]_i_3_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/FSM_onehot_gtxc.TXC_STATE_reg_n_0_[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/FSM_onehot_gtxc.TXC_STATE_reg_n_0_[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/FSM_onehot_gtxc.TXC_STATE_reg_n_0_[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/IP2Bus_Error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/IP2Bus_Error_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/_inferred__5/i___0_carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/_inferred__5/i___0_carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/_inferred__5/i___0_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/_inferred__5/i___0_carry__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/_inferred__5/i___0_carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/_inferred__5/i___0_carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/_inferred__5/i___0_carry__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/_inferred__5/i___0_carry__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/_inferred__5/i___0_carry__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/_inferred__5/i___0_carry__3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/_inferred__5/i___0_carry__3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/_inferred__5/i___0_carry__3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/_inferred__5/i___0_carry__4_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/_inferred__5/i___0_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/_inferred__5/i___0_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/_inferred__5/i___0_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/axi_str_txc_tlast
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/axi_str_txc_tvalid
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_5_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_5_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_5_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_6_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_6_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_6_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_7_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_7_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0_i_7_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_4_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_5_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_5_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_5_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_i_5_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_i_5_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_i_5_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_i_6_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_i_6_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_i_6_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_i_7_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_i_7_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_i_7_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/eqOp_inferred__0/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO_n_39
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxc.txc_cntr[0]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxc.txc_cntr[1]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxc.txc_cntr[2]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxc.txc_str_Lastsig_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxc.txc_str_Lastsig_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO_n_43
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO_n_44
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO_n_45
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO_n_46
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[0]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[16]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[20]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[20]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[20]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[24]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[24]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[24]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[28]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[28]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/plusOp_inferred__0/i__carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/plusOp_inferred__0/i__carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/plusOp_inferred__0/i__carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/plusOp_inferred__0/i__carry__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/plusOp_inferred__0/i__carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/plusOp_inferred__0/i__carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/plusOp_inferred__0/i__carry__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/plusOp_inferred__0/i__carry__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/plusOp_inferred__0/i__carry__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/plusOp_inferred__0/i__carry__3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/plusOp_inferred__0/i__carry__3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/plusOp_inferred__0/i__carry__3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/plusOp_inferred__0/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/plusOp_inferred__0/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/plusOp_inferred__0/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_tx_channel_reset_reg
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/IP2Bus_Error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/sig_tx_channel_reset_reg
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIF/IP2Bus_Error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIF/sig_tx_channel_reset_reg
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIF_n_88
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/IP2Bus_Error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/axi_str_txc_tlast
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/U0/axi_str_txc_tvalid
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/axi_str_txc_tlast
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_fifo/axi_str_txc_tvalid
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CI
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_10
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_12
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_13
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_14
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_16
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_17
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_18
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_20
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_21
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_4
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_5
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_6
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_8
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_9
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_3_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_4_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_5_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub_n_24
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/THRESH0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/THRESH0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/THRESH0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/ce
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output[1]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/ce
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0/i_synth/CE
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0/CE
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/CE
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/async_rst0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/async_rst1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/async_rst2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/async_rst3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/async_rst4
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/sync_rst0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/sync_rst1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/sync_rst1_i_1__2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/async_rst0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/async_rst1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/async_rst2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/async_rst3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/async_rst4
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/sync_rst0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/sync_rst1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/sync_rst1_i_1__5_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/GEN_NonUScale.PHY_RESET_N_reg
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/PHY_RST_N
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/GEN_NonUScale.PHY_RESET_N_reg
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/PHY_RST_N
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst4
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/sync_rst0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/sync_rst1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/sync_rst1_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/async_rst0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/async_rst1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/async_rst2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/async_rst3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/async_rst4
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/sync_rst0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/sync_rst1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/sync_rst1_i_1__0_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkA_reset_inst/AXI_STR_RXS_ARESETN
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/RXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/AXI_STR_RXD_ARESETN
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXC_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/AXI_STR_TXC_ARESETN
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/TXD_AXSTREAM_TO_RXS_AXSTREAM/ClkB_reset_inst/AXI_STR_TXD_ARESETN
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[0]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.phy_reset_count_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/PHY_RST_N
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/IP_I/INTERRUPT
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/IP_I/Intrpt_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/IP_I/Intrpt_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/INTERRUPT
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_reg[0]_i_3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_reg[0]_i_3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_reg[0]_i_3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/frame_length_bytes_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/not_enough_rxs_memory1_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/not_enough_rxs_memory1_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/not_enough_rxs_memory2_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/not_enough_rxs_memory2_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/not_enough_rxs_memory3_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/not_enough_rxs_memory3_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/not_enough_rxs_memory4_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/not_enough_rxs_memory4_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/not_enough_rxs_memory5_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/not_enough_rxs_memory5_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/not_enough_rxs_memory5_inferred__0/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/not_enough_rxs_memory5_inferred__0/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/receive_frame_data_next_state2_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/receive_frame_data_next_state2_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/receive_frame_data_next_state2_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[0]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[10]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[11]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[12]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[13]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[14]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[15]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[16]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[17]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[18]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[19]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[1]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[20]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[21]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[22]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[23]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[24]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[25]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[26]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[27]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[28]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[29]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[2]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[30]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[30]_INST_0_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[30]_INST_0_i_3_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[30]_INST_0_i_4_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[31]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[31]_INST_0_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[31]_INST_0_i_4_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[31]_INST_0_i_5_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[3]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[4]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[5]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[6]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[7]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[8]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[9]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_LAST
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_VALID
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[0]_i_8_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/frame_length_words_reg[12]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/frame_length_words_reg[12]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/frame_length_words_reg[12]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/frame_length_words_reg[4]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/frame_length_words_reg[4]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/frame_length_words_reg[4]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/frame_length_words_reg[8]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/frame_length_words_reg[8]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/frame_length_words_reg[8]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en2_carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en2_carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en2_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en2_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en2_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en2_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en3_carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en3_carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en3_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en3_carry__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en3_carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en3_carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en3_carry__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en3_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en3_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_addr_cntr_en3_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_axistream_next_state2_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_axistream_next_state2_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_axistream_next_state2_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_axistream_next_state2_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_word_cnt_reg[0]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_word_cnt_reg[0]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_word_cnt_reg[0]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_word_cnt_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_word_cnt_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_word_cnt_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_word_cnt_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_word_cnt_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_word_cnt_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_word_cnt_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxd_word_cnt_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_carry__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_inferred__0/i__carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_inferred__0/i__carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_inferred__0/i__carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_inferred__0/i__carry__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_inferred__0/i__carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_inferred__0/i__carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_inferred__0/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_inferred__0/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_inferred__0/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_inferred__1/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_inferred__1/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray_clean0_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_toconvertto_gray_clean1_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[24]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[25]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[26]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[27]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[28]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[29]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[30]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[31]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg_n_0_[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[24]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[25]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[26]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[27]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[28]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[29]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[30]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[31]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg_n_0_[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[24]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[25]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[26]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[27]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[28]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[29]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[30]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[31]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg_n_0_[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[24]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[25]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[26]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[27]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[28]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[29]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[30]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[31]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg_n_0_[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[24]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[25]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[26]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[27]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[28]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[29]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[30]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[31]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg_n_0_[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/AXI_STR_RXS_LAST
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/AXI_STR_RXS_VALID
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/rx_statistics_vector_i_reg_n_0_[26]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txc_tready_int_reg_i_9_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txc_tready_int_reg_i_9_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txc_tready_int_reg_i_9_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tready_int_reg_i_12_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tready_int_reg_i_12_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tready_int_reg_i_12_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tready_int_reg_i_17_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tready_int_reg_i_17_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/axi_str_txd_tready_int_reg_i_17_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/halt_pntr_update1_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/halt_pntr_update1_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/halt_pntr_update1_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_mem_full0_inferred__0/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_mem_full0_inferred__0/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_mem_full0_inferred__0/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_mem_full_reg_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_mem_full_reg_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_mem_full_reg_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_rd_addr2_pntr1_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_rd_addr2_pntr1_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txc_rd_addr2_pntr1_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_mem_afull1_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_mem_afull1_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_mem_afull1_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_mem_full1_inferred__0/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_mem_full1_inferred__0/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_mem_full1_inferred__0/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr1_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr1_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr1_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/update_rd_pntrs1_inferred__1/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/update_rd_pntrs1_inferred__1/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/update_rd_pntrs1_inferred__1/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/clr_txd_vld1_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_ns1_inferred__1/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_ns1_inferred__1/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_rd_ns1_inferred__1/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr1_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr1_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_wr_pntr1_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[0]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/AXI_STR_RXS_LAST
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/AXI_STR_RXS_VALID
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/INTERRUPT
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/PHY_RST_N
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/mdio_i_temac
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/AXI_STR_RXS_LAST
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/AXI_STR_RXS_VALID
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/INTERRUPT
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/PHY_RST_N
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/mdio_i_temac
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/ip2bus_error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/ip2bus_error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/ip2bus_error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/ip2bus_error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[3].header_compare_dist_ram_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[4].header_compare_dist_ram_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[5].header_compare_dist_ram_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[6].header_compare_dist_ram_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[7].header_compare_dist_ram_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx_pause/pause_count0_inferred__0/i__carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx_pause/pause_count0_inferred__0/i__carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx_pause/pause_count0_inferred__0/i__carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx_pause/pause_count0_inferred__0/i__carry__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx_pause/pause_count0_inferred__0/i__carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx_pause/pause_count0_inferred__0/i__carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx_pause/pause_count0_inferred__0/i__carry__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx_pause/pause_count0_inferred__0/i__carry__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx_pause/pause_count0_inferred__0/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx_pause/pause_count0_inferred__0/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/tx_pause/pause_count0_inferred__0/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/rx_good_frame_int_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/gmii_mii_tx_gen/col_reg1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/intc_control.intc/irq1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/intc_control.intc/mac_irq
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/ipic_mux_inst/ip2bus_error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/ipic_mux_inst/ip2bus_error0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/ipic_mux_inst/ip2bus_error_reg__0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/ipic_mux_inst/ip2bus_error_stats_int
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_tri
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_tristate_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_tristate_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/man_block.managen/mdio_tri
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/INT_IFG_DELAY
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/ZERO
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/early_underrun_i_3_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[3]_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_axi_shim/rx_filter_tuser_reg[4]_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/FRAME_CHECKER/MAX_LENGTH_ERR2_inferred__0/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/FRAME_CHECKER/MAX_LENGTH_ERR2_inferred__0/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/FRAME_CHECKER/MAX_LENGTH_ERR2_inferred__0/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/FRAME_DECODER/EQUAL_inferred__0/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/FRAME_DECODER/EQUAL_inferred__0/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/FRAME_DECODER/EQUAL_inferred__0/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[0]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[0]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[0]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_lower_reg[11]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_lower_reg[11]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_lower_reg[11]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_lower_reg[15]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_lower_reg[15]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_lower_reg[15]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_lower_reg[19]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_lower_reg[19]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_lower_reg[19]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_lower_reg[23]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_lower_reg[23]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_lower_reg[23]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_lower_reg[27]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_lower_reg[27]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_lower_reg[27]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_lower_reg[31]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_lower_reg[31]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_lower_reg[31]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_lower_reg[3]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_lower_reg[3]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_lower_reg[3]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_lower_reg[7]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_lower_reg[7]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_lower_reg[7]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[11]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[11]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[11]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[15]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[15]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[15]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[19]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[19]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[19]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[23]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[23]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[23]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[27]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[27]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[27]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[31]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[31]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[31]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[3]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[7]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[7]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/accum_upper_reg[7]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_error0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_error0_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_error_reg__0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_error_stats_int
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/sync_stats_reset/glbl_rstn
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/sync_tx_axi_rstn_tx_clk/tx_axi_rstn
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/eqOp_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/eqOp_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/eqOp_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/plusOp_carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/plusOp_carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/plusOp_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/plusOp_carry__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/plusOp_carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/plusOp_carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/plusOp_carry__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/plusOp_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/plusOp_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/TX_SM1/plusOp_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/INT_CRS
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow_n_20
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow_n_21
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow_n_22
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow_n_23
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow_n_34
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow_n_35
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/ip2bus_error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/ip2bus_error0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/ip2bus_error_reg__0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/ip2bus_error_stats_int
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/mac_irq
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/mdio_tri
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/ip2bus_error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/mac_irq
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/mdio_t
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/mac_irq
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/mdio_t
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/CONFIG_REG_MATCH_COMB2_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/CONFIG_REG_MATCH_COMB2_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/CONFIG_REG_MATCH_COMB2_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/CONSISTENCY_MATCH_COMB1_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/CONSISTENCY_MATCH_COMB1_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/CONSISTENCY_MATCH_COMB1_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/LINK_TIMER_SATURATED_COMB0_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/LINK_TIMER_SATURATED_COMB0_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/LINK_TIMER_SATURATED_COMB0_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TIMER4096_reg[0]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TIMER4096_reg[0]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TIMER4096_reg[0]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TIMER4096_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TIMER4096_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TIMER4096_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TIMER4096_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TIMER4096_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TIMER4096_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/plusOp_carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/plusOp_carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/plusOp_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/plusOp_carry__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/plusOp_carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/plusOp_carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/plusOp_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/plusOp_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/plusOp_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_CONFIG_VAL_EN
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_CONFIG_VAL_REG
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/RESTART_AN_EN
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/RESTART_AN_EN_REG
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/p_29_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/HAS_MANAGEMENT.MDIO/p_38_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_RECCLK/reset_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_RECCLK/reset_sync_reg1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_RECCLK/reset_sync_reg2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_RECCLK/reset_sync_reg3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_RECCLK/reset_sync_reg4
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_RECCLK/reset_sync_reg5
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/SOFT_RESET_RXRECCLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/p_6_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/reset_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/reset_sync_reg1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/reset_sync_reg2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/reset_sync_reg3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/reset_sync_reg4
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/reset_sync_reg5
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/RESET_INT_PIPE_RXRECCLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/RESET_INT_RXRECCLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/RESET_REG_RXRECCLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/p_6_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[0]_i_2__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[16]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[16]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[4]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter_reg[8]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]_i_3__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]_i_3__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[0]_i_3__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[12]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[12]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[12]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[4]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[4]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[4]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/wait_time_cnt_reg[8]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/MMCM_RESET_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/mmcm_reset
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[0]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[0]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[0]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[16]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[16]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[16]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/refclk_stable_count_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[0]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[0]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[0]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[16]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[16]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]_i_3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]_i_3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[0]_i_3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_bypass_count_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[0]_i_3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[0]_i_3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[0]_i_3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/wait_time_cnt_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_10
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_16
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_170
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_171
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_172
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_173
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_174
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_175
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_176
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_177
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_178
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_179
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_180
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_181
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_182
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_183
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_184
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_27
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_38
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_39
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_4
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_46
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_47
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_48
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_49
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_50
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_51
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_52
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_53
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_54
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_55
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_56
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_57
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_58
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_59
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_60
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_61
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_81
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_83
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_84
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i_n_9
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/rxoutclk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/txoutclk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/rxoutclk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gtwizard_i/txoutclk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__4_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__4_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__4_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__5_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__5_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__5_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__6_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry__6_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_rx_cdrlock_counter0_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/mmcm_reset
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/rxoutclk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/txoutclk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/mmcm_reset
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/rxoutclk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/txoutclk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reset_wtd_timer/counter_stg2_reg[0]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reset_wtd_timer/counter_stg2_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reset_wtd_timer/counter_stg2_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reset_wtd_timer/counter_stg2_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reset_wtd_timer/counter_stg2_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/mmcm_reset
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/rxoutclk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/txoutclk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/mdio_t_in
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/mmcm_reset
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/rxoutclk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/txoutclk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/ext_mdio_t
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/mdio_t_in
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/mmcm_reset
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/rxoutclk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/rxuserclk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/rxuserclk2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/txoutclk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0_THRESH0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/interrupt
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/m_axis_rxs_tlast
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/m_axis_rxs_tvalid
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac_irq
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac_mdio_t
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mmcm_reset_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/rxoutclk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/rxuserclk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/rxuserclk2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/txoutclk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/xlconstant_0_dout
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/interrupt
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/m_axis_rxs_tlast
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/m_axis_rxs_tvalid
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/mac_irq
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/mmcm_reset_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/rxoutclk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/rxuserclk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/rxuserclk2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/txoutclk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4_n_60
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4_n_61
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4_n_62
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4_n_63
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4_n_64
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4_n_65
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4_n_66
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4_n_75
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[11]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[11]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[11]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[3]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[3]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[3]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[7]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[7]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[7]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]_i_1__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]_i_1__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]_i_1__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]_i_1__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]_i_1__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]_i_1__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_34
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_35
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_36
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_37
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_38
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_39
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_40
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_41
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_43
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_44
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_45
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_46
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_47
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_48
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_49
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_50
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_51
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_52
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_53
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_54
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/IP2Bus_Error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/p_0_in
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/IP2Bus_Error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wr_rst_busy
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/rd_rst_busy
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/IP2Bus_Error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO_n_21
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[10]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[10]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[10]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[12]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[12]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[12]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[14]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[14]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[14]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[16]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[16]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[16]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[18]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[18]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[18]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[20]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[20]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[20]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[21]_i_4_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[21]_i_4_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[4]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[4]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[4]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[6]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[6]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[6]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[8]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[8]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[8]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/interrupt
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/interrupt_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/interrupt_INST_0_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/IP2Bus_Error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIF/IP2Bus_Error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/IP2Bus_Error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/U0/interrupt
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_IM/interrupt
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4_n_60
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4_n_61
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4_n_62
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4_n_63
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4_n_64
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4_n_65
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4_n_66
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4_n_75
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg_i_4_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[11]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[11]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[11]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[11]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[3]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[3]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[3]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[7]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[7]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[7]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]_i_1__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]_i_1__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[11]_i_1__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]_i_1__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]_i_1__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]_i_1__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_34
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_35
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_36
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_37
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_38
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_39
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_40
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_41
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_43
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_44
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_45
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_46
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_47
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_48
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_49
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_50
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_51
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_52
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_53
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO_n_54
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/IP2Bus_Error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/p_0_in
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/IP2Bus_Error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_i_3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[9]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/wr_rst_busy
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/rd_rst_busy
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/IP2Bus_Error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO_n_21
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[10]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[10]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[10]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[12]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[12]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[12]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[14]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[14]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[14]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[16]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[16]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[16]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[18]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[18]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[18]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[20]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[20]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[20]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[21]_i_4_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[21]_i_4_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[4]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[4]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[4]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[6]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[6]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[6]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[8]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[8]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[8]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/interrupt
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/interrupt_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/interrupt_INST_0_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/IP2Bus_Error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIF/IP2Bus_Error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/IP2Bus_Error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/U0/interrupt
INFO: [Opt 31-131] Removed net: base_mb_i/axi_fifo_mm_s_PH/interrupt
INFO: [Opt 31-131] Removed net: base_mb_i/axi_gpio_mech/U0/AXI_LITE_IPIF_I_n_10
INFO: [Opt 31-131] Removed net: base_mb_i/axi_gpio_mech/U0/AXI_LITE_IPIF_I_n_9
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__0/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__0/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__0/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__1/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__1/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__1/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__2/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__2/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en1_inferred__2/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en2_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en2_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/clk_cnt_en2_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/next_scl_state1_inferred__0/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/next_scl_state1_inferred__0/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/next_scl_state1_inferred__0/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/next_scl_state1_inferred__1/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/next_scl_state1_inferred__1/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/next_scl_state1_inferred__1/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_setup0_inferred__0/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_setup0_inferred__0/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_setup0_inferred__0/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/addr_cy_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/addr_cy_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/addr_cy_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/addr_cy_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/addr_cy_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/addr_cy_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/addr_cy_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/addr_cy_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/addr_cy_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/AXI_IP2Bus_Error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state_reg[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/AXI_IP2Bus_Error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_34
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/iic2intc_irpt
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/iic2intc_irpt_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/iic2intc_irpt_INST_0_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/iic2intc_irpt_INST_0_i_3_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/iic2intc_irpt_INST_0_i_4_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/iic2intc_irpt
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/X_IIC/iic2intc_irpt
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/U0/iic2intc_irpt
INFO: [Opt 31-131] Removed net: base_mb_i/axi_iic_0/iic2intc_irpt
INFO: [Opt 31-131] Removed net: base_mb_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[16]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[24]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[27]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[32]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Error_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Receive_ip2bus_error0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_20_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_24_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sr_5_Tx_Empty_i_reg
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Error_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Receive_ip2bus_error0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_20_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_24_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/sr_5_Tx_Empty_i_reg
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/IP2Bus_Error_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/Receive_ip2bus_error0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/p_20_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/p_24_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/sr_5_Tx_Empty_i_reg
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip2intc_irpt
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_3_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Allow_MODF_Strobe
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Allow_MODF_Strobe_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Allow_Slave_MODF_Strobe
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Allow_Slave_MODF_Strobe_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/DTR_UNDERRUN_FIFO_0_GEN.DTR_underrun_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/DTR_UNDERRUN_FIFO_0_GEN.DTR_underrun_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/DTR_UNDERRUN_FIFO_0_GEN.DTR_underrun_reg_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/D_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/MODF_strobe0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ONE
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s[0]_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SCK_I_sync
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SR_5_Tx_comeplete_Empty
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SR_5_Tx_comeplete_Empty_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Slave_MODF_strobe0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ZERO
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/io0_t
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/io1_t
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/modf_strobe_int
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_2_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_4_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_7_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/prmry_in
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/sck_i_d1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/sck_t
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/slave_MODF_strobe_int
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/spisel_d1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ss_t
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC/Slave_MODF_strobe0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/MODF_strobe0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/D_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/s_level_out_d1_cdc_to
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/s_level_out_d2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/scndry_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/s_level_out_d1_cdc_to
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/s_level_out_d2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/scndry_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/D_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3_8
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/Slave_MODF_strobe0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/p_1_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.QSPI_RX_TX_REG/Receive_ip2bus_error0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.QSPI_RX_TX_REG/Transmit_ip2bus_error_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.QSPI_RX_TX_REG/p_20_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.QSPI_RX_TX_REG/p_24_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/p_7_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/D_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/IP2Bus_Error_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST_n_45
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/Receive_ip2bus_error0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/Slave_MODF_strobe0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/Transmit_ip2bus_error_reg
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/io0_t
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/ip2intc_irpt
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/p_20_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/p_24_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/p_7_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/sck_t
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/ss_t
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IP2Bus_Error_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/NO_FIFO_EXISTS.QSPI_RX_TX_REG/Receive_ip2bus_error0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I_n_10
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i_sync
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_t
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ip2intc_irpt
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/p_20_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/p_24_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/sck_t
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ss_t
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/io0_t
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/ip2intc_irpt
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/sck_t
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/ss_t
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/io0_t
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/ip2intc_irpt
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/sck_t
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/ss_t
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state_reg[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_cs
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_error__0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER_n_49
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_cs
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i06_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/ip2bus_error__0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/bus2ip_cs
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/ip2bus_error__0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/Timebase_Interrupt0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/count_MSB_Reg
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[0]_i_3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[0]_i_3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[0]_i_3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[16]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[16]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[16]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[20]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[20]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[20]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[24]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[24]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[24]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[28]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[28]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[28]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/iTimebase_count_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/timebase_interrupt
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/bus2ip_cs
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/ip2bus_error__0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/timebase_interrupt
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/U0/timebase_interrupt
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timebase_wdt_0/timebase_interrupt
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[10].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[11].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[12].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[13].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[14].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[15].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[16].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[17].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[18].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[19].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[1].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[20].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[21].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[22].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[23].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[24].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[25].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[26].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[27].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[28].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[29].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[2].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[30].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[31].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[3].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[4].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[5].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[6].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[7].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[8].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[9].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/cyout_1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut00
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut0_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut10
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateout0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateout1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/pwm0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/R
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I_n_32
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/generateout0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/generateout1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/TC_CORE_I/pwm0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/generateout0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/generateout1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/U0/pwm0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/generateout0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/generateout1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_timer_0/pwm0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INFERRED_GEN.cnt_i_reg[4]_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_bresp_i[1]_i_3_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_28
INFO: [Opt 31-131] Removed net: base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INFERRED_GEN.cnt_i_reg[4]_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_error
INFO: [Opt 31-131] Removed net: base_mb_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_bresp_i[1]_i_3_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_28
INFO: [Opt 31-131] Removed net: base_mb_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_error
INFO: [Opt 31-131] Removed net: base_mb_i/clk_wiz_0/inst/input_clk_stopped
INFO: [Opt 31-131] Removed net: base_mb_i/clk_wiz_0/inst/locked
INFO: [Opt 31-131] Removed net: base_mb_i/clk_wiz_0/input_clk_stopped
INFO: [Opt 31-131] Removed net: base_mb_i/clk_wiz_0/locked
INFO: [Opt 31-131] Removed net: base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[0]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[0]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[0]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[16]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[16]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[16]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[20]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[20]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[20]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[24]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[24]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[24]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/elapsed_time_gen_0/inst/ET_counter_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/flash_control_0/inst/clk_count_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/flash_control_0/inst/clk_count_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/flash_control_0/inst/clk_count_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/flash_control_0/inst/clk_count_reg[16]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/flash_control_0/inst/clk_count_reg[16]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/flash_control_0/inst/clk_count_reg[16]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/flash_control_0/inst/clk_count_reg[19]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/flash_control_0/inst/clk_count_reg[19]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/flash_control_0/inst/clk_count_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/flash_control_0/inst/clk_count_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/flash_control_0/inst/clk_count_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/flash_control_0/inst/clk_count_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/flash_control_0/inst/clk_count_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/flash_control_0/inst/clk_count_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/carrynet_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/carrynet_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/carrynet_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/carrynet_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/carrynet_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/carrynet_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_68
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_69
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_70
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_n_71
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[0].BC/count_out_reg[0]_i_2__191_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[0].BC/count_out_reg[0]_i_2__191_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[0].BC/count_out_reg[0]_i_2__191_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[0].BC/count_out_reg[12]_i_1__191_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[0].BC/count_out_reg[12]_i_1__191_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[0].BC/count_out_reg[12]_i_1__191_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[0].BC/count_out_reg[16]_i_1__191_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[0].BC/count_out_reg[16]_i_1__191_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[0].BC/count_out_reg[16]_i_1__191_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[0].BC/count_out_reg[20]_i_1__191_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[0].BC/count_out_reg[20]_i_1__191_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[0].BC/count_out_reg[20]_i_1__191_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[0].BC/count_out_reg[4]_i_1__191_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[0].BC/count_out_reg[4]_i_1__191_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[0].BC/count_out_reg[4]_i_1__191_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[0].BC/count_out_reg[8]_i_1__191_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[0].BC/count_out_reg[8]_i_1__191_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[0].BC/count_out_reg[8]_i_1__191_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[100].BC/count_out_reg[0]_i_2__99_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[100].BC/count_out_reg[0]_i_2__99_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[100].BC/count_out_reg[0]_i_2__99_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[100].BC/count_out_reg[12]_i_1__99_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[100].BC/count_out_reg[12]_i_1__99_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[100].BC/count_out_reg[12]_i_1__99_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[100].BC/count_out_reg[16]_i_1__99_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[100].BC/count_out_reg[16]_i_1__99_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[100].BC/count_out_reg[16]_i_1__99_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[100].BC/count_out_reg[20]_i_1__99_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[100].BC/count_out_reg[20]_i_1__99_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[100].BC/count_out_reg[20]_i_1__99_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[100].BC/count_out_reg[4]_i_1__99_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[100].BC/count_out_reg[4]_i_1__99_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[100].BC/count_out_reg[4]_i_1__99_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[100].BC/count_out_reg[8]_i_1__99_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[100].BC/count_out_reg[8]_i_1__99_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[100].BC/count_out_reg[8]_i_1__99_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[101].BC/count_out_reg[0]_i_2__100_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[101].BC/count_out_reg[0]_i_2__100_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[101].BC/count_out_reg[0]_i_2__100_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[101].BC/count_out_reg[12]_i_1__100_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[101].BC/count_out_reg[12]_i_1__100_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[101].BC/count_out_reg[12]_i_1__100_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[101].BC/count_out_reg[16]_i_1__100_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[101].BC/count_out_reg[16]_i_1__100_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[101].BC/count_out_reg[16]_i_1__100_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[101].BC/count_out_reg[20]_i_1__100_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[101].BC/count_out_reg[20]_i_1__100_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[101].BC/count_out_reg[20]_i_1__100_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[101].BC/count_out_reg[4]_i_1__100_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[101].BC/count_out_reg[4]_i_1__100_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[101].BC/count_out_reg[4]_i_1__100_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[101].BC/count_out_reg[8]_i_1__100_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[101].BC/count_out_reg[8]_i_1__100_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[101].BC/count_out_reg[8]_i_1__100_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[102].BC/count_out_reg[0]_i_2__101_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[102].BC/count_out_reg[0]_i_2__101_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[102].BC/count_out_reg[0]_i_2__101_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[102].BC/count_out_reg[12]_i_1__101_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[102].BC/count_out_reg[12]_i_1__101_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[102].BC/count_out_reg[12]_i_1__101_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[102].BC/count_out_reg[16]_i_1__101_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[102].BC/count_out_reg[16]_i_1__101_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[102].BC/count_out_reg[16]_i_1__101_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[102].BC/count_out_reg[20]_i_1__101_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[102].BC/count_out_reg[20]_i_1__101_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[102].BC/count_out_reg[20]_i_1__101_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[102].BC/count_out_reg[4]_i_1__101_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[102].BC/count_out_reg[4]_i_1__101_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[102].BC/count_out_reg[4]_i_1__101_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[102].BC/count_out_reg[8]_i_1__101_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[102].BC/count_out_reg[8]_i_1__101_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[102].BC/count_out_reg[8]_i_1__101_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[103].BC/count_out_reg[0]_i_2__102_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[103].BC/count_out_reg[0]_i_2__102_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[103].BC/count_out_reg[0]_i_2__102_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[103].BC/count_out_reg[12]_i_1__102_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[103].BC/count_out_reg[12]_i_1__102_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[103].BC/count_out_reg[12]_i_1__102_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[103].BC/count_out_reg[16]_i_1__102_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[103].BC/count_out_reg[16]_i_1__102_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[103].BC/count_out_reg[16]_i_1__102_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[103].BC/count_out_reg[20]_i_1__102_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[103].BC/count_out_reg[20]_i_1__102_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[103].BC/count_out_reg[20]_i_1__102_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[103].BC/count_out_reg[4]_i_1__102_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[103].BC/count_out_reg[4]_i_1__102_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[103].BC/count_out_reg[4]_i_1__102_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[103].BC/count_out_reg[8]_i_1__102_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[103].BC/count_out_reg[8]_i_1__102_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[103].BC/count_out_reg[8]_i_1__102_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[104].BC/count_out_reg[0]_i_2__103_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[104].BC/count_out_reg[0]_i_2__103_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[104].BC/count_out_reg[0]_i_2__103_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[104].BC/count_out_reg[12]_i_1__103_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[104].BC/count_out_reg[12]_i_1__103_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[104].BC/count_out_reg[12]_i_1__103_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[104].BC/count_out_reg[16]_i_1__103_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[104].BC/count_out_reg[16]_i_1__103_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[104].BC/count_out_reg[16]_i_1__103_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[104].BC/count_out_reg[20]_i_1__103_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[104].BC/count_out_reg[20]_i_1__103_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[104].BC/count_out_reg[20]_i_1__103_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[104].BC/count_out_reg[4]_i_1__103_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[104].BC/count_out_reg[4]_i_1__103_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[104].BC/count_out_reg[4]_i_1__103_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[104].BC/count_out_reg[8]_i_1__103_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[104].BC/count_out_reg[8]_i_1__103_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[104].BC/count_out_reg[8]_i_1__103_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[105].BC/count_out_reg[0]_i_2__104_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[105].BC/count_out_reg[0]_i_2__104_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[105].BC/count_out_reg[0]_i_2__104_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[105].BC/count_out_reg[12]_i_1__104_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[105].BC/count_out_reg[12]_i_1__104_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[105].BC/count_out_reg[12]_i_1__104_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[105].BC/count_out_reg[16]_i_1__104_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[105].BC/count_out_reg[16]_i_1__104_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[105].BC/count_out_reg[16]_i_1__104_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[105].BC/count_out_reg[20]_i_1__104_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[105].BC/count_out_reg[20]_i_1__104_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[105].BC/count_out_reg[20]_i_1__104_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[105].BC/count_out_reg[4]_i_1__104_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[105].BC/count_out_reg[4]_i_1__104_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[105].BC/count_out_reg[4]_i_1__104_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[105].BC/count_out_reg[8]_i_1__104_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[105].BC/count_out_reg[8]_i_1__104_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[105].BC/count_out_reg[8]_i_1__104_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[106].BC/count_out_reg[0]_i_2__105_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[106].BC/count_out_reg[0]_i_2__105_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[106].BC/count_out_reg[0]_i_2__105_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[106].BC/count_out_reg[12]_i_1__105_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[106].BC/count_out_reg[12]_i_1__105_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[106].BC/count_out_reg[12]_i_1__105_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[106].BC/count_out_reg[16]_i_1__105_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[106].BC/count_out_reg[16]_i_1__105_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[106].BC/count_out_reg[16]_i_1__105_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[106].BC/count_out_reg[20]_i_1__105_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[106].BC/count_out_reg[20]_i_1__105_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[106].BC/count_out_reg[20]_i_1__105_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[106].BC/count_out_reg[4]_i_1__105_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[106].BC/count_out_reg[4]_i_1__105_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[106].BC/count_out_reg[4]_i_1__105_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[106].BC/count_out_reg[8]_i_1__105_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[106].BC/count_out_reg[8]_i_1__105_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[106].BC/count_out_reg[8]_i_1__105_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[107].BC/count_out_reg[0]_i_2__106_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[107].BC/count_out_reg[0]_i_2__106_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[107].BC/count_out_reg[0]_i_2__106_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[107].BC/count_out_reg[12]_i_1__106_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[107].BC/count_out_reg[12]_i_1__106_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[107].BC/count_out_reg[12]_i_1__106_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[107].BC/count_out_reg[16]_i_1__106_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[107].BC/count_out_reg[16]_i_1__106_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[107].BC/count_out_reg[16]_i_1__106_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[107].BC/count_out_reg[20]_i_1__106_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[107].BC/count_out_reg[20]_i_1__106_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[107].BC/count_out_reg[20]_i_1__106_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[107].BC/count_out_reg[4]_i_1__106_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[107].BC/count_out_reg[4]_i_1__106_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[107].BC/count_out_reg[4]_i_1__106_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[107].BC/count_out_reg[8]_i_1__106_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[107].BC/count_out_reg[8]_i_1__106_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[107].BC/count_out_reg[8]_i_1__106_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[108].BC/count_out_reg[0]_i_2__107_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[108].BC/count_out_reg[0]_i_2__107_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[108].BC/count_out_reg[0]_i_2__107_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[108].BC/count_out_reg[12]_i_1__107_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[108].BC/count_out_reg[12]_i_1__107_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[108].BC/count_out_reg[12]_i_1__107_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[108].BC/count_out_reg[16]_i_1__107_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[108].BC/count_out_reg[16]_i_1__107_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[108].BC/count_out_reg[16]_i_1__107_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[108].BC/count_out_reg[20]_i_1__107_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[108].BC/count_out_reg[20]_i_1__107_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[108].BC/count_out_reg[20]_i_1__107_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[108].BC/count_out_reg[4]_i_1__107_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[108].BC/count_out_reg[4]_i_1__107_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[108].BC/count_out_reg[4]_i_1__107_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[108].BC/count_out_reg[8]_i_1__107_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[108].BC/count_out_reg[8]_i_1__107_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[108].BC/count_out_reg[8]_i_1__107_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[109].BC/count_out_reg[0]_i_2__108_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[109].BC/count_out_reg[0]_i_2__108_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[109].BC/count_out_reg[0]_i_2__108_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[109].BC/count_out_reg[12]_i_1__108_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[109].BC/count_out_reg[12]_i_1__108_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[109].BC/count_out_reg[12]_i_1__108_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[109].BC/count_out_reg[16]_i_1__108_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[109].BC/count_out_reg[16]_i_1__108_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[109].BC/count_out_reg[16]_i_1__108_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[109].BC/count_out_reg[20]_i_1__108_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[109].BC/count_out_reg[20]_i_1__108_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[109].BC/count_out_reg[20]_i_1__108_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[109].BC/count_out_reg[4]_i_1__108_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[109].BC/count_out_reg[4]_i_1__108_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[109].BC/count_out_reg[4]_i_1__108_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[109].BC/count_out_reg[8]_i_1__108_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[109].BC/count_out_reg[8]_i_1__108_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[109].BC/count_out_reg[8]_i_1__108_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[10].BC/count_out_reg[0]_i_2__201_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[10].BC/count_out_reg[0]_i_2__201_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[10].BC/count_out_reg[0]_i_2__201_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[10].BC/count_out_reg[12]_i_1__201_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[10].BC/count_out_reg[12]_i_1__201_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[10].BC/count_out_reg[12]_i_1__201_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[10].BC/count_out_reg[16]_i_1__201_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[10].BC/count_out_reg[16]_i_1__201_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[10].BC/count_out_reg[16]_i_1__201_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[10].BC/count_out_reg[20]_i_1__201_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[10].BC/count_out_reg[20]_i_1__201_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[10].BC/count_out_reg[20]_i_1__201_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[10].BC/count_out_reg[4]_i_1__201_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[10].BC/count_out_reg[4]_i_1__201_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[10].BC/count_out_reg[4]_i_1__201_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[10].BC/count_out_reg[8]_i_1__201_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[10].BC/count_out_reg[8]_i_1__201_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[10].BC/count_out_reg[8]_i_1__201_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[110].BC/count_out_reg[0]_i_2__109_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[110].BC/count_out_reg[0]_i_2__109_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[110].BC/count_out_reg[0]_i_2__109_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[110].BC/count_out_reg[12]_i_1__109_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[110].BC/count_out_reg[12]_i_1__109_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[110].BC/count_out_reg[12]_i_1__109_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[110].BC/count_out_reg[16]_i_1__109_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[110].BC/count_out_reg[16]_i_1__109_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[110].BC/count_out_reg[16]_i_1__109_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[110].BC/count_out_reg[20]_i_1__109_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[110].BC/count_out_reg[20]_i_1__109_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[110].BC/count_out_reg[20]_i_1__109_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[110].BC/count_out_reg[4]_i_1__109_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[110].BC/count_out_reg[4]_i_1__109_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[110].BC/count_out_reg[4]_i_1__109_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[110].BC/count_out_reg[8]_i_1__109_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[110].BC/count_out_reg[8]_i_1__109_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[110].BC/count_out_reg[8]_i_1__109_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[111].BC/count_out_reg[0]_i_2__110_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[111].BC/count_out_reg[0]_i_2__110_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[111].BC/count_out_reg[0]_i_2__110_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[111].BC/count_out_reg[12]_i_1__110_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[111].BC/count_out_reg[12]_i_1__110_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[111].BC/count_out_reg[12]_i_1__110_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[111].BC/count_out_reg[16]_i_1__110_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[111].BC/count_out_reg[16]_i_1__110_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[111].BC/count_out_reg[16]_i_1__110_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[111].BC/count_out_reg[20]_i_1__110_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[111].BC/count_out_reg[20]_i_1__110_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[111].BC/count_out_reg[20]_i_1__110_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[111].BC/count_out_reg[4]_i_1__110_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[111].BC/count_out_reg[4]_i_1__110_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[111].BC/count_out_reg[4]_i_1__110_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[111].BC/count_out_reg[8]_i_1__110_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[111].BC/count_out_reg[8]_i_1__110_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[111].BC/count_out_reg[8]_i_1__110_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[112].BC/count_out_reg[0]_i_2__111_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[112].BC/count_out_reg[0]_i_2__111_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[112].BC/count_out_reg[0]_i_2__111_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[112].BC/count_out_reg[12]_i_1__111_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[112].BC/count_out_reg[12]_i_1__111_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[112].BC/count_out_reg[12]_i_1__111_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[112].BC/count_out_reg[16]_i_1__111_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[112].BC/count_out_reg[16]_i_1__111_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[112].BC/count_out_reg[16]_i_1__111_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[112].BC/count_out_reg[20]_i_1__111_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[112].BC/count_out_reg[20]_i_1__111_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[112].BC/count_out_reg[20]_i_1__111_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[112].BC/count_out_reg[4]_i_1__111_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[112].BC/count_out_reg[4]_i_1__111_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[112].BC/count_out_reg[4]_i_1__111_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[112].BC/count_out_reg[8]_i_1__111_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[112].BC/count_out_reg[8]_i_1__111_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[112].BC/count_out_reg[8]_i_1__111_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[113].BC/count_out_reg[0]_i_2__112_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[113].BC/count_out_reg[0]_i_2__112_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[113].BC/count_out_reg[0]_i_2__112_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[113].BC/count_out_reg[12]_i_1__112_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[113].BC/count_out_reg[12]_i_1__112_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[113].BC/count_out_reg[12]_i_1__112_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[113].BC/count_out_reg[16]_i_1__112_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[113].BC/count_out_reg[16]_i_1__112_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[113].BC/count_out_reg[16]_i_1__112_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[113].BC/count_out_reg[20]_i_1__112_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[113].BC/count_out_reg[20]_i_1__112_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[113].BC/count_out_reg[20]_i_1__112_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[113].BC/count_out_reg[4]_i_1__112_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[113].BC/count_out_reg[4]_i_1__112_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[113].BC/count_out_reg[4]_i_1__112_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[113].BC/count_out_reg[8]_i_1__112_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[113].BC/count_out_reg[8]_i_1__112_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[113].BC/count_out_reg[8]_i_1__112_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[114].BC/count_out_reg[0]_i_2__113_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[114].BC/count_out_reg[0]_i_2__113_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[114].BC/count_out_reg[0]_i_2__113_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[114].BC/count_out_reg[12]_i_1__113_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[114].BC/count_out_reg[12]_i_1__113_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[114].BC/count_out_reg[12]_i_1__113_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[114].BC/count_out_reg[16]_i_1__113_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[114].BC/count_out_reg[16]_i_1__113_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[114].BC/count_out_reg[16]_i_1__113_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[114].BC/count_out_reg[20]_i_1__113_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[114].BC/count_out_reg[20]_i_1__113_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[114].BC/count_out_reg[20]_i_1__113_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[114].BC/count_out_reg[4]_i_1__113_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[114].BC/count_out_reg[4]_i_1__113_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[114].BC/count_out_reg[4]_i_1__113_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[114].BC/count_out_reg[8]_i_1__113_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[114].BC/count_out_reg[8]_i_1__113_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[114].BC/count_out_reg[8]_i_1__113_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[115].BC/count_out_reg[0]_i_2__114_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[115].BC/count_out_reg[0]_i_2__114_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[115].BC/count_out_reg[0]_i_2__114_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[115].BC/count_out_reg[12]_i_1__114_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[115].BC/count_out_reg[12]_i_1__114_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[115].BC/count_out_reg[12]_i_1__114_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[115].BC/count_out_reg[16]_i_1__114_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[115].BC/count_out_reg[16]_i_1__114_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[115].BC/count_out_reg[16]_i_1__114_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[115].BC/count_out_reg[20]_i_1__114_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[115].BC/count_out_reg[20]_i_1__114_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[115].BC/count_out_reg[20]_i_1__114_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[115].BC/count_out_reg[4]_i_1__114_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[115].BC/count_out_reg[4]_i_1__114_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[115].BC/count_out_reg[4]_i_1__114_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[115].BC/count_out_reg[8]_i_1__114_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[115].BC/count_out_reg[8]_i_1__114_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[115].BC/count_out_reg[8]_i_1__114_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[116].BC/count_out_reg[0]_i_2__115_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[116].BC/count_out_reg[0]_i_2__115_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[116].BC/count_out_reg[0]_i_2__115_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[116].BC/count_out_reg[12]_i_1__115_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[116].BC/count_out_reg[12]_i_1__115_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[116].BC/count_out_reg[12]_i_1__115_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[116].BC/count_out_reg[16]_i_1__115_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[116].BC/count_out_reg[16]_i_1__115_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[116].BC/count_out_reg[16]_i_1__115_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[116].BC/count_out_reg[20]_i_1__115_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[116].BC/count_out_reg[20]_i_1__115_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[116].BC/count_out_reg[20]_i_1__115_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[116].BC/count_out_reg[4]_i_1__115_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[116].BC/count_out_reg[4]_i_1__115_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[116].BC/count_out_reg[4]_i_1__115_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[116].BC/count_out_reg[8]_i_1__115_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[116].BC/count_out_reg[8]_i_1__115_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[116].BC/count_out_reg[8]_i_1__115_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[117].BC/count_out_reg[0]_i_2__116_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[117].BC/count_out_reg[0]_i_2__116_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[117].BC/count_out_reg[0]_i_2__116_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[117].BC/count_out_reg[12]_i_1__116_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[117].BC/count_out_reg[12]_i_1__116_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[117].BC/count_out_reg[12]_i_1__116_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[117].BC/count_out_reg[16]_i_1__116_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[117].BC/count_out_reg[16]_i_1__116_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[117].BC/count_out_reg[16]_i_1__116_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[117].BC/count_out_reg[20]_i_1__116_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[117].BC/count_out_reg[20]_i_1__116_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[117].BC/count_out_reg[20]_i_1__116_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[117].BC/count_out_reg[4]_i_1__116_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[117].BC/count_out_reg[4]_i_1__116_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[117].BC/count_out_reg[4]_i_1__116_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[117].BC/count_out_reg[8]_i_1__116_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[117].BC/count_out_reg[8]_i_1__116_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[117].BC/count_out_reg[8]_i_1__116_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[118].BC/count_out_reg[0]_i_2__117_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[118].BC/count_out_reg[0]_i_2__117_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[118].BC/count_out_reg[0]_i_2__117_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[118].BC/count_out_reg[12]_i_1__117_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[118].BC/count_out_reg[12]_i_1__117_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[118].BC/count_out_reg[12]_i_1__117_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[118].BC/count_out_reg[16]_i_1__117_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[118].BC/count_out_reg[16]_i_1__117_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[118].BC/count_out_reg[16]_i_1__117_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[118].BC/count_out_reg[20]_i_1__117_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[118].BC/count_out_reg[20]_i_1__117_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[118].BC/count_out_reg[20]_i_1__117_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[118].BC/count_out_reg[4]_i_1__117_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[118].BC/count_out_reg[4]_i_1__117_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[118].BC/count_out_reg[4]_i_1__117_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[118].BC/count_out_reg[8]_i_1__117_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[118].BC/count_out_reg[8]_i_1__117_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[118].BC/count_out_reg[8]_i_1__117_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[119].BC/count_out_reg[0]_i_2__118_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[119].BC/count_out_reg[0]_i_2__118_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[119].BC/count_out_reg[0]_i_2__118_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[119].BC/count_out_reg[12]_i_1__118_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[119].BC/count_out_reg[12]_i_1__118_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[119].BC/count_out_reg[12]_i_1__118_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[119].BC/count_out_reg[16]_i_1__118_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[119].BC/count_out_reg[16]_i_1__118_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[119].BC/count_out_reg[16]_i_1__118_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[119].BC/count_out_reg[20]_i_1__118_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[119].BC/count_out_reg[20]_i_1__118_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[119].BC/count_out_reg[20]_i_1__118_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[119].BC/count_out_reg[4]_i_1__118_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[119].BC/count_out_reg[4]_i_1__118_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[119].BC/count_out_reg[4]_i_1__118_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[119].BC/count_out_reg[8]_i_1__118_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[119].BC/count_out_reg[8]_i_1__118_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[119].BC/count_out_reg[8]_i_1__118_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[11].BC/count_out_reg[0]_i_2__202_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[11].BC/count_out_reg[0]_i_2__202_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[11].BC/count_out_reg[0]_i_2__202_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[11].BC/count_out_reg[12]_i_1__202_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[11].BC/count_out_reg[12]_i_1__202_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[11].BC/count_out_reg[12]_i_1__202_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[11].BC/count_out_reg[16]_i_1__202_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[11].BC/count_out_reg[16]_i_1__202_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[11].BC/count_out_reg[16]_i_1__202_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[11].BC/count_out_reg[20]_i_1__202_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[11].BC/count_out_reg[20]_i_1__202_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[11].BC/count_out_reg[20]_i_1__202_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[11].BC/count_out_reg[4]_i_1__202_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[11].BC/count_out_reg[4]_i_1__202_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[11].BC/count_out_reg[4]_i_1__202_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[11].BC/count_out_reg[8]_i_1__202_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[11].BC/count_out_reg[8]_i_1__202_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[11].BC/count_out_reg[8]_i_1__202_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[120].BC/count_out_reg[0]_i_2__119_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[120].BC/count_out_reg[0]_i_2__119_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[120].BC/count_out_reg[0]_i_2__119_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[120].BC/count_out_reg[12]_i_1__119_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[120].BC/count_out_reg[12]_i_1__119_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[120].BC/count_out_reg[12]_i_1__119_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[120].BC/count_out_reg[16]_i_1__119_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[120].BC/count_out_reg[16]_i_1__119_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[120].BC/count_out_reg[16]_i_1__119_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[120].BC/count_out_reg[20]_i_1__119_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[120].BC/count_out_reg[20]_i_1__119_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[120].BC/count_out_reg[20]_i_1__119_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[120].BC/count_out_reg[4]_i_1__119_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[120].BC/count_out_reg[4]_i_1__119_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[120].BC/count_out_reg[4]_i_1__119_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[120].BC/count_out_reg[8]_i_1__119_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[120].BC/count_out_reg[8]_i_1__119_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[120].BC/count_out_reg[8]_i_1__119_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[121].BC/count_out_reg[0]_i_2__120_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[121].BC/count_out_reg[0]_i_2__120_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[121].BC/count_out_reg[0]_i_2__120_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[121].BC/count_out_reg[12]_i_1__120_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[121].BC/count_out_reg[12]_i_1__120_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[121].BC/count_out_reg[12]_i_1__120_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[121].BC/count_out_reg[16]_i_1__120_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[121].BC/count_out_reg[16]_i_1__120_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[121].BC/count_out_reg[16]_i_1__120_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[121].BC/count_out_reg[20]_i_1__120_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[121].BC/count_out_reg[20]_i_1__120_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[121].BC/count_out_reg[20]_i_1__120_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[121].BC/count_out_reg[4]_i_1__120_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[121].BC/count_out_reg[4]_i_1__120_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[121].BC/count_out_reg[4]_i_1__120_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[121].BC/count_out_reg[8]_i_1__120_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[121].BC/count_out_reg[8]_i_1__120_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[121].BC/count_out_reg[8]_i_1__120_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[122].BC/count_out_reg[0]_i_2__121_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[122].BC/count_out_reg[0]_i_2__121_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[122].BC/count_out_reg[0]_i_2__121_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[122].BC/count_out_reg[12]_i_1__121_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[122].BC/count_out_reg[12]_i_1__121_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[122].BC/count_out_reg[12]_i_1__121_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[122].BC/count_out_reg[16]_i_1__121_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[122].BC/count_out_reg[16]_i_1__121_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[122].BC/count_out_reg[16]_i_1__121_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[122].BC/count_out_reg[20]_i_1__121_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[122].BC/count_out_reg[20]_i_1__121_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[122].BC/count_out_reg[20]_i_1__121_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[122].BC/count_out_reg[4]_i_1__121_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[122].BC/count_out_reg[4]_i_1__121_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[122].BC/count_out_reg[4]_i_1__121_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[122].BC/count_out_reg[8]_i_1__121_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[122].BC/count_out_reg[8]_i_1__121_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[122].BC/count_out_reg[8]_i_1__121_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[123].BC/count_out_reg[0]_i_2__122_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[123].BC/count_out_reg[0]_i_2__122_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[123].BC/count_out_reg[0]_i_2__122_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[123].BC/count_out_reg[12]_i_1__122_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[123].BC/count_out_reg[12]_i_1__122_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[123].BC/count_out_reg[12]_i_1__122_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[123].BC/count_out_reg[16]_i_1__122_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[123].BC/count_out_reg[16]_i_1__122_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[123].BC/count_out_reg[16]_i_1__122_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[123].BC/count_out_reg[20]_i_1__122_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[123].BC/count_out_reg[20]_i_1__122_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[123].BC/count_out_reg[20]_i_1__122_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[123].BC/count_out_reg[4]_i_1__122_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[123].BC/count_out_reg[4]_i_1__122_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[123].BC/count_out_reg[4]_i_1__122_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[123].BC/count_out_reg[8]_i_1__122_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[123].BC/count_out_reg[8]_i_1__122_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[123].BC/count_out_reg[8]_i_1__122_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[124].BC/count_out_reg[0]_i_2__123_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[124].BC/count_out_reg[0]_i_2__123_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[124].BC/count_out_reg[0]_i_2__123_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[124].BC/count_out_reg[12]_i_1__123_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[124].BC/count_out_reg[12]_i_1__123_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[124].BC/count_out_reg[12]_i_1__123_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[124].BC/count_out_reg[16]_i_1__123_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[124].BC/count_out_reg[16]_i_1__123_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[124].BC/count_out_reg[16]_i_1__123_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[124].BC/count_out_reg[20]_i_1__123_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[124].BC/count_out_reg[20]_i_1__123_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[124].BC/count_out_reg[20]_i_1__123_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[124].BC/count_out_reg[4]_i_1__123_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[124].BC/count_out_reg[4]_i_1__123_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[124].BC/count_out_reg[4]_i_1__123_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[124].BC/count_out_reg[8]_i_1__123_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[124].BC/count_out_reg[8]_i_1__123_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[124].BC/count_out_reg[8]_i_1__123_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[125].BC/count_out_reg[0]_i_2__124_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[125].BC/count_out_reg[0]_i_2__124_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[125].BC/count_out_reg[0]_i_2__124_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[125].BC/count_out_reg[12]_i_1__124_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[125].BC/count_out_reg[12]_i_1__124_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[125].BC/count_out_reg[12]_i_1__124_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[125].BC/count_out_reg[16]_i_1__124_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[125].BC/count_out_reg[16]_i_1__124_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[125].BC/count_out_reg[16]_i_1__124_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[125].BC/count_out_reg[20]_i_1__124_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[125].BC/count_out_reg[20]_i_1__124_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[125].BC/count_out_reg[20]_i_1__124_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[125].BC/count_out_reg[4]_i_1__124_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[125].BC/count_out_reg[4]_i_1__124_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[125].BC/count_out_reg[4]_i_1__124_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[125].BC/count_out_reg[8]_i_1__124_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[125].BC/count_out_reg[8]_i_1__124_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[125].BC/count_out_reg[8]_i_1__124_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[126].BC/count_out_reg[0]_i_2__125_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[126].BC/count_out_reg[0]_i_2__125_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[126].BC/count_out_reg[0]_i_2__125_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[126].BC/count_out_reg[12]_i_1__125_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[126].BC/count_out_reg[12]_i_1__125_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[126].BC/count_out_reg[12]_i_1__125_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[126].BC/count_out_reg[16]_i_1__125_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[126].BC/count_out_reg[16]_i_1__125_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[126].BC/count_out_reg[16]_i_1__125_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[126].BC/count_out_reg[20]_i_1__125_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[126].BC/count_out_reg[20]_i_1__125_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[126].BC/count_out_reg[20]_i_1__125_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[126].BC/count_out_reg[4]_i_1__125_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[126].BC/count_out_reg[4]_i_1__125_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[126].BC/count_out_reg[4]_i_1__125_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[126].BC/count_out_reg[8]_i_1__125_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[126].BC/count_out_reg[8]_i_1__125_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[126].BC/count_out_reg[8]_i_1__125_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[127].BC/count_out_reg[0]_i_2__126_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[127].BC/count_out_reg[0]_i_2__126_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[127].BC/count_out_reg[0]_i_2__126_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[127].BC/count_out_reg[12]_i_1__126_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[127].BC/count_out_reg[12]_i_1__126_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[127].BC/count_out_reg[12]_i_1__126_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[127].BC/count_out_reg[16]_i_1__126_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[127].BC/count_out_reg[16]_i_1__126_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[127].BC/count_out_reg[16]_i_1__126_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[127].BC/count_out_reg[20]_i_1__126_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[127].BC/count_out_reg[20]_i_1__126_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[127].BC/count_out_reg[20]_i_1__126_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[127].BC/count_out_reg[4]_i_1__126_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[127].BC/count_out_reg[4]_i_1__126_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[127].BC/count_out_reg[4]_i_1__126_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[127].BC/count_out_reg[8]_i_1__126_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[127].BC/count_out_reg[8]_i_1__126_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[127].BC/count_out_reg[8]_i_1__126_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[128].BC/count_out_reg[0]_i_2__127_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[128].BC/count_out_reg[0]_i_2__127_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[128].BC/count_out_reg[0]_i_2__127_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[128].BC/count_out_reg[12]_i_1__127_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[128].BC/count_out_reg[12]_i_1__127_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[128].BC/count_out_reg[12]_i_1__127_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[128].BC/count_out_reg[16]_i_1__127_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[128].BC/count_out_reg[16]_i_1__127_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[128].BC/count_out_reg[16]_i_1__127_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[128].BC/count_out_reg[20]_i_1__127_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[128].BC/count_out_reg[20]_i_1__127_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[128].BC/count_out_reg[20]_i_1__127_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[128].BC/count_out_reg[4]_i_1__127_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[128].BC/count_out_reg[4]_i_1__127_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[128].BC/count_out_reg[4]_i_1__127_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[128].BC/count_out_reg[8]_i_1__127_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[128].BC/count_out_reg[8]_i_1__127_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[128].BC/count_out_reg[8]_i_1__127_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[129].BC/count_out_reg[0]_i_2__128_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[129].BC/count_out_reg[0]_i_2__128_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[129].BC/count_out_reg[0]_i_2__128_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[129].BC/count_out_reg[12]_i_1__128_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[129].BC/count_out_reg[12]_i_1__128_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[129].BC/count_out_reg[12]_i_1__128_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[129].BC/count_out_reg[16]_i_1__128_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[129].BC/count_out_reg[16]_i_1__128_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[129].BC/count_out_reg[16]_i_1__128_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[129].BC/count_out_reg[20]_i_1__128_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[129].BC/count_out_reg[20]_i_1__128_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[129].BC/count_out_reg[20]_i_1__128_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[129].BC/count_out_reg[4]_i_1__128_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[129].BC/count_out_reg[4]_i_1__128_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[129].BC/count_out_reg[4]_i_1__128_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[129].BC/count_out_reg[8]_i_1__128_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[129].BC/count_out_reg[8]_i_1__128_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[129].BC/count_out_reg[8]_i_1__128_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[12].BC/count_out_reg[0]_i_2__203_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[12].BC/count_out_reg[0]_i_2__203_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[12].BC/count_out_reg[0]_i_2__203_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[12].BC/count_out_reg[12]_i_1__203_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[12].BC/count_out_reg[12]_i_1__203_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[12].BC/count_out_reg[12]_i_1__203_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[12].BC/count_out_reg[16]_i_1__203_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[12].BC/count_out_reg[16]_i_1__203_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[12].BC/count_out_reg[16]_i_1__203_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[12].BC/count_out_reg[20]_i_1__203_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[12].BC/count_out_reg[20]_i_1__203_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[12].BC/count_out_reg[20]_i_1__203_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[12].BC/count_out_reg[4]_i_1__203_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[12].BC/count_out_reg[4]_i_1__203_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[12].BC/count_out_reg[4]_i_1__203_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[12].BC/count_out_reg[8]_i_1__203_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[12].BC/count_out_reg[8]_i_1__203_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[12].BC/count_out_reg[8]_i_1__203_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[130].BC/count_out_reg[0]_i_2__129_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[130].BC/count_out_reg[0]_i_2__129_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[130].BC/count_out_reg[0]_i_2__129_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[130].BC/count_out_reg[12]_i_1__129_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[130].BC/count_out_reg[12]_i_1__129_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[130].BC/count_out_reg[12]_i_1__129_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[130].BC/count_out_reg[16]_i_1__129_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[130].BC/count_out_reg[16]_i_1__129_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[130].BC/count_out_reg[16]_i_1__129_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[130].BC/count_out_reg[20]_i_1__129_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[130].BC/count_out_reg[20]_i_1__129_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[130].BC/count_out_reg[20]_i_1__129_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[130].BC/count_out_reg[4]_i_1__129_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[130].BC/count_out_reg[4]_i_1__129_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[130].BC/count_out_reg[4]_i_1__129_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[130].BC/count_out_reg[8]_i_1__129_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[130].BC/count_out_reg[8]_i_1__129_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[130].BC/count_out_reg[8]_i_1__129_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[0]_i_2__130_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[0]_i_2__130_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[0]_i_2__130_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[12]_i_1__130_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[12]_i_1__130_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[12]_i_1__130_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[16]_i_1__130_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[16]_i_1__130_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[16]_i_1__130_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[20]_i_1__130_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[20]_i_1__130_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[20]_i_1__130_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[4]_i_1__130_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[4]_i_1__130_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[4]_i_1__130_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[8]_i_1__130_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[8]_i_1__130_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[131].BC/count_out_reg[8]_i_1__130_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[132].BC/count_out_reg[0]_i_2__131_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[132].BC/count_out_reg[0]_i_2__131_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[132].BC/count_out_reg[0]_i_2__131_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[132].BC/count_out_reg[12]_i_1__131_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[132].BC/count_out_reg[12]_i_1__131_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[132].BC/count_out_reg[12]_i_1__131_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[132].BC/count_out_reg[16]_i_1__131_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[132].BC/count_out_reg[16]_i_1__131_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[132].BC/count_out_reg[16]_i_1__131_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[132].BC/count_out_reg[20]_i_1__131_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[132].BC/count_out_reg[20]_i_1__131_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[132].BC/count_out_reg[20]_i_1__131_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[132].BC/count_out_reg[4]_i_1__131_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[132].BC/count_out_reg[4]_i_1__131_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[132].BC/count_out_reg[4]_i_1__131_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[132].BC/count_out_reg[8]_i_1__131_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[132].BC/count_out_reg[8]_i_1__131_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[132].BC/count_out_reg[8]_i_1__131_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[133].BC/count_out_reg[0]_i_2__132_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[133].BC/count_out_reg[0]_i_2__132_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[133].BC/count_out_reg[0]_i_2__132_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[133].BC/count_out_reg[12]_i_1__132_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[133].BC/count_out_reg[12]_i_1__132_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[133].BC/count_out_reg[12]_i_1__132_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[133].BC/count_out_reg[16]_i_1__132_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[133].BC/count_out_reg[16]_i_1__132_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[133].BC/count_out_reg[16]_i_1__132_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[133].BC/count_out_reg[20]_i_1__132_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[133].BC/count_out_reg[20]_i_1__132_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[133].BC/count_out_reg[20]_i_1__132_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[133].BC/count_out_reg[4]_i_1__132_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[133].BC/count_out_reg[4]_i_1__132_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[133].BC/count_out_reg[4]_i_1__132_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[133].BC/count_out_reg[8]_i_1__132_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[133].BC/count_out_reg[8]_i_1__132_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[133].BC/count_out_reg[8]_i_1__132_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[134].BC/count_out_reg[0]_i_2__133_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[134].BC/count_out_reg[0]_i_2__133_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[134].BC/count_out_reg[0]_i_2__133_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[134].BC/count_out_reg[12]_i_1__133_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[134].BC/count_out_reg[12]_i_1__133_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[134].BC/count_out_reg[12]_i_1__133_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[134].BC/count_out_reg[16]_i_1__133_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[134].BC/count_out_reg[16]_i_1__133_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[134].BC/count_out_reg[16]_i_1__133_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[134].BC/count_out_reg[20]_i_1__133_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[134].BC/count_out_reg[20]_i_1__133_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[134].BC/count_out_reg[20]_i_1__133_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[134].BC/count_out_reg[4]_i_1__133_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[134].BC/count_out_reg[4]_i_1__133_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[134].BC/count_out_reg[4]_i_1__133_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[134].BC/count_out_reg[8]_i_1__133_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[134].BC/count_out_reg[8]_i_1__133_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[134].BC/count_out_reg[8]_i_1__133_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[135].BC/count_out_reg[0]_i_2__134_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[135].BC/count_out_reg[0]_i_2__134_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[135].BC/count_out_reg[0]_i_2__134_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[135].BC/count_out_reg[12]_i_1__134_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[135].BC/count_out_reg[12]_i_1__134_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[135].BC/count_out_reg[12]_i_1__134_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[135].BC/count_out_reg[16]_i_1__134_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[135].BC/count_out_reg[16]_i_1__134_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[135].BC/count_out_reg[16]_i_1__134_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[135].BC/count_out_reg[20]_i_1__134_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[135].BC/count_out_reg[20]_i_1__134_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[135].BC/count_out_reg[20]_i_1__134_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[135].BC/count_out_reg[4]_i_1__134_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[135].BC/count_out_reg[4]_i_1__134_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[135].BC/count_out_reg[4]_i_1__134_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[135].BC/count_out_reg[8]_i_1__134_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[135].BC/count_out_reg[8]_i_1__134_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[135].BC/count_out_reg[8]_i_1__134_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[136].BC/count_out_reg[0]_i_2__135_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[136].BC/count_out_reg[0]_i_2__135_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[136].BC/count_out_reg[0]_i_2__135_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[136].BC/count_out_reg[12]_i_1__135_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[136].BC/count_out_reg[12]_i_1__135_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[136].BC/count_out_reg[12]_i_1__135_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[136].BC/count_out_reg[16]_i_1__135_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[136].BC/count_out_reg[16]_i_1__135_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[136].BC/count_out_reg[16]_i_1__135_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[136].BC/count_out_reg[20]_i_1__135_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[136].BC/count_out_reg[20]_i_1__135_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[136].BC/count_out_reg[20]_i_1__135_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[136].BC/count_out_reg[4]_i_1__135_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[136].BC/count_out_reg[4]_i_1__135_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[136].BC/count_out_reg[4]_i_1__135_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[136].BC/count_out_reg[8]_i_1__135_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[136].BC/count_out_reg[8]_i_1__135_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[136].BC/count_out_reg[8]_i_1__135_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[137].BC/count_out_reg[0]_i_2__136_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[137].BC/count_out_reg[0]_i_2__136_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[137].BC/count_out_reg[0]_i_2__136_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[137].BC/count_out_reg[12]_i_1__136_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[137].BC/count_out_reg[12]_i_1__136_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[137].BC/count_out_reg[12]_i_1__136_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[137].BC/count_out_reg[16]_i_1__136_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[137].BC/count_out_reg[16]_i_1__136_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[137].BC/count_out_reg[16]_i_1__136_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[137].BC/count_out_reg[20]_i_1__136_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[137].BC/count_out_reg[20]_i_1__136_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[137].BC/count_out_reg[20]_i_1__136_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[137].BC/count_out_reg[4]_i_1__136_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[137].BC/count_out_reg[4]_i_1__136_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[137].BC/count_out_reg[4]_i_1__136_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[137].BC/count_out_reg[8]_i_1__136_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[137].BC/count_out_reg[8]_i_1__136_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[137].BC/count_out_reg[8]_i_1__136_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[138].BC/count_out_reg[0]_i_2__137_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[138].BC/count_out_reg[0]_i_2__137_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[138].BC/count_out_reg[0]_i_2__137_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[138].BC/count_out_reg[12]_i_1__137_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[138].BC/count_out_reg[12]_i_1__137_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[138].BC/count_out_reg[12]_i_1__137_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[138].BC/count_out_reg[16]_i_1__137_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[138].BC/count_out_reg[16]_i_1__137_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[138].BC/count_out_reg[16]_i_1__137_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[138].BC/count_out_reg[20]_i_1__137_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[138].BC/count_out_reg[20]_i_1__137_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[138].BC/count_out_reg[20]_i_1__137_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[138].BC/count_out_reg[4]_i_1__137_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[138].BC/count_out_reg[4]_i_1__137_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[138].BC/count_out_reg[4]_i_1__137_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[138].BC/count_out_reg[8]_i_1__137_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[138].BC/count_out_reg[8]_i_1__137_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[138].BC/count_out_reg[8]_i_1__137_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[139].BC/count_out_reg[0]_i_2__138_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[139].BC/count_out_reg[0]_i_2__138_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[139].BC/count_out_reg[0]_i_2__138_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[139].BC/count_out_reg[12]_i_1__138_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[139].BC/count_out_reg[12]_i_1__138_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[139].BC/count_out_reg[12]_i_1__138_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[139].BC/count_out_reg[16]_i_1__138_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[139].BC/count_out_reg[16]_i_1__138_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[139].BC/count_out_reg[16]_i_1__138_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[139].BC/count_out_reg[20]_i_1__138_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[139].BC/count_out_reg[20]_i_1__138_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[139].BC/count_out_reg[20]_i_1__138_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[139].BC/count_out_reg[4]_i_1__138_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[139].BC/count_out_reg[4]_i_1__138_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[139].BC/count_out_reg[4]_i_1__138_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[139].BC/count_out_reg[8]_i_1__138_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[139].BC/count_out_reg[8]_i_1__138_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[139].BC/count_out_reg[8]_i_1__138_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[13].BC/count_out_reg[0]_i_2__204_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[13].BC/count_out_reg[0]_i_2__204_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[13].BC/count_out_reg[0]_i_2__204_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[13].BC/count_out_reg[12]_i_1__204_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[13].BC/count_out_reg[12]_i_1__204_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[13].BC/count_out_reg[12]_i_1__204_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[13].BC/count_out_reg[16]_i_1__204_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[13].BC/count_out_reg[16]_i_1__204_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[13].BC/count_out_reg[16]_i_1__204_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[13].BC/count_out_reg[20]_i_1__204_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[13].BC/count_out_reg[20]_i_1__204_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[13].BC/count_out_reg[20]_i_1__204_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[13].BC/count_out_reg[4]_i_1__204_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[13].BC/count_out_reg[4]_i_1__204_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[13].BC/count_out_reg[4]_i_1__204_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[13].BC/count_out_reg[8]_i_1__204_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[13].BC/count_out_reg[8]_i_1__204_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[13].BC/count_out_reg[8]_i_1__204_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[140].BC/count_out_reg[0]_i_2__139_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[140].BC/count_out_reg[0]_i_2__139_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[140].BC/count_out_reg[0]_i_2__139_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[140].BC/count_out_reg[12]_i_1__139_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[140].BC/count_out_reg[12]_i_1__139_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[140].BC/count_out_reg[12]_i_1__139_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[140].BC/count_out_reg[16]_i_1__139_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[140].BC/count_out_reg[16]_i_1__139_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[140].BC/count_out_reg[16]_i_1__139_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[140].BC/count_out_reg[20]_i_1__139_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[140].BC/count_out_reg[20]_i_1__139_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[140].BC/count_out_reg[20]_i_1__139_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[140].BC/count_out_reg[4]_i_1__139_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[140].BC/count_out_reg[4]_i_1__139_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[140].BC/count_out_reg[4]_i_1__139_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[140].BC/count_out_reg[8]_i_1__139_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[140].BC/count_out_reg[8]_i_1__139_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[140].BC/count_out_reg[8]_i_1__139_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[141].BC/count_out_reg[0]_i_2__140_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[141].BC/count_out_reg[0]_i_2__140_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[141].BC/count_out_reg[0]_i_2__140_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[141].BC/count_out_reg[12]_i_1__140_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[141].BC/count_out_reg[12]_i_1__140_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[141].BC/count_out_reg[12]_i_1__140_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[141].BC/count_out_reg[16]_i_1__140_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[141].BC/count_out_reg[16]_i_1__140_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[141].BC/count_out_reg[16]_i_1__140_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[141].BC/count_out_reg[20]_i_1__140_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[141].BC/count_out_reg[20]_i_1__140_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[141].BC/count_out_reg[20]_i_1__140_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[141].BC/count_out_reg[4]_i_1__140_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[141].BC/count_out_reg[4]_i_1__140_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[141].BC/count_out_reg[4]_i_1__140_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[141].BC/count_out_reg[8]_i_1__140_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[141].BC/count_out_reg[8]_i_1__140_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[141].BC/count_out_reg[8]_i_1__140_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[142].BC/count_out_reg[0]_i_2__141_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[142].BC/count_out_reg[0]_i_2__141_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[142].BC/count_out_reg[0]_i_2__141_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[142].BC/count_out_reg[12]_i_1__141_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[142].BC/count_out_reg[12]_i_1__141_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[142].BC/count_out_reg[12]_i_1__141_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[142].BC/count_out_reg[16]_i_1__141_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[142].BC/count_out_reg[16]_i_1__141_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[142].BC/count_out_reg[16]_i_1__141_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[142].BC/count_out_reg[20]_i_1__141_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[142].BC/count_out_reg[20]_i_1__141_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[142].BC/count_out_reg[20]_i_1__141_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[142].BC/count_out_reg[4]_i_1__141_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[142].BC/count_out_reg[4]_i_1__141_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[142].BC/count_out_reg[4]_i_1__141_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[142].BC/count_out_reg[8]_i_1__141_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[142].BC/count_out_reg[8]_i_1__141_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[142].BC/count_out_reg[8]_i_1__141_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[143].BC/count_out_reg[0]_i_2__142_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[143].BC/count_out_reg[0]_i_2__142_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[143].BC/count_out_reg[0]_i_2__142_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[143].BC/count_out_reg[12]_i_1__142_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[143].BC/count_out_reg[12]_i_1__142_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[143].BC/count_out_reg[12]_i_1__142_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[143].BC/count_out_reg[16]_i_1__142_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[143].BC/count_out_reg[16]_i_1__142_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[143].BC/count_out_reg[16]_i_1__142_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[143].BC/count_out_reg[20]_i_1__142_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[143].BC/count_out_reg[20]_i_1__142_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[143].BC/count_out_reg[20]_i_1__142_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[143].BC/count_out_reg[4]_i_1__142_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[143].BC/count_out_reg[4]_i_1__142_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[143].BC/count_out_reg[4]_i_1__142_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[143].BC/count_out_reg[8]_i_1__142_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[143].BC/count_out_reg[8]_i_1__142_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[143].BC/count_out_reg[8]_i_1__142_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[144].BC/count_out_reg[0]_i_2__49_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[144].BC/count_out_reg[0]_i_2__49_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[144].BC/count_out_reg[0]_i_2__49_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[144].BC/count_out_reg[12]_i_1__49_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[144].BC/count_out_reg[12]_i_1__49_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[144].BC/count_out_reg[12]_i_1__49_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[144].BC/count_out_reg[16]_i_1__49_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[144].BC/count_out_reg[16]_i_1__49_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[144].BC/count_out_reg[16]_i_1__49_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[144].BC/count_out_reg[20]_i_1__49_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[144].BC/count_out_reg[20]_i_1__49_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[144].BC/count_out_reg[20]_i_1__49_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[144].BC/count_out_reg[4]_i_1__49_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[144].BC/count_out_reg[4]_i_1__49_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[144].BC/count_out_reg[4]_i_1__49_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[144].BC/count_out_reg[8]_i_1__49_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[144].BC/count_out_reg[8]_i_1__49_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[144].BC/count_out_reg[8]_i_1__49_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[145].BC/count_out_reg[0]_i_2__48_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[145].BC/count_out_reg[0]_i_2__48_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[145].BC/count_out_reg[0]_i_2__48_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[145].BC/count_out_reg[12]_i_1__48_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[145].BC/count_out_reg[12]_i_1__48_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[145].BC/count_out_reg[12]_i_1__48_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[145].BC/count_out_reg[16]_i_1__48_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[145].BC/count_out_reg[16]_i_1__48_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[145].BC/count_out_reg[16]_i_1__48_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[145].BC/count_out_reg[20]_i_1__48_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[145].BC/count_out_reg[20]_i_1__48_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[145].BC/count_out_reg[20]_i_1__48_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[145].BC/count_out_reg[4]_i_1__48_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[145].BC/count_out_reg[4]_i_1__48_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[145].BC/count_out_reg[4]_i_1__48_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[145].BC/count_out_reg[8]_i_1__48_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[145].BC/count_out_reg[8]_i_1__48_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[145].BC/count_out_reg[8]_i_1__48_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[146].BC/count_out_reg[0]_i_2__47_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[146].BC/count_out_reg[0]_i_2__47_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[146].BC/count_out_reg[0]_i_2__47_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[146].BC/count_out_reg[12]_i_1__47_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[146].BC/count_out_reg[12]_i_1__47_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[146].BC/count_out_reg[12]_i_1__47_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[146].BC/count_out_reg[16]_i_1__47_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[146].BC/count_out_reg[16]_i_1__47_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[146].BC/count_out_reg[16]_i_1__47_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[146].BC/count_out_reg[20]_i_1__47_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[146].BC/count_out_reg[20]_i_1__47_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[146].BC/count_out_reg[20]_i_1__47_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[146].BC/count_out_reg[4]_i_1__47_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[146].BC/count_out_reg[4]_i_1__47_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[146].BC/count_out_reg[4]_i_1__47_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[146].BC/count_out_reg[8]_i_1__47_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[146].BC/count_out_reg[8]_i_1__47_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[146].BC/count_out_reg[8]_i_1__47_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[147].BC/count_out_reg[0]_i_2__46_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[147].BC/count_out_reg[0]_i_2__46_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[147].BC/count_out_reg[0]_i_2__46_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[147].BC/count_out_reg[12]_i_1__46_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[147].BC/count_out_reg[12]_i_1__46_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[147].BC/count_out_reg[12]_i_1__46_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[147].BC/count_out_reg[16]_i_1__46_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[147].BC/count_out_reg[16]_i_1__46_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[147].BC/count_out_reg[16]_i_1__46_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[147].BC/count_out_reg[20]_i_1__46_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[147].BC/count_out_reg[20]_i_1__46_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[147].BC/count_out_reg[20]_i_1__46_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[147].BC/count_out_reg[4]_i_1__46_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[147].BC/count_out_reg[4]_i_1__46_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[147].BC/count_out_reg[4]_i_1__46_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[147].BC/count_out_reg[8]_i_1__46_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[147].BC/count_out_reg[8]_i_1__46_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[147].BC/count_out_reg[8]_i_1__46_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[148].BC/count_out_reg[0]_i_2__45_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[148].BC/count_out_reg[0]_i_2__45_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[148].BC/count_out_reg[0]_i_2__45_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[148].BC/count_out_reg[12]_i_1__45_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[148].BC/count_out_reg[12]_i_1__45_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[148].BC/count_out_reg[12]_i_1__45_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[148].BC/count_out_reg[16]_i_1__45_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[148].BC/count_out_reg[16]_i_1__45_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[148].BC/count_out_reg[16]_i_1__45_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[148].BC/count_out_reg[20]_i_1__45_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[148].BC/count_out_reg[20]_i_1__45_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[148].BC/count_out_reg[20]_i_1__45_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[148].BC/count_out_reg[4]_i_1__45_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[148].BC/count_out_reg[4]_i_1__45_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[148].BC/count_out_reg[4]_i_1__45_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[148].BC/count_out_reg[8]_i_1__45_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[148].BC/count_out_reg[8]_i_1__45_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[148].BC/count_out_reg[8]_i_1__45_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[149].BC/count_out_reg[0]_i_2__44_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[149].BC/count_out_reg[0]_i_2__44_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[149].BC/count_out_reg[0]_i_2__44_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[149].BC/count_out_reg[12]_i_1__44_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[149].BC/count_out_reg[12]_i_1__44_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[149].BC/count_out_reg[12]_i_1__44_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[149].BC/count_out_reg[16]_i_1__44_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[149].BC/count_out_reg[16]_i_1__44_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[149].BC/count_out_reg[16]_i_1__44_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[149].BC/count_out_reg[20]_i_1__44_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[149].BC/count_out_reg[20]_i_1__44_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[149].BC/count_out_reg[20]_i_1__44_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[149].BC/count_out_reg[4]_i_1__44_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[149].BC/count_out_reg[4]_i_1__44_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[149].BC/count_out_reg[4]_i_1__44_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[149].BC/count_out_reg[8]_i_1__44_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[149].BC/count_out_reg[8]_i_1__44_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[149].BC/count_out_reg[8]_i_1__44_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[14].BC/count_out_reg[0]_i_2__205_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[14].BC/count_out_reg[0]_i_2__205_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[14].BC/count_out_reg[0]_i_2__205_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[14].BC/count_out_reg[12]_i_1__205_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[14].BC/count_out_reg[12]_i_1__205_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[14].BC/count_out_reg[12]_i_1__205_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[14].BC/count_out_reg[16]_i_1__205_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[14].BC/count_out_reg[16]_i_1__205_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[14].BC/count_out_reg[16]_i_1__205_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[14].BC/count_out_reg[20]_i_1__205_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[14].BC/count_out_reg[20]_i_1__205_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[14].BC/count_out_reg[20]_i_1__205_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[14].BC/count_out_reg[4]_i_1__205_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[14].BC/count_out_reg[4]_i_1__205_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[14].BC/count_out_reg[4]_i_1__205_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[14].BC/count_out_reg[8]_i_1__205_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[14].BC/count_out_reg[8]_i_1__205_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[14].BC/count_out_reg[8]_i_1__205_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[150].BC/count_out_reg[0]_i_2__43_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[150].BC/count_out_reg[0]_i_2__43_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[150].BC/count_out_reg[0]_i_2__43_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[150].BC/count_out_reg[12]_i_1__43_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[150].BC/count_out_reg[12]_i_1__43_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[150].BC/count_out_reg[12]_i_1__43_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[150].BC/count_out_reg[16]_i_1__43_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[150].BC/count_out_reg[16]_i_1__43_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[150].BC/count_out_reg[16]_i_1__43_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[150].BC/count_out_reg[20]_i_1__43_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[150].BC/count_out_reg[20]_i_1__43_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[150].BC/count_out_reg[20]_i_1__43_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[150].BC/count_out_reg[4]_i_1__43_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[150].BC/count_out_reg[4]_i_1__43_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[150].BC/count_out_reg[4]_i_1__43_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[150].BC/count_out_reg[8]_i_1__43_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[150].BC/count_out_reg[8]_i_1__43_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[150].BC/count_out_reg[8]_i_1__43_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[151].BC/count_out_reg[0]_i_2__42_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[151].BC/count_out_reg[0]_i_2__42_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[151].BC/count_out_reg[0]_i_2__42_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[151].BC/count_out_reg[12]_i_1__42_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[151].BC/count_out_reg[12]_i_1__42_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[151].BC/count_out_reg[12]_i_1__42_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[151].BC/count_out_reg[16]_i_1__42_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[151].BC/count_out_reg[16]_i_1__42_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[151].BC/count_out_reg[16]_i_1__42_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[151].BC/count_out_reg[20]_i_1__42_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[151].BC/count_out_reg[20]_i_1__42_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[151].BC/count_out_reg[20]_i_1__42_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[151].BC/count_out_reg[4]_i_1__42_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[151].BC/count_out_reg[4]_i_1__42_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[151].BC/count_out_reg[4]_i_1__42_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[151].BC/count_out_reg[8]_i_1__42_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[151].BC/count_out_reg[8]_i_1__42_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[151].BC/count_out_reg[8]_i_1__42_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[152].BC/count_out_reg[0]_i_2__41_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[152].BC/count_out_reg[0]_i_2__41_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[152].BC/count_out_reg[0]_i_2__41_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[152].BC/count_out_reg[12]_i_1__41_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[152].BC/count_out_reg[12]_i_1__41_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[152].BC/count_out_reg[12]_i_1__41_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[152].BC/count_out_reg[16]_i_1__41_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[152].BC/count_out_reg[16]_i_1__41_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[152].BC/count_out_reg[16]_i_1__41_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[152].BC/count_out_reg[20]_i_1__41_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[152].BC/count_out_reg[20]_i_1__41_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[152].BC/count_out_reg[20]_i_1__41_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[152].BC/count_out_reg[4]_i_1__41_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[152].BC/count_out_reg[4]_i_1__41_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[152].BC/count_out_reg[4]_i_1__41_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[152].BC/count_out_reg[8]_i_1__41_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[152].BC/count_out_reg[8]_i_1__41_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[152].BC/count_out_reg[8]_i_1__41_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[153].BC/count_out_reg[0]_i_2__40_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[153].BC/count_out_reg[0]_i_2__40_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[153].BC/count_out_reg[0]_i_2__40_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[153].BC/count_out_reg[12]_i_1__40_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[153].BC/count_out_reg[12]_i_1__40_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[153].BC/count_out_reg[12]_i_1__40_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[153].BC/count_out_reg[16]_i_1__40_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[153].BC/count_out_reg[16]_i_1__40_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[153].BC/count_out_reg[16]_i_1__40_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[153].BC/count_out_reg[20]_i_1__40_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[153].BC/count_out_reg[20]_i_1__40_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[153].BC/count_out_reg[20]_i_1__40_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[153].BC/count_out_reg[4]_i_1__40_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[153].BC/count_out_reg[4]_i_1__40_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[153].BC/count_out_reg[4]_i_1__40_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[153].BC/count_out_reg[8]_i_1__40_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[153].BC/count_out_reg[8]_i_1__40_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[153].BC/count_out_reg[8]_i_1__40_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[154].BC/count_out_reg[0]_i_2__39_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[154].BC/count_out_reg[0]_i_2__39_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[154].BC/count_out_reg[0]_i_2__39_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[154].BC/count_out_reg[12]_i_1__39_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[154].BC/count_out_reg[12]_i_1__39_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[154].BC/count_out_reg[12]_i_1__39_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[154].BC/count_out_reg[16]_i_1__39_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[154].BC/count_out_reg[16]_i_1__39_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[154].BC/count_out_reg[16]_i_1__39_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[154].BC/count_out_reg[20]_i_1__39_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[154].BC/count_out_reg[20]_i_1__39_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[154].BC/count_out_reg[20]_i_1__39_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[154].BC/count_out_reg[4]_i_1__39_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[154].BC/count_out_reg[4]_i_1__39_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[154].BC/count_out_reg[4]_i_1__39_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[154].BC/count_out_reg[8]_i_1__39_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[154].BC/count_out_reg[8]_i_1__39_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[154].BC/count_out_reg[8]_i_1__39_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[155].BC/count_out_reg[0]_i_2__38_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[155].BC/count_out_reg[0]_i_2__38_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[155].BC/count_out_reg[0]_i_2__38_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[155].BC/count_out_reg[12]_i_1__38_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[155].BC/count_out_reg[12]_i_1__38_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[155].BC/count_out_reg[12]_i_1__38_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[155].BC/count_out_reg[16]_i_1__38_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[155].BC/count_out_reg[16]_i_1__38_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[155].BC/count_out_reg[16]_i_1__38_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[155].BC/count_out_reg[20]_i_1__38_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[155].BC/count_out_reg[20]_i_1__38_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[155].BC/count_out_reg[20]_i_1__38_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[155].BC/count_out_reg[4]_i_1__38_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[155].BC/count_out_reg[4]_i_1__38_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[155].BC/count_out_reg[4]_i_1__38_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[155].BC/count_out_reg[8]_i_1__38_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[155].BC/count_out_reg[8]_i_1__38_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[155].BC/count_out_reg[8]_i_1__38_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[156].BC/count_out_reg[0]_i_2__37_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[156].BC/count_out_reg[0]_i_2__37_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[156].BC/count_out_reg[0]_i_2__37_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[156].BC/count_out_reg[12]_i_1__37_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[156].BC/count_out_reg[12]_i_1__37_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[156].BC/count_out_reg[12]_i_1__37_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[156].BC/count_out_reg[16]_i_1__37_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[156].BC/count_out_reg[16]_i_1__37_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[156].BC/count_out_reg[16]_i_1__37_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[156].BC/count_out_reg[20]_i_1__37_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[156].BC/count_out_reg[20]_i_1__37_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[156].BC/count_out_reg[20]_i_1__37_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[156].BC/count_out_reg[4]_i_1__37_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[156].BC/count_out_reg[4]_i_1__37_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[156].BC/count_out_reg[4]_i_1__37_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[156].BC/count_out_reg[8]_i_1__37_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[156].BC/count_out_reg[8]_i_1__37_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[156].BC/count_out_reg[8]_i_1__37_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[157].BC/count_out_reg[0]_i_2__36_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[157].BC/count_out_reg[0]_i_2__36_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[157].BC/count_out_reg[0]_i_2__36_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[157].BC/count_out_reg[12]_i_1__36_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[157].BC/count_out_reg[12]_i_1__36_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[157].BC/count_out_reg[12]_i_1__36_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[157].BC/count_out_reg[16]_i_1__36_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[157].BC/count_out_reg[16]_i_1__36_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[157].BC/count_out_reg[16]_i_1__36_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[157].BC/count_out_reg[20]_i_1__36_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[157].BC/count_out_reg[20]_i_1__36_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[157].BC/count_out_reg[20]_i_1__36_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[157].BC/count_out_reg[4]_i_1__36_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[157].BC/count_out_reg[4]_i_1__36_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[157].BC/count_out_reg[4]_i_1__36_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[157].BC/count_out_reg[8]_i_1__36_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[157].BC/count_out_reg[8]_i_1__36_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[157].BC/count_out_reg[8]_i_1__36_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[158].BC/count_out_reg[0]_i_2__35_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[158].BC/count_out_reg[0]_i_2__35_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[158].BC/count_out_reg[0]_i_2__35_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[158].BC/count_out_reg[12]_i_1__35_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[158].BC/count_out_reg[12]_i_1__35_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[158].BC/count_out_reg[12]_i_1__35_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[158].BC/count_out_reg[16]_i_1__35_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[158].BC/count_out_reg[16]_i_1__35_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[158].BC/count_out_reg[16]_i_1__35_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[158].BC/count_out_reg[20]_i_1__35_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[158].BC/count_out_reg[20]_i_1__35_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[158].BC/count_out_reg[20]_i_1__35_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[158].BC/count_out_reg[4]_i_1__35_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[158].BC/count_out_reg[4]_i_1__35_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[158].BC/count_out_reg[4]_i_1__35_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[158].BC/count_out_reg[8]_i_1__35_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[158].BC/count_out_reg[8]_i_1__35_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[158].BC/count_out_reg[8]_i_1__35_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[159].BC/count_out_reg[0]_i_2__34_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[159].BC/count_out_reg[0]_i_2__34_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[159].BC/count_out_reg[0]_i_2__34_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[159].BC/count_out_reg[12]_i_1__34_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[159].BC/count_out_reg[12]_i_1__34_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[159].BC/count_out_reg[12]_i_1__34_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[159].BC/count_out_reg[16]_i_1__34_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[159].BC/count_out_reg[16]_i_1__34_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[159].BC/count_out_reg[16]_i_1__34_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[159].BC/count_out_reg[20]_i_1__34_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[159].BC/count_out_reg[20]_i_1__34_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[159].BC/count_out_reg[20]_i_1__34_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[159].BC/count_out_reg[4]_i_1__34_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[159].BC/count_out_reg[4]_i_1__34_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[159].BC/count_out_reg[4]_i_1__34_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[159].BC/count_out_reg[8]_i_1__34_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[159].BC/count_out_reg[8]_i_1__34_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[159].BC/count_out_reg[8]_i_1__34_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[15].BC/count_out_reg[0]_i_2__206_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[15].BC/count_out_reg[0]_i_2__206_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[15].BC/count_out_reg[0]_i_2__206_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[15].BC/count_out_reg[12]_i_1__206_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[15].BC/count_out_reg[12]_i_1__206_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[15].BC/count_out_reg[12]_i_1__206_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[15].BC/count_out_reg[16]_i_1__206_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[15].BC/count_out_reg[16]_i_1__206_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[15].BC/count_out_reg[16]_i_1__206_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[15].BC/count_out_reg[20]_i_1__206_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[15].BC/count_out_reg[20]_i_1__206_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[15].BC/count_out_reg[20]_i_1__206_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[15].BC/count_out_reg[4]_i_1__206_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[15].BC/count_out_reg[4]_i_1__206_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[15].BC/count_out_reg[4]_i_1__206_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[15].BC/count_out_reg[8]_i_1__206_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[15].BC/count_out_reg[8]_i_1__206_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[15].BC/count_out_reg[8]_i_1__206_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[160].BC/count_out_reg[0]_i_2__33_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[160].BC/count_out_reg[0]_i_2__33_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[160].BC/count_out_reg[0]_i_2__33_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[160].BC/count_out_reg[12]_i_1__33_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[160].BC/count_out_reg[12]_i_1__33_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[160].BC/count_out_reg[12]_i_1__33_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[160].BC/count_out_reg[16]_i_1__33_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[160].BC/count_out_reg[16]_i_1__33_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[160].BC/count_out_reg[16]_i_1__33_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[160].BC/count_out_reg[20]_i_1__33_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[160].BC/count_out_reg[20]_i_1__33_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[160].BC/count_out_reg[20]_i_1__33_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[160].BC/count_out_reg[4]_i_1__33_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[160].BC/count_out_reg[4]_i_1__33_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[160].BC/count_out_reg[4]_i_1__33_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[160].BC/count_out_reg[8]_i_1__33_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[160].BC/count_out_reg[8]_i_1__33_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[160].BC/count_out_reg[8]_i_1__33_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[161].BC/count_out_reg[0]_i_2__32_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[161].BC/count_out_reg[0]_i_2__32_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[161].BC/count_out_reg[0]_i_2__32_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[161].BC/count_out_reg[12]_i_1__32_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[161].BC/count_out_reg[12]_i_1__32_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[161].BC/count_out_reg[12]_i_1__32_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[161].BC/count_out_reg[16]_i_1__32_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[161].BC/count_out_reg[16]_i_1__32_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[161].BC/count_out_reg[16]_i_1__32_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[161].BC/count_out_reg[20]_i_1__32_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[161].BC/count_out_reg[20]_i_1__32_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[161].BC/count_out_reg[20]_i_1__32_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[161].BC/count_out_reg[4]_i_1__32_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[161].BC/count_out_reg[4]_i_1__32_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[161].BC/count_out_reg[4]_i_1__32_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[161].BC/count_out_reg[8]_i_1__32_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[161].BC/count_out_reg[8]_i_1__32_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[161].BC/count_out_reg[8]_i_1__32_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[162].BC/count_out_reg[0]_i_2__31_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[162].BC/count_out_reg[0]_i_2__31_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[162].BC/count_out_reg[0]_i_2__31_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[162].BC/count_out_reg[12]_i_1__31_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[162].BC/count_out_reg[12]_i_1__31_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[162].BC/count_out_reg[12]_i_1__31_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[162].BC/count_out_reg[16]_i_1__31_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[162].BC/count_out_reg[16]_i_1__31_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[162].BC/count_out_reg[16]_i_1__31_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[162].BC/count_out_reg[20]_i_1__31_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[162].BC/count_out_reg[20]_i_1__31_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[162].BC/count_out_reg[20]_i_1__31_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[162].BC/count_out_reg[4]_i_1__31_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[162].BC/count_out_reg[4]_i_1__31_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[162].BC/count_out_reg[4]_i_1__31_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[162].BC/count_out_reg[8]_i_1__31_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[162].BC/count_out_reg[8]_i_1__31_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[162].BC/count_out_reg[8]_i_1__31_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[163].BC/count_out_reg[0]_i_2__30_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[163].BC/count_out_reg[0]_i_2__30_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[163].BC/count_out_reg[0]_i_2__30_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[163].BC/count_out_reg[12]_i_1__30_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[163].BC/count_out_reg[12]_i_1__30_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[163].BC/count_out_reg[12]_i_1__30_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[163].BC/count_out_reg[16]_i_1__30_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[163].BC/count_out_reg[16]_i_1__30_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[163].BC/count_out_reg[16]_i_1__30_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[163].BC/count_out_reg[20]_i_1__30_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[163].BC/count_out_reg[20]_i_1__30_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[163].BC/count_out_reg[20]_i_1__30_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[163].BC/count_out_reg[4]_i_1__30_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[163].BC/count_out_reg[4]_i_1__30_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[163].BC/count_out_reg[4]_i_1__30_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[163].BC/count_out_reg[8]_i_1__30_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[163].BC/count_out_reg[8]_i_1__30_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[163].BC/count_out_reg[8]_i_1__30_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[164].BC/count_out_reg[0]_i_2__29_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[164].BC/count_out_reg[0]_i_2__29_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[164].BC/count_out_reg[0]_i_2__29_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[164].BC/count_out_reg[12]_i_1__29_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[164].BC/count_out_reg[12]_i_1__29_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[164].BC/count_out_reg[12]_i_1__29_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[164].BC/count_out_reg[16]_i_1__29_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[164].BC/count_out_reg[16]_i_1__29_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[164].BC/count_out_reg[16]_i_1__29_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[164].BC/count_out_reg[20]_i_1__29_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[164].BC/count_out_reg[20]_i_1__29_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[164].BC/count_out_reg[20]_i_1__29_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[164].BC/count_out_reg[4]_i_1__29_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[164].BC/count_out_reg[4]_i_1__29_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[164].BC/count_out_reg[4]_i_1__29_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[164].BC/count_out_reg[8]_i_1__29_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[164].BC/count_out_reg[8]_i_1__29_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[164].BC/count_out_reg[8]_i_1__29_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[165].BC/count_out_reg[0]_i_2__28_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[165].BC/count_out_reg[0]_i_2__28_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[165].BC/count_out_reg[0]_i_2__28_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[165].BC/count_out_reg[12]_i_1__28_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[165].BC/count_out_reg[12]_i_1__28_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[165].BC/count_out_reg[12]_i_1__28_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[165].BC/count_out_reg[16]_i_1__28_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[165].BC/count_out_reg[16]_i_1__28_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[165].BC/count_out_reg[16]_i_1__28_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[165].BC/count_out_reg[20]_i_1__28_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[165].BC/count_out_reg[20]_i_1__28_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[165].BC/count_out_reg[20]_i_1__28_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[165].BC/count_out_reg[4]_i_1__28_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[165].BC/count_out_reg[4]_i_1__28_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[165].BC/count_out_reg[4]_i_1__28_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[165].BC/count_out_reg[8]_i_1__28_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[165].BC/count_out_reg[8]_i_1__28_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[165].BC/count_out_reg[8]_i_1__28_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[166].BC/count_out_reg[0]_i_2__27_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[166].BC/count_out_reg[0]_i_2__27_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[166].BC/count_out_reg[0]_i_2__27_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[166].BC/count_out_reg[12]_i_1__27_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[166].BC/count_out_reg[12]_i_1__27_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[166].BC/count_out_reg[12]_i_1__27_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[166].BC/count_out_reg[16]_i_1__27_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[166].BC/count_out_reg[16]_i_1__27_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[166].BC/count_out_reg[16]_i_1__27_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[166].BC/count_out_reg[20]_i_1__27_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[166].BC/count_out_reg[20]_i_1__27_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[166].BC/count_out_reg[20]_i_1__27_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[166].BC/count_out_reg[4]_i_1__27_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[166].BC/count_out_reg[4]_i_1__27_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[166].BC/count_out_reg[4]_i_1__27_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[166].BC/count_out_reg[8]_i_1__27_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[166].BC/count_out_reg[8]_i_1__27_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[166].BC/count_out_reg[8]_i_1__27_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[167].BC/count_out_reg[0]_i_2__26_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[167].BC/count_out_reg[0]_i_2__26_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[167].BC/count_out_reg[0]_i_2__26_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[167].BC/count_out_reg[12]_i_1__26_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[167].BC/count_out_reg[12]_i_1__26_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[167].BC/count_out_reg[12]_i_1__26_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[167].BC/count_out_reg[16]_i_1__26_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[167].BC/count_out_reg[16]_i_1__26_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[167].BC/count_out_reg[16]_i_1__26_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[167].BC/count_out_reg[20]_i_1__26_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[167].BC/count_out_reg[20]_i_1__26_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[167].BC/count_out_reg[20]_i_1__26_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[167].BC/count_out_reg[4]_i_1__26_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[167].BC/count_out_reg[4]_i_1__26_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[167].BC/count_out_reg[4]_i_1__26_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[167].BC/count_out_reg[8]_i_1__26_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[167].BC/count_out_reg[8]_i_1__26_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[167].BC/count_out_reg[8]_i_1__26_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[168].BC/count_out_reg[0]_i_2__25_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[168].BC/count_out_reg[0]_i_2__25_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[168].BC/count_out_reg[0]_i_2__25_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[168].BC/count_out_reg[12]_i_1__25_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[168].BC/count_out_reg[12]_i_1__25_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[168].BC/count_out_reg[12]_i_1__25_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[168].BC/count_out_reg[16]_i_1__25_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[168].BC/count_out_reg[16]_i_1__25_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[168].BC/count_out_reg[16]_i_1__25_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[168].BC/count_out_reg[20]_i_1__25_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[168].BC/count_out_reg[20]_i_1__25_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[168].BC/count_out_reg[20]_i_1__25_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[168].BC/count_out_reg[4]_i_1__25_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[168].BC/count_out_reg[4]_i_1__25_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[168].BC/count_out_reg[4]_i_1__25_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[168].BC/count_out_reg[8]_i_1__25_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[168].BC/count_out_reg[8]_i_1__25_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[168].BC/count_out_reg[8]_i_1__25_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[169].BC/count_out_reg[0]_i_2__24_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[169].BC/count_out_reg[0]_i_2__24_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[169].BC/count_out_reg[0]_i_2__24_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[169].BC/count_out_reg[12]_i_1__24_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[169].BC/count_out_reg[12]_i_1__24_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[169].BC/count_out_reg[12]_i_1__24_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[169].BC/count_out_reg[16]_i_1__24_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[169].BC/count_out_reg[16]_i_1__24_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[169].BC/count_out_reg[16]_i_1__24_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[169].BC/count_out_reg[20]_i_1__24_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[169].BC/count_out_reg[20]_i_1__24_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[169].BC/count_out_reg[20]_i_1__24_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[169].BC/count_out_reg[4]_i_1__24_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[169].BC/count_out_reg[4]_i_1__24_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[169].BC/count_out_reg[4]_i_1__24_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[169].BC/count_out_reg[8]_i_1__24_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[169].BC/count_out_reg[8]_i_1__24_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[169].BC/count_out_reg[8]_i_1__24_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[16].BC/count_out_reg[0]_i_2__207_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[16].BC/count_out_reg[0]_i_2__207_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[16].BC/count_out_reg[0]_i_2__207_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[16].BC/count_out_reg[12]_i_1__207_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[16].BC/count_out_reg[12]_i_1__207_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[16].BC/count_out_reg[12]_i_1__207_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[16].BC/count_out_reg[16]_i_1__207_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[16].BC/count_out_reg[16]_i_1__207_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[16].BC/count_out_reg[16]_i_1__207_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[16].BC/count_out_reg[20]_i_1__207_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[16].BC/count_out_reg[20]_i_1__207_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[16].BC/count_out_reg[20]_i_1__207_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[16].BC/count_out_reg[4]_i_1__207_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[16].BC/count_out_reg[4]_i_1__207_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[16].BC/count_out_reg[4]_i_1__207_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[16].BC/count_out_reg[8]_i_1__207_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[16].BC/count_out_reg[8]_i_1__207_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[16].BC/count_out_reg[8]_i_1__207_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[170].BC/count_out_reg[0]_i_2__23_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[170].BC/count_out_reg[0]_i_2__23_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[170].BC/count_out_reg[0]_i_2__23_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[170].BC/count_out_reg[12]_i_1__23_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[170].BC/count_out_reg[12]_i_1__23_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[170].BC/count_out_reg[12]_i_1__23_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[170].BC/count_out_reg[16]_i_1__23_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[170].BC/count_out_reg[16]_i_1__23_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[170].BC/count_out_reg[16]_i_1__23_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[170].BC/count_out_reg[20]_i_1__23_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[170].BC/count_out_reg[20]_i_1__23_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[170].BC/count_out_reg[20]_i_1__23_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[170].BC/count_out_reg[4]_i_1__23_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[170].BC/count_out_reg[4]_i_1__23_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[170].BC/count_out_reg[4]_i_1__23_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[170].BC/count_out_reg[8]_i_1__23_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[170].BC/count_out_reg[8]_i_1__23_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[170].BC/count_out_reg[8]_i_1__23_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[171].BC/count_out_reg[0]_i_2__22_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[171].BC/count_out_reg[0]_i_2__22_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[171].BC/count_out_reg[0]_i_2__22_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[171].BC/count_out_reg[12]_i_1__22_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[171].BC/count_out_reg[12]_i_1__22_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[171].BC/count_out_reg[12]_i_1__22_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[171].BC/count_out_reg[16]_i_1__22_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[171].BC/count_out_reg[16]_i_1__22_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[171].BC/count_out_reg[16]_i_1__22_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[171].BC/count_out_reg[20]_i_1__22_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[171].BC/count_out_reg[20]_i_1__22_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[171].BC/count_out_reg[20]_i_1__22_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[171].BC/count_out_reg[4]_i_1__22_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[171].BC/count_out_reg[4]_i_1__22_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[171].BC/count_out_reg[4]_i_1__22_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[171].BC/count_out_reg[8]_i_1__22_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[171].BC/count_out_reg[8]_i_1__22_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[171].BC/count_out_reg[8]_i_1__22_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[0]_i_2__21_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[0]_i_2__21_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[0]_i_2__21_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[12]_i_1__21_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[12]_i_1__21_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[12]_i_1__21_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[16]_i_1__21_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[16]_i_1__21_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[16]_i_1__21_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[20]_i_1__21_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[20]_i_1__21_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[20]_i_1__21_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[4]_i_1__21_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[4]_i_1__21_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[4]_i_1__21_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[8]_i_1__21_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[8]_i_1__21_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[172].BC/count_out_reg[8]_i_1__21_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[173].BC/count_out_reg[0]_i_2__20_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[173].BC/count_out_reg[0]_i_2__20_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[173].BC/count_out_reg[0]_i_2__20_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[173].BC/count_out_reg[12]_i_1__20_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[173].BC/count_out_reg[12]_i_1__20_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[173].BC/count_out_reg[12]_i_1__20_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[173].BC/count_out_reg[16]_i_1__20_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[173].BC/count_out_reg[16]_i_1__20_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[173].BC/count_out_reg[16]_i_1__20_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[173].BC/count_out_reg[20]_i_1__20_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[173].BC/count_out_reg[20]_i_1__20_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[173].BC/count_out_reg[20]_i_1__20_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[173].BC/count_out_reg[4]_i_1__20_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[173].BC/count_out_reg[4]_i_1__20_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[173].BC/count_out_reg[4]_i_1__20_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[173].BC/count_out_reg[8]_i_1__20_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[173].BC/count_out_reg[8]_i_1__20_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[173].BC/count_out_reg[8]_i_1__20_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[174].BC/count_out_reg[0]_i_2__19_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[174].BC/count_out_reg[0]_i_2__19_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[174].BC/count_out_reg[0]_i_2__19_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[174].BC/count_out_reg[12]_i_1__19_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[174].BC/count_out_reg[12]_i_1__19_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[174].BC/count_out_reg[12]_i_1__19_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[174].BC/count_out_reg[16]_i_1__19_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[174].BC/count_out_reg[16]_i_1__19_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[174].BC/count_out_reg[16]_i_1__19_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[174].BC/count_out_reg[20]_i_1__19_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[174].BC/count_out_reg[20]_i_1__19_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[174].BC/count_out_reg[20]_i_1__19_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[174].BC/count_out_reg[4]_i_1__19_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[174].BC/count_out_reg[4]_i_1__19_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[174].BC/count_out_reg[4]_i_1__19_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[174].BC/count_out_reg[8]_i_1__19_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[174].BC/count_out_reg[8]_i_1__19_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[174].BC/count_out_reg[8]_i_1__19_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[175].BC/count_out_reg[0]_i_2__18_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[175].BC/count_out_reg[0]_i_2__18_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[175].BC/count_out_reg[0]_i_2__18_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[175].BC/count_out_reg[12]_i_1__18_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[175].BC/count_out_reg[12]_i_1__18_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[175].BC/count_out_reg[12]_i_1__18_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[175].BC/count_out_reg[16]_i_1__18_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[175].BC/count_out_reg[16]_i_1__18_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[175].BC/count_out_reg[16]_i_1__18_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[175].BC/count_out_reg[20]_i_1__18_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[175].BC/count_out_reg[20]_i_1__18_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[175].BC/count_out_reg[20]_i_1__18_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[175].BC/count_out_reg[4]_i_1__18_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[175].BC/count_out_reg[4]_i_1__18_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[175].BC/count_out_reg[4]_i_1__18_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[175].BC/count_out_reg[8]_i_1__18_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[175].BC/count_out_reg[8]_i_1__18_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[175].BC/count_out_reg[8]_i_1__18_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[176].BC/count_out_reg[0]_i_2__17_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[176].BC/count_out_reg[0]_i_2__17_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[176].BC/count_out_reg[0]_i_2__17_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[176].BC/count_out_reg[12]_i_1__17_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[176].BC/count_out_reg[12]_i_1__17_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[176].BC/count_out_reg[12]_i_1__17_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[176].BC/count_out_reg[16]_i_1__17_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[176].BC/count_out_reg[16]_i_1__17_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[176].BC/count_out_reg[16]_i_1__17_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[176].BC/count_out_reg[20]_i_1__17_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[176].BC/count_out_reg[20]_i_1__17_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[176].BC/count_out_reg[20]_i_1__17_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[176].BC/count_out_reg[4]_i_1__17_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[176].BC/count_out_reg[4]_i_1__17_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[176].BC/count_out_reg[4]_i_1__17_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[176].BC/count_out_reg[8]_i_1__17_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[176].BC/count_out_reg[8]_i_1__17_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[176].BC/count_out_reg[8]_i_1__17_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[177].BC/count_out_reg[0]_i_2__16_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[177].BC/count_out_reg[0]_i_2__16_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[177].BC/count_out_reg[0]_i_2__16_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[177].BC/count_out_reg[12]_i_1__16_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[177].BC/count_out_reg[12]_i_1__16_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[177].BC/count_out_reg[12]_i_1__16_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[177].BC/count_out_reg[16]_i_1__16_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[177].BC/count_out_reg[16]_i_1__16_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[177].BC/count_out_reg[16]_i_1__16_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[177].BC/count_out_reg[20]_i_1__16_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[177].BC/count_out_reg[20]_i_1__16_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[177].BC/count_out_reg[20]_i_1__16_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[177].BC/count_out_reg[4]_i_1__16_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[177].BC/count_out_reg[4]_i_1__16_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[177].BC/count_out_reg[4]_i_1__16_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[177].BC/count_out_reg[8]_i_1__16_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[177].BC/count_out_reg[8]_i_1__16_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[177].BC/count_out_reg[8]_i_1__16_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[178].BC/count_out_reg[0]_i_2__15_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[178].BC/count_out_reg[0]_i_2__15_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[178].BC/count_out_reg[0]_i_2__15_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[178].BC/count_out_reg[12]_i_1__15_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[178].BC/count_out_reg[12]_i_1__15_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[178].BC/count_out_reg[12]_i_1__15_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[178].BC/count_out_reg[16]_i_1__15_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[178].BC/count_out_reg[16]_i_1__15_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[178].BC/count_out_reg[16]_i_1__15_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[178].BC/count_out_reg[20]_i_1__15_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[178].BC/count_out_reg[20]_i_1__15_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[178].BC/count_out_reg[20]_i_1__15_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[178].BC/count_out_reg[4]_i_1__15_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[178].BC/count_out_reg[4]_i_1__15_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[178].BC/count_out_reg[4]_i_1__15_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[178].BC/count_out_reg[8]_i_1__15_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[178].BC/count_out_reg[8]_i_1__15_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[178].BC/count_out_reg[8]_i_1__15_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[179].BC/count_out_reg[0]_i_2__14_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[179].BC/count_out_reg[0]_i_2__14_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[179].BC/count_out_reg[0]_i_2__14_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[179].BC/count_out_reg[12]_i_1__14_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[179].BC/count_out_reg[12]_i_1__14_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[179].BC/count_out_reg[12]_i_1__14_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[179].BC/count_out_reg[16]_i_1__14_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[179].BC/count_out_reg[16]_i_1__14_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[179].BC/count_out_reg[16]_i_1__14_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[179].BC/count_out_reg[20]_i_1__14_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[179].BC/count_out_reg[20]_i_1__14_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[179].BC/count_out_reg[20]_i_1__14_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[179].BC/count_out_reg[4]_i_1__14_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[179].BC/count_out_reg[4]_i_1__14_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[179].BC/count_out_reg[4]_i_1__14_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[179].BC/count_out_reg[8]_i_1__14_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[179].BC/count_out_reg[8]_i_1__14_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[179].BC/count_out_reg[8]_i_1__14_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[17].BC/count_out_reg[0]_i_2__208_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[17].BC/count_out_reg[0]_i_2__208_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[17].BC/count_out_reg[0]_i_2__208_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[17].BC/count_out_reg[12]_i_1__208_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[17].BC/count_out_reg[12]_i_1__208_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[17].BC/count_out_reg[12]_i_1__208_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[17].BC/count_out_reg[16]_i_1__208_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[17].BC/count_out_reg[16]_i_1__208_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[17].BC/count_out_reg[16]_i_1__208_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[17].BC/count_out_reg[20]_i_1__208_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[17].BC/count_out_reg[20]_i_1__208_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[17].BC/count_out_reg[20]_i_1__208_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[17].BC/count_out_reg[4]_i_1__208_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[17].BC/count_out_reg[4]_i_1__208_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[17].BC/count_out_reg[4]_i_1__208_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[17].BC/count_out_reg[8]_i_1__208_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[17].BC/count_out_reg[8]_i_1__208_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[17].BC/count_out_reg[8]_i_1__208_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[180].BC/count_out_reg[0]_i_2__13_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[180].BC/count_out_reg[0]_i_2__13_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[180].BC/count_out_reg[0]_i_2__13_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[180].BC/count_out_reg[12]_i_1__13_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[180].BC/count_out_reg[12]_i_1__13_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[180].BC/count_out_reg[12]_i_1__13_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[180].BC/count_out_reg[16]_i_1__13_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[180].BC/count_out_reg[16]_i_1__13_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[180].BC/count_out_reg[16]_i_1__13_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[180].BC/count_out_reg[20]_i_1__13_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[180].BC/count_out_reg[20]_i_1__13_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[180].BC/count_out_reg[20]_i_1__13_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[180].BC/count_out_reg[4]_i_1__13_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[180].BC/count_out_reg[4]_i_1__13_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[180].BC/count_out_reg[4]_i_1__13_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[180].BC/count_out_reg[8]_i_1__13_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[180].BC/count_out_reg[8]_i_1__13_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[180].BC/count_out_reg[8]_i_1__13_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[181].BC/count_out_reg[0]_i_2__12_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[181].BC/count_out_reg[0]_i_2__12_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[181].BC/count_out_reg[0]_i_2__12_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[181].BC/count_out_reg[12]_i_1__12_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[181].BC/count_out_reg[12]_i_1__12_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[181].BC/count_out_reg[12]_i_1__12_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[181].BC/count_out_reg[16]_i_1__12_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[181].BC/count_out_reg[16]_i_1__12_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[181].BC/count_out_reg[16]_i_1__12_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[181].BC/count_out_reg[20]_i_1__12_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[181].BC/count_out_reg[20]_i_1__12_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[181].BC/count_out_reg[20]_i_1__12_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[181].BC/count_out_reg[4]_i_1__12_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[181].BC/count_out_reg[4]_i_1__12_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[181].BC/count_out_reg[4]_i_1__12_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[181].BC/count_out_reg[8]_i_1__12_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[181].BC/count_out_reg[8]_i_1__12_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[181].BC/count_out_reg[8]_i_1__12_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[182].BC/count_out_reg[0]_i_2__11_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[182].BC/count_out_reg[0]_i_2__11_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[182].BC/count_out_reg[0]_i_2__11_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[182].BC/count_out_reg[12]_i_1__11_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[182].BC/count_out_reg[12]_i_1__11_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[182].BC/count_out_reg[12]_i_1__11_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[182].BC/count_out_reg[16]_i_1__11_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[182].BC/count_out_reg[16]_i_1__11_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[182].BC/count_out_reg[16]_i_1__11_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[182].BC/count_out_reg[20]_i_1__11_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[182].BC/count_out_reg[20]_i_1__11_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[182].BC/count_out_reg[20]_i_1__11_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[182].BC/count_out_reg[4]_i_1__11_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[182].BC/count_out_reg[4]_i_1__11_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[182].BC/count_out_reg[4]_i_1__11_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[182].BC/count_out_reg[8]_i_1__11_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[182].BC/count_out_reg[8]_i_1__11_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[182].BC/count_out_reg[8]_i_1__11_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[183].BC/count_out_reg[0]_i_2__10_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[183].BC/count_out_reg[0]_i_2__10_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[183].BC/count_out_reg[0]_i_2__10_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[183].BC/count_out_reg[12]_i_1__10_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[183].BC/count_out_reg[12]_i_1__10_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[183].BC/count_out_reg[12]_i_1__10_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[183].BC/count_out_reg[16]_i_1__10_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[183].BC/count_out_reg[16]_i_1__10_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[183].BC/count_out_reg[16]_i_1__10_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[183].BC/count_out_reg[20]_i_1__10_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[183].BC/count_out_reg[20]_i_1__10_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[183].BC/count_out_reg[20]_i_1__10_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[183].BC/count_out_reg[4]_i_1__10_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[183].BC/count_out_reg[4]_i_1__10_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[183].BC/count_out_reg[4]_i_1__10_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[183].BC/count_out_reg[8]_i_1__10_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[183].BC/count_out_reg[8]_i_1__10_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[183].BC/count_out_reg[8]_i_1__10_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[184].BC/count_out_reg[0]_i_2__9_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[184].BC/count_out_reg[0]_i_2__9_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[184].BC/count_out_reg[0]_i_2__9_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[184].BC/count_out_reg[12]_i_1__9_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[184].BC/count_out_reg[12]_i_1__9_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[184].BC/count_out_reg[12]_i_1__9_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[184].BC/count_out_reg[16]_i_1__9_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[184].BC/count_out_reg[16]_i_1__9_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[184].BC/count_out_reg[16]_i_1__9_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[184].BC/count_out_reg[20]_i_1__9_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[184].BC/count_out_reg[20]_i_1__9_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[184].BC/count_out_reg[20]_i_1__9_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[184].BC/count_out_reg[4]_i_1__9_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[184].BC/count_out_reg[4]_i_1__9_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[184].BC/count_out_reg[4]_i_1__9_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[184].BC/count_out_reg[8]_i_1__9_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[184].BC/count_out_reg[8]_i_1__9_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[184].BC/count_out_reg[8]_i_1__9_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[185].BC/count_out_reg[0]_i_2__8_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[185].BC/count_out_reg[0]_i_2__8_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[185].BC/count_out_reg[0]_i_2__8_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[185].BC/count_out_reg[12]_i_1__8_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[185].BC/count_out_reg[12]_i_1__8_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[185].BC/count_out_reg[12]_i_1__8_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[185].BC/count_out_reg[16]_i_1__8_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[185].BC/count_out_reg[16]_i_1__8_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[185].BC/count_out_reg[16]_i_1__8_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[185].BC/count_out_reg[20]_i_1__8_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[185].BC/count_out_reg[20]_i_1__8_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[185].BC/count_out_reg[20]_i_1__8_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[185].BC/count_out_reg[4]_i_1__8_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[185].BC/count_out_reg[4]_i_1__8_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[185].BC/count_out_reg[4]_i_1__8_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[185].BC/count_out_reg[8]_i_1__8_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[185].BC/count_out_reg[8]_i_1__8_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[185].BC/count_out_reg[8]_i_1__8_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[186].BC/count_out_reg[0]_i_2__7_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[186].BC/count_out_reg[0]_i_2__7_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[186].BC/count_out_reg[0]_i_2__7_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[186].BC/count_out_reg[12]_i_1__7_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[186].BC/count_out_reg[12]_i_1__7_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[186].BC/count_out_reg[12]_i_1__7_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[186].BC/count_out_reg[16]_i_1__7_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[186].BC/count_out_reg[16]_i_1__7_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[186].BC/count_out_reg[16]_i_1__7_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[186].BC/count_out_reg[20]_i_1__7_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[186].BC/count_out_reg[20]_i_1__7_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[186].BC/count_out_reg[20]_i_1__7_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[186].BC/count_out_reg[4]_i_1__7_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[186].BC/count_out_reg[4]_i_1__7_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[186].BC/count_out_reg[4]_i_1__7_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[186].BC/count_out_reg[8]_i_1__7_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[186].BC/count_out_reg[8]_i_1__7_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[186].BC/count_out_reg[8]_i_1__7_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[187].BC/count_out_reg[0]_i_2__6_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[187].BC/count_out_reg[0]_i_2__6_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[187].BC/count_out_reg[0]_i_2__6_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[187].BC/count_out_reg[12]_i_1__6_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[187].BC/count_out_reg[12]_i_1__6_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[187].BC/count_out_reg[12]_i_1__6_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[187].BC/count_out_reg[16]_i_1__6_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[187].BC/count_out_reg[16]_i_1__6_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[187].BC/count_out_reg[16]_i_1__6_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[187].BC/count_out_reg[20]_i_1__6_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[187].BC/count_out_reg[20]_i_1__6_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[187].BC/count_out_reg[20]_i_1__6_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[187].BC/count_out_reg[4]_i_1__6_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[187].BC/count_out_reg[4]_i_1__6_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[187].BC/count_out_reg[4]_i_1__6_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[187].BC/count_out_reg[8]_i_1__6_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[187].BC/count_out_reg[8]_i_1__6_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[187].BC/count_out_reg[8]_i_1__6_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[188].BC/count_out_reg[0]_i_2__5_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[188].BC/count_out_reg[0]_i_2__5_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[188].BC/count_out_reg[0]_i_2__5_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[188].BC/count_out_reg[12]_i_1__5_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[188].BC/count_out_reg[12]_i_1__5_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[188].BC/count_out_reg[12]_i_1__5_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[188].BC/count_out_reg[16]_i_1__5_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[188].BC/count_out_reg[16]_i_1__5_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[188].BC/count_out_reg[16]_i_1__5_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[188].BC/count_out_reg[20]_i_1__5_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[188].BC/count_out_reg[20]_i_1__5_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[188].BC/count_out_reg[20]_i_1__5_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[188].BC/count_out_reg[4]_i_1__5_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[188].BC/count_out_reg[4]_i_1__5_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[188].BC/count_out_reg[4]_i_1__5_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[188].BC/count_out_reg[8]_i_1__5_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[188].BC/count_out_reg[8]_i_1__5_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[188].BC/count_out_reg[8]_i_1__5_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[189].BC/count_out_reg[0]_i_2__4_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[189].BC/count_out_reg[0]_i_2__4_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[189].BC/count_out_reg[0]_i_2__4_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[189].BC/count_out_reg[12]_i_1__4_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[189].BC/count_out_reg[12]_i_1__4_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[189].BC/count_out_reg[12]_i_1__4_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[189].BC/count_out_reg[16]_i_1__4_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[189].BC/count_out_reg[16]_i_1__4_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[189].BC/count_out_reg[16]_i_1__4_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[189].BC/count_out_reg[20]_i_1__4_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[189].BC/count_out_reg[20]_i_1__4_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[189].BC/count_out_reg[20]_i_1__4_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[189].BC/count_out_reg[4]_i_1__4_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[189].BC/count_out_reg[4]_i_1__4_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[189].BC/count_out_reg[4]_i_1__4_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[189].BC/count_out_reg[8]_i_1__4_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[189].BC/count_out_reg[8]_i_1__4_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[189].BC/count_out_reg[8]_i_1__4_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[18].BC/count_out_reg[0]_i_2__209_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[18].BC/count_out_reg[0]_i_2__209_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[18].BC/count_out_reg[0]_i_2__209_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[18].BC/count_out_reg[12]_i_1__209_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[18].BC/count_out_reg[12]_i_1__209_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[18].BC/count_out_reg[12]_i_1__209_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[18].BC/count_out_reg[16]_i_1__209_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[18].BC/count_out_reg[16]_i_1__209_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[18].BC/count_out_reg[16]_i_1__209_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[18].BC/count_out_reg[20]_i_1__209_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[18].BC/count_out_reg[20]_i_1__209_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[18].BC/count_out_reg[20]_i_1__209_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[18].BC/count_out_reg[4]_i_1__209_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[18].BC/count_out_reg[4]_i_1__209_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[18].BC/count_out_reg[4]_i_1__209_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[18].BC/count_out_reg[8]_i_1__209_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[18].BC/count_out_reg[8]_i_1__209_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[18].BC/count_out_reg[8]_i_1__209_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[190].BC/count_out_reg[0]_i_2__3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[190].BC/count_out_reg[0]_i_2__3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[190].BC/count_out_reg[0]_i_2__3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[190].BC/count_out_reg[12]_i_1__3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[190].BC/count_out_reg[12]_i_1__3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[190].BC/count_out_reg[12]_i_1__3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[190].BC/count_out_reg[16]_i_1__3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[190].BC/count_out_reg[16]_i_1__3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[190].BC/count_out_reg[16]_i_1__3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[190].BC/count_out_reg[20]_i_1__3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[190].BC/count_out_reg[20]_i_1__3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[190].BC/count_out_reg[20]_i_1__3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[190].BC/count_out_reg[4]_i_1__3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[190].BC/count_out_reg[4]_i_1__3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[190].BC/count_out_reg[4]_i_1__3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[190].BC/count_out_reg[8]_i_1__3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[190].BC/count_out_reg[8]_i_1__3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[190].BC/count_out_reg[8]_i_1__3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[191].BC/count_out_reg[0]_i_2__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[191].BC/count_out_reg[0]_i_2__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[191].BC/count_out_reg[0]_i_2__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[191].BC/count_out_reg[12]_i_1__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[191].BC/count_out_reg[12]_i_1__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[191].BC/count_out_reg[12]_i_1__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[191].BC/count_out_reg[16]_i_1__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[191].BC/count_out_reg[16]_i_1__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[191].BC/count_out_reg[16]_i_1__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[191].BC/count_out_reg[20]_i_1__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[191].BC/count_out_reg[20]_i_1__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[191].BC/count_out_reg[20]_i_1__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[191].BC/count_out_reg[4]_i_1__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[191].BC/count_out_reg[4]_i_1__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[191].BC/count_out_reg[4]_i_1__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[191].BC/count_out_reg[8]_i_1__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[191].BC/count_out_reg[8]_i_1__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[191].BC/count_out_reg[8]_i_1__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[192].BC/count_out_reg[0]_i_2__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[192].BC/count_out_reg[0]_i_2__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[192].BC/count_out_reg[0]_i_2__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[192].BC/count_out_reg[12]_i_1__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[192].BC/count_out_reg[12]_i_1__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[192].BC/count_out_reg[12]_i_1__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[192].BC/count_out_reg[16]_i_1__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[192].BC/count_out_reg[16]_i_1__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[192].BC/count_out_reg[16]_i_1__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[192].BC/count_out_reg[20]_i_1__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[192].BC/count_out_reg[20]_i_1__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[192].BC/count_out_reg[20]_i_1__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[192].BC/count_out_reg[4]_i_1__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[192].BC/count_out_reg[4]_i_1__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[192].BC/count_out_reg[4]_i_1__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[192].BC/count_out_reg[8]_i_1__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[192].BC/count_out_reg[8]_i_1__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[192].BC/count_out_reg[8]_i_1__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[193].BC/count_out_reg[0]_i_2__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[193].BC/count_out_reg[0]_i_2__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[193].BC/count_out_reg[0]_i_2__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[193].BC/count_out_reg[12]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[193].BC/count_out_reg[12]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[193].BC/count_out_reg[12]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[193].BC/count_out_reg[16]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[193].BC/count_out_reg[16]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[193].BC/count_out_reg[16]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[193].BC/count_out_reg[20]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[193].BC/count_out_reg[20]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[193].BC/count_out_reg[20]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[193].BC/count_out_reg[4]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[193].BC/count_out_reg[4]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[193].BC/count_out_reg[4]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[193].BC/count_out_reg[8]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[193].BC/count_out_reg[8]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[193].BC/count_out_reg[8]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[194].BC/count_out_reg[0]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[194].BC/count_out_reg[0]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[194].BC/count_out_reg[0]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[194].BC/count_out_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[194].BC/count_out_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[194].BC/count_out_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[194].BC/count_out_reg[16]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[194].BC/count_out_reg[16]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[194].BC/count_out_reg[16]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[194].BC/count_out_reg[20]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[194].BC/count_out_reg[20]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[194].BC/count_out_reg[20]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[194].BC/count_out_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[194].BC/count_out_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[194].BC/count_out_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[194].BC/count_out_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[194].BC/count_out_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[194].BC/count_out_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[195].BC/count_out_reg[0]_i_2__62_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[195].BC/count_out_reg[0]_i_2__62_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[195].BC/count_out_reg[0]_i_2__62_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[195].BC/count_out_reg[12]_i_1__62_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[195].BC/count_out_reg[12]_i_1__62_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[195].BC/count_out_reg[12]_i_1__62_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[195].BC/count_out_reg[16]_i_1__62_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[195].BC/count_out_reg[16]_i_1__62_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[195].BC/count_out_reg[16]_i_1__62_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[195].BC/count_out_reg[20]_i_1__62_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[195].BC/count_out_reg[20]_i_1__62_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[195].BC/count_out_reg[20]_i_1__62_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[195].BC/count_out_reg[4]_i_1__62_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[195].BC/count_out_reg[4]_i_1__62_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[195].BC/count_out_reg[4]_i_1__62_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[195].BC/count_out_reg[8]_i_1__62_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[195].BC/count_out_reg[8]_i_1__62_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[195].BC/count_out_reg[8]_i_1__62_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[196].BC/count_out_reg[0]_i_2__61_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[196].BC/count_out_reg[0]_i_2__61_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[196].BC/count_out_reg[0]_i_2__61_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[196].BC/count_out_reg[12]_i_1__61_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[196].BC/count_out_reg[12]_i_1__61_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[196].BC/count_out_reg[12]_i_1__61_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[196].BC/count_out_reg[16]_i_1__61_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[196].BC/count_out_reg[16]_i_1__61_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[196].BC/count_out_reg[16]_i_1__61_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[196].BC/count_out_reg[20]_i_1__61_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[196].BC/count_out_reg[20]_i_1__61_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[196].BC/count_out_reg[20]_i_1__61_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[196].BC/count_out_reg[4]_i_1__61_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[196].BC/count_out_reg[4]_i_1__61_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[196].BC/count_out_reg[4]_i_1__61_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[196].BC/count_out_reg[8]_i_1__61_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[196].BC/count_out_reg[8]_i_1__61_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[196].BC/count_out_reg[8]_i_1__61_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[197].BC/count_out_reg[0]_i_2__60_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[197].BC/count_out_reg[0]_i_2__60_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[197].BC/count_out_reg[0]_i_2__60_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[197].BC/count_out_reg[12]_i_1__60_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[197].BC/count_out_reg[12]_i_1__60_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[197].BC/count_out_reg[12]_i_1__60_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[197].BC/count_out_reg[16]_i_1__60_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[197].BC/count_out_reg[16]_i_1__60_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[197].BC/count_out_reg[16]_i_1__60_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[197].BC/count_out_reg[20]_i_1__60_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[197].BC/count_out_reg[20]_i_1__60_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[197].BC/count_out_reg[20]_i_1__60_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[197].BC/count_out_reg[4]_i_1__60_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[197].BC/count_out_reg[4]_i_1__60_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[197].BC/count_out_reg[4]_i_1__60_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[197].BC/count_out_reg[8]_i_1__60_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[197].BC/count_out_reg[8]_i_1__60_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[197].BC/count_out_reg[8]_i_1__60_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[198].BC/count_out_reg[0]_i_2__59_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[198].BC/count_out_reg[0]_i_2__59_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[198].BC/count_out_reg[0]_i_2__59_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[198].BC/count_out_reg[12]_i_1__59_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[198].BC/count_out_reg[12]_i_1__59_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[198].BC/count_out_reg[12]_i_1__59_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[198].BC/count_out_reg[16]_i_1__59_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[198].BC/count_out_reg[16]_i_1__59_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[198].BC/count_out_reg[16]_i_1__59_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[198].BC/count_out_reg[20]_i_1__59_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[198].BC/count_out_reg[20]_i_1__59_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[198].BC/count_out_reg[20]_i_1__59_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[198].BC/count_out_reg[4]_i_1__59_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[198].BC/count_out_reg[4]_i_1__59_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[198].BC/count_out_reg[4]_i_1__59_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[198].BC/count_out_reg[8]_i_1__59_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[198].BC/count_out_reg[8]_i_1__59_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[198].BC/count_out_reg[8]_i_1__59_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[199].BC/count_out_reg[0]_i_2__58_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[199].BC/count_out_reg[0]_i_2__58_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[199].BC/count_out_reg[0]_i_2__58_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[199].BC/count_out_reg[12]_i_1__58_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[199].BC/count_out_reg[12]_i_1__58_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[199].BC/count_out_reg[12]_i_1__58_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[199].BC/count_out_reg[16]_i_1__58_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[199].BC/count_out_reg[16]_i_1__58_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[199].BC/count_out_reg[16]_i_1__58_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[199].BC/count_out_reg[20]_i_1__58_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[199].BC/count_out_reg[20]_i_1__58_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[199].BC/count_out_reg[20]_i_1__58_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[199].BC/count_out_reg[4]_i_1__58_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[199].BC/count_out_reg[4]_i_1__58_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[199].BC/count_out_reg[4]_i_1__58_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[199].BC/count_out_reg[8]_i_1__58_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[199].BC/count_out_reg[8]_i_1__58_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[199].BC/count_out_reg[8]_i_1__58_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/count_out_reg[0]_i_2__210_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/count_out_reg[0]_i_2__210_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/count_out_reg[0]_i_2__210_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/count_out_reg[12]_i_1__210_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/count_out_reg[12]_i_1__210_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/count_out_reg[12]_i_1__210_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/count_out_reg[16]_i_1__210_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/count_out_reg[16]_i_1__210_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/count_out_reg[16]_i_1__210_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/count_out_reg[20]_i_1__210_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/count_out_reg[20]_i_1__210_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/count_out_reg[20]_i_1__210_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/count_out_reg[4]_i_1__210_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/count_out_reg[4]_i_1__210_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/count_out_reg[4]_i_1__210_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/count_out_reg[8]_i_1__210_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/count_out_reg[8]_i_1__210_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[19].BC/count_out_reg[8]_i_1__210_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[1].BC/count_out_reg[0]_i_2__192_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[1].BC/count_out_reg[0]_i_2__192_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[1].BC/count_out_reg[0]_i_2__192_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[1].BC/count_out_reg[12]_i_1__192_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[1].BC/count_out_reg[12]_i_1__192_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[1].BC/count_out_reg[12]_i_1__192_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[1].BC/count_out_reg[16]_i_1__192_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[1].BC/count_out_reg[16]_i_1__192_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[1].BC/count_out_reg[16]_i_1__192_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[1].BC/count_out_reg[20]_i_1__192_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[1].BC/count_out_reg[20]_i_1__192_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[1].BC/count_out_reg[20]_i_1__192_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[1].BC/count_out_reg[4]_i_1__192_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[1].BC/count_out_reg[4]_i_1__192_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[1].BC/count_out_reg[4]_i_1__192_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[1].BC/count_out_reg[8]_i_1__192_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[1].BC/count_out_reg[8]_i_1__192_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[1].BC/count_out_reg[8]_i_1__192_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[200].BC/count_out_reg[0]_i_2__57_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[200].BC/count_out_reg[0]_i_2__57_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[200].BC/count_out_reg[0]_i_2__57_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[200].BC/count_out_reg[12]_i_1__57_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[200].BC/count_out_reg[12]_i_1__57_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[200].BC/count_out_reg[12]_i_1__57_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[200].BC/count_out_reg[16]_i_1__57_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[200].BC/count_out_reg[16]_i_1__57_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[200].BC/count_out_reg[16]_i_1__57_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[200].BC/count_out_reg[20]_i_1__57_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[200].BC/count_out_reg[20]_i_1__57_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[200].BC/count_out_reg[20]_i_1__57_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[200].BC/count_out_reg[4]_i_1__57_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[200].BC/count_out_reg[4]_i_1__57_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[200].BC/count_out_reg[4]_i_1__57_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[200].BC/count_out_reg[8]_i_1__57_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[200].BC/count_out_reg[8]_i_1__57_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[200].BC/count_out_reg[8]_i_1__57_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[201].BC/count_out_reg[0]_i_2__56_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[201].BC/count_out_reg[0]_i_2__56_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[201].BC/count_out_reg[0]_i_2__56_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[201].BC/count_out_reg[12]_i_1__56_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[201].BC/count_out_reg[12]_i_1__56_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[201].BC/count_out_reg[12]_i_1__56_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[201].BC/count_out_reg[16]_i_1__56_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[201].BC/count_out_reg[16]_i_1__56_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[201].BC/count_out_reg[16]_i_1__56_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[201].BC/count_out_reg[20]_i_1__56_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[201].BC/count_out_reg[20]_i_1__56_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[201].BC/count_out_reg[20]_i_1__56_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[201].BC/count_out_reg[4]_i_1__56_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[201].BC/count_out_reg[4]_i_1__56_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[201].BC/count_out_reg[4]_i_1__56_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[201].BC/count_out_reg[8]_i_1__56_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[201].BC/count_out_reg[8]_i_1__56_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[201].BC/count_out_reg[8]_i_1__56_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[202].BC/count_out_reg[0]_i_2__55_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[202].BC/count_out_reg[0]_i_2__55_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[202].BC/count_out_reg[0]_i_2__55_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[202].BC/count_out_reg[12]_i_1__55_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[202].BC/count_out_reg[12]_i_1__55_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[202].BC/count_out_reg[12]_i_1__55_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[202].BC/count_out_reg[16]_i_1__55_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[202].BC/count_out_reg[16]_i_1__55_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[202].BC/count_out_reg[16]_i_1__55_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[202].BC/count_out_reg[20]_i_1__55_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[202].BC/count_out_reg[20]_i_1__55_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[202].BC/count_out_reg[20]_i_1__55_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[202].BC/count_out_reg[4]_i_1__55_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[202].BC/count_out_reg[4]_i_1__55_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[202].BC/count_out_reg[4]_i_1__55_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[202].BC/count_out_reg[8]_i_1__55_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[202].BC/count_out_reg[8]_i_1__55_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[202].BC/count_out_reg[8]_i_1__55_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[203].BC/count_out_reg[0]_i_2__54_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[203].BC/count_out_reg[0]_i_2__54_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[203].BC/count_out_reg[0]_i_2__54_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[203].BC/count_out_reg[12]_i_1__54_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[203].BC/count_out_reg[12]_i_1__54_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[203].BC/count_out_reg[12]_i_1__54_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[203].BC/count_out_reg[16]_i_1__54_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[203].BC/count_out_reg[16]_i_1__54_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[203].BC/count_out_reg[16]_i_1__54_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[203].BC/count_out_reg[20]_i_1__54_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[203].BC/count_out_reg[20]_i_1__54_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[203].BC/count_out_reg[20]_i_1__54_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[203].BC/count_out_reg[4]_i_1__54_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[203].BC/count_out_reg[4]_i_1__54_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[203].BC/count_out_reg[4]_i_1__54_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[203].BC/count_out_reg[8]_i_1__54_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[203].BC/count_out_reg[8]_i_1__54_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[203].BC/count_out_reg[8]_i_1__54_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[204].BC/count_out_reg[0]_i_2__53_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[204].BC/count_out_reg[0]_i_2__53_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[204].BC/count_out_reg[0]_i_2__53_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[204].BC/count_out_reg[12]_i_1__53_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[204].BC/count_out_reg[12]_i_1__53_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[204].BC/count_out_reg[12]_i_1__53_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[204].BC/count_out_reg[16]_i_1__53_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[204].BC/count_out_reg[16]_i_1__53_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[204].BC/count_out_reg[16]_i_1__53_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[204].BC/count_out_reg[20]_i_1__53_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[204].BC/count_out_reg[20]_i_1__53_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[204].BC/count_out_reg[20]_i_1__53_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[204].BC/count_out_reg[4]_i_1__53_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[204].BC/count_out_reg[4]_i_1__53_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[204].BC/count_out_reg[4]_i_1__53_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[204].BC/count_out_reg[8]_i_1__53_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[204].BC/count_out_reg[8]_i_1__53_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[204].BC/count_out_reg[8]_i_1__53_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[205].BC/count_out_reg[0]_i_2__52_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[205].BC/count_out_reg[0]_i_2__52_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[205].BC/count_out_reg[0]_i_2__52_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[205].BC/count_out_reg[12]_i_1__52_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[205].BC/count_out_reg[12]_i_1__52_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[205].BC/count_out_reg[12]_i_1__52_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[205].BC/count_out_reg[16]_i_1__52_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[205].BC/count_out_reg[16]_i_1__52_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[205].BC/count_out_reg[16]_i_1__52_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[205].BC/count_out_reg[20]_i_1__52_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[205].BC/count_out_reg[20]_i_1__52_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[205].BC/count_out_reg[20]_i_1__52_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[205].BC/count_out_reg[4]_i_1__52_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[205].BC/count_out_reg[4]_i_1__52_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[205].BC/count_out_reg[4]_i_1__52_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[205].BC/count_out_reg[8]_i_1__52_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[205].BC/count_out_reg[8]_i_1__52_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[205].BC/count_out_reg[8]_i_1__52_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[206].BC/count_out_reg[0]_i_2__51_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[206].BC/count_out_reg[0]_i_2__51_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[206].BC/count_out_reg[0]_i_2__51_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[206].BC/count_out_reg[12]_i_1__51_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[206].BC/count_out_reg[12]_i_1__51_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[206].BC/count_out_reg[12]_i_1__51_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[206].BC/count_out_reg[16]_i_1__51_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[206].BC/count_out_reg[16]_i_1__51_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[206].BC/count_out_reg[16]_i_1__51_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[206].BC/count_out_reg[20]_i_1__51_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[206].BC/count_out_reg[20]_i_1__51_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[206].BC/count_out_reg[20]_i_1__51_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[206].BC/count_out_reg[4]_i_1__51_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[206].BC/count_out_reg[4]_i_1__51_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[206].BC/count_out_reg[4]_i_1__51_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[206].BC/count_out_reg[8]_i_1__51_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[206].BC/count_out_reg[8]_i_1__51_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[206].BC/count_out_reg[8]_i_1__51_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[207].BC/count_out_reg[0]_i_2__50_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[207].BC/count_out_reg[0]_i_2__50_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[207].BC/count_out_reg[0]_i_2__50_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[207].BC/count_out_reg[12]_i_1__50_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[207].BC/count_out_reg[12]_i_1__50_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[207].BC/count_out_reg[12]_i_1__50_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[207].BC/count_out_reg[16]_i_1__50_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[207].BC/count_out_reg[16]_i_1__50_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[207].BC/count_out_reg[16]_i_1__50_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[207].BC/count_out_reg[20]_i_1__50_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[207].BC/count_out_reg[20]_i_1__50_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[207].BC/count_out_reg[20]_i_1__50_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[207].BC/count_out_reg[4]_i_1__50_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[207].BC/count_out_reg[4]_i_1__50_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[207].BC/count_out_reg[4]_i_1__50_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[207].BC/count_out_reg[8]_i_1__50_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[207].BC/count_out_reg[8]_i_1__50_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[207].BC/count_out_reg[8]_i_1__50_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[208].BC/count_out_reg[0]_i_2__143_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[208].BC/count_out_reg[0]_i_2__143_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[208].BC/count_out_reg[0]_i_2__143_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[208].BC/count_out_reg[12]_i_1__143_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[208].BC/count_out_reg[12]_i_1__143_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[208].BC/count_out_reg[12]_i_1__143_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[208].BC/count_out_reg[16]_i_1__143_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[208].BC/count_out_reg[16]_i_1__143_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[208].BC/count_out_reg[16]_i_1__143_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[208].BC/count_out_reg[20]_i_1__143_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[208].BC/count_out_reg[20]_i_1__143_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[208].BC/count_out_reg[20]_i_1__143_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[208].BC/count_out_reg[4]_i_1__143_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[208].BC/count_out_reg[4]_i_1__143_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[208].BC/count_out_reg[4]_i_1__143_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[208].BC/count_out_reg[8]_i_1__143_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[208].BC/count_out_reg[8]_i_1__143_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[208].BC/count_out_reg[8]_i_1__143_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[209].BC/count_out_reg[0]_i_2__144_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[209].BC/count_out_reg[0]_i_2__144_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[209].BC/count_out_reg[0]_i_2__144_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[209].BC/count_out_reg[12]_i_1__144_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[209].BC/count_out_reg[12]_i_1__144_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[209].BC/count_out_reg[12]_i_1__144_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[209].BC/count_out_reg[16]_i_1__144_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[209].BC/count_out_reg[16]_i_1__144_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[209].BC/count_out_reg[16]_i_1__144_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[209].BC/count_out_reg[20]_i_1__144_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[209].BC/count_out_reg[20]_i_1__144_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[209].BC/count_out_reg[20]_i_1__144_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[209].BC/count_out_reg[4]_i_1__144_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[209].BC/count_out_reg[4]_i_1__144_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[209].BC/count_out_reg[4]_i_1__144_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[209].BC/count_out_reg[8]_i_1__144_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[209].BC/count_out_reg[8]_i_1__144_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[209].BC/count_out_reg[8]_i_1__144_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[20].BC/count_out_reg[0]_i_2__211_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[20].BC/count_out_reg[0]_i_2__211_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[20].BC/count_out_reg[0]_i_2__211_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[20].BC/count_out_reg[12]_i_1__211_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[20].BC/count_out_reg[12]_i_1__211_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[20].BC/count_out_reg[12]_i_1__211_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[20].BC/count_out_reg[16]_i_1__211_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[20].BC/count_out_reg[16]_i_1__211_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[20].BC/count_out_reg[16]_i_1__211_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[20].BC/count_out_reg[20]_i_1__211_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[20].BC/count_out_reg[20]_i_1__211_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[20].BC/count_out_reg[20]_i_1__211_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[20].BC/count_out_reg[4]_i_1__211_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[20].BC/count_out_reg[4]_i_1__211_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[20].BC/count_out_reg[4]_i_1__211_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[20].BC/count_out_reg[8]_i_1__211_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[20].BC/count_out_reg[8]_i_1__211_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[20].BC/count_out_reg[8]_i_1__211_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[210].BC/count_out_reg[0]_i_2__145_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[210].BC/count_out_reg[0]_i_2__145_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[210].BC/count_out_reg[0]_i_2__145_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[210].BC/count_out_reg[12]_i_1__145_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[210].BC/count_out_reg[12]_i_1__145_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[210].BC/count_out_reg[12]_i_1__145_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[210].BC/count_out_reg[16]_i_1__145_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[210].BC/count_out_reg[16]_i_1__145_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[210].BC/count_out_reg[16]_i_1__145_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[210].BC/count_out_reg[20]_i_1__145_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[210].BC/count_out_reg[20]_i_1__145_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[210].BC/count_out_reg[20]_i_1__145_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[210].BC/count_out_reg[4]_i_1__145_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[210].BC/count_out_reg[4]_i_1__145_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[210].BC/count_out_reg[4]_i_1__145_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[210].BC/count_out_reg[8]_i_1__145_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[210].BC/count_out_reg[8]_i_1__145_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[210].BC/count_out_reg[8]_i_1__145_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/count_out_reg[0]_i_2__146_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/count_out_reg[0]_i_2__146_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/count_out_reg[0]_i_2__146_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/count_out_reg[12]_i_1__146_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/count_out_reg[12]_i_1__146_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/count_out_reg[12]_i_1__146_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/count_out_reg[16]_i_1__146_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/count_out_reg[16]_i_1__146_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/count_out_reg[16]_i_1__146_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/count_out_reg[20]_i_1__146_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/count_out_reg[20]_i_1__146_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/count_out_reg[20]_i_1__146_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/count_out_reg[4]_i_1__146_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/count_out_reg[4]_i_1__146_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/count_out_reg[4]_i_1__146_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/count_out_reg[8]_i_1__146_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/count_out_reg[8]_i_1__146_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[211].BC/count_out_reg[8]_i_1__146_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[212].BC/count_out_reg[0]_i_2__147_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[212].BC/count_out_reg[0]_i_2__147_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[212].BC/count_out_reg[0]_i_2__147_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[212].BC/count_out_reg[12]_i_1__147_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[212].BC/count_out_reg[12]_i_1__147_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[212].BC/count_out_reg[12]_i_1__147_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[212].BC/count_out_reg[16]_i_1__147_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[212].BC/count_out_reg[16]_i_1__147_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[212].BC/count_out_reg[16]_i_1__147_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[212].BC/count_out_reg[20]_i_1__147_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[212].BC/count_out_reg[20]_i_1__147_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[212].BC/count_out_reg[20]_i_1__147_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[212].BC/count_out_reg[4]_i_1__147_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[212].BC/count_out_reg[4]_i_1__147_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[212].BC/count_out_reg[4]_i_1__147_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[212].BC/count_out_reg[8]_i_1__147_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[212].BC/count_out_reg[8]_i_1__147_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[212].BC/count_out_reg[8]_i_1__147_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[213].BC/count_out_reg[0]_i_2__148_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[213].BC/count_out_reg[0]_i_2__148_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[213].BC/count_out_reg[0]_i_2__148_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[213].BC/count_out_reg[12]_i_1__148_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[213].BC/count_out_reg[12]_i_1__148_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[213].BC/count_out_reg[12]_i_1__148_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[213].BC/count_out_reg[16]_i_1__148_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[213].BC/count_out_reg[16]_i_1__148_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[213].BC/count_out_reg[16]_i_1__148_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[213].BC/count_out_reg[20]_i_1__148_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[213].BC/count_out_reg[20]_i_1__148_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[213].BC/count_out_reg[20]_i_1__148_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[213].BC/count_out_reg[4]_i_1__148_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[213].BC/count_out_reg[4]_i_1__148_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[213].BC/count_out_reg[4]_i_1__148_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[213].BC/count_out_reg[8]_i_1__148_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[213].BC/count_out_reg[8]_i_1__148_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[213].BC/count_out_reg[8]_i_1__148_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[214].BC/count_out_reg[0]_i_2__149_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[214].BC/count_out_reg[0]_i_2__149_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[214].BC/count_out_reg[0]_i_2__149_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[214].BC/count_out_reg[12]_i_1__149_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[214].BC/count_out_reg[12]_i_1__149_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[214].BC/count_out_reg[12]_i_1__149_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[214].BC/count_out_reg[16]_i_1__149_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[214].BC/count_out_reg[16]_i_1__149_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[214].BC/count_out_reg[16]_i_1__149_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[214].BC/count_out_reg[20]_i_1__149_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[214].BC/count_out_reg[20]_i_1__149_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[214].BC/count_out_reg[20]_i_1__149_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[214].BC/count_out_reg[4]_i_1__149_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[214].BC/count_out_reg[4]_i_1__149_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[214].BC/count_out_reg[4]_i_1__149_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[214].BC/count_out_reg[8]_i_1__149_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[214].BC/count_out_reg[8]_i_1__149_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[214].BC/count_out_reg[8]_i_1__149_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[215].BC/count_out_reg[0]_i_2__150_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[215].BC/count_out_reg[0]_i_2__150_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[215].BC/count_out_reg[0]_i_2__150_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[215].BC/count_out_reg[12]_i_1__150_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[215].BC/count_out_reg[12]_i_1__150_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[215].BC/count_out_reg[12]_i_1__150_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[215].BC/count_out_reg[16]_i_1__150_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[215].BC/count_out_reg[16]_i_1__150_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[215].BC/count_out_reg[16]_i_1__150_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[215].BC/count_out_reg[20]_i_1__150_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[215].BC/count_out_reg[20]_i_1__150_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[215].BC/count_out_reg[20]_i_1__150_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[215].BC/count_out_reg[4]_i_1__150_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[215].BC/count_out_reg[4]_i_1__150_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[215].BC/count_out_reg[4]_i_1__150_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[215].BC/count_out_reg[8]_i_1__150_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[215].BC/count_out_reg[8]_i_1__150_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[215].BC/count_out_reg[8]_i_1__150_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[216].BC/count_out_reg[0]_i_2__151_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[216].BC/count_out_reg[0]_i_2__151_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[216].BC/count_out_reg[0]_i_2__151_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[216].BC/count_out_reg[12]_i_1__151_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[216].BC/count_out_reg[12]_i_1__151_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[216].BC/count_out_reg[12]_i_1__151_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[216].BC/count_out_reg[16]_i_1__151_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[216].BC/count_out_reg[16]_i_1__151_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[216].BC/count_out_reg[16]_i_1__151_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[216].BC/count_out_reg[20]_i_1__151_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[216].BC/count_out_reg[20]_i_1__151_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[216].BC/count_out_reg[20]_i_1__151_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[216].BC/count_out_reg[4]_i_1__151_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[216].BC/count_out_reg[4]_i_1__151_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[216].BC/count_out_reg[4]_i_1__151_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[216].BC/count_out_reg[8]_i_1__151_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[216].BC/count_out_reg[8]_i_1__151_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[216].BC/count_out_reg[8]_i_1__151_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[217].BC/count_out_reg[0]_i_2__152_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[217].BC/count_out_reg[0]_i_2__152_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[217].BC/count_out_reg[0]_i_2__152_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[217].BC/count_out_reg[12]_i_1__152_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[217].BC/count_out_reg[12]_i_1__152_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[217].BC/count_out_reg[12]_i_1__152_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[217].BC/count_out_reg[16]_i_1__152_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[217].BC/count_out_reg[16]_i_1__152_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[217].BC/count_out_reg[16]_i_1__152_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[217].BC/count_out_reg[20]_i_1__152_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[217].BC/count_out_reg[20]_i_1__152_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[217].BC/count_out_reg[20]_i_1__152_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[217].BC/count_out_reg[4]_i_1__152_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[217].BC/count_out_reg[4]_i_1__152_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[217].BC/count_out_reg[4]_i_1__152_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[217].BC/count_out_reg[8]_i_1__152_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[217].BC/count_out_reg[8]_i_1__152_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[217].BC/count_out_reg[8]_i_1__152_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[218].BC/count_out_reg[0]_i_2__153_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[218].BC/count_out_reg[0]_i_2__153_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[218].BC/count_out_reg[0]_i_2__153_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[218].BC/count_out_reg[12]_i_1__153_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[218].BC/count_out_reg[12]_i_1__153_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[218].BC/count_out_reg[12]_i_1__153_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[218].BC/count_out_reg[16]_i_1__153_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[218].BC/count_out_reg[16]_i_1__153_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[218].BC/count_out_reg[16]_i_1__153_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[218].BC/count_out_reg[20]_i_1__153_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[218].BC/count_out_reg[20]_i_1__153_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[218].BC/count_out_reg[20]_i_1__153_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[218].BC/count_out_reg[4]_i_1__153_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[218].BC/count_out_reg[4]_i_1__153_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[218].BC/count_out_reg[4]_i_1__153_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[218].BC/count_out_reg[8]_i_1__153_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[218].BC/count_out_reg[8]_i_1__153_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[218].BC/count_out_reg[8]_i_1__153_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[219].BC/count_out_reg[0]_i_2__154_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[219].BC/count_out_reg[0]_i_2__154_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[219].BC/count_out_reg[0]_i_2__154_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[219].BC/count_out_reg[12]_i_1__154_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[219].BC/count_out_reg[12]_i_1__154_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[219].BC/count_out_reg[12]_i_1__154_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[219].BC/count_out_reg[16]_i_1__154_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[219].BC/count_out_reg[16]_i_1__154_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[219].BC/count_out_reg[16]_i_1__154_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[219].BC/count_out_reg[20]_i_1__154_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[219].BC/count_out_reg[20]_i_1__154_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[219].BC/count_out_reg[20]_i_1__154_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[219].BC/count_out_reg[4]_i_1__154_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[219].BC/count_out_reg[4]_i_1__154_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[219].BC/count_out_reg[4]_i_1__154_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[219].BC/count_out_reg[8]_i_1__154_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[219].BC/count_out_reg[8]_i_1__154_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[219].BC/count_out_reg[8]_i_1__154_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[21].BC/count_out_reg[0]_i_2__212_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[21].BC/count_out_reg[0]_i_2__212_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[21].BC/count_out_reg[0]_i_2__212_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[21].BC/count_out_reg[12]_i_1__212_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[21].BC/count_out_reg[12]_i_1__212_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[21].BC/count_out_reg[12]_i_1__212_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[21].BC/count_out_reg[16]_i_1__212_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[21].BC/count_out_reg[16]_i_1__212_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[21].BC/count_out_reg[16]_i_1__212_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[21].BC/count_out_reg[20]_i_1__212_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[21].BC/count_out_reg[20]_i_1__212_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[21].BC/count_out_reg[20]_i_1__212_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[21].BC/count_out_reg[4]_i_1__212_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[21].BC/count_out_reg[4]_i_1__212_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[21].BC/count_out_reg[4]_i_1__212_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[21].BC/count_out_reg[8]_i_1__212_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[21].BC/count_out_reg[8]_i_1__212_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[21].BC/count_out_reg[8]_i_1__212_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[220].BC/count_out_reg[0]_i_2__155_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[220].BC/count_out_reg[0]_i_2__155_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[220].BC/count_out_reg[0]_i_2__155_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[220].BC/count_out_reg[12]_i_1__155_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[220].BC/count_out_reg[12]_i_1__155_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[220].BC/count_out_reg[12]_i_1__155_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[220].BC/count_out_reg[16]_i_1__155_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[220].BC/count_out_reg[16]_i_1__155_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[220].BC/count_out_reg[16]_i_1__155_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[220].BC/count_out_reg[20]_i_1__155_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[220].BC/count_out_reg[20]_i_1__155_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[220].BC/count_out_reg[20]_i_1__155_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[220].BC/count_out_reg[4]_i_1__155_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[220].BC/count_out_reg[4]_i_1__155_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[220].BC/count_out_reg[4]_i_1__155_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[220].BC/count_out_reg[8]_i_1__155_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[220].BC/count_out_reg[8]_i_1__155_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[220].BC/count_out_reg[8]_i_1__155_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[221].BC/count_out_reg[0]_i_2__156_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[221].BC/count_out_reg[0]_i_2__156_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[221].BC/count_out_reg[0]_i_2__156_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[221].BC/count_out_reg[12]_i_1__156_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[221].BC/count_out_reg[12]_i_1__156_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[221].BC/count_out_reg[12]_i_1__156_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[221].BC/count_out_reg[16]_i_1__156_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[221].BC/count_out_reg[16]_i_1__156_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[221].BC/count_out_reg[16]_i_1__156_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[221].BC/count_out_reg[20]_i_1__156_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[221].BC/count_out_reg[20]_i_1__156_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[221].BC/count_out_reg[20]_i_1__156_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[221].BC/count_out_reg[4]_i_1__156_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[221].BC/count_out_reg[4]_i_1__156_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[221].BC/count_out_reg[4]_i_1__156_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[221].BC/count_out_reg[8]_i_1__156_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[221].BC/count_out_reg[8]_i_1__156_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[221].BC/count_out_reg[8]_i_1__156_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[222].BC/count_out_reg[0]_i_2__157_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[222].BC/count_out_reg[0]_i_2__157_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[222].BC/count_out_reg[0]_i_2__157_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[222].BC/count_out_reg[12]_i_1__157_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[222].BC/count_out_reg[12]_i_1__157_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[222].BC/count_out_reg[12]_i_1__157_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[222].BC/count_out_reg[16]_i_1__157_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[222].BC/count_out_reg[16]_i_1__157_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[222].BC/count_out_reg[16]_i_1__157_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[222].BC/count_out_reg[20]_i_1__157_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[222].BC/count_out_reg[20]_i_1__157_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[222].BC/count_out_reg[20]_i_1__157_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[222].BC/count_out_reg[4]_i_1__157_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[222].BC/count_out_reg[4]_i_1__157_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[222].BC/count_out_reg[4]_i_1__157_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[222].BC/count_out_reg[8]_i_1__157_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[222].BC/count_out_reg[8]_i_1__157_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[222].BC/count_out_reg[8]_i_1__157_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[223].BC/count_out_reg[0]_i_2__158_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[223].BC/count_out_reg[0]_i_2__158_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[223].BC/count_out_reg[0]_i_2__158_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[223].BC/count_out_reg[12]_i_1__158_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[223].BC/count_out_reg[12]_i_1__158_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[223].BC/count_out_reg[12]_i_1__158_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[223].BC/count_out_reg[16]_i_1__158_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[223].BC/count_out_reg[16]_i_1__158_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[223].BC/count_out_reg[16]_i_1__158_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[223].BC/count_out_reg[20]_i_1__158_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[223].BC/count_out_reg[20]_i_1__158_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[223].BC/count_out_reg[20]_i_1__158_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[223].BC/count_out_reg[4]_i_1__158_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[223].BC/count_out_reg[4]_i_1__158_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[223].BC/count_out_reg[4]_i_1__158_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[223].BC/count_out_reg[8]_i_1__158_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[223].BC/count_out_reg[8]_i_1__158_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[223].BC/count_out_reg[8]_i_1__158_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[224].BC/count_out_reg[0]_i_2__159_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[224].BC/count_out_reg[0]_i_2__159_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[224].BC/count_out_reg[0]_i_2__159_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[224].BC/count_out_reg[12]_i_1__159_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[224].BC/count_out_reg[12]_i_1__159_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[224].BC/count_out_reg[12]_i_1__159_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[224].BC/count_out_reg[16]_i_1__159_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[224].BC/count_out_reg[16]_i_1__159_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[224].BC/count_out_reg[16]_i_1__159_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[224].BC/count_out_reg[20]_i_1__159_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[224].BC/count_out_reg[20]_i_1__159_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[224].BC/count_out_reg[20]_i_1__159_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[224].BC/count_out_reg[4]_i_1__159_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[224].BC/count_out_reg[4]_i_1__159_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[224].BC/count_out_reg[4]_i_1__159_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[224].BC/count_out_reg[8]_i_1__159_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[224].BC/count_out_reg[8]_i_1__159_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[224].BC/count_out_reg[8]_i_1__159_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[225].BC/count_out_reg[0]_i_2__160_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[225].BC/count_out_reg[0]_i_2__160_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[225].BC/count_out_reg[0]_i_2__160_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[225].BC/count_out_reg[12]_i_1__160_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[225].BC/count_out_reg[12]_i_1__160_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[225].BC/count_out_reg[12]_i_1__160_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[225].BC/count_out_reg[16]_i_1__160_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[225].BC/count_out_reg[16]_i_1__160_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[225].BC/count_out_reg[16]_i_1__160_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[225].BC/count_out_reg[20]_i_1__160_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[225].BC/count_out_reg[20]_i_1__160_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[225].BC/count_out_reg[20]_i_1__160_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[225].BC/count_out_reg[4]_i_1__160_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[225].BC/count_out_reg[4]_i_1__160_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[225].BC/count_out_reg[4]_i_1__160_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[225].BC/count_out_reg[8]_i_1__160_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[225].BC/count_out_reg[8]_i_1__160_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[225].BC/count_out_reg[8]_i_1__160_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[226].BC/count_out_reg[0]_i_2__161_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[226].BC/count_out_reg[0]_i_2__161_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[226].BC/count_out_reg[0]_i_2__161_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[226].BC/count_out_reg[12]_i_1__161_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[226].BC/count_out_reg[12]_i_1__161_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[226].BC/count_out_reg[12]_i_1__161_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[226].BC/count_out_reg[16]_i_1__161_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[226].BC/count_out_reg[16]_i_1__161_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[226].BC/count_out_reg[16]_i_1__161_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[226].BC/count_out_reg[20]_i_1__161_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[226].BC/count_out_reg[20]_i_1__161_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[226].BC/count_out_reg[20]_i_1__161_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[226].BC/count_out_reg[4]_i_1__161_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[226].BC/count_out_reg[4]_i_1__161_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[226].BC/count_out_reg[4]_i_1__161_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[226].BC/count_out_reg[8]_i_1__161_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[226].BC/count_out_reg[8]_i_1__161_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[226].BC/count_out_reg[8]_i_1__161_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/count_out_reg[0]_i_2__162_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/count_out_reg[0]_i_2__162_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/count_out_reg[0]_i_2__162_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/count_out_reg[12]_i_1__162_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/count_out_reg[12]_i_1__162_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/count_out_reg[12]_i_1__162_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/count_out_reg[16]_i_1__162_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/count_out_reg[16]_i_1__162_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/count_out_reg[16]_i_1__162_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/count_out_reg[20]_i_1__162_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/count_out_reg[20]_i_1__162_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/count_out_reg[20]_i_1__162_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/count_out_reg[4]_i_1__162_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/count_out_reg[4]_i_1__162_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/count_out_reg[4]_i_1__162_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/count_out_reg[8]_i_1__162_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/count_out_reg[8]_i_1__162_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[227].BC/count_out_reg[8]_i_1__162_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[0]_i_2__163_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[0]_i_2__163_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[0]_i_2__163_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[12]_i_1__163_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[12]_i_1__163_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[12]_i_1__163_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[16]_i_1__163_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[16]_i_1__163_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[16]_i_1__163_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[20]_i_1__163_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[20]_i_1__163_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[20]_i_1__163_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[4]_i_1__163_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[4]_i_1__163_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[4]_i_1__163_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[8]_i_1__163_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[8]_i_1__163_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[228].BC/count_out_reg[8]_i_1__163_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[0]_i_2__164_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[0]_i_2__164_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[0]_i_2__164_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[12]_i_1__164_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[12]_i_1__164_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[12]_i_1__164_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[16]_i_1__164_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[16]_i_1__164_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[16]_i_1__164_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[20]_i_1__164_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[20]_i_1__164_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[20]_i_1__164_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[4]_i_1__164_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[4]_i_1__164_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[4]_i_1__164_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[8]_i_1__164_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[8]_i_1__164_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[229].BC/count_out_reg[8]_i_1__164_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[22].BC/count_out_reg[0]_i_2__213_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[22].BC/count_out_reg[0]_i_2__213_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[22].BC/count_out_reg[0]_i_2__213_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[22].BC/count_out_reg[12]_i_1__213_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[22].BC/count_out_reg[12]_i_1__213_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[22].BC/count_out_reg[12]_i_1__213_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[22].BC/count_out_reg[16]_i_1__213_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[22].BC/count_out_reg[16]_i_1__213_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[22].BC/count_out_reg[16]_i_1__213_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[22].BC/count_out_reg[20]_i_1__213_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[22].BC/count_out_reg[20]_i_1__213_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[22].BC/count_out_reg[20]_i_1__213_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[22].BC/count_out_reg[4]_i_1__213_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[22].BC/count_out_reg[4]_i_1__213_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[22].BC/count_out_reg[4]_i_1__213_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[22].BC/count_out_reg[8]_i_1__213_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[22].BC/count_out_reg[8]_i_1__213_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[22].BC/count_out_reg[8]_i_1__213_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[230].BC/count_out_reg[0]_i_2__165_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[230].BC/count_out_reg[0]_i_2__165_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[230].BC/count_out_reg[0]_i_2__165_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[230].BC/count_out_reg[12]_i_1__165_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[230].BC/count_out_reg[12]_i_1__165_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[230].BC/count_out_reg[12]_i_1__165_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[230].BC/count_out_reg[16]_i_1__165_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[230].BC/count_out_reg[16]_i_1__165_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[230].BC/count_out_reg[16]_i_1__165_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[230].BC/count_out_reg[20]_i_1__165_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[230].BC/count_out_reg[20]_i_1__165_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[230].BC/count_out_reg[20]_i_1__165_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[230].BC/count_out_reg[4]_i_1__165_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[230].BC/count_out_reg[4]_i_1__165_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[230].BC/count_out_reg[4]_i_1__165_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[230].BC/count_out_reg[8]_i_1__165_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[230].BC/count_out_reg[8]_i_1__165_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[230].BC/count_out_reg[8]_i_1__165_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/count_out_reg[0]_i_2__166_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/count_out_reg[0]_i_2__166_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/count_out_reg[0]_i_2__166_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/count_out_reg[12]_i_1__166_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/count_out_reg[12]_i_1__166_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/count_out_reg[12]_i_1__166_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/count_out_reg[16]_i_1__166_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/count_out_reg[16]_i_1__166_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/count_out_reg[16]_i_1__166_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/count_out_reg[20]_i_1__166_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/count_out_reg[20]_i_1__166_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/count_out_reg[20]_i_1__166_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/count_out_reg[4]_i_1__166_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/count_out_reg[4]_i_1__166_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/count_out_reg[4]_i_1__166_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/count_out_reg[8]_i_1__166_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/count_out_reg[8]_i_1__166_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[231].BC/count_out_reg[8]_i_1__166_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[232].BC/count_out_reg[0]_i_2__167_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[232].BC/count_out_reg[0]_i_2__167_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[232].BC/count_out_reg[0]_i_2__167_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[232].BC/count_out_reg[12]_i_1__167_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[232].BC/count_out_reg[12]_i_1__167_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[232].BC/count_out_reg[12]_i_1__167_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[232].BC/count_out_reg[16]_i_1__167_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[232].BC/count_out_reg[16]_i_1__167_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[232].BC/count_out_reg[16]_i_1__167_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[232].BC/count_out_reg[20]_i_1__167_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[232].BC/count_out_reg[20]_i_1__167_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[232].BC/count_out_reg[20]_i_1__167_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[232].BC/count_out_reg[4]_i_1__167_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[232].BC/count_out_reg[4]_i_1__167_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[232].BC/count_out_reg[4]_i_1__167_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[232].BC/count_out_reg[8]_i_1__167_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[232].BC/count_out_reg[8]_i_1__167_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[232].BC/count_out_reg[8]_i_1__167_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[233].BC/count_out_reg[0]_i_2__168_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[233].BC/count_out_reg[0]_i_2__168_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[233].BC/count_out_reg[0]_i_2__168_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[233].BC/count_out_reg[12]_i_1__168_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[233].BC/count_out_reg[12]_i_1__168_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[233].BC/count_out_reg[12]_i_1__168_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[233].BC/count_out_reg[16]_i_1__168_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[233].BC/count_out_reg[16]_i_1__168_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[233].BC/count_out_reg[16]_i_1__168_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[233].BC/count_out_reg[20]_i_1__168_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[233].BC/count_out_reg[20]_i_1__168_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[233].BC/count_out_reg[20]_i_1__168_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[233].BC/count_out_reg[4]_i_1__168_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[233].BC/count_out_reg[4]_i_1__168_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[233].BC/count_out_reg[4]_i_1__168_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[233].BC/count_out_reg[8]_i_1__168_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[233].BC/count_out_reg[8]_i_1__168_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[233].BC/count_out_reg[8]_i_1__168_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[234].BC/count_out_reg[0]_i_2__169_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[234].BC/count_out_reg[0]_i_2__169_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[234].BC/count_out_reg[0]_i_2__169_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[234].BC/count_out_reg[12]_i_1__169_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[234].BC/count_out_reg[12]_i_1__169_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[234].BC/count_out_reg[12]_i_1__169_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[234].BC/count_out_reg[16]_i_1__169_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[234].BC/count_out_reg[16]_i_1__169_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[234].BC/count_out_reg[16]_i_1__169_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[234].BC/count_out_reg[20]_i_1__169_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[234].BC/count_out_reg[20]_i_1__169_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[234].BC/count_out_reg[20]_i_1__169_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[234].BC/count_out_reg[4]_i_1__169_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[234].BC/count_out_reg[4]_i_1__169_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[234].BC/count_out_reg[4]_i_1__169_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[234].BC/count_out_reg[8]_i_1__169_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[234].BC/count_out_reg[8]_i_1__169_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[234].BC/count_out_reg[8]_i_1__169_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[235].BC/count_out_reg[0]_i_2__170_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[235].BC/count_out_reg[0]_i_2__170_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[235].BC/count_out_reg[0]_i_2__170_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[235].BC/count_out_reg[12]_i_1__170_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[235].BC/count_out_reg[12]_i_1__170_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[235].BC/count_out_reg[12]_i_1__170_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[235].BC/count_out_reg[16]_i_1__170_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[235].BC/count_out_reg[16]_i_1__170_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[235].BC/count_out_reg[16]_i_1__170_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[235].BC/count_out_reg[20]_i_1__170_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[235].BC/count_out_reg[20]_i_1__170_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[235].BC/count_out_reg[20]_i_1__170_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[235].BC/count_out_reg[4]_i_1__170_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[235].BC/count_out_reg[4]_i_1__170_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[235].BC/count_out_reg[4]_i_1__170_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[235].BC/count_out_reg[8]_i_1__170_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[235].BC/count_out_reg[8]_i_1__170_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[235].BC/count_out_reg[8]_i_1__170_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[236].BC/count_out_reg[0]_i_2__171_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[236].BC/count_out_reg[0]_i_2__171_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[236].BC/count_out_reg[0]_i_2__171_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[236].BC/count_out_reg[12]_i_1__171_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[236].BC/count_out_reg[12]_i_1__171_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[236].BC/count_out_reg[12]_i_1__171_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[236].BC/count_out_reg[16]_i_1__171_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[236].BC/count_out_reg[16]_i_1__171_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[236].BC/count_out_reg[16]_i_1__171_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[236].BC/count_out_reg[20]_i_1__171_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[236].BC/count_out_reg[20]_i_1__171_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[236].BC/count_out_reg[20]_i_1__171_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[236].BC/count_out_reg[4]_i_1__171_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[236].BC/count_out_reg[4]_i_1__171_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[236].BC/count_out_reg[4]_i_1__171_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[236].BC/count_out_reg[8]_i_1__171_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[236].BC/count_out_reg[8]_i_1__171_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[236].BC/count_out_reg[8]_i_1__171_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[237].BC/count_out_reg[0]_i_2__172_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[237].BC/count_out_reg[0]_i_2__172_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[237].BC/count_out_reg[0]_i_2__172_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[237].BC/count_out_reg[12]_i_1__172_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[237].BC/count_out_reg[12]_i_1__172_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[237].BC/count_out_reg[12]_i_1__172_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[237].BC/count_out_reg[16]_i_1__172_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[237].BC/count_out_reg[16]_i_1__172_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[237].BC/count_out_reg[16]_i_1__172_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[237].BC/count_out_reg[20]_i_1__172_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[237].BC/count_out_reg[20]_i_1__172_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[237].BC/count_out_reg[20]_i_1__172_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[237].BC/count_out_reg[4]_i_1__172_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[237].BC/count_out_reg[4]_i_1__172_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[237].BC/count_out_reg[4]_i_1__172_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[237].BC/count_out_reg[8]_i_1__172_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[237].BC/count_out_reg[8]_i_1__172_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[237].BC/count_out_reg[8]_i_1__172_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[238].BC/count_out_reg[0]_i_2__173_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[238].BC/count_out_reg[0]_i_2__173_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[238].BC/count_out_reg[0]_i_2__173_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[238].BC/count_out_reg[12]_i_1__173_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[238].BC/count_out_reg[12]_i_1__173_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[238].BC/count_out_reg[12]_i_1__173_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[238].BC/count_out_reg[16]_i_1__173_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[238].BC/count_out_reg[16]_i_1__173_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[238].BC/count_out_reg[16]_i_1__173_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[238].BC/count_out_reg[20]_i_1__173_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[238].BC/count_out_reg[20]_i_1__173_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[238].BC/count_out_reg[20]_i_1__173_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[238].BC/count_out_reg[4]_i_1__173_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[238].BC/count_out_reg[4]_i_1__173_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[238].BC/count_out_reg[4]_i_1__173_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[238].BC/count_out_reg[8]_i_1__173_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[238].BC/count_out_reg[8]_i_1__173_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[238].BC/count_out_reg[8]_i_1__173_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[239].BC/count_out_reg[0]_i_2__174_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[239].BC/count_out_reg[0]_i_2__174_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[239].BC/count_out_reg[0]_i_2__174_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[239].BC/count_out_reg[12]_i_1__174_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[239].BC/count_out_reg[12]_i_1__174_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[239].BC/count_out_reg[12]_i_1__174_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[239].BC/count_out_reg[16]_i_1__174_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[239].BC/count_out_reg[16]_i_1__174_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[239].BC/count_out_reg[16]_i_1__174_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[239].BC/count_out_reg[20]_i_1__174_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[239].BC/count_out_reg[20]_i_1__174_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[239].BC/count_out_reg[20]_i_1__174_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[239].BC/count_out_reg[4]_i_1__174_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[239].BC/count_out_reg[4]_i_1__174_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[239].BC/count_out_reg[4]_i_1__174_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[239].BC/count_out_reg[8]_i_1__174_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[239].BC/count_out_reg[8]_i_1__174_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[239].BC/count_out_reg[8]_i_1__174_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[23].BC/count_out_reg[0]_i_2__214_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[23].BC/count_out_reg[0]_i_2__214_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[23].BC/count_out_reg[0]_i_2__214_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[23].BC/count_out_reg[12]_i_1__214_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[23].BC/count_out_reg[12]_i_1__214_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[23].BC/count_out_reg[12]_i_1__214_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[23].BC/count_out_reg[16]_i_1__214_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[23].BC/count_out_reg[16]_i_1__214_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[23].BC/count_out_reg[16]_i_1__214_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[23].BC/count_out_reg[20]_i_1__214_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[23].BC/count_out_reg[20]_i_1__214_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[23].BC/count_out_reg[20]_i_1__214_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[23].BC/count_out_reg[4]_i_1__214_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[23].BC/count_out_reg[4]_i_1__214_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[23].BC/count_out_reg[4]_i_1__214_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[23].BC/count_out_reg[8]_i_1__214_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[23].BC/count_out_reg[8]_i_1__214_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[23].BC/count_out_reg[8]_i_1__214_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[240].BC/count_out_reg[0]_i_2__175_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[240].BC/count_out_reg[0]_i_2__175_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[240].BC/count_out_reg[0]_i_2__175_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[240].BC/count_out_reg[12]_i_1__175_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[240].BC/count_out_reg[12]_i_1__175_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[240].BC/count_out_reg[12]_i_1__175_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[240].BC/count_out_reg[16]_i_1__175_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[240].BC/count_out_reg[16]_i_1__175_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[240].BC/count_out_reg[16]_i_1__175_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[240].BC/count_out_reg[20]_i_1__175_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[240].BC/count_out_reg[20]_i_1__175_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[240].BC/count_out_reg[20]_i_1__175_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[240].BC/count_out_reg[4]_i_1__175_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[240].BC/count_out_reg[4]_i_1__175_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[240].BC/count_out_reg[4]_i_1__175_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[240].BC/count_out_reg[8]_i_1__175_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[240].BC/count_out_reg[8]_i_1__175_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[240].BC/count_out_reg[8]_i_1__175_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[241].BC/count_out_reg[0]_i_2__176_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[241].BC/count_out_reg[0]_i_2__176_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[241].BC/count_out_reg[0]_i_2__176_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[241].BC/count_out_reg[12]_i_1__176_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[241].BC/count_out_reg[12]_i_1__176_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[241].BC/count_out_reg[12]_i_1__176_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[241].BC/count_out_reg[16]_i_1__176_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[241].BC/count_out_reg[16]_i_1__176_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[241].BC/count_out_reg[16]_i_1__176_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[241].BC/count_out_reg[20]_i_1__176_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[241].BC/count_out_reg[20]_i_1__176_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[241].BC/count_out_reg[20]_i_1__176_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[241].BC/count_out_reg[4]_i_1__176_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[241].BC/count_out_reg[4]_i_1__176_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[241].BC/count_out_reg[4]_i_1__176_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[241].BC/count_out_reg[8]_i_1__176_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[241].BC/count_out_reg[8]_i_1__176_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[241].BC/count_out_reg[8]_i_1__176_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[242].BC/count_out_reg[0]_i_2__177_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[242].BC/count_out_reg[0]_i_2__177_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[242].BC/count_out_reg[0]_i_2__177_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[242].BC/count_out_reg[12]_i_1__177_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[242].BC/count_out_reg[12]_i_1__177_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[242].BC/count_out_reg[12]_i_1__177_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[242].BC/count_out_reg[16]_i_1__177_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[242].BC/count_out_reg[16]_i_1__177_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[242].BC/count_out_reg[16]_i_1__177_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[242].BC/count_out_reg[20]_i_1__177_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[242].BC/count_out_reg[20]_i_1__177_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[242].BC/count_out_reg[20]_i_1__177_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[242].BC/count_out_reg[4]_i_1__177_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[242].BC/count_out_reg[4]_i_1__177_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[242].BC/count_out_reg[4]_i_1__177_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[242].BC/count_out_reg[8]_i_1__177_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[242].BC/count_out_reg[8]_i_1__177_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[242].BC/count_out_reg[8]_i_1__177_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[243].BC/count_out_reg[0]_i_2__178_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[243].BC/count_out_reg[0]_i_2__178_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[243].BC/count_out_reg[0]_i_2__178_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[243].BC/count_out_reg[12]_i_1__178_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[243].BC/count_out_reg[12]_i_1__178_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[243].BC/count_out_reg[12]_i_1__178_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[243].BC/count_out_reg[16]_i_1__178_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[243].BC/count_out_reg[16]_i_1__178_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[243].BC/count_out_reg[16]_i_1__178_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[243].BC/count_out_reg[20]_i_1__178_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[243].BC/count_out_reg[20]_i_1__178_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[243].BC/count_out_reg[20]_i_1__178_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[243].BC/count_out_reg[4]_i_1__178_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[243].BC/count_out_reg[4]_i_1__178_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[243].BC/count_out_reg[4]_i_1__178_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[243].BC/count_out_reg[8]_i_1__178_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[243].BC/count_out_reg[8]_i_1__178_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[243].BC/count_out_reg[8]_i_1__178_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[244].BC/count_out_reg[0]_i_2__179_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[244].BC/count_out_reg[0]_i_2__179_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[244].BC/count_out_reg[0]_i_2__179_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[244].BC/count_out_reg[12]_i_1__179_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[244].BC/count_out_reg[12]_i_1__179_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[244].BC/count_out_reg[12]_i_1__179_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[244].BC/count_out_reg[16]_i_1__179_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[244].BC/count_out_reg[16]_i_1__179_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[244].BC/count_out_reg[16]_i_1__179_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[244].BC/count_out_reg[20]_i_1__179_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[244].BC/count_out_reg[20]_i_1__179_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[244].BC/count_out_reg[20]_i_1__179_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[244].BC/count_out_reg[4]_i_1__179_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[244].BC/count_out_reg[4]_i_1__179_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[244].BC/count_out_reg[4]_i_1__179_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[244].BC/count_out_reg[8]_i_1__179_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[244].BC/count_out_reg[8]_i_1__179_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[244].BC/count_out_reg[8]_i_1__179_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[245].BC/count_out_reg[0]_i_2__180_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[245].BC/count_out_reg[0]_i_2__180_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[245].BC/count_out_reg[0]_i_2__180_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[245].BC/count_out_reg[12]_i_1__180_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[245].BC/count_out_reg[12]_i_1__180_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[245].BC/count_out_reg[12]_i_1__180_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[245].BC/count_out_reg[16]_i_1__180_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[245].BC/count_out_reg[16]_i_1__180_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[245].BC/count_out_reg[16]_i_1__180_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[245].BC/count_out_reg[20]_i_1__180_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[245].BC/count_out_reg[20]_i_1__180_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[245].BC/count_out_reg[20]_i_1__180_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[245].BC/count_out_reg[4]_i_1__180_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[245].BC/count_out_reg[4]_i_1__180_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[245].BC/count_out_reg[4]_i_1__180_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[245].BC/count_out_reg[8]_i_1__180_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[245].BC/count_out_reg[8]_i_1__180_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[245].BC/count_out_reg[8]_i_1__180_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[0]_i_2__181_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[0]_i_2__181_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[0]_i_2__181_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[12]_i_1__181_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[12]_i_1__181_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[12]_i_1__181_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[16]_i_1__181_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[16]_i_1__181_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[16]_i_1__181_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[20]_i_1__181_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[20]_i_1__181_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[20]_i_1__181_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[4]_i_1__181_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[4]_i_1__181_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[4]_i_1__181_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[8]_i_1__181_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[8]_i_1__181_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[246].BC/count_out_reg[8]_i_1__181_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[247].BC/count_out_reg[0]_i_2__182_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[247].BC/count_out_reg[0]_i_2__182_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[247].BC/count_out_reg[0]_i_2__182_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[247].BC/count_out_reg[12]_i_1__182_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[247].BC/count_out_reg[12]_i_1__182_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[247].BC/count_out_reg[12]_i_1__182_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[247].BC/count_out_reg[16]_i_1__182_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[247].BC/count_out_reg[16]_i_1__182_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[247].BC/count_out_reg[16]_i_1__182_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[247].BC/count_out_reg[20]_i_1__182_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[247].BC/count_out_reg[20]_i_1__182_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[247].BC/count_out_reg[20]_i_1__182_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[247].BC/count_out_reg[4]_i_1__182_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[247].BC/count_out_reg[4]_i_1__182_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[247].BC/count_out_reg[4]_i_1__182_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[247].BC/count_out_reg[8]_i_1__182_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[247].BC/count_out_reg[8]_i_1__182_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[247].BC/count_out_reg[8]_i_1__182_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[248].BC/count_out_reg[0]_i_2__183_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[248].BC/count_out_reg[0]_i_2__183_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[248].BC/count_out_reg[0]_i_2__183_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[248].BC/count_out_reg[12]_i_1__183_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[248].BC/count_out_reg[12]_i_1__183_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[248].BC/count_out_reg[12]_i_1__183_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[248].BC/count_out_reg[16]_i_1__183_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[248].BC/count_out_reg[16]_i_1__183_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[248].BC/count_out_reg[16]_i_1__183_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[248].BC/count_out_reg[20]_i_1__183_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[248].BC/count_out_reg[20]_i_1__183_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[248].BC/count_out_reg[20]_i_1__183_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[248].BC/count_out_reg[4]_i_1__183_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[248].BC/count_out_reg[4]_i_1__183_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[248].BC/count_out_reg[4]_i_1__183_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[248].BC/count_out_reg[8]_i_1__183_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[248].BC/count_out_reg[8]_i_1__183_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[248].BC/count_out_reg[8]_i_1__183_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[249].BC/count_out_reg[0]_i_2__184_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[249].BC/count_out_reg[0]_i_2__184_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[249].BC/count_out_reg[0]_i_2__184_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[249].BC/count_out_reg[12]_i_1__184_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[249].BC/count_out_reg[12]_i_1__184_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[249].BC/count_out_reg[12]_i_1__184_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[249].BC/count_out_reg[16]_i_1__184_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[249].BC/count_out_reg[16]_i_1__184_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[249].BC/count_out_reg[16]_i_1__184_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[249].BC/count_out_reg[20]_i_1__184_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[249].BC/count_out_reg[20]_i_1__184_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[249].BC/count_out_reg[20]_i_1__184_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[249].BC/count_out_reg[4]_i_1__184_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[249].BC/count_out_reg[4]_i_1__184_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[249].BC/count_out_reg[4]_i_1__184_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[249].BC/count_out_reg[8]_i_1__184_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[249].BC/count_out_reg[8]_i_1__184_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[249].BC/count_out_reg[8]_i_1__184_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[24].BC/count_out_reg[0]_i_2__215_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[24].BC/count_out_reg[0]_i_2__215_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[24].BC/count_out_reg[0]_i_2__215_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[24].BC/count_out_reg[12]_i_1__215_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[24].BC/count_out_reg[12]_i_1__215_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[24].BC/count_out_reg[12]_i_1__215_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[24].BC/count_out_reg[16]_i_1__215_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[24].BC/count_out_reg[16]_i_1__215_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[24].BC/count_out_reg[16]_i_1__215_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[24].BC/count_out_reg[20]_i_1__215_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[24].BC/count_out_reg[20]_i_1__215_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[24].BC/count_out_reg[20]_i_1__215_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[24].BC/count_out_reg[4]_i_1__215_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[24].BC/count_out_reg[4]_i_1__215_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[24].BC/count_out_reg[4]_i_1__215_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[24].BC/count_out_reg[8]_i_1__215_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[24].BC/count_out_reg[8]_i_1__215_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[24].BC/count_out_reg[8]_i_1__215_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[250].BC/count_out_reg[0]_i_2__185_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[250].BC/count_out_reg[0]_i_2__185_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[250].BC/count_out_reg[0]_i_2__185_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[250].BC/count_out_reg[12]_i_1__185_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[250].BC/count_out_reg[12]_i_1__185_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[250].BC/count_out_reg[12]_i_1__185_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[250].BC/count_out_reg[16]_i_1__185_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[250].BC/count_out_reg[16]_i_1__185_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[250].BC/count_out_reg[16]_i_1__185_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[250].BC/count_out_reg[20]_i_1__185_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[250].BC/count_out_reg[20]_i_1__185_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[250].BC/count_out_reg[20]_i_1__185_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[250].BC/count_out_reg[4]_i_1__185_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[250].BC/count_out_reg[4]_i_1__185_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[250].BC/count_out_reg[4]_i_1__185_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[250].BC/count_out_reg[8]_i_1__185_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[250].BC/count_out_reg[8]_i_1__185_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[250].BC/count_out_reg[8]_i_1__185_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[251].BC/count_out_reg[0]_i_2__186_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[251].BC/count_out_reg[0]_i_2__186_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[251].BC/count_out_reg[0]_i_2__186_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[251].BC/count_out_reg[12]_i_1__186_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[251].BC/count_out_reg[12]_i_1__186_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[251].BC/count_out_reg[12]_i_1__186_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[251].BC/count_out_reg[16]_i_1__186_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[251].BC/count_out_reg[16]_i_1__186_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[251].BC/count_out_reg[16]_i_1__186_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[251].BC/count_out_reg[20]_i_1__186_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[251].BC/count_out_reg[20]_i_1__186_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[251].BC/count_out_reg[20]_i_1__186_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[251].BC/count_out_reg[4]_i_1__186_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[251].BC/count_out_reg[4]_i_1__186_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[251].BC/count_out_reg[4]_i_1__186_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[251].BC/count_out_reg[8]_i_1__186_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[251].BC/count_out_reg[8]_i_1__186_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[251].BC/count_out_reg[8]_i_1__186_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[252].BC/count_out_reg[0]_i_2__187_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[252].BC/count_out_reg[0]_i_2__187_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[252].BC/count_out_reg[0]_i_2__187_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[252].BC/count_out_reg[12]_i_1__187_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[252].BC/count_out_reg[12]_i_1__187_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[252].BC/count_out_reg[12]_i_1__187_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[252].BC/count_out_reg[16]_i_1__187_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[252].BC/count_out_reg[16]_i_1__187_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[252].BC/count_out_reg[16]_i_1__187_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[252].BC/count_out_reg[20]_i_1__187_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[252].BC/count_out_reg[20]_i_1__187_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[252].BC/count_out_reg[20]_i_1__187_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[252].BC/count_out_reg[4]_i_1__187_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[252].BC/count_out_reg[4]_i_1__187_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[252].BC/count_out_reg[4]_i_1__187_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[252].BC/count_out_reg[8]_i_1__187_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[252].BC/count_out_reg[8]_i_1__187_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[252].BC/count_out_reg[8]_i_1__187_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[253].BC/count_out_reg[0]_i_2__188_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[253].BC/count_out_reg[0]_i_2__188_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[253].BC/count_out_reg[0]_i_2__188_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[253].BC/count_out_reg[12]_i_1__188_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[253].BC/count_out_reg[12]_i_1__188_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[253].BC/count_out_reg[12]_i_1__188_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[253].BC/count_out_reg[16]_i_1__188_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[253].BC/count_out_reg[16]_i_1__188_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[253].BC/count_out_reg[16]_i_1__188_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[253].BC/count_out_reg[20]_i_1__188_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[253].BC/count_out_reg[20]_i_1__188_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[253].BC/count_out_reg[20]_i_1__188_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[253].BC/count_out_reg[4]_i_1__188_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[253].BC/count_out_reg[4]_i_1__188_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[253].BC/count_out_reg[4]_i_1__188_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[253].BC/count_out_reg[8]_i_1__188_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[253].BC/count_out_reg[8]_i_1__188_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[253].BC/count_out_reg[8]_i_1__188_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[0]_i_2__189_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[0]_i_2__189_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[0]_i_2__189_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[12]_i_1__189_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[12]_i_1__189_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[12]_i_1__189_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[16]_i_1__189_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[16]_i_1__189_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[16]_i_1__189_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[20]_i_1__189_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[20]_i_1__189_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[20]_i_1__189_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[4]_i_1__189_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[4]_i_1__189_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[4]_i_1__189_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[8]_i_1__189_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[8]_i_1__189_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[254].BC/count_out_reg[8]_i_1__189_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[255].BC/count_out_reg[0]_i_2__190_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[255].BC/count_out_reg[0]_i_2__190_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[255].BC/count_out_reg[0]_i_2__190_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[255].BC/count_out_reg[12]_i_1__190_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[255].BC/count_out_reg[12]_i_1__190_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[255].BC/count_out_reg[12]_i_1__190_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[255].BC/count_out_reg[16]_i_1__190_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[255].BC/count_out_reg[16]_i_1__190_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[255].BC/count_out_reg[16]_i_1__190_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[255].BC/count_out_reg[20]_i_1__190_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[255].BC/count_out_reg[20]_i_1__190_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[255].BC/count_out_reg[20]_i_1__190_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[255].BC/count_out_reg[4]_i_1__190_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[255].BC/count_out_reg[4]_i_1__190_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[255].BC/count_out_reg[4]_i_1__190_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[255].BC/count_out_reg[8]_i_1__190_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[255].BC/count_out_reg[8]_i_1__190_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[255].BC/count_out_reg[8]_i_1__190_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[25].BC/count_out_reg[0]_i_2__216_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[25].BC/count_out_reg[0]_i_2__216_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[25].BC/count_out_reg[0]_i_2__216_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[25].BC/count_out_reg[12]_i_1__216_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[25].BC/count_out_reg[12]_i_1__216_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[25].BC/count_out_reg[12]_i_1__216_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[25].BC/count_out_reg[16]_i_1__216_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[25].BC/count_out_reg[16]_i_1__216_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[25].BC/count_out_reg[16]_i_1__216_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[25].BC/count_out_reg[20]_i_1__216_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[25].BC/count_out_reg[20]_i_1__216_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[25].BC/count_out_reg[20]_i_1__216_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[25].BC/count_out_reg[4]_i_1__216_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[25].BC/count_out_reg[4]_i_1__216_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[25].BC/count_out_reg[4]_i_1__216_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[25].BC/count_out_reg[8]_i_1__216_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[25].BC/count_out_reg[8]_i_1__216_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[25].BC/count_out_reg[8]_i_1__216_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[26].BC/count_out_reg[0]_i_2__217_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[26].BC/count_out_reg[0]_i_2__217_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[26].BC/count_out_reg[0]_i_2__217_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[26].BC/count_out_reg[12]_i_1__217_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[26].BC/count_out_reg[12]_i_1__217_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[26].BC/count_out_reg[12]_i_1__217_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[26].BC/count_out_reg[16]_i_1__217_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[26].BC/count_out_reg[16]_i_1__217_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[26].BC/count_out_reg[16]_i_1__217_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[26].BC/count_out_reg[20]_i_1__217_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[26].BC/count_out_reg[20]_i_1__217_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[26].BC/count_out_reg[20]_i_1__217_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[26].BC/count_out_reg[4]_i_1__217_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[26].BC/count_out_reg[4]_i_1__217_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[26].BC/count_out_reg[4]_i_1__217_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[26].BC/count_out_reg[8]_i_1__217_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[26].BC/count_out_reg[8]_i_1__217_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[26].BC/count_out_reg[8]_i_1__217_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[27].BC/count_out_reg[0]_i_2__218_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[27].BC/count_out_reg[0]_i_2__218_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[27].BC/count_out_reg[0]_i_2__218_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[27].BC/count_out_reg[12]_i_1__218_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[27].BC/count_out_reg[12]_i_1__218_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[27].BC/count_out_reg[12]_i_1__218_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[27].BC/count_out_reg[16]_i_1__218_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[27].BC/count_out_reg[16]_i_1__218_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[27].BC/count_out_reg[16]_i_1__218_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[27].BC/count_out_reg[20]_i_1__218_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[27].BC/count_out_reg[20]_i_1__218_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[27].BC/count_out_reg[20]_i_1__218_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[27].BC/count_out_reg[4]_i_1__218_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[27].BC/count_out_reg[4]_i_1__218_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[27].BC/count_out_reg[4]_i_1__218_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[27].BC/count_out_reg[8]_i_1__218_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[27].BC/count_out_reg[8]_i_1__218_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[27].BC/count_out_reg[8]_i_1__218_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[28].BC/count_out_reg[0]_i_2__219_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[28].BC/count_out_reg[0]_i_2__219_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[28].BC/count_out_reg[0]_i_2__219_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[28].BC/count_out_reg[12]_i_1__219_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[28].BC/count_out_reg[12]_i_1__219_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[28].BC/count_out_reg[12]_i_1__219_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[28].BC/count_out_reg[16]_i_1__219_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[28].BC/count_out_reg[16]_i_1__219_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[28].BC/count_out_reg[16]_i_1__219_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[28].BC/count_out_reg[20]_i_1__219_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[28].BC/count_out_reg[20]_i_1__219_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[28].BC/count_out_reg[20]_i_1__219_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[28].BC/count_out_reg[4]_i_1__219_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[28].BC/count_out_reg[4]_i_1__219_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[28].BC/count_out_reg[4]_i_1__219_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[28].BC/count_out_reg[8]_i_1__219_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[28].BC/count_out_reg[8]_i_1__219_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[28].BC/count_out_reg[8]_i_1__219_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[29].BC/count_out_reg[0]_i_2__220_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[29].BC/count_out_reg[0]_i_2__220_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[29].BC/count_out_reg[0]_i_2__220_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[29].BC/count_out_reg[12]_i_1__220_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[29].BC/count_out_reg[12]_i_1__220_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[29].BC/count_out_reg[12]_i_1__220_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[29].BC/count_out_reg[16]_i_1__220_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[29].BC/count_out_reg[16]_i_1__220_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[29].BC/count_out_reg[16]_i_1__220_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[29].BC/count_out_reg[20]_i_1__220_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[29].BC/count_out_reg[20]_i_1__220_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[29].BC/count_out_reg[20]_i_1__220_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[29].BC/count_out_reg[4]_i_1__220_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[29].BC/count_out_reg[4]_i_1__220_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[29].BC/count_out_reg[4]_i_1__220_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[29].BC/count_out_reg[8]_i_1__220_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[29].BC/count_out_reg[8]_i_1__220_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[29].BC/count_out_reg[8]_i_1__220_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[2].BC/count_out_reg[0]_i_2__193_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[2].BC/count_out_reg[0]_i_2__193_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[2].BC/count_out_reg[0]_i_2__193_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[2].BC/count_out_reg[12]_i_1__193_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[2].BC/count_out_reg[12]_i_1__193_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[2].BC/count_out_reg[12]_i_1__193_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[2].BC/count_out_reg[16]_i_1__193_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[2].BC/count_out_reg[16]_i_1__193_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[2].BC/count_out_reg[16]_i_1__193_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[2].BC/count_out_reg[20]_i_1__193_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[2].BC/count_out_reg[20]_i_1__193_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[2].BC/count_out_reg[20]_i_1__193_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[2].BC/count_out_reg[4]_i_1__193_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[2].BC/count_out_reg[4]_i_1__193_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[2].BC/count_out_reg[4]_i_1__193_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[2].BC/count_out_reg[8]_i_1__193_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[2].BC/count_out_reg[8]_i_1__193_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[2].BC/count_out_reg[8]_i_1__193_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[30].BC/count_out_reg[0]_i_2__221_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[30].BC/count_out_reg[0]_i_2__221_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[30].BC/count_out_reg[0]_i_2__221_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[30].BC/count_out_reg[12]_i_1__221_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[30].BC/count_out_reg[12]_i_1__221_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[30].BC/count_out_reg[12]_i_1__221_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[30].BC/count_out_reg[16]_i_1__221_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[30].BC/count_out_reg[16]_i_1__221_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[30].BC/count_out_reg[16]_i_1__221_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[30].BC/count_out_reg[20]_i_1__221_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[30].BC/count_out_reg[20]_i_1__221_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[30].BC/count_out_reg[20]_i_1__221_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[30].BC/count_out_reg[4]_i_1__221_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[30].BC/count_out_reg[4]_i_1__221_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[30].BC/count_out_reg[4]_i_1__221_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[30].BC/count_out_reg[8]_i_1__221_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[30].BC/count_out_reg[8]_i_1__221_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[30].BC/count_out_reg[8]_i_1__221_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[31].BC/count_out_reg[0]_i_2__222_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[31].BC/count_out_reg[0]_i_2__222_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[31].BC/count_out_reg[0]_i_2__222_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[31].BC/count_out_reg[12]_i_1__222_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[31].BC/count_out_reg[12]_i_1__222_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[31].BC/count_out_reg[12]_i_1__222_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[31].BC/count_out_reg[16]_i_1__222_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[31].BC/count_out_reg[16]_i_1__222_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[31].BC/count_out_reg[16]_i_1__222_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[31].BC/count_out_reg[20]_i_1__222_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[31].BC/count_out_reg[20]_i_1__222_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[31].BC/count_out_reg[20]_i_1__222_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[31].BC/count_out_reg[4]_i_1__222_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[31].BC/count_out_reg[4]_i_1__222_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[31].BC/count_out_reg[4]_i_1__222_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[31].BC/count_out_reg[8]_i_1__222_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[31].BC/count_out_reg[8]_i_1__222_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[31].BC/count_out_reg[8]_i_1__222_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[32].BC/count_out_reg[0]_i_2__223_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[32].BC/count_out_reg[0]_i_2__223_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[32].BC/count_out_reg[0]_i_2__223_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[32].BC/count_out_reg[12]_i_1__223_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[32].BC/count_out_reg[12]_i_1__223_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[32].BC/count_out_reg[12]_i_1__223_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[32].BC/count_out_reg[16]_i_1__223_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[32].BC/count_out_reg[16]_i_1__223_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[32].BC/count_out_reg[16]_i_1__223_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[32].BC/count_out_reg[20]_i_1__223_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[32].BC/count_out_reg[20]_i_1__223_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[32].BC/count_out_reg[20]_i_1__223_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[32].BC/count_out_reg[4]_i_1__223_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[32].BC/count_out_reg[4]_i_1__223_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[32].BC/count_out_reg[4]_i_1__223_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[32].BC/count_out_reg[8]_i_1__223_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[32].BC/count_out_reg[8]_i_1__223_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[32].BC/count_out_reg[8]_i_1__223_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[33].BC/count_out_reg[0]_i_2__224_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[33].BC/count_out_reg[0]_i_2__224_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[33].BC/count_out_reg[0]_i_2__224_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[33].BC/count_out_reg[12]_i_1__224_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[33].BC/count_out_reg[12]_i_1__224_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[33].BC/count_out_reg[12]_i_1__224_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[33].BC/count_out_reg[16]_i_1__224_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[33].BC/count_out_reg[16]_i_1__224_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[33].BC/count_out_reg[16]_i_1__224_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[33].BC/count_out_reg[20]_i_1__224_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[33].BC/count_out_reg[20]_i_1__224_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[33].BC/count_out_reg[20]_i_1__224_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[33].BC/count_out_reg[4]_i_1__224_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[33].BC/count_out_reg[4]_i_1__224_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[33].BC/count_out_reg[4]_i_1__224_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[33].BC/count_out_reg[8]_i_1__224_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[33].BC/count_out_reg[8]_i_1__224_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[33].BC/count_out_reg[8]_i_1__224_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[34].BC/count_out_reg[0]_i_2__225_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[34].BC/count_out_reg[0]_i_2__225_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[34].BC/count_out_reg[0]_i_2__225_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[34].BC/count_out_reg[12]_i_1__225_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[34].BC/count_out_reg[12]_i_1__225_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[34].BC/count_out_reg[12]_i_1__225_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[34].BC/count_out_reg[16]_i_1__225_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[34].BC/count_out_reg[16]_i_1__225_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[34].BC/count_out_reg[16]_i_1__225_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[34].BC/count_out_reg[20]_i_1__225_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[34].BC/count_out_reg[20]_i_1__225_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[34].BC/count_out_reg[20]_i_1__225_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[34].BC/count_out_reg[4]_i_1__225_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[34].BC/count_out_reg[4]_i_1__225_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[34].BC/count_out_reg[4]_i_1__225_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[34].BC/count_out_reg[8]_i_1__225_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[34].BC/count_out_reg[8]_i_1__225_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[34].BC/count_out_reg[8]_i_1__225_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[35].BC/count_out_reg[0]_i_2__226_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[35].BC/count_out_reg[0]_i_2__226_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[35].BC/count_out_reg[0]_i_2__226_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[35].BC/count_out_reg[12]_i_1__226_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[35].BC/count_out_reg[12]_i_1__226_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[35].BC/count_out_reg[12]_i_1__226_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[35].BC/count_out_reg[16]_i_1__226_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[35].BC/count_out_reg[16]_i_1__226_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[35].BC/count_out_reg[16]_i_1__226_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[35].BC/count_out_reg[20]_i_1__226_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[35].BC/count_out_reg[20]_i_1__226_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[35].BC/count_out_reg[20]_i_1__226_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[35].BC/count_out_reg[4]_i_1__226_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[35].BC/count_out_reg[4]_i_1__226_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[35].BC/count_out_reg[4]_i_1__226_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[35].BC/count_out_reg[8]_i_1__226_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[35].BC/count_out_reg[8]_i_1__226_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[35].BC/count_out_reg[8]_i_1__226_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[36].BC/count_out_reg[0]_i_2__227_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[36].BC/count_out_reg[0]_i_2__227_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[36].BC/count_out_reg[0]_i_2__227_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[36].BC/count_out_reg[12]_i_1__227_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[36].BC/count_out_reg[12]_i_1__227_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[36].BC/count_out_reg[12]_i_1__227_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[36].BC/count_out_reg[16]_i_1__227_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[36].BC/count_out_reg[16]_i_1__227_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[36].BC/count_out_reg[16]_i_1__227_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[36].BC/count_out_reg[20]_i_1__227_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[36].BC/count_out_reg[20]_i_1__227_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[36].BC/count_out_reg[20]_i_1__227_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[36].BC/count_out_reg[4]_i_1__227_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[36].BC/count_out_reg[4]_i_1__227_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[36].BC/count_out_reg[4]_i_1__227_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[36].BC/count_out_reg[8]_i_1__227_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[36].BC/count_out_reg[8]_i_1__227_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[36].BC/count_out_reg[8]_i_1__227_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[37].BC/count_out_reg[0]_i_2__228_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[37].BC/count_out_reg[0]_i_2__228_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[37].BC/count_out_reg[0]_i_2__228_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[37].BC/count_out_reg[12]_i_1__228_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[37].BC/count_out_reg[12]_i_1__228_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[37].BC/count_out_reg[12]_i_1__228_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[37].BC/count_out_reg[16]_i_1__228_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[37].BC/count_out_reg[16]_i_1__228_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[37].BC/count_out_reg[16]_i_1__228_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[37].BC/count_out_reg[20]_i_1__228_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[37].BC/count_out_reg[20]_i_1__228_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[37].BC/count_out_reg[20]_i_1__228_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[37].BC/count_out_reg[4]_i_1__228_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[37].BC/count_out_reg[4]_i_1__228_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[37].BC/count_out_reg[4]_i_1__228_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[37].BC/count_out_reg[8]_i_1__228_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[37].BC/count_out_reg[8]_i_1__228_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[37].BC/count_out_reg[8]_i_1__228_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[38].BC/count_out_reg[0]_i_2__229_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[38].BC/count_out_reg[0]_i_2__229_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[38].BC/count_out_reg[0]_i_2__229_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[38].BC/count_out_reg[12]_i_1__229_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[38].BC/count_out_reg[12]_i_1__229_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[38].BC/count_out_reg[12]_i_1__229_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[38].BC/count_out_reg[16]_i_1__229_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[38].BC/count_out_reg[16]_i_1__229_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[38].BC/count_out_reg[16]_i_1__229_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[38].BC/count_out_reg[20]_i_1__229_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[38].BC/count_out_reg[20]_i_1__229_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[38].BC/count_out_reg[20]_i_1__229_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[38].BC/count_out_reg[4]_i_1__229_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[38].BC/count_out_reg[4]_i_1__229_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[38].BC/count_out_reg[4]_i_1__229_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[38].BC/count_out_reg[8]_i_1__229_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[38].BC/count_out_reg[8]_i_1__229_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[38].BC/count_out_reg[8]_i_1__229_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[39].BC/count_out_reg[0]_i_2__230_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[39].BC/count_out_reg[0]_i_2__230_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[39].BC/count_out_reg[0]_i_2__230_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[39].BC/count_out_reg[12]_i_1__230_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[39].BC/count_out_reg[12]_i_1__230_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[39].BC/count_out_reg[12]_i_1__230_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[39].BC/count_out_reg[16]_i_1__230_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[39].BC/count_out_reg[16]_i_1__230_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[39].BC/count_out_reg[16]_i_1__230_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[39].BC/count_out_reg[20]_i_1__230_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[39].BC/count_out_reg[20]_i_1__230_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[39].BC/count_out_reg[20]_i_1__230_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[39].BC/count_out_reg[4]_i_1__230_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[39].BC/count_out_reg[4]_i_1__230_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[39].BC/count_out_reg[4]_i_1__230_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[39].BC/count_out_reg[8]_i_1__230_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[39].BC/count_out_reg[8]_i_1__230_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[39].BC/count_out_reg[8]_i_1__230_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[3].BC/count_out_reg[0]_i_2__194_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[3].BC/count_out_reg[0]_i_2__194_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[3].BC/count_out_reg[0]_i_2__194_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[3].BC/count_out_reg[12]_i_1__194_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[3].BC/count_out_reg[12]_i_1__194_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[3].BC/count_out_reg[12]_i_1__194_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[3].BC/count_out_reg[16]_i_1__194_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[3].BC/count_out_reg[16]_i_1__194_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[3].BC/count_out_reg[16]_i_1__194_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[3].BC/count_out_reg[20]_i_1__194_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[3].BC/count_out_reg[20]_i_1__194_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[3].BC/count_out_reg[20]_i_1__194_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[3].BC/count_out_reg[4]_i_1__194_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[3].BC/count_out_reg[4]_i_1__194_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[3].BC/count_out_reg[4]_i_1__194_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[3].BC/count_out_reg[8]_i_1__194_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[3].BC/count_out_reg[8]_i_1__194_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[3].BC/count_out_reg[8]_i_1__194_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[40].BC/count_out_reg[0]_i_2__231_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[40].BC/count_out_reg[0]_i_2__231_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[40].BC/count_out_reg[0]_i_2__231_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[40].BC/count_out_reg[12]_i_1__231_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[40].BC/count_out_reg[12]_i_1__231_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[40].BC/count_out_reg[12]_i_1__231_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[40].BC/count_out_reg[16]_i_1__231_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[40].BC/count_out_reg[16]_i_1__231_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[40].BC/count_out_reg[16]_i_1__231_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[40].BC/count_out_reg[20]_i_1__231_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[40].BC/count_out_reg[20]_i_1__231_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[40].BC/count_out_reg[20]_i_1__231_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[40].BC/count_out_reg[4]_i_1__231_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[40].BC/count_out_reg[4]_i_1__231_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[40].BC/count_out_reg[4]_i_1__231_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[40].BC/count_out_reg[8]_i_1__231_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[40].BC/count_out_reg[8]_i_1__231_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[40].BC/count_out_reg[8]_i_1__231_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[41].BC/count_out_reg[0]_i_2__232_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[41].BC/count_out_reg[0]_i_2__232_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[41].BC/count_out_reg[0]_i_2__232_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[41].BC/count_out_reg[12]_i_1__232_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[41].BC/count_out_reg[12]_i_1__232_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[41].BC/count_out_reg[12]_i_1__232_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[41].BC/count_out_reg[16]_i_1__232_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[41].BC/count_out_reg[16]_i_1__232_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[41].BC/count_out_reg[16]_i_1__232_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[41].BC/count_out_reg[20]_i_1__232_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[41].BC/count_out_reg[20]_i_1__232_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[41].BC/count_out_reg[20]_i_1__232_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[41].BC/count_out_reg[4]_i_1__232_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[41].BC/count_out_reg[4]_i_1__232_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[41].BC/count_out_reg[4]_i_1__232_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[41].BC/count_out_reg[8]_i_1__232_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[41].BC/count_out_reg[8]_i_1__232_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[41].BC/count_out_reg[8]_i_1__232_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[42].BC/count_out_reg[0]_i_2__233_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[42].BC/count_out_reg[0]_i_2__233_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[42].BC/count_out_reg[0]_i_2__233_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[42].BC/count_out_reg[12]_i_1__233_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[42].BC/count_out_reg[12]_i_1__233_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[42].BC/count_out_reg[12]_i_1__233_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[42].BC/count_out_reg[16]_i_1__233_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[42].BC/count_out_reg[16]_i_1__233_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[42].BC/count_out_reg[16]_i_1__233_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[42].BC/count_out_reg[20]_i_1__233_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[42].BC/count_out_reg[20]_i_1__233_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[42].BC/count_out_reg[20]_i_1__233_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[42].BC/count_out_reg[4]_i_1__233_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[42].BC/count_out_reg[4]_i_1__233_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[42].BC/count_out_reg[4]_i_1__233_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[42].BC/count_out_reg[8]_i_1__233_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[42].BC/count_out_reg[8]_i_1__233_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[42].BC/count_out_reg[8]_i_1__233_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[43].BC/count_out_reg[0]_i_2__234_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[43].BC/count_out_reg[0]_i_2__234_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[43].BC/count_out_reg[0]_i_2__234_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[43].BC/count_out_reg[12]_i_1__234_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[43].BC/count_out_reg[12]_i_1__234_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[43].BC/count_out_reg[12]_i_1__234_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[43].BC/count_out_reg[16]_i_1__234_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[43].BC/count_out_reg[16]_i_1__234_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[43].BC/count_out_reg[16]_i_1__234_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[43].BC/count_out_reg[20]_i_1__234_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[43].BC/count_out_reg[20]_i_1__234_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[43].BC/count_out_reg[20]_i_1__234_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[43].BC/count_out_reg[4]_i_1__234_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[43].BC/count_out_reg[4]_i_1__234_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[43].BC/count_out_reg[4]_i_1__234_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[43].BC/count_out_reg[8]_i_1__234_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[43].BC/count_out_reg[8]_i_1__234_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[43].BC/count_out_reg[8]_i_1__234_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[44].BC/count_out_reg[0]_i_2__235_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[44].BC/count_out_reg[0]_i_2__235_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[44].BC/count_out_reg[0]_i_2__235_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[44].BC/count_out_reg[12]_i_1__235_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[44].BC/count_out_reg[12]_i_1__235_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[44].BC/count_out_reg[12]_i_1__235_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[44].BC/count_out_reg[16]_i_1__235_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[44].BC/count_out_reg[16]_i_1__235_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[44].BC/count_out_reg[16]_i_1__235_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[44].BC/count_out_reg[20]_i_1__235_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[44].BC/count_out_reg[20]_i_1__235_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[44].BC/count_out_reg[20]_i_1__235_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[44].BC/count_out_reg[4]_i_1__235_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[44].BC/count_out_reg[4]_i_1__235_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[44].BC/count_out_reg[4]_i_1__235_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[44].BC/count_out_reg[8]_i_1__235_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[44].BC/count_out_reg[8]_i_1__235_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[44].BC/count_out_reg[8]_i_1__235_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[45].BC/count_out_reg[0]_i_2__236_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[45].BC/count_out_reg[0]_i_2__236_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[45].BC/count_out_reg[0]_i_2__236_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[45].BC/count_out_reg[12]_i_1__236_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[45].BC/count_out_reg[12]_i_1__236_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[45].BC/count_out_reg[12]_i_1__236_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[45].BC/count_out_reg[16]_i_1__236_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[45].BC/count_out_reg[16]_i_1__236_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[45].BC/count_out_reg[16]_i_1__236_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[45].BC/count_out_reg[20]_i_1__236_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[45].BC/count_out_reg[20]_i_1__236_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[45].BC/count_out_reg[20]_i_1__236_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[45].BC/count_out_reg[4]_i_1__236_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[45].BC/count_out_reg[4]_i_1__236_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[45].BC/count_out_reg[4]_i_1__236_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[45].BC/count_out_reg[8]_i_1__236_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[45].BC/count_out_reg[8]_i_1__236_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[45].BC/count_out_reg[8]_i_1__236_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[46].BC/count_out_reg[0]_i_2__237_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[46].BC/count_out_reg[0]_i_2__237_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[46].BC/count_out_reg[0]_i_2__237_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[46].BC/count_out_reg[12]_i_1__237_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[46].BC/count_out_reg[12]_i_1__237_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[46].BC/count_out_reg[12]_i_1__237_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[46].BC/count_out_reg[16]_i_1__237_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[46].BC/count_out_reg[16]_i_1__237_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[46].BC/count_out_reg[16]_i_1__237_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[46].BC/count_out_reg[20]_i_1__237_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[46].BC/count_out_reg[20]_i_1__237_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[46].BC/count_out_reg[20]_i_1__237_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[46].BC/count_out_reg[4]_i_1__237_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[46].BC/count_out_reg[4]_i_1__237_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[46].BC/count_out_reg[4]_i_1__237_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[46].BC/count_out_reg[8]_i_1__237_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[46].BC/count_out_reg[8]_i_1__237_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[46].BC/count_out_reg[8]_i_1__237_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[47].BC/count_out_reg[0]_i_2__238_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[47].BC/count_out_reg[0]_i_2__238_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[47].BC/count_out_reg[0]_i_2__238_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[47].BC/count_out_reg[12]_i_1__238_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[47].BC/count_out_reg[12]_i_1__238_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[47].BC/count_out_reg[12]_i_1__238_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[47].BC/count_out_reg[16]_i_1__238_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[47].BC/count_out_reg[16]_i_1__238_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[47].BC/count_out_reg[16]_i_1__238_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[47].BC/count_out_reg[20]_i_1__238_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[47].BC/count_out_reg[20]_i_1__238_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[47].BC/count_out_reg[20]_i_1__238_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[47].BC/count_out_reg[4]_i_1__238_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[47].BC/count_out_reg[4]_i_1__238_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[47].BC/count_out_reg[4]_i_1__238_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[47].BC/count_out_reg[8]_i_1__238_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[47].BC/count_out_reg[8]_i_1__238_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[47].BC/count_out_reg[8]_i_1__238_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[48].BC/count_out_reg[0]_i_2__239_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[48].BC/count_out_reg[0]_i_2__239_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[48].BC/count_out_reg[0]_i_2__239_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[48].BC/count_out_reg[12]_i_1__239_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[48].BC/count_out_reg[12]_i_1__239_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[48].BC/count_out_reg[12]_i_1__239_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[48].BC/count_out_reg[16]_i_1__239_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[48].BC/count_out_reg[16]_i_1__239_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[48].BC/count_out_reg[16]_i_1__239_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[48].BC/count_out_reg[20]_i_1__239_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[48].BC/count_out_reg[20]_i_1__239_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[48].BC/count_out_reg[20]_i_1__239_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[48].BC/count_out_reg[4]_i_1__239_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[48].BC/count_out_reg[4]_i_1__239_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[48].BC/count_out_reg[4]_i_1__239_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[48].BC/count_out_reg[8]_i_1__239_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[48].BC/count_out_reg[8]_i_1__239_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[48].BC/count_out_reg[8]_i_1__239_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[49].BC/count_out_reg[0]_i_2__240_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[49].BC/count_out_reg[0]_i_2__240_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[49].BC/count_out_reg[0]_i_2__240_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[49].BC/count_out_reg[12]_i_1__240_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[49].BC/count_out_reg[12]_i_1__240_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[49].BC/count_out_reg[12]_i_1__240_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[49].BC/count_out_reg[16]_i_1__240_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[49].BC/count_out_reg[16]_i_1__240_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[49].BC/count_out_reg[16]_i_1__240_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[49].BC/count_out_reg[20]_i_1__240_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[49].BC/count_out_reg[20]_i_1__240_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[49].BC/count_out_reg[20]_i_1__240_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[49].BC/count_out_reg[4]_i_1__240_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[49].BC/count_out_reg[4]_i_1__240_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[49].BC/count_out_reg[4]_i_1__240_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[49].BC/count_out_reg[8]_i_1__240_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[49].BC/count_out_reg[8]_i_1__240_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[49].BC/count_out_reg[8]_i_1__240_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[4].BC/count_out_reg[0]_i_2__195_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[4].BC/count_out_reg[0]_i_2__195_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[4].BC/count_out_reg[0]_i_2__195_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[4].BC/count_out_reg[12]_i_1__195_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[4].BC/count_out_reg[12]_i_1__195_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[4].BC/count_out_reg[12]_i_1__195_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[4].BC/count_out_reg[16]_i_1__195_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[4].BC/count_out_reg[16]_i_1__195_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[4].BC/count_out_reg[16]_i_1__195_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[4].BC/count_out_reg[20]_i_1__195_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[4].BC/count_out_reg[20]_i_1__195_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[4].BC/count_out_reg[20]_i_1__195_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[4].BC/count_out_reg[4]_i_1__195_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[4].BC/count_out_reg[4]_i_1__195_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[4].BC/count_out_reg[4]_i_1__195_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[4].BC/count_out_reg[8]_i_1__195_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[4].BC/count_out_reg[8]_i_1__195_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[4].BC/count_out_reg[8]_i_1__195_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[50].BC/count_out_reg[0]_i_2__241_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[50].BC/count_out_reg[0]_i_2__241_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[50].BC/count_out_reg[0]_i_2__241_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[50].BC/count_out_reg[12]_i_1__241_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[50].BC/count_out_reg[12]_i_1__241_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[50].BC/count_out_reg[12]_i_1__241_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[50].BC/count_out_reg[16]_i_1__241_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[50].BC/count_out_reg[16]_i_1__241_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[50].BC/count_out_reg[16]_i_1__241_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[50].BC/count_out_reg[20]_i_1__241_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[50].BC/count_out_reg[20]_i_1__241_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[50].BC/count_out_reg[20]_i_1__241_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[50].BC/count_out_reg[4]_i_1__241_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[50].BC/count_out_reg[4]_i_1__241_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[50].BC/count_out_reg[4]_i_1__241_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[50].BC/count_out_reg[8]_i_1__241_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[50].BC/count_out_reg[8]_i_1__241_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[50].BC/count_out_reg[8]_i_1__241_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[51].BC/count_out_reg[0]_i_2__242_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[51].BC/count_out_reg[0]_i_2__242_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[51].BC/count_out_reg[0]_i_2__242_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[51].BC/count_out_reg[12]_i_1__242_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[51].BC/count_out_reg[12]_i_1__242_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[51].BC/count_out_reg[12]_i_1__242_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[51].BC/count_out_reg[16]_i_1__242_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[51].BC/count_out_reg[16]_i_1__242_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[51].BC/count_out_reg[16]_i_1__242_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[51].BC/count_out_reg[20]_i_1__242_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[51].BC/count_out_reg[20]_i_1__242_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[51].BC/count_out_reg[20]_i_1__242_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[51].BC/count_out_reg[4]_i_1__242_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[51].BC/count_out_reg[4]_i_1__242_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[51].BC/count_out_reg[4]_i_1__242_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[51].BC/count_out_reg[8]_i_1__242_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[51].BC/count_out_reg[8]_i_1__242_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[51].BC/count_out_reg[8]_i_1__242_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[52].BC/count_out_reg[0]_i_2__243_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[52].BC/count_out_reg[0]_i_2__243_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[52].BC/count_out_reg[0]_i_2__243_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[52].BC/count_out_reg[12]_i_1__243_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[52].BC/count_out_reg[12]_i_1__243_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[52].BC/count_out_reg[12]_i_1__243_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[52].BC/count_out_reg[16]_i_1__243_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[52].BC/count_out_reg[16]_i_1__243_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[52].BC/count_out_reg[16]_i_1__243_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[52].BC/count_out_reg[20]_i_1__243_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[52].BC/count_out_reg[20]_i_1__243_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[52].BC/count_out_reg[20]_i_1__243_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[52].BC/count_out_reg[4]_i_1__243_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[52].BC/count_out_reg[4]_i_1__243_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[52].BC/count_out_reg[4]_i_1__243_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[52].BC/count_out_reg[8]_i_1__243_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[52].BC/count_out_reg[8]_i_1__243_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[52].BC/count_out_reg[8]_i_1__243_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[53].BC/count_out_reg[0]_i_2__244_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[53].BC/count_out_reg[0]_i_2__244_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[53].BC/count_out_reg[0]_i_2__244_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[53].BC/count_out_reg[12]_i_1__244_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[53].BC/count_out_reg[12]_i_1__244_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[53].BC/count_out_reg[12]_i_1__244_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[53].BC/count_out_reg[16]_i_1__244_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[53].BC/count_out_reg[16]_i_1__244_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[53].BC/count_out_reg[16]_i_1__244_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[53].BC/count_out_reg[20]_i_1__244_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[53].BC/count_out_reg[20]_i_1__244_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[53].BC/count_out_reg[20]_i_1__244_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[53].BC/count_out_reg[4]_i_1__244_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[53].BC/count_out_reg[4]_i_1__244_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[53].BC/count_out_reg[4]_i_1__244_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[53].BC/count_out_reg[8]_i_1__244_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[53].BC/count_out_reg[8]_i_1__244_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[53].BC/count_out_reg[8]_i_1__244_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[54].BC/count_out_reg[0]_i_2__245_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[54].BC/count_out_reg[0]_i_2__245_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[54].BC/count_out_reg[0]_i_2__245_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[54].BC/count_out_reg[12]_i_1__245_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[54].BC/count_out_reg[12]_i_1__245_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[54].BC/count_out_reg[12]_i_1__245_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[54].BC/count_out_reg[16]_i_1__245_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[54].BC/count_out_reg[16]_i_1__245_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[54].BC/count_out_reg[16]_i_1__245_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[54].BC/count_out_reg[20]_i_1__245_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[54].BC/count_out_reg[20]_i_1__245_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[54].BC/count_out_reg[20]_i_1__245_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[54].BC/count_out_reg[4]_i_1__245_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[54].BC/count_out_reg[4]_i_1__245_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[54].BC/count_out_reg[4]_i_1__245_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[54].BC/count_out_reg[8]_i_1__245_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[54].BC/count_out_reg[8]_i_1__245_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[54].BC/count_out_reg[8]_i_1__245_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[55].BC/count_out_reg[0]_i_2__246_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[55].BC/count_out_reg[0]_i_2__246_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[55].BC/count_out_reg[0]_i_2__246_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[55].BC/count_out_reg[12]_i_1__246_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[55].BC/count_out_reg[12]_i_1__246_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[55].BC/count_out_reg[12]_i_1__246_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[55].BC/count_out_reg[16]_i_1__246_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[55].BC/count_out_reg[16]_i_1__246_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[55].BC/count_out_reg[16]_i_1__246_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[55].BC/count_out_reg[20]_i_1__246_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[55].BC/count_out_reg[20]_i_1__246_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[55].BC/count_out_reg[20]_i_1__246_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[55].BC/count_out_reg[4]_i_1__246_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[55].BC/count_out_reg[4]_i_1__246_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[55].BC/count_out_reg[4]_i_1__246_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[55].BC/count_out_reg[8]_i_1__246_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[55].BC/count_out_reg[8]_i_1__246_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[55].BC/count_out_reg[8]_i_1__246_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[56].BC/count_out_reg[0]_i_2__247_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[56].BC/count_out_reg[0]_i_2__247_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[56].BC/count_out_reg[0]_i_2__247_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[56].BC/count_out_reg[12]_i_1__247_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[56].BC/count_out_reg[12]_i_1__247_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[56].BC/count_out_reg[12]_i_1__247_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[56].BC/count_out_reg[16]_i_1__247_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[56].BC/count_out_reg[16]_i_1__247_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[56].BC/count_out_reg[16]_i_1__247_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[56].BC/count_out_reg[20]_i_1__247_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[56].BC/count_out_reg[20]_i_1__247_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[56].BC/count_out_reg[20]_i_1__247_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[56].BC/count_out_reg[4]_i_1__247_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[56].BC/count_out_reg[4]_i_1__247_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[56].BC/count_out_reg[4]_i_1__247_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[56].BC/count_out_reg[8]_i_1__247_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[56].BC/count_out_reg[8]_i_1__247_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[56].BC/count_out_reg[8]_i_1__247_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[57].BC/count_out_reg[0]_i_2__248_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[57].BC/count_out_reg[0]_i_2__248_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[57].BC/count_out_reg[0]_i_2__248_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[57].BC/count_out_reg[12]_i_1__248_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[57].BC/count_out_reg[12]_i_1__248_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[57].BC/count_out_reg[12]_i_1__248_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[57].BC/count_out_reg[16]_i_1__248_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[57].BC/count_out_reg[16]_i_1__248_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[57].BC/count_out_reg[16]_i_1__248_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[57].BC/count_out_reg[20]_i_1__248_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[57].BC/count_out_reg[20]_i_1__248_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[57].BC/count_out_reg[20]_i_1__248_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[57].BC/count_out_reg[4]_i_1__248_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[57].BC/count_out_reg[4]_i_1__248_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[57].BC/count_out_reg[4]_i_1__248_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[57].BC/count_out_reg[8]_i_1__248_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[57].BC/count_out_reg[8]_i_1__248_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[57].BC/count_out_reg[8]_i_1__248_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[58].BC/count_out_reg[0]_i_2__249_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[58].BC/count_out_reg[0]_i_2__249_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[58].BC/count_out_reg[0]_i_2__249_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[58].BC/count_out_reg[12]_i_1__249_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[58].BC/count_out_reg[12]_i_1__249_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[58].BC/count_out_reg[12]_i_1__249_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[58].BC/count_out_reg[16]_i_1__249_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[58].BC/count_out_reg[16]_i_1__249_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[58].BC/count_out_reg[16]_i_1__249_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[58].BC/count_out_reg[20]_i_1__249_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[58].BC/count_out_reg[20]_i_1__249_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[58].BC/count_out_reg[20]_i_1__249_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[58].BC/count_out_reg[4]_i_1__249_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[58].BC/count_out_reg[4]_i_1__249_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[58].BC/count_out_reg[4]_i_1__249_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[58].BC/count_out_reg[8]_i_1__249_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[58].BC/count_out_reg[8]_i_1__249_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[58].BC/count_out_reg[8]_i_1__249_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[59].BC/count_out_reg[0]_i_2__250_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[59].BC/count_out_reg[0]_i_2__250_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[59].BC/count_out_reg[0]_i_2__250_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[59].BC/count_out_reg[12]_i_1__250_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[59].BC/count_out_reg[12]_i_1__250_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[59].BC/count_out_reg[12]_i_1__250_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[59].BC/count_out_reg[16]_i_1__250_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[59].BC/count_out_reg[16]_i_1__250_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[59].BC/count_out_reg[16]_i_1__250_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[59].BC/count_out_reg[20]_i_1__250_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[59].BC/count_out_reg[20]_i_1__250_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[59].BC/count_out_reg[20]_i_1__250_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[59].BC/count_out_reg[4]_i_1__250_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[59].BC/count_out_reg[4]_i_1__250_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[59].BC/count_out_reg[4]_i_1__250_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[59].BC/count_out_reg[8]_i_1__250_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[59].BC/count_out_reg[8]_i_1__250_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[59].BC/count_out_reg[8]_i_1__250_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[5].BC/count_out_reg[0]_i_2__196_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[5].BC/count_out_reg[0]_i_2__196_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[5].BC/count_out_reg[0]_i_2__196_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[5].BC/count_out_reg[12]_i_1__196_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[5].BC/count_out_reg[12]_i_1__196_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[5].BC/count_out_reg[12]_i_1__196_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[5].BC/count_out_reg[16]_i_1__196_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[5].BC/count_out_reg[16]_i_1__196_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[5].BC/count_out_reg[16]_i_1__196_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[5].BC/count_out_reg[20]_i_1__196_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[5].BC/count_out_reg[20]_i_1__196_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[5].BC/count_out_reg[20]_i_1__196_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[5].BC/count_out_reg[4]_i_1__196_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[5].BC/count_out_reg[4]_i_1__196_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[5].BC/count_out_reg[4]_i_1__196_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[5].BC/count_out_reg[8]_i_1__196_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[5].BC/count_out_reg[8]_i_1__196_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[5].BC/count_out_reg[8]_i_1__196_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[60].BC/count_out_reg[0]_i_2__251_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[60].BC/count_out_reg[0]_i_2__251_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[60].BC/count_out_reg[0]_i_2__251_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[60].BC/count_out_reg[12]_i_1__251_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[60].BC/count_out_reg[12]_i_1__251_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[60].BC/count_out_reg[12]_i_1__251_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[60].BC/count_out_reg[16]_i_1__251_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[60].BC/count_out_reg[16]_i_1__251_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[60].BC/count_out_reg[16]_i_1__251_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[60].BC/count_out_reg[20]_i_1__251_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[60].BC/count_out_reg[20]_i_1__251_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[60].BC/count_out_reg[20]_i_1__251_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[60].BC/count_out_reg[4]_i_1__251_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[60].BC/count_out_reg[4]_i_1__251_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[60].BC/count_out_reg[4]_i_1__251_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[60].BC/count_out_reg[8]_i_1__251_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[60].BC/count_out_reg[8]_i_1__251_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[60].BC/count_out_reg[8]_i_1__251_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[61].BC/count_out_reg[0]_i_2__252_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[61].BC/count_out_reg[0]_i_2__252_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[61].BC/count_out_reg[0]_i_2__252_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[61].BC/count_out_reg[12]_i_1__252_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[61].BC/count_out_reg[12]_i_1__252_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[61].BC/count_out_reg[12]_i_1__252_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[61].BC/count_out_reg[16]_i_1__252_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[61].BC/count_out_reg[16]_i_1__252_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[61].BC/count_out_reg[16]_i_1__252_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[61].BC/count_out_reg[20]_i_1__252_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[61].BC/count_out_reg[20]_i_1__252_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[61].BC/count_out_reg[20]_i_1__252_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[61].BC/count_out_reg[4]_i_1__252_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[61].BC/count_out_reg[4]_i_1__252_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[61].BC/count_out_reg[4]_i_1__252_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[61].BC/count_out_reg[8]_i_1__252_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[61].BC/count_out_reg[8]_i_1__252_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[61].BC/count_out_reg[8]_i_1__252_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[62].BC/count_out_reg[0]_i_2__253_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[62].BC/count_out_reg[0]_i_2__253_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[62].BC/count_out_reg[0]_i_2__253_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[62].BC/count_out_reg[12]_i_1__253_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[62].BC/count_out_reg[12]_i_1__253_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[62].BC/count_out_reg[12]_i_1__253_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[62].BC/count_out_reg[16]_i_1__253_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[62].BC/count_out_reg[16]_i_1__253_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[62].BC/count_out_reg[16]_i_1__253_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[62].BC/count_out_reg[20]_i_1__253_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[62].BC/count_out_reg[20]_i_1__253_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[62].BC/count_out_reg[20]_i_1__253_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[62].BC/count_out_reg[4]_i_1__253_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[62].BC/count_out_reg[4]_i_1__253_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[62].BC/count_out_reg[4]_i_1__253_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[62].BC/count_out_reg[8]_i_1__253_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[62].BC/count_out_reg[8]_i_1__253_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[62].BC/count_out_reg[8]_i_1__253_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[63].BC/count_out_reg[0]_i_2__254_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[63].BC/count_out_reg[0]_i_2__254_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[63].BC/count_out_reg[0]_i_2__254_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[63].BC/count_out_reg[12]_i_1__254_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[63].BC/count_out_reg[12]_i_1__254_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[63].BC/count_out_reg[12]_i_1__254_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[63].BC/count_out_reg[16]_i_1__254_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[63].BC/count_out_reg[16]_i_1__254_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[63].BC/count_out_reg[16]_i_1__254_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[63].BC/count_out_reg[20]_i_1__254_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[63].BC/count_out_reg[20]_i_1__254_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[63].BC/count_out_reg[20]_i_1__254_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[63].BC/count_out_reg[4]_i_1__254_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[63].BC/count_out_reg[4]_i_1__254_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[63].BC/count_out_reg[4]_i_1__254_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[63].BC/count_out_reg[8]_i_1__254_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[63].BC/count_out_reg[8]_i_1__254_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[63].BC/count_out_reg[8]_i_1__254_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[64].BC/count_out_reg[0]_i_2__63_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[64].BC/count_out_reg[0]_i_2__63_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[64].BC/count_out_reg[0]_i_2__63_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[64].BC/count_out_reg[12]_i_1__63_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[64].BC/count_out_reg[12]_i_1__63_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[64].BC/count_out_reg[12]_i_1__63_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[64].BC/count_out_reg[16]_i_1__63_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[64].BC/count_out_reg[16]_i_1__63_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[64].BC/count_out_reg[16]_i_1__63_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[64].BC/count_out_reg[20]_i_1__63_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[64].BC/count_out_reg[20]_i_1__63_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[64].BC/count_out_reg[20]_i_1__63_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[64].BC/count_out_reg[4]_i_1__63_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[64].BC/count_out_reg[4]_i_1__63_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[64].BC/count_out_reg[4]_i_1__63_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[64].BC/count_out_reg[8]_i_1__63_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[64].BC/count_out_reg[8]_i_1__63_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[64].BC/count_out_reg[8]_i_1__63_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[65].BC/count_out_reg[0]_i_2__64_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[65].BC/count_out_reg[0]_i_2__64_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[65].BC/count_out_reg[0]_i_2__64_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[65].BC/count_out_reg[12]_i_1__64_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[65].BC/count_out_reg[12]_i_1__64_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[65].BC/count_out_reg[12]_i_1__64_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[65].BC/count_out_reg[16]_i_1__64_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[65].BC/count_out_reg[16]_i_1__64_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[65].BC/count_out_reg[16]_i_1__64_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[65].BC/count_out_reg[20]_i_1__64_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[65].BC/count_out_reg[20]_i_1__64_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[65].BC/count_out_reg[20]_i_1__64_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[65].BC/count_out_reg[4]_i_1__64_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[65].BC/count_out_reg[4]_i_1__64_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[65].BC/count_out_reg[4]_i_1__64_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[65].BC/count_out_reg[8]_i_1__64_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[65].BC/count_out_reg[8]_i_1__64_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[65].BC/count_out_reg[8]_i_1__64_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[66].BC/count_out_reg[0]_i_2__65_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[66].BC/count_out_reg[0]_i_2__65_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[66].BC/count_out_reg[0]_i_2__65_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[66].BC/count_out_reg[12]_i_1__65_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[66].BC/count_out_reg[12]_i_1__65_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[66].BC/count_out_reg[12]_i_1__65_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[66].BC/count_out_reg[16]_i_1__65_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[66].BC/count_out_reg[16]_i_1__65_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[66].BC/count_out_reg[16]_i_1__65_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[66].BC/count_out_reg[20]_i_1__65_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[66].BC/count_out_reg[20]_i_1__65_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[66].BC/count_out_reg[20]_i_1__65_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[66].BC/count_out_reg[4]_i_1__65_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[66].BC/count_out_reg[4]_i_1__65_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[66].BC/count_out_reg[4]_i_1__65_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[66].BC/count_out_reg[8]_i_1__65_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[66].BC/count_out_reg[8]_i_1__65_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[66].BC/count_out_reg[8]_i_1__65_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[67].BC/count_out_reg[0]_i_2__66_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[67].BC/count_out_reg[0]_i_2__66_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[67].BC/count_out_reg[0]_i_2__66_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[67].BC/count_out_reg[12]_i_1__66_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[67].BC/count_out_reg[12]_i_1__66_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[67].BC/count_out_reg[12]_i_1__66_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[67].BC/count_out_reg[16]_i_1__66_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[67].BC/count_out_reg[16]_i_1__66_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[67].BC/count_out_reg[16]_i_1__66_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[67].BC/count_out_reg[20]_i_1__66_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[67].BC/count_out_reg[20]_i_1__66_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[67].BC/count_out_reg[20]_i_1__66_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[67].BC/count_out_reg[4]_i_1__66_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[67].BC/count_out_reg[4]_i_1__66_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[67].BC/count_out_reg[4]_i_1__66_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[67].BC/count_out_reg[8]_i_1__66_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[67].BC/count_out_reg[8]_i_1__66_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[67].BC/count_out_reg[8]_i_1__66_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[68].BC/count_out_reg[0]_i_2__67_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[68].BC/count_out_reg[0]_i_2__67_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[68].BC/count_out_reg[0]_i_2__67_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[68].BC/count_out_reg[12]_i_1__67_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[68].BC/count_out_reg[12]_i_1__67_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[68].BC/count_out_reg[12]_i_1__67_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[68].BC/count_out_reg[16]_i_1__67_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[68].BC/count_out_reg[16]_i_1__67_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[68].BC/count_out_reg[16]_i_1__67_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[68].BC/count_out_reg[20]_i_1__67_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[68].BC/count_out_reg[20]_i_1__67_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[68].BC/count_out_reg[20]_i_1__67_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[68].BC/count_out_reg[4]_i_1__67_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[68].BC/count_out_reg[4]_i_1__67_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[68].BC/count_out_reg[4]_i_1__67_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[68].BC/count_out_reg[8]_i_1__67_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[68].BC/count_out_reg[8]_i_1__67_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[68].BC/count_out_reg[8]_i_1__67_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[69].BC/count_out_reg[0]_i_2__68_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[69].BC/count_out_reg[0]_i_2__68_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[69].BC/count_out_reg[0]_i_2__68_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[69].BC/count_out_reg[12]_i_1__68_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[69].BC/count_out_reg[12]_i_1__68_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[69].BC/count_out_reg[12]_i_1__68_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[69].BC/count_out_reg[16]_i_1__68_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[69].BC/count_out_reg[16]_i_1__68_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[69].BC/count_out_reg[16]_i_1__68_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[69].BC/count_out_reg[20]_i_1__68_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[69].BC/count_out_reg[20]_i_1__68_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[69].BC/count_out_reg[20]_i_1__68_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[69].BC/count_out_reg[4]_i_1__68_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[69].BC/count_out_reg[4]_i_1__68_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[69].BC/count_out_reg[4]_i_1__68_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[69].BC/count_out_reg[8]_i_1__68_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[69].BC/count_out_reg[8]_i_1__68_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[69].BC/count_out_reg[8]_i_1__68_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[6].BC/count_out_reg[0]_i_2__197_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[6].BC/count_out_reg[0]_i_2__197_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[6].BC/count_out_reg[0]_i_2__197_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[6].BC/count_out_reg[12]_i_1__197_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[6].BC/count_out_reg[12]_i_1__197_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[6].BC/count_out_reg[12]_i_1__197_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[6].BC/count_out_reg[16]_i_1__197_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[6].BC/count_out_reg[16]_i_1__197_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[6].BC/count_out_reg[16]_i_1__197_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[6].BC/count_out_reg[20]_i_1__197_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[6].BC/count_out_reg[20]_i_1__197_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[6].BC/count_out_reg[20]_i_1__197_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[6].BC/count_out_reg[4]_i_1__197_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[6].BC/count_out_reg[4]_i_1__197_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[6].BC/count_out_reg[4]_i_1__197_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[6].BC/count_out_reg[8]_i_1__197_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[6].BC/count_out_reg[8]_i_1__197_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[6].BC/count_out_reg[8]_i_1__197_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[70].BC/count_out_reg[0]_i_2__69_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[70].BC/count_out_reg[0]_i_2__69_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[70].BC/count_out_reg[0]_i_2__69_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[70].BC/count_out_reg[12]_i_1__69_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[70].BC/count_out_reg[12]_i_1__69_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[70].BC/count_out_reg[12]_i_1__69_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[70].BC/count_out_reg[16]_i_1__69_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[70].BC/count_out_reg[16]_i_1__69_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[70].BC/count_out_reg[16]_i_1__69_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[70].BC/count_out_reg[20]_i_1__69_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[70].BC/count_out_reg[20]_i_1__69_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[70].BC/count_out_reg[20]_i_1__69_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[70].BC/count_out_reg[4]_i_1__69_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[70].BC/count_out_reg[4]_i_1__69_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[70].BC/count_out_reg[4]_i_1__69_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[70].BC/count_out_reg[8]_i_1__69_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[70].BC/count_out_reg[8]_i_1__69_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[70].BC/count_out_reg[8]_i_1__69_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[71].BC/count_out_reg[0]_i_2__70_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[71].BC/count_out_reg[0]_i_2__70_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[71].BC/count_out_reg[0]_i_2__70_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[71].BC/count_out_reg[12]_i_1__70_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[71].BC/count_out_reg[12]_i_1__70_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[71].BC/count_out_reg[12]_i_1__70_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[71].BC/count_out_reg[16]_i_1__70_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[71].BC/count_out_reg[16]_i_1__70_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[71].BC/count_out_reg[16]_i_1__70_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[71].BC/count_out_reg[20]_i_1__70_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[71].BC/count_out_reg[20]_i_1__70_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[71].BC/count_out_reg[20]_i_1__70_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[71].BC/count_out_reg[4]_i_1__70_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[71].BC/count_out_reg[4]_i_1__70_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[71].BC/count_out_reg[4]_i_1__70_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[71].BC/count_out_reg[8]_i_1__70_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[71].BC/count_out_reg[8]_i_1__70_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[71].BC/count_out_reg[8]_i_1__70_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[72].BC/count_out_reg[0]_i_2__71_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[72].BC/count_out_reg[0]_i_2__71_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[72].BC/count_out_reg[0]_i_2__71_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[72].BC/count_out_reg[12]_i_1__71_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[72].BC/count_out_reg[12]_i_1__71_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[72].BC/count_out_reg[12]_i_1__71_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[72].BC/count_out_reg[16]_i_1__71_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[72].BC/count_out_reg[16]_i_1__71_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[72].BC/count_out_reg[16]_i_1__71_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[72].BC/count_out_reg[20]_i_1__71_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[72].BC/count_out_reg[20]_i_1__71_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[72].BC/count_out_reg[20]_i_1__71_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[72].BC/count_out_reg[4]_i_1__71_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[72].BC/count_out_reg[4]_i_1__71_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[72].BC/count_out_reg[4]_i_1__71_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[72].BC/count_out_reg[8]_i_1__71_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[72].BC/count_out_reg[8]_i_1__71_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[72].BC/count_out_reg[8]_i_1__71_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[73].BC/count_out_reg[0]_i_2__72_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[73].BC/count_out_reg[0]_i_2__72_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[73].BC/count_out_reg[0]_i_2__72_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[73].BC/count_out_reg[12]_i_1__72_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[73].BC/count_out_reg[12]_i_1__72_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[73].BC/count_out_reg[12]_i_1__72_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[73].BC/count_out_reg[16]_i_1__72_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[73].BC/count_out_reg[16]_i_1__72_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[73].BC/count_out_reg[16]_i_1__72_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[73].BC/count_out_reg[20]_i_1__72_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[73].BC/count_out_reg[20]_i_1__72_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[73].BC/count_out_reg[20]_i_1__72_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[73].BC/count_out_reg[4]_i_1__72_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[73].BC/count_out_reg[4]_i_1__72_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[73].BC/count_out_reg[4]_i_1__72_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[73].BC/count_out_reg[8]_i_1__72_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[73].BC/count_out_reg[8]_i_1__72_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[73].BC/count_out_reg[8]_i_1__72_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[74].BC/count_out_reg[0]_i_2__73_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[74].BC/count_out_reg[0]_i_2__73_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[74].BC/count_out_reg[0]_i_2__73_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[74].BC/count_out_reg[12]_i_1__73_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[74].BC/count_out_reg[12]_i_1__73_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[74].BC/count_out_reg[12]_i_1__73_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[74].BC/count_out_reg[16]_i_1__73_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[74].BC/count_out_reg[16]_i_1__73_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[74].BC/count_out_reg[16]_i_1__73_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[74].BC/count_out_reg[20]_i_1__73_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[74].BC/count_out_reg[20]_i_1__73_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[74].BC/count_out_reg[20]_i_1__73_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[74].BC/count_out_reg[4]_i_1__73_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[74].BC/count_out_reg[4]_i_1__73_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[74].BC/count_out_reg[4]_i_1__73_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[74].BC/count_out_reg[8]_i_1__73_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[74].BC/count_out_reg[8]_i_1__73_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[74].BC/count_out_reg[8]_i_1__73_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[75].BC/count_out_reg[0]_i_2__74_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[75].BC/count_out_reg[0]_i_2__74_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[75].BC/count_out_reg[0]_i_2__74_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[75].BC/count_out_reg[12]_i_1__74_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[75].BC/count_out_reg[12]_i_1__74_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[75].BC/count_out_reg[12]_i_1__74_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[75].BC/count_out_reg[16]_i_1__74_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[75].BC/count_out_reg[16]_i_1__74_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[75].BC/count_out_reg[16]_i_1__74_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[75].BC/count_out_reg[20]_i_1__74_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[75].BC/count_out_reg[20]_i_1__74_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[75].BC/count_out_reg[20]_i_1__74_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[75].BC/count_out_reg[4]_i_1__74_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[75].BC/count_out_reg[4]_i_1__74_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[75].BC/count_out_reg[4]_i_1__74_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[75].BC/count_out_reg[8]_i_1__74_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[75].BC/count_out_reg[8]_i_1__74_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[75].BC/count_out_reg[8]_i_1__74_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[76].BC/count_out_reg[0]_i_2__75_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[76].BC/count_out_reg[0]_i_2__75_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[76].BC/count_out_reg[0]_i_2__75_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[76].BC/count_out_reg[12]_i_1__75_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[76].BC/count_out_reg[12]_i_1__75_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[76].BC/count_out_reg[12]_i_1__75_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[76].BC/count_out_reg[16]_i_1__75_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[76].BC/count_out_reg[16]_i_1__75_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[76].BC/count_out_reg[16]_i_1__75_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[76].BC/count_out_reg[20]_i_1__75_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[76].BC/count_out_reg[20]_i_1__75_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[76].BC/count_out_reg[20]_i_1__75_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[76].BC/count_out_reg[4]_i_1__75_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[76].BC/count_out_reg[4]_i_1__75_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[76].BC/count_out_reg[4]_i_1__75_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[76].BC/count_out_reg[8]_i_1__75_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[76].BC/count_out_reg[8]_i_1__75_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[76].BC/count_out_reg[8]_i_1__75_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[77].BC/count_out_reg[0]_i_2__76_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[77].BC/count_out_reg[0]_i_2__76_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[77].BC/count_out_reg[0]_i_2__76_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[77].BC/count_out_reg[12]_i_1__76_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[77].BC/count_out_reg[12]_i_1__76_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[77].BC/count_out_reg[12]_i_1__76_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[77].BC/count_out_reg[16]_i_1__76_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[77].BC/count_out_reg[16]_i_1__76_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[77].BC/count_out_reg[16]_i_1__76_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[77].BC/count_out_reg[20]_i_1__76_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[77].BC/count_out_reg[20]_i_1__76_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[77].BC/count_out_reg[20]_i_1__76_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[77].BC/count_out_reg[4]_i_1__76_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[77].BC/count_out_reg[4]_i_1__76_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[77].BC/count_out_reg[4]_i_1__76_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[77].BC/count_out_reg[8]_i_1__76_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[77].BC/count_out_reg[8]_i_1__76_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[77].BC/count_out_reg[8]_i_1__76_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[78].BC/count_out_reg[0]_i_2__77_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[78].BC/count_out_reg[0]_i_2__77_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[78].BC/count_out_reg[0]_i_2__77_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[78].BC/count_out_reg[12]_i_1__77_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[78].BC/count_out_reg[12]_i_1__77_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[78].BC/count_out_reg[12]_i_1__77_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[78].BC/count_out_reg[16]_i_1__77_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[78].BC/count_out_reg[16]_i_1__77_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[78].BC/count_out_reg[16]_i_1__77_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[78].BC/count_out_reg[20]_i_1__77_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[78].BC/count_out_reg[20]_i_1__77_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[78].BC/count_out_reg[20]_i_1__77_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[78].BC/count_out_reg[4]_i_1__77_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[78].BC/count_out_reg[4]_i_1__77_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[78].BC/count_out_reg[4]_i_1__77_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[78].BC/count_out_reg[8]_i_1__77_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[78].BC/count_out_reg[8]_i_1__77_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[78].BC/count_out_reg[8]_i_1__77_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[79].BC/count_out_reg[0]_i_2__78_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[79].BC/count_out_reg[0]_i_2__78_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[79].BC/count_out_reg[0]_i_2__78_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[79].BC/count_out_reg[12]_i_1__78_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[79].BC/count_out_reg[12]_i_1__78_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[79].BC/count_out_reg[12]_i_1__78_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[79].BC/count_out_reg[16]_i_1__78_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[79].BC/count_out_reg[16]_i_1__78_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[79].BC/count_out_reg[16]_i_1__78_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[79].BC/count_out_reg[20]_i_1__78_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[79].BC/count_out_reg[20]_i_1__78_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[79].BC/count_out_reg[20]_i_1__78_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[79].BC/count_out_reg[4]_i_1__78_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[79].BC/count_out_reg[4]_i_1__78_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[79].BC/count_out_reg[4]_i_1__78_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[79].BC/count_out_reg[8]_i_1__78_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[79].BC/count_out_reg[8]_i_1__78_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[79].BC/count_out_reg[8]_i_1__78_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[7].BC/count_out_reg[0]_i_2__198_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[7].BC/count_out_reg[0]_i_2__198_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[7].BC/count_out_reg[0]_i_2__198_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[7].BC/count_out_reg[12]_i_1__198_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[7].BC/count_out_reg[12]_i_1__198_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[7].BC/count_out_reg[12]_i_1__198_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[7].BC/count_out_reg[16]_i_1__198_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[7].BC/count_out_reg[16]_i_1__198_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[7].BC/count_out_reg[16]_i_1__198_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[7].BC/count_out_reg[20]_i_1__198_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[7].BC/count_out_reg[20]_i_1__198_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[7].BC/count_out_reg[20]_i_1__198_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[7].BC/count_out_reg[4]_i_1__198_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[7].BC/count_out_reg[4]_i_1__198_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[7].BC/count_out_reg[4]_i_1__198_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[7].BC/count_out_reg[8]_i_1__198_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[7].BC/count_out_reg[8]_i_1__198_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[7].BC/count_out_reg[8]_i_1__198_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[80].BC/count_out_reg[0]_i_2__79_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[80].BC/count_out_reg[0]_i_2__79_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[80].BC/count_out_reg[0]_i_2__79_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[80].BC/count_out_reg[12]_i_1__79_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[80].BC/count_out_reg[12]_i_1__79_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[80].BC/count_out_reg[12]_i_1__79_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[80].BC/count_out_reg[16]_i_1__79_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[80].BC/count_out_reg[16]_i_1__79_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[80].BC/count_out_reg[16]_i_1__79_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[80].BC/count_out_reg[20]_i_1__79_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[80].BC/count_out_reg[20]_i_1__79_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[80].BC/count_out_reg[20]_i_1__79_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[80].BC/count_out_reg[4]_i_1__79_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[80].BC/count_out_reg[4]_i_1__79_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[80].BC/count_out_reg[4]_i_1__79_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[80].BC/count_out_reg[8]_i_1__79_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[80].BC/count_out_reg[8]_i_1__79_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[80].BC/count_out_reg[8]_i_1__79_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[81].BC/count_out_reg[0]_i_2__80_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[81].BC/count_out_reg[0]_i_2__80_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[81].BC/count_out_reg[0]_i_2__80_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[81].BC/count_out_reg[12]_i_1__80_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[81].BC/count_out_reg[12]_i_1__80_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[81].BC/count_out_reg[12]_i_1__80_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[81].BC/count_out_reg[16]_i_1__80_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[81].BC/count_out_reg[16]_i_1__80_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[81].BC/count_out_reg[16]_i_1__80_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[81].BC/count_out_reg[20]_i_1__80_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[81].BC/count_out_reg[20]_i_1__80_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[81].BC/count_out_reg[20]_i_1__80_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[81].BC/count_out_reg[4]_i_1__80_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[81].BC/count_out_reg[4]_i_1__80_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[81].BC/count_out_reg[4]_i_1__80_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[81].BC/count_out_reg[8]_i_1__80_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[81].BC/count_out_reg[8]_i_1__80_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[81].BC/count_out_reg[8]_i_1__80_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[82].BC/count_out_reg[0]_i_2__81_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[82].BC/count_out_reg[0]_i_2__81_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[82].BC/count_out_reg[0]_i_2__81_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[82].BC/count_out_reg[12]_i_1__81_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[82].BC/count_out_reg[12]_i_1__81_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[82].BC/count_out_reg[12]_i_1__81_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[82].BC/count_out_reg[16]_i_1__81_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[82].BC/count_out_reg[16]_i_1__81_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[82].BC/count_out_reg[16]_i_1__81_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[82].BC/count_out_reg[20]_i_1__81_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[82].BC/count_out_reg[20]_i_1__81_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[82].BC/count_out_reg[20]_i_1__81_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[82].BC/count_out_reg[4]_i_1__81_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[82].BC/count_out_reg[4]_i_1__81_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[82].BC/count_out_reg[4]_i_1__81_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[82].BC/count_out_reg[8]_i_1__81_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[82].BC/count_out_reg[8]_i_1__81_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[82].BC/count_out_reg[8]_i_1__81_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[83].BC/count_out_reg[0]_i_2__82_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[83].BC/count_out_reg[0]_i_2__82_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[83].BC/count_out_reg[0]_i_2__82_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[83].BC/count_out_reg[12]_i_1__82_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[83].BC/count_out_reg[12]_i_1__82_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[83].BC/count_out_reg[12]_i_1__82_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[83].BC/count_out_reg[16]_i_1__82_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[83].BC/count_out_reg[16]_i_1__82_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[83].BC/count_out_reg[16]_i_1__82_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[83].BC/count_out_reg[20]_i_1__82_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[83].BC/count_out_reg[20]_i_1__82_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[83].BC/count_out_reg[20]_i_1__82_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[83].BC/count_out_reg[4]_i_1__82_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[83].BC/count_out_reg[4]_i_1__82_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[83].BC/count_out_reg[4]_i_1__82_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[83].BC/count_out_reg[8]_i_1__82_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[83].BC/count_out_reg[8]_i_1__82_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[83].BC/count_out_reg[8]_i_1__82_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[84].BC/count_out_reg[0]_i_2__83_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[84].BC/count_out_reg[0]_i_2__83_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[84].BC/count_out_reg[0]_i_2__83_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[84].BC/count_out_reg[12]_i_1__83_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[84].BC/count_out_reg[12]_i_1__83_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[84].BC/count_out_reg[12]_i_1__83_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[84].BC/count_out_reg[16]_i_1__83_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[84].BC/count_out_reg[16]_i_1__83_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[84].BC/count_out_reg[16]_i_1__83_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[84].BC/count_out_reg[20]_i_1__83_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[84].BC/count_out_reg[20]_i_1__83_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[84].BC/count_out_reg[20]_i_1__83_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[84].BC/count_out_reg[4]_i_1__83_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[84].BC/count_out_reg[4]_i_1__83_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[84].BC/count_out_reg[4]_i_1__83_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[84].BC/count_out_reg[8]_i_1__83_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[84].BC/count_out_reg[8]_i_1__83_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[84].BC/count_out_reg[8]_i_1__83_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[85].BC/count_out_reg[0]_i_2__84_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[85].BC/count_out_reg[0]_i_2__84_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[85].BC/count_out_reg[0]_i_2__84_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[85].BC/count_out_reg[12]_i_1__84_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[85].BC/count_out_reg[12]_i_1__84_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[85].BC/count_out_reg[12]_i_1__84_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[85].BC/count_out_reg[16]_i_1__84_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[85].BC/count_out_reg[16]_i_1__84_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[85].BC/count_out_reg[16]_i_1__84_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[85].BC/count_out_reg[20]_i_1__84_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[85].BC/count_out_reg[20]_i_1__84_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[85].BC/count_out_reg[20]_i_1__84_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[85].BC/count_out_reg[4]_i_1__84_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[85].BC/count_out_reg[4]_i_1__84_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[85].BC/count_out_reg[4]_i_1__84_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[85].BC/count_out_reg[8]_i_1__84_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[85].BC/count_out_reg[8]_i_1__84_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[85].BC/count_out_reg[8]_i_1__84_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[86].BC/count_out_reg[0]_i_2__85_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[86].BC/count_out_reg[0]_i_2__85_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[86].BC/count_out_reg[0]_i_2__85_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[86].BC/count_out_reg[12]_i_1__85_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[86].BC/count_out_reg[12]_i_1__85_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[86].BC/count_out_reg[12]_i_1__85_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[86].BC/count_out_reg[16]_i_1__85_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[86].BC/count_out_reg[16]_i_1__85_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[86].BC/count_out_reg[16]_i_1__85_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[86].BC/count_out_reg[20]_i_1__85_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[86].BC/count_out_reg[20]_i_1__85_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[86].BC/count_out_reg[20]_i_1__85_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[86].BC/count_out_reg[4]_i_1__85_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[86].BC/count_out_reg[4]_i_1__85_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[86].BC/count_out_reg[4]_i_1__85_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[86].BC/count_out_reg[8]_i_1__85_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[86].BC/count_out_reg[8]_i_1__85_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[86].BC/count_out_reg[8]_i_1__85_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[87].BC/count_out_reg[0]_i_2__86_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[87].BC/count_out_reg[0]_i_2__86_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[87].BC/count_out_reg[0]_i_2__86_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[87].BC/count_out_reg[12]_i_1__86_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[87].BC/count_out_reg[12]_i_1__86_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[87].BC/count_out_reg[12]_i_1__86_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[87].BC/count_out_reg[16]_i_1__86_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[87].BC/count_out_reg[16]_i_1__86_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[87].BC/count_out_reg[16]_i_1__86_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[87].BC/count_out_reg[20]_i_1__86_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[87].BC/count_out_reg[20]_i_1__86_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[87].BC/count_out_reg[20]_i_1__86_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[87].BC/count_out_reg[4]_i_1__86_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[87].BC/count_out_reg[4]_i_1__86_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[87].BC/count_out_reg[4]_i_1__86_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[87].BC/count_out_reg[8]_i_1__86_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[87].BC/count_out_reg[8]_i_1__86_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[87].BC/count_out_reg[8]_i_1__86_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[88].BC/count_out_reg[0]_i_2__87_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[88].BC/count_out_reg[0]_i_2__87_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[88].BC/count_out_reg[0]_i_2__87_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[88].BC/count_out_reg[12]_i_1__87_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[88].BC/count_out_reg[12]_i_1__87_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[88].BC/count_out_reg[12]_i_1__87_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[88].BC/count_out_reg[16]_i_1__87_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[88].BC/count_out_reg[16]_i_1__87_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[88].BC/count_out_reg[16]_i_1__87_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[88].BC/count_out_reg[20]_i_1__87_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[88].BC/count_out_reg[20]_i_1__87_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[88].BC/count_out_reg[20]_i_1__87_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[88].BC/count_out_reg[4]_i_1__87_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[88].BC/count_out_reg[4]_i_1__87_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[88].BC/count_out_reg[4]_i_1__87_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[88].BC/count_out_reg[8]_i_1__87_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[88].BC/count_out_reg[8]_i_1__87_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[88].BC/count_out_reg[8]_i_1__87_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[89].BC/count_out_reg[0]_i_2__88_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[89].BC/count_out_reg[0]_i_2__88_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[89].BC/count_out_reg[0]_i_2__88_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[89].BC/count_out_reg[12]_i_1__88_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[89].BC/count_out_reg[12]_i_1__88_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[89].BC/count_out_reg[12]_i_1__88_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[89].BC/count_out_reg[16]_i_1__88_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[89].BC/count_out_reg[16]_i_1__88_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[89].BC/count_out_reg[16]_i_1__88_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[89].BC/count_out_reg[20]_i_1__88_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[89].BC/count_out_reg[20]_i_1__88_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[89].BC/count_out_reg[20]_i_1__88_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[89].BC/count_out_reg[4]_i_1__88_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[89].BC/count_out_reg[4]_i_1__88_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[89].BC/count_out_reg[4]_i_1__88_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[89].BC/count_out_reg[8]_i_1__88_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[89].BC/count_out_reg[8]_i_1__88_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[89].BC/count_out_reg[8]_i_1__88_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[8].BC/count_out_reg[0]_i_2__199_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[8].BC/count_out_reg[0]_i_2__199_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[8].BC/count_out_reg[0]_i_2__199_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[8].BC/count_out_reg[12]_i_1__199_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[8].BC/count_out_reg[12]_i_1__199_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[8].BC/count_out_reg[12]_i_1__199_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[8].BC/count_out_reg[16]_i_1__199_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[8].BC/count_out_reg[16]_i_1__199_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[8].BC/count_out_reg[16]_i_1__199_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[8].BC/count_out_reg[20]_i_1__199_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[8].BC/count_out_reg[20]_i_1__199_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[8].BC/count_out_reg[20]_i_1__199_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[8].BC/count_out_reg[4]_i_1__199_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[8].BC/count_out_reg[4]_i_1__199_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[8].BC/count_out_reg[4]_i_1__199_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[8].BC/count_out_reg[8]_i_1__199_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[8].BC/count_out_reg[8]_i_1__199_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[8].BC/count_out_reg[8]_i_1__199_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[90].BC/count_out_reg[0]_i_2__89_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[90].BC/count_out_reg[0]_i_2__89_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[90].BC/count_out_reg[0]_i_2__89_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[90].BC/count_out_reg[12]_i_1__89_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[90].BC/count_out_reg[12]_i_1__89_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[90].BC/count_out_reg[12]_i_1__89_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[90].BC/count_out_reg[16]_i_1__89_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[90].BC/count_out_reg[16]_i_1__89_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[90].BC/count_out_reg[16]_i_1__89_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[90].BC/count_out_reg[20]_i_1__89_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[90].BC/count_out_reg[20]_i_1__89_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[90].BC/count_out_reg[20]_i_1__89_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[90].BC/count_out_reg[4]_i_1__89_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[90].BC/count_out_reg[4]_i_1__89_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[90].BC/count_out_reg[4]_i_1__89_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[90].BC/count_out_reg[8]_i_1__89_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[90].BC/count_out_reg[8]_i_1__89_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[90].BC/count_out_reg[8]_i_1__89_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[91].BC/count_out_reg[0]_i_2__90_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[91].BC/count_out_reg[0]_i_2__90_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[91].BC/count_out_reg[0]_i_2__90_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[91].BC/count_out_reg[12]_i_1__90_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[91].BC/count_out_reg[12]_i_1__90_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[91].BC/count_out_reg[12]_i_1__90_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[91].BC/count_out_reg[16]_i_1__90_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[91].BC/count_out_reg[16]_i_1__90_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[91].BC/count_out_reg[16]_i_1__90_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[91].BC/count_out_reg[20]_i_1__90_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[91].BC/count_out_reg[20]_i_1__90_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[91].BC/count_out_reg[20]_i_1__90_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[91].BC/count_out_reg[4]_i_1__90_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[91].BC/count_out_reg[4]_i_1__90_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[91].BC/count_out_reg[4]_i_1__90_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[91].BC/count_out_reg[8]_i_1__90_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[91].BC/count_out_reg[8]_i_1__90_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[91].BC/count_out_reg[8]_i_1__90_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[92].BC/count_out_reg[0]_i_2__91_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[92].BC/count_out_reg[0]_i_2__91_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[92].BC/count_out_reg[0]_i_2__91_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[92].BC/count_out_reg[12]_i_1__91_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[92].BC/count_out_reg[12]_i_1__91_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[92].BC/count_out_reg[12]_i_1__91_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[92].BC/count_out_reg[16]_i_1__91_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[92].BC/count_out_reg[16]_i_1__91_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[92].BC/count_out_reg[16]_i_1__91_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[92].BC/count_out_reg[20]_i_1__91_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[92].BC/count_out_reg[20]_i_1__91_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[92].BC/count_out_reg[20]_i_1__91_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[92].BC/count_out_reg[4]_i_1__91_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[92].BC/count_out_reg[4]_i_1__91_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[92].BC/count_out_reg[4]_i_1__91_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[92].BC/count_out_reg[8]_i_1__91_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[92].BC/count_out_reg[8]_i_1__91_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[92].BC/count_out_reg[8]_i_1__91_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[93].BC/count_out_reg[0]_i_2__92_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[93].BC/count_out_reg[0]_i_2__92_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[93].BC/count_out_reg[0]_i_2__92_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[93].BC/count_out_reg[12]_i_1__92_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[93].BC/count_out_reg[12]_i_1__92_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[93].BC/count_out_reg[12]_i_1__92_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[93].BC/count_out_reg[16]_i_1__92_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[93].BC/count_out_reg[16]_i_1__92_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[93].BC/count_out_reg[16]_i_1__92_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[93].BC/count_out_reg[20]_i_1__92_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[93].BC/count_out_reg[20]_i_1__92_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[93].BC/count_out_reg[20]_i_1__92_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[93].BC/count_out_reg[4]_i_1__92_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[93].BC/count_out_reg[4]_i_1__92_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[93].BC/count_out_reg[4]_i_1__92_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[93].BC/count_out_reg[8]_i_1__92_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[93].BC/count_out_reg[8]_i_1__92_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[93].BC/count_out_reg[8]_i_1__92_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[94].BC/count_out_reg[0]_i_2__93_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[94].BC/count_out_reg[0]_i_2__93_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[94].BC/count_out_reg[0]_i_2__93_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[94].BC/count_out_reg[12]_i_1__93_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[94].BC/count_out_reg[12]_i_1__93_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[94].BC/count_out_reg[12]_i_1__93_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[94].BC/count_out_reg[16]_i_1__93_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[94].BC/count_out_reg[16]_i_1__93_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[94].BC/count_out_reg[16]_i_1__93_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[94].BC/count_out_reg[20]_i_1__93_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[94].BC/count_out_reg[20]_i_1__93_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[94].BC/count_out_reg[20]_i_1__93_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[94].BC/count_out_reg[4]_i_1__93_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[94].BC/count_out_reg[4]_i_1__93_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[94].BC/count_out_reg[4]_i_1__93_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[94].BC/count_out_reg[8]_i_1__93_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[94].BC/count_out_reg[8]_i_1__93_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[94].BC/count_out_reg[8]_i_1__93_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[95].BC/count_out_reg[0]_i_2__94_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[95].BC/count_out_reg[0]_i_2__94_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[95].BC/count_out_reg[0]_i_2__94_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[95].BC/count_out_reg[12]_i_1__94_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[95].BC/count_out_reg[12]_i_1__94_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[95].BC/count_out_reg[12]_i_1__94_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[95].BC/count_out_reg[16]_i_1__94_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[95].BC/count_out_reg[16]_i_1__94_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[95].BC/count_out_reg[16]_i_1__94_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[95].BC/count_out_reg[20]_i_1__94_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[95].BC/count_out_reg[20]_i_1__94_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[95].BC/count_out_reg[20]_i_1__94_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[95].BC/count_out_reg[4]_i_1__94_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[95].BC/count_out_reg[4]_i_1__94_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[95].BC/count_out_reg[4]_i_1__94_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[95].BC/count_out_reg[8]_i_1__94_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[95].BC/count_out_reg[8]_i_1__94_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[95].BC/count_out_reg[8]_i_1__94_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[96].BC/count_out_reg[0]_i_2__95_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[96].BC/count_out_reg[0]_i_2__95_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[96].BC/count_out_reg[0]_i_2__95_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[96].BC/count_out_reg[12]_i_1__95_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[96].BC/count_out_reg[12]_i_1__95_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[96].BC/count_out_reg[12]_i_1__95_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[96].BC/count_out_reg[16]_i_1__95_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[96].BC/count_out_reg[16]_i_1__95_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[96].BC/count_out_reg[16]_i_1__95_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[96].BC/count_out_reg[20]_i_1__95_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[96].BC/count_out_reg[20]_i_1__95_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[96].BC/count_out_reg[20]_i_1__95_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[96].BC/count_out_reg[4]_i_1__95_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[96].BC/count_out_reg[4]_i_1__95_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[96].BC/count_out_reg[4]_i_1__95_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[96].BC/count_out_reg[8]_i_1__95_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[96].BC/count_out_reg[8]_i_1__95_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[96].BC/count_out_reg[8]_i_1__95_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[97].BC/count_out_reg[0]_i_2__96_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[97].BC/count_out_reg[0]_i_2__96_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[97].BC/count_out_reg[0]_i_2__96_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[97].BC/count_out_reg[12]_i_1__96_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[97].BC/count_out_reg[12]_i_1__96_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[97].BC/count_out_reg[12]_i_1__96_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[97].BC/count_out_reg[16]_i_1__96_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[97].BC/count_out_reg[16]_i_1__96_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[97].BC/count_out_reg[16]_i_1__96_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[97].BC/count_out_reg[20]_i_1__96_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[97].BC/count_out_reg[20]_i_1__96_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[97].BC/count_out_reg[20]_i_1__96_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[97].BC/count_out_reg[4]_i_1__96_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[97].BC/count_out_reg[4]_i_1__96_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[97].BC/count_out_reg[4]_i_1__96_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[97].BC/count_out_reg[8]_i_1__96_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[97].BC/count_out_reg[8]_i_1__96_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[97].BC/count_out_reg[8]_i_1__96_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[98].BC/count_out_reg[0]_i_2__97_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[98].BC/count_out_reg[0]_i_2__97_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[98].BC/count_out_reg[0]_i_2__97_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[98].BC/count_out_reg[12]_i_1__97_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[98].BC/count_out_reg[12]_i_1__97_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[98].BC/count_out_reg[12]_i_1__97_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[98].BC/count_out_reg[16]_i_1__97_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[98].BC/count_out_reg[16]_i_1__97_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[98].BC/count_out_reg[16]_i_1__97_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[98].BC/count_out_reg[20]_i_1__97_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[98].BC/count_out_reg[20]_i_1__97_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[98].BC/count_out_reg[20]_i_1__97_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[98].BC/count_out_reg[4]_i_1__97_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[98].BC/count_out_reg[4]_i_1__97_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[98].BC/count_out_reg[4]_i_1__97_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[98].BC/count_out_reg[8]_i_1__97_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[98].BC/count_out_reg[8]_i_1__97_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[98].BC/count_out_reg[8]_i_1__97_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[99].BC/count_out_reg[0]_i_2__98_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[99].BC/count_out_reg[0]_i_2__98_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[99].BC/count_out_reg[0]_i_2__98_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[99].BC/count_out_reg[12]_i_1__98_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[99].BC/count_out_reg[12]_i_1__98_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[99].BC/count_out_reg[12]_i_1__98_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[99].BC/count_out_reg[16]_i_1__98_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[99].BC/count_out_reg[16]_i_1__98_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[99].BC/count_out_reg[16]_i_1__98_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[99].BC/count_out_reg[20]_i_1__98_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[99].BC/count_out_reg[20]_i_1__98_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[99].BC/count_out_reg[20]_i_1__98_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[99].BC/count_out_reg[4]_i_1__98_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[99].BC/count_out_reg[4]_i_1__98_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[99].BC/count_out_reg[4]_i_1__98_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[99].BC/count_out_reg[8]_i_1__98_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[99].BC/count_out_reg[8]_i_1__98_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[99].BC/count_out_reg[8]_i_1__98_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[9].BC/count_out_reg[0]_i_2__200_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[9].BC/count_out_reg[0]_i_2__200_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[9].BC/count_out_reg[0]_i_2__200_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[9].BC/count_out_reg[12]_i_1__200_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[9].BC/count_out_reg[12]_i_1__200_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[9].BC/count_out_reg[12]_i_1__200_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[9].BC/count_out_reg[16]_i_1__200_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[9].BC/count_out_reg[16]_i_1__200_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[9].BC/count_out_reg[16]_i_1__200_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[9].BC/count_out_reg[20]_i_1__200_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[9].BC/count_out_reg[20]_i_1__200_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[9].BC/count_out_reg[20]_i_1__200_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[9].BC/count_out_reg[4]_i_1__200_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[9].BC/count_out_reg[4]_i_1__200_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[9].BC/count_out_reg[4]_i_1__200_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[9].BC/count_out_reg[8]_i_1__200_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[9].BC/count_out_reg[8]_i_1__200_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CTR[9].BC/count_out_reg[8]_i_1__200_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[0].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[102].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[105].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[105].ED/testpoint[4]_INST_0_i_6
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[105].ED/testpoint[4]_INST_0_i_6_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[105].ED/testpoint[4]_INST_0_i_6_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[105].ED/testpoint[4]_INST_0_i_6_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[105].ED/testpoint[4]_INST_0_i_6_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[105].ED/testpoint[4]_INST_0_i_79_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[108].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[111].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[114].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[117].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[120].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[123].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[123].ED/testpoint[4]_INST_0_i_6
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[123].ED/testpoint[4]_INST_0_i_6_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[123].ED/testpoint[4]_INST_0_i_6_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[123].ED/testpoint[4]_INST_0_i_6_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[123].ED/testpoint[4]_INST_0_i_6_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[123].ED/testpoint[4]_INST_0_i_91_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[126].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[129].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[12].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[132].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[135].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[138].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[141].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[141].ED/testpoint[4]_INST_0_i_6
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[141].ED/testpoint[4]_INST_0_i_6_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[141].ED/testpoint[4]_INST_0_i_6_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[141].ED/testpoint[4]_INST_0_i_6_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[141].ED/testpoint[4]_INST_0_i_6_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[141].ED/testpoint[4]_INST_0_i_97_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[144].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[147].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[150].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[153].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[156].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[159].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[159].ED/testpoint[4]_INST_0_i_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[159].ED/testpoint[4]_INST_0_i_1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[159].ED/testpoint[4]_INST_0_i_1_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[159].ED/testpoint[4]_INST_0_i_1_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[159].ED/testpoint[4]_INST_0_i_1_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[159].ED/testpoint[4]_INST_0_i_45_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[15].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[15].ED/testpoint[4]_INST_0_i_5
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[15].ED/testpoint[4]_INST_0_i_5_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[15].ED/testpoint[4]_INST_0_i_5_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[15].ED/testpoint[4]_INST_0_i_5_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[15].ED/testpoint[4]_INST_0_i_5_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[15].ED/testpoint[4]_INST_0_i_61_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[162].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[165].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[168].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[171].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[174].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[177].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[180].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[183].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[186].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[18].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[190].ED/testpoint[4]_INST_0_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[190].ED/testpoint[4]_INST_0_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[190].ED/testpoint[4]_INST_0_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[190].ED/testpoint[4]_INST_0_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[190].ED/testpoint[4]_INST_0_4
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[190].ED/testpoint[4]_INST_0_5
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[190].ED/testpoint[4]_INST_0_6
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[190].ED/testpoint[4]_INST_0_7
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[190].ED/testpoint[4]_INST_0_8
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[190].ED/testpoint[4]_INST_0_9
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[190].ED/testpoint[4]_INST_0_i_1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[190].ED/testpoint[4]_INST_0_i_1_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[190].ED/testpoint[4]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[190].ED/testpoint[4]_INST_0_i_7_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[191].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[192].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[195].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[195].ED/testpoint[4]_INST_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[195].ED/testpoint[4]_INST_0_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[195].ED/testpoint[4]_INST_0_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[195].ED/testpoint[4]_INST_0_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[195].ED/testpoint[4]_INST_0_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[195].ED/testpoint[4]_INST_0_i_19_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[198].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[201].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[204].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[207].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[210].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[213].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[213].ED/testpoint[4]_INST_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[213].ED/testpoint[4]_INST_0_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[213].ED/testpoint[4]_INST_0_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[213].ED/testpoint[4]_INST_0_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[213].ED/testpoint[4]_INST_0_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[213].ED/testpoint[4]_INST_0_i_25_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[216].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[219].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[21].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[222].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[225].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[228].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[231].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[231].ED/testpoint[4]_INST_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[231].ED/testpoint[4]_INST_0_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[231].ED/testpoint[4]_INST_0_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[231].ED/testpoint[4]_INST_0_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[231].ED/testpoint[4]_INST_0_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[231].ED/testpoint[4]_INST_0_i_13_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[234].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[237].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[240].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[243].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[246].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[249].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[24].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[252].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[255].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[255].ED/testpoint[4]_INST_0_i_5
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[255].ED/testpoint[4]_INST_0_i_5_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[255].ED/testpoint[4]_INST_0_i_5_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[255].ED/testpoint[4]_INST_0_i_5_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[27].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[30].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[33].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[33].ED/testpoint[4]_INST_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[33].ED/testpoint[4]_INST_0_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[33].ED/testpoint[4]_INST_0_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[33].ED/testpoint[4]_INST_0_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[33].ED/testpoint[4]_INST_0_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[33].ED/testpoint[4]_INST_0_i_31_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[33].ED/testpoint[4]_INST_0_i_51_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[33].ED/testpoint[4]_INST_0_i_5_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[33].ED/testpoint[4]_INST_0_i_5_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[33].ED/testpoint[4]_INST_0_i_5_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[33].ED/testpoint[4]_INST_0_i_5_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[33].ED/testpoint[4]_INST_0_i_5_4
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[36].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[39].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[3].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[42].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[45].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[48].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[51].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[51].ED/testpoint[4]_INST_0_i_6
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[51].ED/testpoint[4]_INST_0_i_6_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[51].ED/testpoint[4]_INST_0_i_6_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[51].ED/testpoint[4]_INST_0_i_6_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[51].ED/testpoint[4]_INST_0_i_6_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[51].ED/testpoint[4]_INST_0_i_73_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[54].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[57].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[60].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[63].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[66].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[69].ED/testpoint[4]_INST_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[69].ED/testpoint[4]_INST_0_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[69].ED/testpoint[4]_INST_0_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[69].ED/testpoint[4]_INST_0_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[69].ED/testpoint[4]_INST_0_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[69].ED/testpoint[4]_INST_0_i_37_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[69].ED/testpoint[4]_INST_0_i_42
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[69].ED/testpoint[4]_INST_0_i_67_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[69].ED/testpoint[4]_INST_0_i_6_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[69].ED/testpoint[4]_INST_0_i_6_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[69].ED/testpoint[4]_INST_0_i_6_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[69].ED/testpoint[4]_INST_0_i_6_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[69].ED/testpoint[4]_INST_0_i_6_4
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[6].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[72].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[75].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[78].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[81].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[84].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[87].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[87].ED/testpoint[4]_INST_0_i_6
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[87].ED/testpoint[4]_INST_0_i_6_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[87].ED/testpoint[4]_INST_0_i_6_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[87].ED/testpoint[4]_INST_0_i_6_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[87].ED/testpoint[4]_INST_0_i_6_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[87].ED/testpoint[4]_INST_0_i_85_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[90].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[93].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[96].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[99].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[9].ED/FDPE_ED1_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_EXT/Q1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_EXT/Q2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_EXT/Q3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_EXT/hs_clk
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_EXT/masked_ext_trig0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/carrynet_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/carrynet_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/carrynet_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/carrynet_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/carrynet_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/carrynet_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/carrynet_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/carrynet_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/carrynet_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/rd_rst_busy
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/frame_count1_reg[0]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/frame_count1_reg[0]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/frame_count1_reg[0]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/frame_count1_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/frame_count1_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/frame_count1_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/frame_count1_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/frame_count1_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/frame_count1_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/frame_count1_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/frame_count1_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/frame_count1_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/carrynet_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/carrynet_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/carrynet_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/carrynet_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/carrynet_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/carrynet_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c0/carrynet_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/carrynet_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/carrynet_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/carrynet_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/rd_rst_busy
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_SM/state1_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_SM/state1_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_SM/state1_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[0].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[102].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[105].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[108].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[111].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[114].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[117].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[120].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[123].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[126].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[129].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[12].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[132].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[135].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[138].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[141].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[144].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[147].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[150].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[153].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[156].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[159].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[15].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[162].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[165].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[168].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[171].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[174].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[177].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[180].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[183].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[186].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[18].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[191].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[192].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[195].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[198].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[201].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[204].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[207].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[210].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[213].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[216].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[219].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[21].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[222].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[225].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[228].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[231].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[234].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[237].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[240].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[243].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[246].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[249].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[24].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[252].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[255].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[27].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[30].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[33].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[36].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[39].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[3].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[42].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[45].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[48].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[51].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[54].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[57].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[60].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[63].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[66].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[69].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[6].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[72].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[75].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[78].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[81].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[84].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[87].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[90].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[93].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[96].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[99].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[9].ED_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/debug_PH_trig_bitclk
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_ext_trig
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/masked_ext_trig0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_10_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_11_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_12_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_13_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_14_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_15_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_16_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_17_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_18_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_19_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_20_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_21_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_22_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_23_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_24_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_25_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_26_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_27_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_28_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_29_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_30_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_31_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_32_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_33_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_34_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_35_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_36_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_37_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_38_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_39_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_3_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_40_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_41_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_42_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_43_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_44_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_45_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_46_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_47_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_48_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_49_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_4_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_50_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_5_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_6_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_7_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_8_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_9_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_IN_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_IN_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_IN_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_IN_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35
INFO: [Opt 31-131] Removed net: base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Ext_NM_BRK
INFO: [Opt 31-131] Removed net: base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[3]
INFO: [Opt 31-131] Removed net: base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Ext_NM_BRK
INFO: [Opt 31-131] Removed net: base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
INFO: [Opt 31-131] Removed net: base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/ZERO
INFO: [Opt 31-131] Removed net: base_mb_i/mdm_1/U0/MDM_Core_I1/Dbg_Disable_0
INFO: [Opt 31-131] Removed net: base_mb_i/mdm_1/U0/MDM_Core_I1/Ext_JTAG_SEL
INFO: [Opt 31-131] Removed net: base_mb_i/mdm_1/U0/MDM_Core_I1/Ext_NM_BRK
INFO: [Opt 31-131] Removed net: base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_6
INFO: [Opt 31-131] Removed net: base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_8
INFO: [Opt 31-131] Removed net: base_mb_i/mdm_1/U0/Dbg_Disable_0
INFO: [Opt 31-131] Removed net: base_mb_i/mdm_1/U0/Ext_JTAG_SEL
INFO: [Opt 31-131] Removed net: base_mb_i/mdm_1/U0/Ext_NM_BRK
INFO: [Opt 31-131] Removed net: base_mb_i/mdm_1/Dbg_Disable_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/CI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/DI_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/ex_alu_carryin
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/ex_use_carry
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/CI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/DI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[0].ALU_Bit_I1/Last_Bit.MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[0].ALU_Bit_I1/Last_Bit.Pre_MUXCY_I/CI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[0].ALU_Bit_I1/Last_Bit.Pre_MUXCY_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[0].ALU_Bit_I1/Last_Bit.Pre_MUXCY_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[0].ALU_Bit_I1/Last_Bit.Pre_MUXCY_I/ex_unsigned_op
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[0].ALU_Bit_I1/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[0].ALU_Bit_I1/invert_result
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[0].ALU_Bit_I1/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/lopt_3
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[11].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/DI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[11].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[11].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[11].ALU_Bit_I1/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/DI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[12].ALU_Bit_I1/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[13].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/DI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[13].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[13].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[13].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[13].ALU_Bit_I1/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[13].ALU_Bit_I1/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[13].ALU_Bit_I1/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/lopt_3
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[15].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/DI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[15].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[15].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[15].ALU_Bit_I1/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/DI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[16].ALU_Bit_I1/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/DI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[17].ALU_Bit_I1/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/lopt_3
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[19].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/DI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[19].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[19].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[19].ALU_Bit_I1/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[1].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/DI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[1].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[1].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[1].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[1].ALU_Bit_I1/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[1].ALU_Bit_I1/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[1].ALU_Bit_I1/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/DI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[20].ALU_Bit_I1/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/DI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[21].ALU_Bit_I1/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/lopt_3
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[23].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/DI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[23].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[23].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[23].ALU_Bit_I1/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/DI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/DI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[25].ALU_Bit_I1/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/lopt_3
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/DI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[27].ALU_Bit_I1/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/DI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/DI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/lopt_3
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/lopt_3
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/DI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/EX_CarryIn
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/EX_CarryIn
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[3].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/DI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[3].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[3].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[3].ALU_Bit_I1/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[4].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/DI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[4].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[4].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[4].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[4].ALU_Bit_I1/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[4].ALU_Bit_I1/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[4].ALU_Bit_I1/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[5].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/DI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[5].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[5].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[5].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[5].ALU_Bit_I1/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[5].ALU_Bit_I1/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[5].ALU_Bit_I1/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/lopt_3
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[7].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/DI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[7].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[7].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[7].ALU_Bit_I1/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/DI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[8].ALU_Bit_I1/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[9].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/DI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[9].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/EX_CarryIn
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[9].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[9].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[9].ALU_Bit_I1/EX_CarryIn
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[9].ALU_Bit_I1/EX_CarryOut
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[9].ALU_Bit_I1/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/alu_carry_10
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/alu_carry_11
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/alu_carry_12
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/alu_carry_14
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/alu_carry_15
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/alu_carry_16
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/alu_carry_18
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/alu_carry_19
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/alu_carry_2
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/alu_carry_20
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/alu_carry_22
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/alu_carry_23
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/alu_carry_24
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/alu_carry_26
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/alu_carry_27
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/alu_carry_28
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/alu_carry_3
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/alu_carry_30
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/alu_carry_31
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/alu_carry_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/alu_carry_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/alu_carry_7
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/alu_carry_8
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/alu_carry_in
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/ex_alu_carryin
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/lopt_17
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/lopt_20
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/lopt_29
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/lopt_32
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/lopt_41
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/lopt_44
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/lopt_5
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/lopt_53
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/lopt_56
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/lopt_65
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/lopt_68
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/lopt_77
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/lopt_8
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/lopt_80
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/lopt_89
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/lopt_92
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native_n_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native_n_7
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native_n_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native_n_7
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native_n_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native_n_7
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native_n_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native_n_7
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native_n_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native_n_7
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native_n_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native_n_7
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native_n_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native_n_7
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native_n_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native_n_7
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native_n_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native_n_7
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native_n_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native_n_7
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native_n_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native_n_7
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native_n_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native_n_7
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native_n_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native_n_7
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native_n_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i/Using_FPGA.Native_n_7
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native_n_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i/Using_FPGA.Native_n_7
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native_n_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native_n_7
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/ex_pre_alu_carry
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Post_MUXCY_I/ex_alu_carryin
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Post_MUXCY_I/ex_pre_alu_carry
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.direct_lut_INST/muxcy_di
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.direct_lut_INST/muxcy_sel
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/zero_CI_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[1].I_Part_Of_Zero_Detect/Using_FPGA.Native_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[1].I_Part_Of_Zero_Detect/ex_op1_cmp_equal_n
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[1].I_Part_Of_Zero_Detect/ex_op1_zero
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[1].I_Part_Of_Zero_Detect/zero_CI_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[2].I_Part_Of_Zero_Detect/Using_FPGA.Native_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[2].I_Part_Of_Zero_Detect/ex_op1_cmp_equal_n
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[2].I_Part_Of_Zero_Detect/zero_CI_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[2].I_Part_Of_Zero_Detect/zero_CI_2
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_3
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_2
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[4].I_Part_Of_Zero_Detect/Using_FPGA.Native_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[4].I_Part_Of_Zero_Detect/ex_op1_cmp_equal_n
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[4].I_Part_Of_Zero_Detect/zero_CI_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[5].I_Part_Of_Zero_Detect/Using_FPGA.Native_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[5].I_Part_Of_Zero_Detect/ex_op1_cmp_equal_n
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[5].I_Part_Of_Zero_Detect/zero_CI_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[5].I_Part_Of_Zero_Detect/zero_CI_5
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[6].I_Part_Of_Zero_Detect/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[6].I_Part_Of_Zero_Detect/ex_op1_cmp_equal_n
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[6].I_Part_Of_Zero_Detect/zero_CI_5
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[6].I_Part_Of_Zero_Detect/zero_CI_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/ex_op1_zero
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/lopt_3
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/zero_CI_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/zero_CI_2
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/zero_CI_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/zero_CI_5
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/zero_CI_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/CarryIn_MUXCY/CI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/CarryIn_MUXCY/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/CarryIn_MUXCY/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I/LOCKSTEP_Out_reg[3017]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I/Using_FPGA.Native_I2_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I/LOCKSTEP_Out_reg[3018]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I/Using_FPGA.Native_I2_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I/LOCKSTEP_Out_reg[3020]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I/Using_FPGA.Native_I2_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I/LOCKSTEP_Out_reg[3021]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I/Using_FPGA.Native_I2_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I/LOCKSTEP_Out_reg[3022]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I/Using_FPGA.Native_I2_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I/LOCKSTEP_Out_reg[3024]_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I/LOCKSTEP_Out_reg[3025]_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I/LOCKSTEP_Out_reg[3026]_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I/LOCKSTEP_Out_reg[3008]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I/Using_FPGA.Native_I2_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I/LOCKSTEP_Out_reg[3028]_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I/LOCKSTEP_Out_reg[3029]_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I/LOCKSTEP_Out_reg[3030]_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I/LOCKSTEP_Out_reg[3032]_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I/LOCKSTEP_Out_reg[3033]_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I/LOCKSTEP_Out_reg[3034]_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I/LOCKSTEP_Out_reg[3036]_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I/LOCKSTEP_Out_reg[3009]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I/Using_FPGA.Native_I2_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I/LOCKSTEP_Out_reg[3037]_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I/CI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I/LOCKSTEP_Out_reg[3010]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I/Using_FPGA.Native_I2_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I/LOCKSTEP_Out_reg[3012]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I/Using_FPGA.Native_I2_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I/LOCKSTEP_Out_reg[3013]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I/Using_FPGA.Native_I2_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I/LOCKSTEP_Out_reg[3014]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I/Using_FPGA.Native_I2_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I/CI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I/Using_FPGA.Native_I2_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/carry_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/carry_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/carry_10
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/carry_12
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/carry_13
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/carry_14
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/carry_16
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/carry_17
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/carry_18
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/carry_2
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/carry_20
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/carry_21
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/carry_22
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/carry_24
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/carry_25
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/carry_26
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/carry_28
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/carry_29
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/carry_30
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/carry_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/carry_5
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/carry_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/carry_8
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/carry_9
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/lopt_12
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/lopt_13
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/lopt_18
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/lopt_19
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/lopt_24
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/lopt_25
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/lopt_30
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/lopt_31
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/lopt_36
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/lopt_37
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/lopt_42
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/lopt_43
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/lopt_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/lopt_7
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ex_alu_carryin
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ex_op1_zero
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ex_pre_alu_carry
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/lopt_3
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[10].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[10].MUXCY_XOR_I/if_pc_reg[10]_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[11].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[11].MUXCY_XOR_I/if_pc_reg[11]_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[12].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[12].MUXCY_XOR_I/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[12].MUXCY_XOR_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[13].MUXCY_XOR_I/if_pc_reg[13]_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[14].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[14].MUXCY_XOR_I/if_pc_reg[14]_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[15].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[15].MUXCY_XOR_I/if_pc_reg[15]_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[16].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[16].MUXCY_XOR_I/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[16].MUXCY_XOR_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[17].MUXCY_XOR_I/if_pc_reg[17]_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[18].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[18].MUXCY_XOR_I/if_pc_reg[18]_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[19].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[19].MUXCY_XOR_I/if_pc_reg[19]_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[1].MUXCY_XOR_I/if_pc_reg[1]_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[20].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[20].MUXCY_XOR_I/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[20].MUXCY_XOR_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[21].MUXCY_XOR_I/if_pc_reg[21]_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[22].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[22].MUXCY_XOR_I/if_pc_reg[22]_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[23].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[23].MUXCY_XOR_I/if_pc_reg[23]_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[24].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[24].MUXCY_XOR_I/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[24].MUXCY_XOR_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[25].MUXCY_XOR_I/if_pc_reg[25]_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[26].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[26].MUXCY_XOR_I/if_pc_reg[26]_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[27].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[27].MUXCY_XOR_I/if_pc_reg[27]_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[28].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[28].MUXCY_XOR_I/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[28].MUXCY_XOR_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[29].MUXCY_XOR_I/CI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[2].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[2].MUXCY_XOR_I/if_pc_reg[2]_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[3].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[3].MUXCY_XOR_I/if_pc_reg[3]_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[4].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[4].MUXCY_XOR_I/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[4].MUXCY_XOR_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[5].MUXCY_XOR_I/if_pc_reg[5]_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[6].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[6].MUXCY_XOR_I/if_pc_reg[6]_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[7].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[7].MUXCY_XOR_I/if_pc_reg[7]_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[8].MUXCY_XOR_I/LO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[8].MUXCY_XOR_I/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[8].MUXCY_XOR_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[9].MUXCY_XOR_I/CI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/CI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/lopt_12
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/lopt_14
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/lopt_21
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/lopt_23
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/lopt_3
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/lopt_30
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/lopt_32
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/lopt_39
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/lopt_41
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/lopt_48
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/lopt_5
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/lopt_50
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/lopt_57
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/lopt_59
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_2
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/use_Reg_Neg_S_reg
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/of_PipeRun_carry_2
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_i_1__46_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_10
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/of_PipeRun_carry_10
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_10
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/of_PipeRun_carry_10
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_Write_ICache_i
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_Write_ICache_i_reg
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/ex_Write_ICache_i
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/ex_Write_ICache_i_cmb
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/lopt_3
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_7
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[4].OF_Piperun_Stage/of_PipeRun_carry_7
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/A
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_7
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/of_PipeRun_carry_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/of_PipeRun_carry_7
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[6].OF_Piperun_Stage/of_PipeRun_carry_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/lopt_3
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/of_PipeRun_carry_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_3
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/of_PipeRun_carry_3
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[8].OF_Piperun_Stage/of_PipeRun_carry_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_2
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_3
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/of_PipeRun_carry_2
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/of_PipeRun_carry_3
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_load_instr_Inst/MEM_Sel_MEM_Res_I_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/MUXCY_I/Using_FPGA.Native_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/MUXCY_I/if_pc_incr_carry0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/MUXCY_I/if_pc_incr_carry1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_incr_carry0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/if_pc_incr_carry1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/if_pc_incr_carry0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/if_pc_incr_carry0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/lopt_3
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/MUXCY_I/CI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/MUXCY_I/if_fetch_for_timing_optimization1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/MUXCY_I/if_pc_incr_carry1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/CI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/if_pc_incr_carry1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_3/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY/DI
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY/S
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY/ex_op1_zero
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry2
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/jump_carry2
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/Using_FPGA.Native_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/ex_jump_wanted
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY4/jump_carry4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY5/jump_carry4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/mem_jump_taken0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/ex_op1_zero
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/jump_carry2
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/jump_carry4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/lopt_3
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/mem_jump_taken0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/mem_wait_on_ready_N
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/mem_wait_on_ready_N
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/mem_wait_on_ready_N
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/lopt_3
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/mem_wait_on_ready_N
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Pause_Ack
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Pause_Ack0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ZERO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_BTR
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_EAR
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_EDR
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_ESR
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_FSR
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_PVR
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_SHR
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Sel_SPR_SLR
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Write_ICache_i
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Write_ICache_i_cmb
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[0]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[10]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[11]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[12]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[13]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[14]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[15]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[16]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[17]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[18]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[19]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[1]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[20]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[21]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[22]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[23]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[24]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[25]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[26]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[27]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[28]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[29]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[2]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[30]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[31]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[3]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[4]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[5]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[8]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[9]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_op1_zero
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry3
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/lopt_14
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/lopt_19
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/lopt_21
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/lopt_25
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/lopt_27
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/lopt_3
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/lopt_5
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_databus_read
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_jump_taken
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_jump_taken0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_PipeRun_carry_10
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_PipeRun_carry_2
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_PipeRun_carry_3
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_PipeRun_carry_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_PipeRun_carry_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_PipeRun_carry_7
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_trig_ack_in_0/Clk
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_trig_ack_in_0/ZERO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_trig_ack_in_0/mb_halted_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_trig_ack_in_0/trig_in_0_reg
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Dbg_Clk
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Q11_in
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_Clk
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Serial_Dbg_Intf.shift_count_reg[0]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector/Dbg_Clk
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector/tdo_config_word1_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Q11_in
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I/Dbg_Clk
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I/Q4_out
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I/Dbg_Clk
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I/Q3_out
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Q3_out
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Q4_out
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I/Dbg_Clk
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I/Q0_out
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I/Dbg_Clk
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I/Q3_in
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_trig_out_0/Clk
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_trig_out_0/Performance_Debug_Control.trig_ack_out_0_reg
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_trig_out_0/ZERO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_trig_out_0/p_49_out
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_wakeup/Performance_Debug_Control.dbg_stop_i_reg
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_wakeup/dbg_continue_i_reg
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_wakeup/dbg_continue_i_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_wakeup/dbg_continue_i_reg_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_wakeup/dbg_wakeup_synced
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_wakeup/of_pause
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_pause/Dbg_Clk
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_pause/Single_Synchronize.use_async_reset.sync_i_1_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Serial_Dbg_Intf.trig_in_1_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Use_Async_Reset.sync_reset_reg
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Serial_Dbg_Intf.trig_ack_out_1_reg
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/Serial_Dbg_Intf.trig_ack_out_1_reg
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/Use_Async_Reset.sync_reset_reg
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/carry_7
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].MUXCY_I/SRL16_Sel_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].MUXCY_I/carry_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].MUXCY_I/carry_7
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].MUXCY_I/SRL16_Sel_5
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].MUXCY_I/carry_5
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].MUXCY_I/carry_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].MUXCY_I/SRL16_Sel_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].MUXCY_I/carry_5
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_3
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/lopt_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/lopt_4
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].MUXCY_I/SRL16_Sel_2
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].MUXCY_I/carry_2
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].MUXCY_I/carry_3
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].MUXCY_I/SRL16_Sel_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].MUXCY_I/carry_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].MUXCY_I/carry_2
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].MUXCY_I/SRL16_Sel_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].MUXCY_I/carry_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/carry_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/carry_2
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/carry_3
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/carry_5
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/carry_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/carry_7
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/lopt
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/lopt_2
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/lopt_6
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/lopt_8
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Q0_out
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Q11_in
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Q3_in
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Q3_out
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Q4_out
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg_n_0_[8]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg_n_0_[28]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_wakeup_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample_n_15
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample_n_17
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ZERO
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_continue_i_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/mb_halted_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/of_pause
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sleep_reset_mode
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_trig_ack_in_0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_trig_out_0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/tdo_config_word1_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/trig_ack_in_0_synced
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/trig_ack_in_0_synced_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/trig_out_0_synced
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/trig_out_0_synced_1
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Pause_Ack
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/ex_op1_zero
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_read
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/of_pause
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Pause_Ack
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/Pause_Ack
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/Read_Strobe
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/Trace_Data_Access
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/Trace_Data_Read
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/Trace_Data_Write
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/Trace_Jump_Taken
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/Trace_Valid_Instr
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/Dbg_Disable
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/M_AXI_DP_BREADY
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/M_AXI_DP_RREADY
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/M_AXI_IP_AWVALID
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/M_AXI_IP_BREADY
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/M_AXI_IP_RREADY
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/M_AXI_IP_WVALID
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/Read_Strobe
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_3_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_4_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_5_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_6_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_7_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_8_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_9_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_8_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_8_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_3_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_4_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_5_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_6_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_7_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_8_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_9_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[1]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[2]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r_n_7
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[0]_INST_0_i_13_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[0]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[0]_INST_0_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[0]_INST_0_i_3_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[0]_INST_0_i_4_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[0]_INST_0_i_6_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[0]_INST_0_i_8_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0_i_11_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0_i_14_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0_i_15_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0_i_3_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0_i_4_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0_i_8_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/dlmb_v10/U0/LMB_Rst
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/dlmb_v10/U0/M_ReadStrobe
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/dlmb_v10/LMB_CE
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/dlmb_v10/LMB_ReadStrobe
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/dlmb_v10/LMB_Rst
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/dlmb_v10/LMB_UE
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/dlmb_v10/LMB_Wait
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/dlmb_v10/M_ReadStrobe
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/ilmb_v10/U0/LMB_Rst
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/ilmb_v10/LMB_CE
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/ilmb_v10/LMB_Rst
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/ilmb_v10/LMB_UE
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/ilmb_v10/LMB_Wait
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/rsta
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/rstb
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ram_rstram_a_busy
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/ram_rstram_b_busy
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/rsta
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/rsta_busy
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/rstb
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/rstb_busy
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/rsta
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/rsta_busy
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/rstb
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/rstb_busy
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/rsta
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/rsta_busy
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/rstb
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/rstb_busy
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/rsta
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/rsta_busy
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/rstb
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/rstb_busy
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/rsta
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/rsta_busy
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/rstb
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/lmb_bram/U0/rstb_busy
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/lmb_bram/rsta
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/lmb_bram/rsta_busy
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/lmb_bram/rstb
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/lmb_bram/rstb_busy
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/DLMB_ce
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/DLMB_readstrobe
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/DLMB_ue
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/DLMB_wait
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/ILMB_ce
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/ILMB_ue
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/ILMB_wait
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/microblaze_0_dlmb_bus_CE
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/microblaze_0_dlmb_bus_READSTROBE
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/microblaze_0_dlmb_bus_UE
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/microblaze_0_dlmb_bus_WAIT
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/microblaze_0_dlmb_cntlr_RST
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/microblaze_0_ilmb_bus_CE
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/microblaze_0_ilmb_bus_UE
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/microblaze_0_ilmb_bus_WAIT
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/microblaze_0_ilmb_cntlr_RST
INFO: [Opt 31-131] Removed net: base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
INFO: [Opt 31-131] Removed net: base_mb_i/rst_clk_wiz_1_100M_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
INFO: [Opt 31-131] Removed net: base_mb_i/rst_clk_wiz_1_100M_1/U0/SEQ/Bsr_out
INFO: [Opt 31-131] Removed net: base_mb_i/rst_clk_wiz_1_100M_1/U0/SEQ/bsr_dec_reg_n_0_[0]
INFO: [Opt 31-131] Removed net: base_mb_i/rst_clk_wiz_1_100M_1/U0/SEQ/bsr_dec_reg_n_0_[2]
INFO: [Opt 31-131] Removed net: base_mb_i/rst_clk_wiz_1_100M_1/U0/SEQ/bsr_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/rst_clk_wiz_1_100M_1/U0/SEQ/bsr_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/rst_clk_wiz_1_100M_1/U0/Bsr_out
INFO: [Opt 31-131] Removed net: base_mb_i/rst_clk_wiz_1_100M_1/U0/SEQ_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/rst_clk_wiz_1_100M_1/U0/mb_reset
INFO: [Opt 31-131] Removed net: base_mb_i/rst_clk_wiz_1_100M_1/mb_reset
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/clock_dec0_carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/clock_dec0_carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/clock_dec0_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/clock_dec0_carry__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/clock_dec0_carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/clock_dec0_carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/clock_dec0_carry__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/clock_dec0_carry__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/clock_dec0_carry__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/clock_dec0_carry__3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/clock_dec0_carry__3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/clock_dec0_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/clock_dec0_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/clock_dec0_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/running0_carry__0_i_3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/running0_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/running0_carry_i_12_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/running0_carry_i_12_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/running0_carry_i_12_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/running0_carry_i_6_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/running0_carry_i_6_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/running0_carry_i_6_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/running0_carry_i_9_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/running0_carry_i_9_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/running0_carry_i_9_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/running0_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/running0_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/running0_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/step_count_reg[0]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/step_count_reg[0]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/step_count_reg[0]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/step_count_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/step_count_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/step_count_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/step_count_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/step_count_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/step_count_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/step_count_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/step_count_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/stepper_control_0/inst/step_count_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/stim_gen_0/inst/stim_count_reg[0]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/stim_gen_0/inst/stim_count_reg[0]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/stim_gen_0/inst/stim_count_reg[0]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/stim_gen_0/inst/stim_count_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/stim_gen_0/inst/stim_count_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/stim_gen_0/inst/stim_count_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/stim_gen_0/inst/stim_count_reg[16]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/stim_gen_0/inst/stim_count_reg[16]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/stim_gen_0/inst/stim_count_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/stim_gen_0/inst/stim_count_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/stim_gen_0/inst/stim_count_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/stim_gen_0/inst/stim_count_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/stim_gen_0/inst/stim_count_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/stim_gen_0/inst/stim_count_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_0_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_1_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_2_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_3_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_4_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_5_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_6_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram0_reg_0_7_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_0_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_1_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_2_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_3_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_4_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_5_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_6_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram1_reg_0_7_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_0_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_1_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_2_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_3_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_4_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_5_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_6_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram2_reg_0_7_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_0_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_1_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_2_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_3_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_4_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_5_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_6_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/DPRAM/U_DPRAM/gen_splitram.U_RAM_SPLIT/ram3_reg_0_7_n_67
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_10
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_11
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_12
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_13
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_14
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_15
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_16
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_17
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_18
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_19
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_20
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_21
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_22
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_23
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_24
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_25
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_26
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_27
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_28
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_29
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_30
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_31
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_32
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_33
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_34
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_35
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_4
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_5
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_6
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_7
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_8
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_data_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_n_9
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_i_24__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_i_24__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_i_24__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_i_25__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_i_25__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_i_25__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_i_26__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_i_26__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ram/true_dp/gen_single_clk.U_RAM_SC/gen_without_byte_enable_writefirst.ram_reg_i_26__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/way_match_0_carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/way_match_0_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/way_match_0_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/way_match_0_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/icache/way_match_0_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/branch_target_x_reg[13]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/branch_target_x_reg[13]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/branch_target_x_reg[13]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/branch_target_x_reg[17]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/branch_target_x_reg[17]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/branch_target_x_reg[17]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/branch_target_x_reg[21]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/branch_target_x_reg[21]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/branch_target_x_reg[21]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/branch_target_x_reg[25]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/branch_target_x_reg[25]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/branch_target_x_reg[25]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/branch_target_x_reg[29]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/branch_target_x_reg[29]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/branch_target_x_reg[29]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/branch_target_x_reg[5]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/branch_target_x_reg[5]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/branch_target_x_reg[5]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/branch_target_x_reg[9]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/branch_target_x_reg[9]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/branch_target_x_reg[9]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/inst_addr_reg_reg[13]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/inst_addr_reg_reg[13]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/inst_addr_reg_reg[13]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/inst_addr_reg_reg[17]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/inst_addr_reg_reg[17]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/inst_addr_reg_reg[17]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/inst_addr_reg_reg[17]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/inst_addr_reg_reg[1]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/inst_addr_reg_reg[1]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/inst_addr_reg_reg[1]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/inst_addr_reg_reg[5]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/inst_addr_reg_reg[5]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/inst_addr_reg_reg[5]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/inst_addr_reg_reg[9]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/inst_addr_reg_reg[9]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/inst_addr_reg_reg[9]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_a0_carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_a0_carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_a0_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_a0_carry__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_a0_carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_a0_carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_a0_carry__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_a0_carry__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_a0_carry__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_a0_carry__3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_a0_carry__3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_a0_carry__3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_a0_carry__4_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_a0_carry__4_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_a0_carry__4_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_a0_carry__5_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_a0_carry__5_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_a0_carry__5_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_a0_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_a0_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_a0_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_reg[17]_i_3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_reg[17]_i_3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_reg[17]_i_3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_reg[21]_i_3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_reg[21]_i_3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_reg[21]_i_3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_reg[25]_i_3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_reg[25]_i_3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_reg[25]_i_3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_reg[29]_i_3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_reg[29]_i_3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/instruction_unit/pc_f_reg[29]_i_3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_addr_reg_reg[13]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_addr_reg_reg[13]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_addr_reg_reg[13]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_addr_reg_reg[17]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_addr_reg_reg[17]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_addr_reg_reg[17]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_addr_reg_reg[17]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_addr_reg_reg[1]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_addr_reg_reg[1]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_addr_reg_reg[1]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_addr_reg_reg[5]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_addr_reg_reg[5]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_addr_reg_reg[5]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_addr_reg_reg[9]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_addr_reg_reg[9]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/load_store_unit/data_addr_reg_reg[9]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/byte_enable_m_reg[3]_i_3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/byte_enable_m_reg[3]_i_3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/byte_enable_m_reg[3]_i_3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/operand_m_reg[10]_i_3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/operand_m_reg[10]_i_3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/operand_m_reg[10]_i_3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/operand_m_reg[14]_i_3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/operand_m_reg[14]_i_3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/operand_m_reg[14]_i_3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/operand_m_reg[19]_i_5_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/operand_m_reg[19]_i_5_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/operand_m_reg[19]_i_5_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/operand_m_reg[23]_i_5_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/operand_m_reg[23]_i_5_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/operand_m_reg[23]_i_5_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/operand_m_reg[31]_i_10_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/operand_m_reg[31]_i_10_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/operand_m_reg[31]_i_10_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/operand_m_reg[31]_i_3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/operand_m_reg[31]_i_3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/operand_m_reg[31]_i_3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/operand_m_reg[7]_i_3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/operand_m_reg[7]_i_3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/operand_m_reg[7]_i_3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1_reg[11]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1_reg[11]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1_reg[11]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1_reg[15]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1_reg[15]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1_reg[15]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1_reg[3]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1_reg[3]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1_reg[3]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1_reg[7]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1_reg[7]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result1_reg[7]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/byte_enable_m_reg[3]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/byte_enable_m_reg[3]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/byte_enable_m_reg[3]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/condition_met_m_reg_i_12_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/condition_met_m_reg_i_12_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/condition_met_m_reg_i_12_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/condition_met_m_reg_i_5_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/condition_met_m_reg_i_5_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/condition_met_m_reg_i_8_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/condition_met_m_reg_i_8_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/condition_met_m_reg_i_8_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_reg[10]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_reg[10]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_reg[10]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_reg[14]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_reg[14]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_reg[14]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_reg[19]_i_4_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_reg[19]_i_4_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_reg[19]_i_4_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_reg[23]_i_4_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_reg[23]_i_4_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_reg[23]_i_4_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_reg[31]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_reg[31]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_reg[31]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_reg[31]_i_5_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_reg[31]_i_5_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_reg[31]_i_5_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_reg[7]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_reg[7]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/operand_m_reg[7]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_20
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_21
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_22
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_23
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_24
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_25
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_26
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_27
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_28
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_29
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_30
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_31
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_32
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_33
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_34
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_35
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_70
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_71
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/gen_with_word_counter.usedw_reg[0]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/gen_with_word_counter.usedw_reg[0]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/gen_with_word_counter.usedw_reg[0]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/gen_with_word_counter.usedw_reg[4]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/gen_with_word_counter.usedw_reg[4]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/gen_with_word_counter.usedw_reg[4]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/gen_with_word_counter.usedw_reg[8]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/gen_with_word_counter.usedw_reg[8]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/gen_with_word_counter.usedw_reg[8]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/p_0_out_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/p_0_out_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/p_0_out_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/p_1_out_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/p_1_out_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/p_1_out_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/we_int1_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/we_int1_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/RX_FIFO/U_Inferred_FIFO/we_int1_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_10
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_11
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_12
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_13
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_14
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_15
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_32
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_33
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_4
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_5
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_6
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_7
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_8
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_9
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/p_0_out_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/p_0_out_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/p_0_out_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/p_1_out_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/p_1_out_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/p_1_out_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/we_int1_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/we_int1_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/MINI_NIC/U_Wrapped_Minic/TX_FIFO/U_Inferred_FIFO/we_int1_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_reg[11]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_reg[11]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_reg[11]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_reg[15]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_reg[15]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_reg[15]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_reg[3]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_reg[3]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_reg[3]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_reg[7]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_reg[7]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/div_reg[7]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/pls_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/pls_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/pls_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/ONEWIRE/U_Wrapped_1W/Wrapped_1wire/pls_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/eeprom_scl_b
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/eeprom_scl_out
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/eeprom_sda_b
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/eeprom_sda_out
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_reg[gpcr_fmc_scl_o]0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_reg[gpcr_fmc_scl_o]_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_reg[gpcr_fmc_sda_o]0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_reg[gpcr_fmc_sda_o]_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_fmc_scl_dly0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_fmc_scl_int
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_fmc_scl_int_reg_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_fmc_sda_dly0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_fmc_sda_int
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_fmc_sda_int_reg_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_regs_o[gpcr_fmc_scl_o]
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_regs_o[gpcr_fmc_sda_o]
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_reg[11]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_reg[11]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_reg[11]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_reg[15]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_reg[15]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_reg[15]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_reg[3]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_reg[3]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_reg[3]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_reg[7]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_reg[7]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_phys_uart.U_BAUD_GEN/Baud8GeneratorAcc_reg[7]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_10
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_11
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_12
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_13
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_14
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_15
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_8
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/U_Wrapped_UART/gen_vuart.U_VUART_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_9
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/p_0_out_carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/p_0_out_carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/p_0_out_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/p_0_out_carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/p_0_out_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/p_0_out_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/UART/p_0_out_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON_n_16
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON_n_17
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_reg[12]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_reg[12]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_reg[12]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_reg[16]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_reg[16]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_reg[16]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_reg[20]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_reg[20]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_reg[20]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_reg[23]_i_3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_reg[23]_i_3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_reg[4]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_reg[4]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_reg[4]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_reg[8]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_reg[8]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_div_reg[8]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_reg[0]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_reg[0]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_reg[0]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_reg[16]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_reg[16]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_reg[16]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_reg[20]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_reg[20]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_reg[20]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_reg[24]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_reg[24]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_reg[24]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_reg[28]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_reg[28]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_reg[28]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/cntr_tics_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/eeprom_scl_b
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/eeprom_scl_out
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/eeprom_sda_b
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/eeprom_sda_out
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/sysc_gpcr_fmc_scl_int
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/sysc_gpcr_fmc_sda_int
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/width_cntr_reg[0]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/width_cntr_reg[0]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/width_cntr_reg[0]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/width_cntr_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/width_cntr_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/width_cntr_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/width_cntr_reg[16]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/width_cntr_reg[16]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/width_cntr_reg[16]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/width_cntr_reg[20]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/width_cntr_reg[20]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/width_cntr_reg[20]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/width_cntr_reg[24]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/width_cntr_reg[24]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/width_cntr_reg[24]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/width_cntr_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/width_cntr_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/width_cntr_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/width_cntr_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/width_cntr_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/Uwb_slave/width_cntr_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_reg[12]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_reg[12]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_reg[12]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_reg[16]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_reg[16]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_reg[16]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_reg[20]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_reg[20]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_reg[20]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_reg[24]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_reg[24]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_reg[24]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_reg[27]_i_4_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_reg[27]_i_4_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_reg[4]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_reg[4]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_reg[4]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_reg[8]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_reg[8]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/cntr_nsec_reg[8]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__0/i__carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__0/i__carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__0/i__carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__0/i__carry__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__0/i__carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__0/i__carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__0/i__carry__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__0/i__carry__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__0/i__carry__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__0/i__carry__3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__0/i__carry__3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__0/i__carry__3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__0/i__carry__4_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__0/i__carry__4_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__0/i__carry__4_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__0/i__carry__5_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__0/i__carry__5_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__0/i__carry__5_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__0/i__carry__6_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__0/i__carry__6_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__0/i__carry__6_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__0/i__carry__7_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__0/i__carry__7_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__0/i__carry__7_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__0/i__carry__8_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__0/i__carry__8_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__0/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__0/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__0/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry__3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry__3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry__3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry__4_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry__4_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry__4_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry__5_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry__5_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry__5_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry__6_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry__6_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry__6_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry__7_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry__7_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry__7_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry__8_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry__8_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry__8_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PPS_GEN/WRAPPED_PPSGEN/plusOp_inferred__1/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_reg[0]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_reg[0]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_reg[0]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_reg[16]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_reg[16]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_reg[16]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_reg[20]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_reg[20]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_reg[20]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_reg[24]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_reg[24]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_reg[24]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_EP_TSU/U_counter/cntr_r_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_reg[0]_i_3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_reg[0]_i_3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_reg[0]_i_3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_reg[16]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_reg[16]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_reg[16]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_AUTONEGOTIATION/link_timer_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_inv_code/rmon_rx_inv_code
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_inv_code/sync0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_inv_code/sync1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_inv_code/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_overrun/rmon_rx_overrun
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_overrun/sync0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_overrun/sync1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_overrun/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_sync_lost/rmon_rx_sync_lost
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_sync_lost/sync0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_sync_lost/sync1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_sync_lost/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_tx_underrun/data_i
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_tx_underrun/sync0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_tx_underrun/sync1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_tx_underrun/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_SYNC_DET/FSM_sequential_rx_state_reg[0]
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_SYNC_DET/d_is_spd_preamble_reg
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_SYNC_DET/rmon_invalid_code_p_int
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_SYNC_DET/rmon_invalid_code_p_int_i_3_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_SYNC_DET/rmon_invalid_code_p_int_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_SYNC_DET/rmon_rx_overrun_p_int_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_SYNC_DET/rmon_rx_overrun_p_int_i_3_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_SYNC_DET/rmon_rx_overrun_p_int_reg
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_SYNC_DET/rmon_rx_overrun_p_int_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_SYNC_DET/rx_busy_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_SYNC_DET/rx_busy_reg
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_SYNC_DET/rx_busy_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_1/cntr[0]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_1/cntr[1]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_1/cntr_reg[1]_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_1/cntr_reg_n_0_[0]
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_1/cntr_reg_n_0_[1]
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_1/extended_int
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_1/extended_int_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_1/rmon_rx_inv_code
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_2/cntr[0]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_2/cntr[1]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_2/cntr_reg[1]_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_2/cntr_reg_n_0_[0]
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_2/cntr_reg_n_0_[1]
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_2/extended_int
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_2/extended_int_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_2/rmon_rx_overrun
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_an_idle_match/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_an_rx_enable/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_an_rx_ready/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_los/rmon_rx_sync_lost
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_mcr_reset/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_pcs_busy/sync0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_pcs_busy/sync1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_pcs_busy/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_pcs_busy/sync_posedge.sync0_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_power_down/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_SYNC_DET_n_26
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_SYNC_DET_n_27
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_SYNC_DET_n_28
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/cal_pattern_cntr_reg[0]_i_3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/cal_pattern_cntr_reg[0]_i_3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/cal_pattern_cntr_reg[0]_i_3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/cal_pattern_cntr_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/cal_pattern_cntr_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/cal_pattern_cntr_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/cal_pattern_cntr_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/cal_pattern_cntr_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/cal_pattern_cntr_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/cal_pattern_cntr_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/cal_pattern_cntr_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/cal_pattern_cntr_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/lcr_ready1_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/lcr_ready1_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/lcr_ready1_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/lcr_ready1_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/rmon_invalid_code_p_int_reg_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/rmon_rx_inv_code
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/rmon_rx_overrun
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/rmon_rx_overrun_p_int_i_4_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/rmon_rx_overrun_p_int_reg_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/rmon_rx_sync_lost
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/rx_busy_reg_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_AlmostEmpty/sync0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_AlmostEmpty/sync1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_AlmostEmpty/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_AlmostFull/sync0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_AlmostFull/sync1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_AlmostFull/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_Empty/sync0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_Empty/sync1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_Empty/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_Full/sync0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_Full/sync1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_Full/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/FSM_sequential_tx_state_reg[2]_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/data_i
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rd_count0_carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rd_count0_carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rd_count0_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rd_count0_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rd_count0_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rd_count0_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wr_count0_carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wr_count0_carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wr_count0_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wr_count0_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wr_count0_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/wr_count0_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/FSM_sequential_tx_state_reg[2]_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/data_i
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_an_tx_en/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_mcr_reset/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_pcs_busy_o/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_power_down/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO_n_5
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/data_i
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/data_i
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/rmon_rx_inv_code
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/rmon_rx_overrun
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/rmon_rx_sync_lost
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Gen_Status/sreg_reg[is_hp]__0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/f_gray2bin020_out__0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/rd_count0_carry_i_11_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_AlmostEmpty/almost_empty_int
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_AlmostEmpty/sync0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_AlmostEmpty/sync1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_AlmostEmpty/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_AlmostFull/sync0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_AlmostFull/sync1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_AlmostFull/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_Empty/sync0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_Empty/sync1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_Empty/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_Full/sync0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_Full/sync1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_Full/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2_n_14
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2_n_15
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2_n_4
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2_n_5
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2_n_6
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2_n_7
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/almost_empty_int
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/almost_empty_int_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/almost_empty_int_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rd_count0_carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rd_count0_carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rd_count0_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rd_count0_carry_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rd_count0_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rd_count0_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rd_count0_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wr_count0_carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wr_count0_carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wr_count0_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wr_count0_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wr_count0_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/wr_count0_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_reg[0]_i_3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_reg[0]_i_3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_reg[0]_i_3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/byte_cntr_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/is_giant1_carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/is_giant1_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/is_giant1_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/is_giant1_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_crc_size_checker/is_giant1_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_Sync_Rst_match_buff/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[0].U_SRLx/en_i
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[0].U_SRLx/pointer_reg_3_sn_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[0].U_SRLx/sreg_reg[is_hp]
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[1].U_SRLx/FSM_onehot_state_reg[2]
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[1].U_SRLx/ZERO
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[1].U_SRLx/en_i
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[2].U_SRLx/mbuf_is_pause_i
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/mbuf_is_pause_i
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/pointer_reg[3]_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_10
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_11
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_12
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_13
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_14
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_15
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_4
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_5
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_6
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_7
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_8
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_backlog_ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_9
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_sync_pfcr0_enable/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/result_cmp0_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/result_cmp0_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/result_cmp0_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/result_cmp0_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_with_word_counter.usedw_reg[10]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_with_word_counter.usedw_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_with_word_counter.usedw_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_with_word_counter.usedw_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_with_word_counter.usedw_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_with_word_counter.usedw_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_with_word_counter.usedw_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_10
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_11
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_12
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_13
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_14
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_15
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_32
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_33
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_4
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_5
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_6
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_7
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_8
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_rx_buffer.U_Rx_Buffer/BUF_FIFO/U_Inferred_FIFO/U_FIFO_Ram/gen_single_clk.U_RAM_SC/gen_without_byte_enable_readfirst.ram_reg_n_9
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Tx_Path/U_Header_Processor/counter_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/rmon_event_rx/sync0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/rmon_event_rx/sync1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/rmon_event_rx/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/rmon_event_tx/sync0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/rmon_event_tx/sync1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/rmon_event_tx/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Resync_Done/sync0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Resync_Done/sync1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Resync_Done/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Resync_Pulse/sync0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Resync_Pulse/sync1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Resync_Pulse/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Resync_Pulse/sync_posedge.sync0_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_reg[0]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_reg[0]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_reg[0]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_reg[16]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_reg[16]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_reg[16]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_reg[20]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/free_cntr_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/plusOp_carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/plusOp_carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/plusOp_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/plusOp_carry__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/plusOp_carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/plusOp_carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/plusOp_carry__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/plusOp_carry__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/plusOp_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/plusOp_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/plusOp_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/plusOp_inferred__0/i__carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/plusOp_inferred__0/i__carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/plusOp_inferred__0/i__carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/plusOp_inferred__0/i__carry__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/plusOp_inferred__0/i__carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/plusOp_inferred__0/i__carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/plusOp_inferred__0/i__carry__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/plusOp_inferred__0/i__carry__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/plusOp_inferred__0/i__carry__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/plusOp_inferred__0/i__carry__3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/plusOp_inferred__0/i__carry__3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/plusOp_inferred__0/i__carry__3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/plusOp_inferred__0/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/plusOp_inferred__0/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/plusOp_inferred__0/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/resync_p_o
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/resync_p_o_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/resync_p_o_i_3_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/resync_p_o_i_4_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/resync_p_o_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr1_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr1_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr1_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/stab_cntr1_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Done/sync0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Done/sync1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Done/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Pulse/sync0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Pulse/sync1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Pulse/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Pulse/sync_posedge.sync0_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_reg[0]_i_1__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_reg[0]_i_1__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_reg[0]_i_1__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_reg[12]_i_1__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_reg[12]_i_1__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_reg[12]_i_1__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_reg[16]_i_1__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_reg[16]_i_1__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_reg[16]_i_1__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_reg[20]_i_1__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_reg[4]_i_1__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_reg[4]_i_1__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_reg[4]_i_1__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_reg[8]_i_1__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_reg[8]_i_1__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/free_cntr_reg[8]_i_1__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/plusOp_carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/plusOp_carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/plusOp_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/plusOp_carry__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/plusOp_carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/plusOp_carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/plusOp_carry__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/plusOp_carry__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/plusOp_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/plusOp_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/plusOp_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/plusOp_inferred__0/i__carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/plusOp_inferred__0/i__carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/plusOp_inferred__0/i__carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/plusOp_inferred__0/i__carry__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/plusOp_inferred__0/i__carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/plusOp_inferred__0/i__carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/plusOp_inferred__0/i__carry__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/plusOp_inferred__0/i__carry__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/plusOp_inferred__0/i__carry__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/plusOp_inferred__0/i__carry__3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/plusOp_inferred__0/i__carry__3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/plusOp_inferred__0/i__carry__3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/plusOp_inferred__0/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/plusOp_inferred__0/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/plusOp_inferred__0/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr1_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr1_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr1_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/stab_cntr1_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/sync_posedge.sync0_reg
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[12]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[12]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[12]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[16]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[16]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[16]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[20]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[20]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[20]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[24]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[24]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[24]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[27]_i_6_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[27]_i_6_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[4]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[4]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[4]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[8]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[8]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/cnt_in_bin_reg[8]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_carry__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_carry__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_carry__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_carry__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_carry__3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_carry__3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_carry__3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_carry__4_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_carry__4_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_carry__4_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_carry__5_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_carry__5_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_inferred__0/i__carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_inferred__0/i__carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_inferred__0/i__carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_inferred__0/i__carry__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_inferred__0/i__carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_inferred__0/i__carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_inferred__0/i__carry__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_inferred__0/i__carry__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_inferred__0/i__carry__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_inferred__0/i__carry__3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_inferred__0/i__carry__3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_inferred__0/i__carry__3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_inferred__0/i__carry__4_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_inferred__0/i__carry__4_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_inferred__0/i__carry__4_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_inferred__0/i__carry__5_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_inferred__0/i__carry__5_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_inferred__0/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_inferred__0/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_Aligner_EXT/plusOp_inferred__0/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Resync_Done/sync0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Resync_Done/sync1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Resync_Done/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Resync_Pulse/sync0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Resync_Pulse/sync1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Resync_Pulse/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Resync_Pulse/sync_posedge.sync0_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_reg[0]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_reg[0]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_reg[0]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_reg[12]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_reg[12]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_reg[12]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_reg[16]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_reg[16]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_reg[16]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_reg[20]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_reg[4]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_reg[4]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_reg[4]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_reg[8]_i_1__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_reg[8]_i_1__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/free_cntr_reg[8]_i_1__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/plusOp_carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/plusOp_carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/plusOp_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/plusOp_carry__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/plusOp_carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/plusOp_carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/plusOp_carry__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/plusOp_carry__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/plusOp_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/plusOp_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/plusOp_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/plusOp_inferred__0/i__carry__0_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/plusOp_inferred__0/i__carry__0_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/plusOp_inferred__0/i__carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/plusOp_inferred__0/i__carry__1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/plusOp_inferred__0/i__carry__1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/plusOp_inferred__0/i__carry__1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/plusOp_inferred__0/i__carry__2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/plusOp_inferred__0/i__carry__2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/plusOp_inferred__0/i__carry__2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/plusOp_inferred__0/i__carry__3_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/plusOp_inferred__0/i__carry__3_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/plusOp_inferred__0/i__carry__3_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/plusOp_inferred__0/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/plusOp_inferred__0/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/plusOp_inferred__0/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/stab_cntr1_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/stab_cntr1_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/stab_cntr1_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/stab_cntr1_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/sync_posedge.sync0_reg
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Sync_reset_refclk/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_dmtd/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_ext/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_rxclk/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_txclk/sync2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/sysc_gpcr_fmc_scl_int
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/sysc_gpcr_fmc_sda_int
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/sysc_gpcr_fmc_scl_int
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/sysc_gpcr_fmc_sda_int
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/SYSCON/sysc_gpcr_fmc_scl_int
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/SYSCON/sysc_gpcr_fmc_sda_int
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/eeprom_scl_b
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/eeprom_sda_b
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[0]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[0]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[0]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[12]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[12]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[12]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[16]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[16]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[16]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[20]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[20]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[20]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[24]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[24]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[24]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[28]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[28]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[28]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[32]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[32]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[32]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[36]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[36]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[36]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[40]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[40]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[40]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[44]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[44]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[44]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[48]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/U_STATS/gen_tx_stats.U_TX_STATS/sent_frame_cnt_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/U_Output_FIFO/mem_reg_n_32
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/U_Output_FIFO/mem_reg_n_33
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/state1_inferred__0/i__carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/state1_inferred__0/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/state1_inferred__0/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/state1_inferred__0/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/state1_inferred__1/i__carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/state1_inferred__1/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/state1_inferred__1/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/state1_inferred__1/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/state1_inferred__2/i__carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/state1_inferred__2/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/state1_inferred__2/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/state1_inferred__2/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/state1_inferred__3/i__carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/state1_inferred__3/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/state1_inferred__3/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/state1_inferred__3/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/state1_inferred__4/i__carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/state1_inferred__4/i__carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/state1_inferred__4/i__carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/state1_inferred__4/i__carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/state2_carry__0_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/state2_carry_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/state2_carry_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_rx.U_RX/p_fsm/state2_carry_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/gen_sregs[16].U_SRLx/en_i
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/gen_sregs[16].U_SRLx/gen_ts_supported.oob[oob_type][3]_i_6
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/gen_sregs[17].U_SRLx/en_i
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/gen_sregs[17].U_SRLx/gen_ts_supported.oob[oob_type][3]_i_5
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/gen_sregs[19].U_SRLx/bitsel_d_i_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/gen_sregs[19].U_SRLx/en_i
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/i___80_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/i___80_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/i___80_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/i___84_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/i___84_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/i___84_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/i___88_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/i___88_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/i___88_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/i___92_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/timeout_counter_reg[0]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/timeout_counter_reg[0]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/timeout_counter_reg[0]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/timeout_counter_reg[4]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/timeout_counter_reg[4]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/timeout_counter_reg[4]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/timeout_counter_reg[8]_i_1_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/timeout_counter_reg[8]_i_1_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/timeout_counter_reg[8]_i_1_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_dac_arb/U_DAC/divider_reg[0]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_Bitslide/counter_reg[12]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_Bitslide/counter_reg[12]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_Bitslide/counter_reg[12]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_Bitslide/counter_reg[16]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_Bitslide/counter_reg[16]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_Bitslide/counter_reg[16]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_Bitslide/counter_reg[20]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_Bitslide/counter_reg[20]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_Bitslide/counter_reg[20]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_Bitslide/counter_reg[23]_i_4_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_Bitslide/counter_reg[23]_i_4_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_Bitslide/counter_reg[4]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_Bitslide/counter_reg[4]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_Bitslide/counter_reg[4]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_Bitslide/counter_reg[8]_i_2_n_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_Bitslide/counter_reg[8]_i_2_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_Bitslide/counter_reg[8]_i_2_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i_n_2
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i_n_3
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i_n_38
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i_n_39
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i_n_4
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i_n_46
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i_n_47
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i_n_48
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i_n_49
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i_n_50
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i_n_51
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i_n_52
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i_n_53
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i_n_54
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i_n_55
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i_n_56
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i_n_57
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i_n_58
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i_n_59
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i_n_60
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i_n_61
INFO: [Opt 31-131] Removed net: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_error
INFO: [Opt 31-131] Removed net: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1]_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/ip2bus_error
INFO: [Opt 31-131] Removed net: base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/and_reduce_be
INFO: [Opt 31-131] Removed net: base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/ip2bus_error_int1
INFO: [Opt 31-131] Removed net: base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/s_axi_arvalid
INFO: [Opt 31-131] Removed net: base_mb_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/ip2intc_irpt
INFO: [Opt 31-131] Removed net: base_mb_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_1_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_2_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_3_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_4_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_5_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_6_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_7_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_8_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_9_n_0
INFO: [Opt 31-131] Removed net: base_mb_i/xadc_wiz_0/inst/and_reduce_be
INFO: [Opt 31-131] Removed net: base_mb_i/xadc_wiz_0/inst/ip2bus_error
INFO: [Opt 31-131] Removed net: base_mb_i/xadc_wiz_0/inst/ip2bus_error_int1
INFO: [Opt 31-131] Removed net: base_mb_i/xadc_wiz_0/inst/ip2intc_irpt
INFO: [Opt 31-131] Removed net: base_mb_i/xadc_wiz_0/ip2intc_irpt
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_rxuserclk2_out
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0_rxuserclk_out
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_M_AXI_DP_BREADY
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_M_AXI_DP_RREADY
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_M_AXI_IP_AWREADY
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_M_AXI_IP_AWVALID
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_M_AXI_IP_BREADY
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_M_AXI_IP_BVALID
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_M_AXI_IP_RREADY
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_M_AXI_IP_WREADY
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_M_AXI_IP_WVALID
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_debug_DISABLE
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_dlmb_1_CE
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_dlmb_1_READSTROBE
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_dlmb_1_UE
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_dlmb_1_WAIT
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_ilmb_1_CE
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_ilmb_1_UE
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_ilmb_1_WAIT
INFO: [Opt 31-131] Removed net: base_mb_i/xlconstant_2_dout
INFO: [Opt 31-131] Removed net: base_mb_i/xlconstant_3_dout
INFO: [Opt 31-131] Removed net: base_mb_i/xlconstant_4_dout
INFO: [Opt 31-131] Removed net: base_mb_i/xlconstant_5_dout
INFO: [Opt 31-131] Removed net: base_mb_i/xlconstant_6_dout
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0].
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1].
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0].
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1].
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 base_mb_i/ETH_CORE_CTRL_2/inst/s_axis_txd_tready_INST_0.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0].
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1].
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out[0]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/GPIO/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE[0]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[16].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[17].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[18].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[19].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[20].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[21].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[22].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[23].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[24].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[25].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[26].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[27].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[28].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[29].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[30].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[31].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/GPIO/U0/gpio_core_1/Dual.gpio_OE_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_3.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_4.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_5.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[24]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
INFO: [Opt 31-54] Cell has no loads and is removed: c_reg_fd_v12_0_5_viv_1894 base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg.
INFO: [Opt 31-54] Cell has no loads and is removed: CARRY4 base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4.
INFO: [Opt 31-54] Cell has no loads and is removed: CARRY4 base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4.
INFO: [Opt 31-54] Cell has no loads and is removed: CARRY4 base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4.
INFO: [Opt 31-54] Cell has no loads and is removed: CARRY4 base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4.
INFO: [Opt 31-54] Cell has no loads and is removed: CARRY4 base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4.
INFO: [Opt 31-54] Cell has no loads and is removed: CARRY4 base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/SCLR
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[9]
INFO: [Opt 31-54] Cell has no loads and is removed: c_addsub_v12_0_12_lut6_legacy_1893 base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/CLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/SCLR
INFO: [Opt 31-54] Cell has no loads and is removed: c_addsub_v12_0_12_fabric_legacy_1892 base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/CLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/SCLR
INFO: [Opt 31-54] Cell has no loads and is removed: c_addsub_v12_0_12_legacy_1891 base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/SCLR
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[9]
INFO: [Opt 31-54] Cell has no loads and is removed: c_counter_binary_v12_0_12_legacy_1890 base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/SCLR
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/Q[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/Q[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/Q[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/Q[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/Q[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/Q[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/Q[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/Q[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/Q[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/Q[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/Q[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/Q[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/Q[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/Q[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/Q[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/Q[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/Q[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/Q[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/Q[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/Q[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/Q[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/Q[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/Q[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth/CLK
INFO: [Opt 31-54] Cell has no loads and is removed: c_counter_binary_v12_0_12_viv__1 base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/i_synth.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/Q[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/Q[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/Q[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/Q[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/Q[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/Q[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/Q[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/Q[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/Q[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/Q[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/Q[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/Q[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/Q[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/Q[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/Q[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/Q[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/Q[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/Q[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/Q[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/Q[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/Q[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/Q[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/Q[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/CLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0/SCLR
INFO: [Opt 31-54] Cell has no loads and is removed: c_counter_binary_v12_0_12__1 base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/U0.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/Q[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/Q[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/Q[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/Q[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/Q[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/Q[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/Q[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/Q[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/Q[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/Q[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/Q[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/Q[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/Q[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/Q[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/Q[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/Q[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/Q[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/Q[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/Q[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/Q[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/Q[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/Q[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/CLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/SCLR
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_counter_binary_0/Q[9]
INFO: [Opt 31-54] Cell has no loads and is removed: bd_0b46_c_counter_binary_0_0 base_mb_i/axi_ethernet_0/inst/c_counter_binary_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output[1]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1].
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
INFO: [Opt 31-54] Cell has no loads and is removed: c_reg_fd_v12_0_5_viv__parameterized1_1889 base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/d[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/sclr
INFO: [Opt 31-54] Cell has no loads and is removed: c_shift_ram_v12_0_12_legacy__1 base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/i_bb_inst.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/D[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/CLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth/SCLR
INFO: [Opt 31-54] Cell has no loads and is removed: c_shift_ram_v12_0_12_viv__1 base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0/i_synth.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0/D[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0/CLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0/SCLR
INFO: [Opt 31-54] Cell has no loads and is removed: c_shift_ram_v12_0_12__1 base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/U0.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/D[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/CLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/c_shift_ram_0/SCLR
INFO: [Opt 31-54] Cell has no loads and is removed: bd_0b46_c_shift_ram_0_0 base_mb_i/axi_ethernet_0/inst/c_shift_ram_0.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/async_rst0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/async_rst1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/async_rst2_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/async_rst3_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/async_rst4_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/sync_rst0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/sync_rst1_i_1__2.
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/sync_rst1_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/AXI_STR_TXC_ACLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/RESET2TX_CLIENT
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/ClkARst
INFO: [Opt 31-54] Cell has no loads and is removed: sync_reset_2069 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/async_rst0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/async_rst1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/async_rst2_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/async_rst3_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/async_rst4_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/sync_rst0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/sync_rst1_i_1__5.
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/sync_rst1_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/S_AXI_ARESETN
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/S_AXI_ACLK
INFO: [Opt 31-54] Cell has no loads and is removed: sync_reset_2067 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/GEN_NonUScale.PHY_RESET_N_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst2_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst3_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst4_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/sync_rst0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/sync_rst1_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/sync_rst1_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/S_AXI_ACLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/sync_rst1_reg_0
INFO: [Opt 31-54] Cell has no loads and is removed: sync_reset_2065 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/async_rst0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/async_rst1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/async_rst2_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/async_rst3_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/async_rst4_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/sync_rst0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/sync_rst1_i_1__0.
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/sync_rst1_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/S_AXI_ACLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/sync_rst1_reg_0
INFO: [Opt 31-54] Cell has no loads and is removed: sync_reset_2059 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[0]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[0]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[10]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[10]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[11]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[11]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[12]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[12]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[13]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[13]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[14]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[14]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[15]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[15]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[16]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[16]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[17]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[17]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[18]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[18]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[19]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[19]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[1]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[1]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[20]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[20]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[21]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[21]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[22]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[22]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[23]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[23]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[24]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[24]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[25]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[25]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[26]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[26]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[27]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[27]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[28]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[28]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[29]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[29]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[2]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[2]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[30]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[30]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[30]_INST_0_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[30]_INST_0_i_3.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[30]_INST_0_i_4.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[31]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[31]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[31]_INST_0_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[31]_INST_0_i_4.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[31]_INST_0_i_5.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[3]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[3]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[4]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[4]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[5]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[5]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[6]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[6]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[7]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[7]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[8]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[8]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[9]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[9]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_LAST_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_VALID_INST_0.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0].
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1].
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[0]_i_8.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2[31]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[16].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[17].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[18].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[19].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[20].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[21].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[22].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[23].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[24].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[25].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[26].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[27].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[28].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[29].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[30].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[31].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3[31]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[16].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[17].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[18].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[19].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[20].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[21].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[22].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[23].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[24].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[25].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[26].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[27].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[28].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[29].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[30].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[31].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4[31]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[16].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[17].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[18].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[19].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[20].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[21].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[22].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[23].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[24].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[25].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[26].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[27].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[28].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[29].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[30].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[31].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[16].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[17].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[18].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[19].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[20].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[21].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[22].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[23].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[24].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[25].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[26].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[27].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[28].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[29].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[30].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[31].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6[31]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[16].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[17].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[18].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[19].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[20].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[21].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[22].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[23].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[24].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[25].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[26].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[27].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[28].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[29].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[30].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[31].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/S_AXI_BRESP[1]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/S_AXI_RRESP[1]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[16].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[17].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[18].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[19].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[20].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[21].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[22].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[23].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[24].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[25].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[26].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[27].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[28].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[29].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[30].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[31].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[9].
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/E[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[31]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[30]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[29]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[28]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[27]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[26]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[25]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[24]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/D[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[31]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[30]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[29]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[28]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[27]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[26]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[25]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[24]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I/rx_mac_aclk
INFO: [Opt 31-54] Cell has no loads and is removed: bus_clk_cross_1923 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TAG_REG_CROSS_I.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[16].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[17].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[18].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[19].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[20].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[21].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[22].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[23].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[24].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[25].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[26].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[27].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[28].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[29].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[30].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[31].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[9].
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/E[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[31]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[30]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[29]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[28]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[27]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[26]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[25]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[24]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[31]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[30]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[29]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[28]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[27]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[26]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[25]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[24]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I/rx_mac_aclk
INFO: [Opt 31-54] Cell has no loads and is removed: bus_clk_cross_1924 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID0_REG_CROSS_I.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[16].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[17].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[18].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[19].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[20].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[21].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[22].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[23].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[24].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[25].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[26].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[27].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[28].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[29].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[30].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[31].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[9].
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[31]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[30]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[29]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[28]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[27]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[26]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[25]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[24]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[31]_0[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[31]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[30]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[29]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[28]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[27]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[26]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[25]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[24]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I/rx_mac_aclk
INFO: [Opt 31-54] Cell has no loads and is removed: bus_clk_cross_1925 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/TPID1_REG_CROSS_I.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[16].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[17].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[18].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[19].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[20].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[21].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[22].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[23].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[24].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[25].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[26].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[27].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[28].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[29].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[30].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[31].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[9].
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[31]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[30]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[29]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[28]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[27]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[26]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[25]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[24]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[31]_0[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[31]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[30]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[29]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[28]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[27]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[26]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[25]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[24]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I/rx_mac_aclk
INFO: [Opt 31-54] Cell has no loads and is removed: bus_clk_cross_1932 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWL_REG_CROSS_I.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[9].
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[15]_0[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I/rx_mac_aclk
INFO: [Opt 31-54] Cell has no loads and is removed: bus_clk_cross__parameterized2_1933 base_mb_i/axi_ethernet_0/inst/eth_buf/U0/UAWU_REG_CROSS_I.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/rx_filter_tuser[0]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/rx_filter_tuser[1]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/rx_filter_tuser[2]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/rx_filter_tuser[3]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/rx_filter_tuser[3]_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/flow/rx_filter_tuser[4]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/gmii_mii_tx_gen/hd_tieoff.col_reg1_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/gmii_mii_tx_gen/rx_axi_clk
INFO: [Opt 31-54] Cell has no loads and is removed: tri_mode_ethernet_mac_v9_0_13_gmii_mii_tx_1732 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/gmii_mii_tx_gen.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/ipic_mux_inst/ip2bus_error_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/ipic_mux_inst/ip2bus_error_reg_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_tristate_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_tristate_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_tristate_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_shim/rx_filter_tuser_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_shim/rx_filter_tuser_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_shim/rx_filter_tuser_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_shim/rx_filter_tuser_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/rx_axi_shim/rx_filter_tuser_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_error_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_error_i_1__0.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/stats_block.statistics_counters/ip2bus_error_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0/inst/mac/inst/bd_0b46_mac_0_core/txgen/INT_CRS_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: BUFG base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/core_clocking_i/rxrecclkbufg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_RXRECCLK_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_RXRECCLK_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_RECCLK/reset_sync1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_RECCLK/reset_sync2.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_RECCLK/reset_sync3.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_RECCLK/reset_sync4.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_RECCLK/reset_sync5.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_RECCLK/reset_sync6.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_RECCLK/reset
INFO: [Opt 31-54] Cell has no loads and is removed: reset_sync_block_1719 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_RECCLK.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/MGT_RESET.RESET_INT_PIPE_RXRECCLK_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/reset_sync1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/reset_sync2.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/reset_sync3.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/reset_sync4.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/reset_sync5.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/reset_sync6.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/SOFT_RESET
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/dcm_locked
INFO: [Opt 31-54] Cell has no loads and is removed: reset_sync_block_1720 base_mb_i/axi_ethernet_0/inst/pcs_pma/inst/pcs_pma_block_i/bd_0b46_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK.
INFO: [Opt 31-54] Cell has no loads and is removed: bd_0b46_xlconstant_0_0 base_mb_i/axi_ethernet_0/inst/xlconstant_0.
INFO: [Opt 31-54] Cell has no loads and is removed: bd_0b46_xlconstant_config_vec_0 base_mb_i/axi_ethernet_0/inst/xlconstant_config_vec.
INFO: [Opt 31-54] Cell has no loads and is removed: bd_0b46_xlconstant_phyadd_0 base_mb_i/axi_ethernet_0/inst/xlconstant_phyadd.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/FSM_onehot_gtxc.TXC_STATE[2]_i_3.
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/FSM_onehot_gtxc.TXC_STATE_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/FSM_onehot_gtxc.TXC_STATE_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/FSM_onehot_gtxc.TXC_STATE_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/IP2Bus_Error_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/grdc.rd_data_count_i[12]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/IP2Bus_Error_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/IP2Bus_Error_i_3.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxc.txc_cntr[0]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxc.txc_cntr[1]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxc.txc_cntr[2]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxc.txc_cntr_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxc.txc_cntr_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxc.txc_cntr_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxc.txc_str_Lastsig_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxc.txc_str_Lastsig_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxc.txc_str_Lastsig_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxc.txc_str_Valid_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gae_fwft.aempty_fwft_i_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_fwft.gae_fwft.aempty_fwft_i_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44].
INFO: [Opt 31-402] A RAMB Cell has no loads and is removed: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 RAMB36E1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/grdc.rd_data_count_i[12]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/FSM_onehot_gtxc.TXC_STATE[0]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/FSM_onehot_gtxc.TXC_STATE[1]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/FSM_onehot_gtxc.TXC_STATE[2]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/FSM_onehot_gtxc.TXC_STATE[2]_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/FSM_onehot_gtxc.TXC_STATE[2]_i_4.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/gtxc.txc_str_Valid_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Error_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_3.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_4.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_out_q_thresh0.q_thresh0_i_i_5.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output[24]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
INFO: [Opt 31-54] Cell has no loads and is removed: c_reg_fd_v12_0_5_viv base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg.
INFO: [Opt 31-54] Cell has no loads and is removed: CARRY4 base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4.
INFO: [Opt 31-54] Cell has no loads and is removed: CARRY4 base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4.
INFO: [Opt 31-54] Cell has no loads and is removed: CARRY4 base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4.
INFO: [Opt 31-54] Cell has no loads and is removed: CARRY4 base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4.
INFO: [Opt 31-54] Cell has no loads and is removed: CARRY4 base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4.
INFO: [Opt 31-54] Cell has no loads and is removed: CARRY4 base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/SCLR
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/CLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/s[9]
INFO: [Opt 31-54] Cell has no loads and is removed: c_addsub_v12_0_12_lut6_legacy base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/CLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/SCLR
INFO: [Opt 31-54] Cell has no loads and is removed: c_addsub_v12_0_12_fabric_legacy base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/CLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/SCLR
INFO: [Opt 31-54] Cell has no loads and is removed: c_addsub_v12_0_12_legacy base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/SCLR
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[9]
INFO: [Opt 31-54] Cell has no loads and is removed: c_counter_binary_v12_0_12_legacy base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/SCLR
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/Q[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/Q[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/Q[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/Q[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/Q[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/Q[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/Q[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/Q[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/Q[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/Q[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/Q[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/Q[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/Q[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/Q[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/Q[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/Q[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/Q[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/Q[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/Q[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/Q[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/Q[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/Q[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/Q[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth/CLK
INFO: [Opt 31-54] Cell has no loads and is removed: c_counter_binary_v12_0_12_viv base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/i_synth.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/Q[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/Q[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/Q[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/Q[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/Q[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/Q[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/Q[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/Q[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/Q[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/Q[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/Q[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/Q[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/Q[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/Q[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/Q[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/Q[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/Q[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/Q[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/Q[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/Q[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/Q[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/Q[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/Q[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/CLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0/SCLR
INFO: [Opt 31-54] Cell has no loads and is removed: c_counter_binary_v12_0_12 base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/U0.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/Q[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/Q[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/Q[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/Q[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/Q[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/Q[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/Q[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/Q[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/Q[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/Q[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/Q[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/Q[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/Q[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/Q[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/Q[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/Q[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/Q[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/Q[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/Q[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/Q[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/Q[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/Q[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/CLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/SCLR
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_counter_binary_0/Q[9]
INFO: [Opt 31-54] Cell has no loads and is removed: bd_cb17_c_counter_binary_0_0 base_mb_i/axi_ethernet_1/inst/c_counter_binary_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output[1]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1].
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/d[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
INFO: [Opt 31-54] Cell has no loads and is removed: c_reg_fd_v12_0_5_viv__parameterized1 base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/d[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0/i_synth/i_bb_inst/sclr
INFO: [Opt 31-54] Cell has no loads and is removed: c_shift_ram_v12_0_12_legacy base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0/i_synth/i_bb_inst.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0/i_synth/D[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0/i_synth/CLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0/i_synth/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0/i_synth/SCLR
INFO: [Opt 31-54] Cell has no loads and is removed: c_shift_ram_v12_0_12_viv base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0/i_synth.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0/D[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0/CLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0/SCLR
INFO: [Opt 31-54] Cell has no loads and is removed: c_shift_ram_v12_0_12 base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/U0.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/D[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/CLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/c_shift_ram_0/SCLR
INFO: [Opt 31-54] Cell has no loads and is removed: bd_cb17_c_shift_ram_0_0 base_mb_i/axi_ethernet_1/inst/c_shift_ram_0.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/async_rst0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/async_rst1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/async_rst2_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/async_rst3_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/async_rst4_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/sync_rst0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/sync_rst1_i_1__2.
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/sync_rst1_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/AXI_STR_TXC_ACLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/RESET2TX_CLIENT
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst/ClkARst
INFO: [Opt 31-54] Cell has no loads and is removed: sync_reset_1695 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkA_reset_inst.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/async_rst0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/async_rst1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/async_rst2_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/async_rst3_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/async_rst4_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/sync_rst0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/sync_rst1_i_1__5.
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/sync_rst1_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/S_AXI_ARESETN
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst/S_AXI_ACLK
INFO: [Opt 31-54] Cell has no loads and is removed: sync_reset_1693 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkA_reset_inst.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/GEN_NonUScale.PHY_RESET_N_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst2_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst3_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/async_rst4_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/sync_rst0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/sync_rst1_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/sync_rst1_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/S_AXI_ACLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst/sync_rst1_reg_0
INFO: [Opt 31-54] Cell has no loads and is removed: sync_reset_1691 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkA_reset_inst.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/async_rst0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/async_rst1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/async_rst2_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/async_rst3_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/async_rst4_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/sync_rst0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/sync_rst1_i_1__0.
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/sync_rst1_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/S_AXI_ACLK
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst/sync_rst1_reg_0
INFO: [Opt 31-54] Cell has no loads and is removed: sync_reset_1685 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_TXCLIENT/ClkA_reset_inst.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/GEN_NonUScale.PHY_RESET_N_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/IP_I/Intrpt_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/IP_I/Intrpt_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/IP_I/Intrpt_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[0]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[0]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[10]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[10]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[11]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[11]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[12]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[12]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[13]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[13]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[14]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[14]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[15]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[15]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[16]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[16]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[17]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[17]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[18]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[18]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[19]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[19]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[1]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[1]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[20]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[20]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[21]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[21]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[22]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[22]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[23]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[23]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[24]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[24]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[25]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[25]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[26]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[26]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[27]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[27]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[28]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[28]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[29]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[29]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[2]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[2]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[30]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[30]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[30]_INST_0_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[30]_INST_0_i_3.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[30]_INST_0_i_4.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[31]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[31]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[31]_INST_0_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[31]_INST_0_i_4.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[31]_INST_0_i_5.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[3]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[3]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[4]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[4]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[5]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[5]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[6]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[6]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[7]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[7]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[8]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[8]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[9]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[9]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_LAST_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_VALID_INST_0.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0].
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1].
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[0]_i_8.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2[31]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[16].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[17].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[18].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[19].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[20].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[21].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[22].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[23].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[24].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[25].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[26].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[27].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[28].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[29].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[30].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[31].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_2_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3[31]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[16].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[17].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[18].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[19].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[20].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[21].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[22].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[23].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[24].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[25].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[26].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[27].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[28].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[29].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[30].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[31].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_3_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4[31]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[16].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[17].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[18].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[19].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[20].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[21].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[22].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[23].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[24].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[25].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[26].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[27].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[28].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[29].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[30].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[31].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_4_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[16].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[17].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[18].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[19].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[20].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[21].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[22].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[23].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[24].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[25].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[26].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[27].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[28].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[29].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[30].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[31].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_5_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6[31]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[16].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[17].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[18].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[19].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[20].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[21].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[22].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[23].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[24].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[25].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[26].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[27].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[28].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[29].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[30].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[31].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_status_word_6_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/S_AXI_BRESP[1]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/S_AXI_RRESP[1]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[16].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[17].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[18].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[19].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[20].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[21].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[22].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[23].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[24].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[25].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[26].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[27].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[28].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[29].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[30].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[31].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[9].
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/E[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[31]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[30]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[29]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[28]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[27]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[26]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[25]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[24]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/D[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[31]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[30]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[29]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[28]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[27]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[26]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[25]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[24]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I/rx_mac_aclk
INFO: [Opt 31-54] Cell has no loads and is removed: bus_clk_cross base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TAG_REG_CROSS_I.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[16].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[17].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[18].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[19].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[20].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[21].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[22].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[23].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[24].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[25].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[26].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[27].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[28].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[29].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[30].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[31].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[9].
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/E[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[31]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[30]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[29]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[28]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[27]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[26]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[25]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[24]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/D[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[31]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[30]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[29]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[28]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[27]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[26]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[25]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[24]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I/rx_mac_aclk
INFO: [Opt 31-54] Cell has no loads and is removed: bus_clk_cross_1615 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID0_REG_CROSS_I.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[16].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[17].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[18].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[19].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[20].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[21].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[22].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[23].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[24].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[25].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[26].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[27].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[28].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[29].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[30].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[31].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[9].
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[31]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[30]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[29]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[28]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[27]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[26]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[25]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[24]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/D[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[31]_0[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[31]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[30]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[29]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[28]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[27]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[26]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[25]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[24]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I/rx_mac_aclk
INFO: [Opt 31-54] Cell has no loads and is removed: bus_clk_cross_1616 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/TPID1_REG_CROSS_I.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[16].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[17].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[18].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[19].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[20].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[21].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[22].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[23].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[24].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[25].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[26].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[27].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[28].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[29].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[30].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[31].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[9].
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[31]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[30]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[29]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[28]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[27]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[26]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[25]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[24]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/D[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[31]_0[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[31]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[30]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[29]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[28]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[27]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[26]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[25]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[24]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[23]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[22]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[21]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[20]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[19]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[18]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[17]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[16]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I/rx_mac_aclk
INFO: [Opt 31-54] Cell has no loads and is removed: bus_clk_cross_1620 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWL_REG_CROSS_I.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[9].
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/D[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[15]_0[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[9]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[8]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[7]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[6]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[5]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[4]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[3]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[2]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[15]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[14]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[13]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[12]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[11]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[10]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I/rx_mac_aclk
INFO: [Opt 31-54] Cell has no loads and is removed: bus_clk_cross__parameterized2 base_mb_i/axi_ethernet_1/inst/eth_buf/U0/UAWU_REG_CROSS_I.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/mac/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/rx_filter_tuser[0]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/rx_filter_tuser[1]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/rx_filter_tuser[2]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/rx_filter_tuser[3]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/rx_filter_tuser[3]_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/flow/rx_filter_tuser[4]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/gmii_mii_tx_gen/hd_tieoff.col_reg1_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/gmii_mii_tx_gen/rx_axi_clk
INFO: [Opt 31-54] Cell has no loads and is removed: tri_mode_ethernet_mac_v9_0_13_gmii_mii_tx base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/gmii_mii_tx_gen.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/intc_control.intc/irq_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/intc_control.intc/irq_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/ipic_mux_inst/ip2bus_error_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/ipic_mux_inst/ip2bus_error_reg_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_tristate_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_tristate_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_tristate_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_axi_shim/rx_filter_tuser_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_axi_shim/rx_filter_tuser_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_axi_shim/rx_filter_tuser_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_axi_shim/rx_filter_tuser_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/rx_axi_shim/rx_filter_tuser_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_error_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_error_i_1__0.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/stats_block.statistics_counters/ip2bus_error_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/mac/inst/bd_cb17_mac_0_core/txgen/INT_CRS_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_RXRECCLK_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_RXRECCLK_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_RECCLK/reset_sync1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_RECCLK/reset_sync2.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_RECCLK/reset_sync3.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_RECCLK/reset_sync4.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_RECCLK/reset_sync5.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_RECCLK/reset_sync6.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_RECCLK/reset
INFO: [Opt 31-54] Cell has no loads and is removed: reset_sync_block_1465 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_RECCLK.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/MGT_RESET.RESET_INT_PIPE_RXRECCLK_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/reset_sync1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/reset_sync2.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/reset_sync3.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/reset_sync4.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/reset_sync5.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/reset_sync6.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/SOFT_RESET
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK/dcm_locked
INFO: [Opt 31-54] Cell has no loads and is removed: reset_sync_block_1466 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/bd_cb17_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_SOFT_RESET_RECCLK.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/MMCM_RESET_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_ethernet_1/inst/pcs_pma/inst/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/MMCM_RESET_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: bd_cb17_xlconstant_0_0 base_mb_i/axi_ethernet_1/inst/xlconstant_0.
INFO: [Opt 31-54] Cell has no loads and is removed: bd_cb17_xlconstant_config_vec_0 base_mb_i/axi_ethernet_1/inst/xlconstant_config_vec.
INFO: [Opt 31-54] Cell has no loads and is removed: bd_cb17_xlconstant_phyadd_0 base_mb_i/axi_ethernet_1/inst/xlconstant_phyadd.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/IP2Bus_Error_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44].
INFO: [Opt 31-402] A RAMB Cell has no loads and is removed: base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 RAMB36E1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/grdc.rd_data_count_i[12]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/IP2Bus_Error_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/interrupt_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/interrupt_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/interrupt_INST_0_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/IP2Bus_Error_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44].
INFO: [Opt 31-402] A RAMB Cell has no loads and is removed: base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 RAMB36E1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/grdc.rd_data_count_i_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/grdc.rd_data_count_i[12]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/IP2Bus_Error_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/interrupt_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/interrupt_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/interrupt_INST_0_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_gpio_mech/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out[0]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_gpio_mech/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE[0]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[16].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[17].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[18].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[19].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[20].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[21].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[22].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[23].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[24].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[25].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[26].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[27].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[28].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[29].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[30].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[31].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/axi_gpio_mech/U0/gpio_core_1/Dual.gpio_OE_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_bresp_i[1]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rresp_i[1]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/iic2intc_irpt_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/iic2intc_irpt_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/iic2intc_irpt_INST_0_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/iic2intc_irpt_INST_0_i_3.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/iic2intc_irpt_INST_0_i_4.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i[1]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[16].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[48].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[0]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/LEGACY_MD_WR_RD_ACK_GEN.IP2Bus_Error_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Receive_ip2bus_error_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_REG_78_GENERATE[7].SPI_TRISTATE_CONTROL_I_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Transmit_ip2bus_error_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[7].SPI_TRISTATE_CONTROL_I.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[8].SPI_TRISTATE_CONTROL_I.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_3.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.IP2Bus_Error_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/Allow_MODF_Strobe_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SR_5_Tx_comeplete_Empty_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_II.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SR_5_Tx_comeplete_Empty_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1_CDC/Slave_MODF_strobe_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1_CDC/Allow_Slave_MODF_Strobe_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/SPI_TRISTATE_CONTROL_III_i_1.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/SPI_TRISTATE_CONTROL_II
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/spicr_bits_7_8_frm_axi_clk[0]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/spicr_bits_7_8_to_spi_clk[1]
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/SPI_TRISTATE_CONTROL_V
INFO: [Opt 31-54] Cell has no loads and is removed: cdc_sync__parameterized4_656 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3.
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
INFO: [Opt 31-131] Removed net: base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/spicr_bits_7_8_frm_axi_clk[0]
INFO: [Opt 31-54] Cell has no loads and is removed: cdc_sync__parameterized4_657 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.QSPI_RX_TX_REG/Receive_ip2bus_error_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.QSPI_RX_TX_REG/Transmit_ip2bus_error_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/OTHER_RATIO_GENERATE.rx_shft_reg_s[0]_i_3.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_bresp_i[1]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[3]_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/Timebase_Interrupt_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/Timebase_Interrupt_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/TIMEBASE_WDT_CORE_I/count_MSB_Reg_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_timebase_wdt_0/U0/LEGACY_WDT.axi_timebase_wdt_i/ip2bus_error.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_timer_0/U0/TC_CORE_I/PWM_FF_I.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut0_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut1_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/PWM_FF_I_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/PWM_FF_I_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_bresp_i[1]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_bresp_i[1]_i_3.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rresp_i[1]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_bresp_i[1]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_bresp_i[1]_i_3.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rresp_i[1]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[0]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[0]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0].
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0].
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1].
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[0].ED/testpoint[4]_INST_0_i_58.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[102].ED/testpoint[4]_INST_0_i_80.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[105].ED/testpoint[4]_INST_0_i_39.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[105].ED/testpoint[4]_INST_0_i_79.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[108].ED/testpoint[4]_INST_0_i_82.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[111].ED/testpoint[4]_INST_0_i_81.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[114].ED/testpoint[4]_INST_0_i_83.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[117].ED/testpoint[4]_INST_0_i_84.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[120].ED/testpoint[4]_INST_0_i_92.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[123].ED/testpoint[4]_INST_0_i_41.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[123].ED/testpoint[4]_INST_0_i_91.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[126].ED/testpoint[4]_INST_0_i_94.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[129].ED/testpoint[4]_INST_0_i_93.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[12].ED/testpoint[4]_INST_0_i_62.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[132].ED/testpoint[4]_INST_0_i_95.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[135].ED/testpoint[4]_INST_0_i_96.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[138].ED/testpoint[4]_INST_0_i_98.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[141].ED/testpoint[4]_INST_0_i_42.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[141].ED/testpoint[4]_INST_0_i_97.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[144].ED/testpoint[4]_INST_0_i_100.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[147].ED/testpoint[4]_INST_0_i_99.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[150].ED/testpoint[4]_INST_0_i_101.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[153].ED/testpoint[4]_INST_0_i_102.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[156].ED/testpoint[4]_INST_0_i_46.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[159].ED/testpoint[4]_INST_0_i_12.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[159].ED/testpoint[4]_INST_0_i_45.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[15].ED/testpoint[4]_INST_0_i_36.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[15].ED/testpoint[4]_INST_0_i_61.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[162].ED/testpoint[4]_INST_0_i_48.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[165].ED/testpoint[4]_INST_0_i_47.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[168].ED/testpoint[4]_INST_0_i_49.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[171].ED/testpoint[4]_INST_0_i_50.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[174].ED/testpoint[4]_INST_0_i_10.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[177].ED/testpoint[4]_INST_0_i_11.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[180].ED/testpoint[4]_INST_0_i_8.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[183].ED/testpoint[4]_INST_0_i_9.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[186].ED/testpoint[4]_INST_0_i_44.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[18].ED/testpoint[4]_INST_0_i_64.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[190].ED/testpoint[4]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[190].ED/testpoint[4]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[190].ED/testpoint[4]_INST_0_i_7.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[191].ED/testpoint[4]_INST_0_i_43.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[192].ED/testpoint[4]_INST_0_i_20.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[195].ED/testpoint[4]_INST_0_i_19.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[195].ED/testpoint[4]_INST_0_i_3.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[198].ED/testpoint[4]_INST_0_i_22.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[201].ED/testpoint[4]_INST_0_i_21.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[204].ED/testpoint[4]_INST_0_i_23.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[207].ED/testpoint[4]_INST_0_i_24.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[210].ED/testpoint[4]_INST_0_i_26.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[213].ED/testpoint[4]_INST_0_i_25.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[213].ED/testpoint[4]_INST_0_i_4.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[216].ED/testpoint[4]_INST_0_i_28.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[219].ED/testpoint[4]_INST_0_i_27.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[21].ED/testpoint[4]_INST_0_i_63.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[222].ED/testpoint[4]_INST_0_i_29.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[225].ED/testpoint[4]_INST_0_i_30.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[228].ED/testpoint[4]_INST_0_i_14.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[231].ED/testpoint[4]_INST_0_i_13.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[231].ED/testpoint[4]_INST_0_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[234].ED/testpoint[4]_INST_0_i_16.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[237].ED/testpoint[4]_INST_0_i_15.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[240].ED/testpoint[4]_INST_0_i_17.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[243].ED/testpoint[4]_INST_0_i_18.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[246].ED/testpoint[4]_INST_0_i_32.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[249].ED/testpoint[4]_INST_0_i_33.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[24].ED/testpoint[4]_INST_0_i_65.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[252].ED/testpoint[4]_INST_0_i_34.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[255].ED/testpoint[4]_INST_0_i_35.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[27].ED/testpoint[4]_INST_0_i_66.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[30].ED/testpoint[4]_INST_0_i_52.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[33].ED/testpoint[4]_INST_0_i_31.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[33].ED/testpoint[4]_INST_0_i_5.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[33].ED/testpoint[4]_INST_0_i_51.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[36].ED/testpoint[4]_INST_0_i_54.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[39].ED/testpoint[4]_INST_0_i_53.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[3].ED/testpoint[4]_INST_0_i_57.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[42].ED/testpoint[4]_INST_0_i_55.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[45].ED/testpoint[4]_INST_0_i_56.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[48].ED/testpoint[4]_INST_0_i_74.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[51].ED/testpoint[4]_INST_0_i_38.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[51].ED/testpoint[4]_INST_0_i_73.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[54].ED/testpoint[4]_INST_0_i_76.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[57].ED/testpoint[4]_INST_0_i_75.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[60].ED/testpoint[4]_INST_0_i_77.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[63].ED/testpoint[4]_INST_0_i_78.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[66].ED/testpoint[4]_INST_0_i_68.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[69].ED/testpoint[4]_INST_0_i_37.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[69].ED/testpoint[4]_INST_0_i_6.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[69].ED/testpoint[4]_INST_0_i_67.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[6].ED/testpoint[4]_INST_0_i_59.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[72].ED/testpoint[4]_INST_0_i_70.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[75].ED/testpoint[4]_INST_0_i_69.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[78].ED/testpoint[4]_INST_0_i_71.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[81].ED/testpoint[4]_INST_0_i_72.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[84].ED/testpoint[4]_INST_0_i_86.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[87].ED/testpoint[4]_INST_0_i_40.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[87].ED/testpoint[4]_INST_0_i_85.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[90].ED/testpoint[4]_INST_0_i_88.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[93].ED/testpoint[4]_INST_0_i_87.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[96].ED/testpoint[4]_INST_0_i_89.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[99].ED/testpoint[4]_INST_0_i_90.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_CHAN[9].ED/testpoint[4]_INST_0_i_60.
INFO: [Opt 31-131] Removed net: base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_EXT/masked_ext_trig_reg[0]
INFO: [Opt 31-54] Cell has no loads and is removed: async_edge_detect_1393 base_mb_i/maroc_dc_0/inst/USR_LOGIC/EDGE_DET_EXT.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0].
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1].
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0].
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1].
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/maroc_dc_0/inst/USR_LOGIC/trig_bitclk_sync_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_10.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_11.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_12.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_13.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_14.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_15.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_16.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_17.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_18.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_19.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_20.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_21.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_22.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_23.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_24.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_25.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_26.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_27.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_28.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_29.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_3.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_30.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_31.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_32.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_33.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_34.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_35.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_36.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_37.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_38.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_39.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_4.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_40.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_41.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_42.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_43.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_44.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_45.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_46.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_47.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_48.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_49.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_5.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_50.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_6.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_7.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_8.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/maroc_dc_0/testpoint[3]_INST_0_i_9.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_IN_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_IN_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_IN_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_IN_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg.
INFO: [Opt 31-55] Skipping sweep on cell due to DONT_TOUCH property, cell: base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/mdm_1/U0/MDM_Core_I1/Ext_JTAG_SEL_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Ext_NM_BRK_i_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Ext_NM_BRK_i_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.jtag_disable_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[132].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[133].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[134].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[135].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[136].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[137].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[138].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[139].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[140].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[141].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[142].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[143].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[144].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[145].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[146].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[147].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[148].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[149].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[150].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[151].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[152].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[153].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[154].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[155].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[156].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[157].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[158].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[159].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[160].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[161].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[162].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[163].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[16].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[17].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[18].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[196].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[197].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[198].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[199].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[19].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[200].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[201].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[202].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[20].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[21].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[22].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[23].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[24].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[25].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[26].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[27].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[281].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2881].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2882].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2883].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2884].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2885].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2886].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2887].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2888].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2889].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2890].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2891].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2892].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2893].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2894].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2895].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2896].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2897].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2898].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2899].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[28].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2900].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2901].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2902].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2903].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2904].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2905].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2906].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2907].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2908].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2909].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2910].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2911].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2912].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2913].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2914].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2915].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2916].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2917].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2918].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2919].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2920].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2921].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2922].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2923].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2924].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2925].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2926].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2927].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2928].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2929].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2930].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2931].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2932].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2933].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2934].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2935].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2936].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2937].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2938].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2939].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2940].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2941].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2942].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2943].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2944].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2945].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2978].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2979].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2980].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2981].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2982].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2983].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2995].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2996].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2997].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[29].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3007].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3008].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3009].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3010].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3011].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3012].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3013].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3014].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3015].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3016].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3017].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3018].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3019].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3020].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3021].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3022].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3023].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3024].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3025].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3026].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3027].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3028].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3029].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3030].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3031].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3032].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3033].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3034].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3035].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3036].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3037].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3038].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3071].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3073].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3075].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3076].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3077].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3078].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3079].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3080].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3081].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3082].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3083].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3084].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3085].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3086].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3087].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3088].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3089].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3090].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3091].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3092].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3093].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3094].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3095].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3096].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3097].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3098].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3099].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[30].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3100].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3101].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3102].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3103].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3104].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3105].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3106].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3107].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3108].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3109].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3110].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3143].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3144].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3145].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3146].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3147].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3148].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3149].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3150].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3151].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3152].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3153].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3154].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3155].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3156].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3157].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3158].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3159].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3160].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3161].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3162].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3163].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3164].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3165].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3166].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3167].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3168].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3169].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3170].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3171].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3172].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3173].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3174].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[31].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3207].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3208].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3209].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3210].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3215].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3216].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3217].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3225].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3226].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3227].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[32].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[33].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[34].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[35].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[374].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[375].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[376].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[377].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[378].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[379].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[380].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[381].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[382].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[383].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[384].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[385].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[386].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[387].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[388].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[389].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[390].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[391].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[392].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[393].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[394].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[395].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[396].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[397].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[398].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[399].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[400].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[401].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[402].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[403].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[404].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[405].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[463].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[466].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[467].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[468].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[469].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[470].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[471].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[472].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[473].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[474].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[475].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[476].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[477].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[478].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[479].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[480].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[481].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[482].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[483].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[484].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[485].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[486].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[487].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[488].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[489].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[490].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[491].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[492].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[493].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[494].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[495].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[496].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[497].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[555].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[556].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[557].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[558].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[559].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[560].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[561].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[562].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[563].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[564].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[565].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[566].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[567].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[568].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[569].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[570].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[571].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[572].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[573].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[574].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[575].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[576].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[577].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[578].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[579].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[580].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[581].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[582].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[583].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[584].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[585].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[586].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[587].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[620].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[621].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[622].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[623].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[629].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[68].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[69].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[70].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[71].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[721].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[72].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[73].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[74].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[75].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[76].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[77].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[78].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[79].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[80].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[81].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[82].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[83].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[84].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[85].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[86].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[87].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[88].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[89].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[90].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[91].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[92].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[93].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[94].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[95].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[96].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[97].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[98].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[99].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/LOCKSTEP_Out_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Data_Addr[30]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Data_Addr[31]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Read_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Trace_Valid_Instr_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Trace_WB_Jump_Taken_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_Write_ICache_i_cmb_inferred_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_load_instr_Inst/Read_Strobe_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[31].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Write_ICache_i_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[16].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[17].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[18].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[19].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[20].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[21].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[22].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[23].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[24].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[25].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[26].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[27].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[28].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[29].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[30].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[31].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/mem_jump_taken_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[16].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[17].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[18].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[19].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[20].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[21].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[22].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[23].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[24].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[25].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[26].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[27].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[28].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[29].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[30].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[31].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_jump_taken_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[16].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[17].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[18].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[19].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[20].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[21].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[22].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[23].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[24].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[25].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[26].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[27].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[28].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[29].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_instr_reg[30].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.trig_ack_out_0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/trig_in_0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_trig_ack_in_0/trig_in_0_i_1.
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_trig_ack_in_0/Dbg_Trig_Ack_In[0]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_trig_ack_in_0/D[0]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_trig_ack_in_0/Dbg_Trig_In[0]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_trig_ack_in_0/sync_reset
INFO: [Opt 31-54] Cell has no loads and is removed: mb_sync_bit__parameterized1_42 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_trig_ack_in_0.
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Q[2]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Q[3]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Q[1]
INFO: [Opt 31-54] Cell has no loads and is removed: microblaze_v11_0_0_MB_SRL16E__parameterized0 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2.
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Q[1]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Q[3]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Q[2]
INFO: [Opt 31-54] Cell has no loads and is removed: microblaze_v11_0_0_MB_SRL16E__parameterized0_29 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector.
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector/Q[1]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector/Q[2]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector/Q[3]
INFO: [Opt 31-54] Cell has no loads and is removed: microblaze_v11_0_0_MB_SRL16E__parameterized0_30 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector.
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I/Q[2]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I/Q[3]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I/Q[1]
INFO: [Opt 31-54] Cell has no loads and is removed: microblaze_v11_0_0_MB_SRL16E__parameterized0_31 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I.
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I/Q[2]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I/Q[3]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I/Q[1]
INFO: [Opt 31-54] Cell has no loads and is removed: microblaze_v11_0_0_MB_SRL16E__parameterized0_32 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I.
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I/Q[2]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I/Q[3]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I/Q[1]
INFO: [Opt 31-54] Cell has no loads and is removed: microblaze_v11_0_0_MB_SRL16E__parameterized0_35 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I.
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I/Q[2]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I/Q[3]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I/Q[1]
INFO: [Opt 31-54] Cell has no loads and is removed: microblaze_v11_0_0_MB_SRL16E__parameterized0_36 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync_trig_out_0/Performance_Debug_Control.trig_ack_out_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_wakeup/Single_Synchronize.use_sync_reset.sync_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_wakeup/LOCKSTEP_Master_Out[1]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_wakeup/LOCKSTEP_Master_Out[0]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_wakeup/Clk
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_wakeup/sync_reset
INFO: [Opt 31-54] Cell has no loads and is removed: mb_sync_bit__parameterized1_37 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_wakeup.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Serial_Dbg_Intf.trig_in_1_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Serial_Dbg_Intf.trig_in_1_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Serial_Dbg_Intf.trig_ack_out_1_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[8].sync_bit/Synchronize.use_sync_reset.sync_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[8].sync_bit/Synchronize.use_sync_reset.sync_reg[2].
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[8].sync_bit/sync[2]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[8].sync_bit/sync[1]
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[8].sync_bit/Clk
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[8].sync_bit/sync_reset
INFO: [Opt 31-54] Cell has no loads and is removed: mb_sync_bit_67 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[8].sync_bit.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.trig_ack_out_1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.trig_in_1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_continue_i_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/mb_halted_1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_access_i_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[16].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[17].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[18].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[19].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[20].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[21].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[22].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[23].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[24].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[25].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[26].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[27].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[28].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[29].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[30].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[31].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_address_i_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_byte_enable_i_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_byte_enable_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_byte_enable_i_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_byte_enable_i_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_read_i_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_i_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[10].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[11].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[12].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[13].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[14].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[15].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[16].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[17].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[18].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[19].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[20].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[21].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[22].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[23].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[24].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[25].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[26].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[27].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[28].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[29].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[30].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[31].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[8].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/trace_data_write_value_i_reg[9].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[48].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[1]_i_7.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_3.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_4.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_5.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_6.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_7.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_8.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0_i_3.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0_i_4.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[0]_INST_0_i_3.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0_i_8.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[0]_INST_0_i_8.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0_i_11.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0_i_14.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0_i_15.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_bresp[1]_INST_0_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/microblaze_0_local_memory/dlmb_v10/U0/POR_FF_I.
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/microblaze_0_local_memory/ilmb_v10/U0/POR_FF_I.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.nSPRAM_RST_BUSY.RSTB_BUSY_NO_REG.RSTB_BUSY_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.nSPRAM_RST_BUSY.RSTB_BUSY_NO_REG.RSTB_BUSY_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/rst_clk_wiz_1_100M/U0/PR_OUT_DFF[0].FDRE_PER.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/rst_clk_wiz_1_100M_1/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/rst_clk_wiz_1_100M_1/U0/BSR_OUT_DFF[0].FDRE_BSR.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/rst_clk_wiz_1_100M_1/U0/FDRE_inst.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/rst_clk_wiz_1_100M_1/U0/PR_OUT_DFF[0].FDRE_PER.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT1 base_mb_i/rst_clk_wiz_1_100M_1/U0/SEQ/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/rst_clk_wiz_1_100M_1/U0/SEQ/bsr_dec[0]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/rst_clk_wiz_1_100M_1/U0/SEQ/bsr_dec[2]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/rst_clk_wiz_1_100M_1/U0/SEQ/bsr_dec_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/rst_clk_wiz_1_100M_1/U0/SEQ/bsr_dec_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/rst_clk_wiz_1_100M_1/U0/SEQ/bsr_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDSE base_mb_i/rst_clk_wiz_1_100M_1/U0/SEQ/bsr_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o[gpcr_fmc_scl_o]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o[gpcr_fmc_sda_o]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_reg[gpcr_fmc_scl_o].
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/regs_o_reg[gpcr_fmc_sda_o].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/scl_o_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sda_o_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_fmc_scl_dly0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_fmc_scl_int_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_fmc_sda_dly0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/SYSCON/sysc_gpcr_fmc_sda_int_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/scl_o_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/sda_o_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_inv_code/sync_posedge.sync0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_inv_code/sync_posedge.sync1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_inv_code/sync_posedge.sync2_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_inv_code/sync_posedge.sync1_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_inv_code/sync_posedge.sync2_reg_0
INFO: [Opt 31-54] Cell has no loads and is removed: gc_sync_ffs_850 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_inv_code.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_overrun/sync_posedge.sync0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_overrun/sync_posedge.sync1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_overrun/sync_posedge.sync2_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_overrun/sync_posedge.sync1_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_overrun/sync_posedge.sync2_reg_0
INFO: [Opt 31-54] Cell has no loads and is removed: gc_sync_ffs_851 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_overrun.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_sync_lost/sync_posedge.sync0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_sync_lost/sync_posedge.sync1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_sync_lost/sync_posedge.sync2_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_sync_lost/sync_posedge.sync1_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_sync_lost/sync_posedge.sync2_reg_0
INFO: [Opt 31-54] Cell has no loads and is removed: gc_sync_ffs_852 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_rx_sync_lost.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_tx_underrun/sync_posedge.sync0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_tx_underrun/sync_posedge.sync1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_tx_underrun/sync_posedge.sync2_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_tx_underrun/sync_posedge.sync1_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_tx_underrun/sync_posedge.sync2_reg_0
INFO: [Opt 31-54] Cell has no loads and is removed: gc_sync_ffs_853 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/U_sync_tx_underrun.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_SYNC_DET/rmon_invalid_code_p_int_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_SYNC_DET/rmon_invalid_code_p_int_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_SYNC_DET/rmon_invalid_code_p_int_i_3.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_SYNC_DET/rmon_rx_overrun_p_int_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_SYNC_DET/rmon_rx_overrun_p_int_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_SYNC_DET/rmon_rx_overrun_p_int_i_3.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_SYNC_DET/rx_busy_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_SYNC_DET/rx_busy_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_1/cntr[0]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_1/cntr[1]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_1/cntr_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_1/cntr_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_1/extended_int_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_1/extended_int_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_1/sync_posedge.sync0_i_1__2.
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_1/CLK
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_1/d_data1
INFO: [Opt 31-54] Cell has no loads and is removed: gc_extend_pulse__parameterized3 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_2/cntr[0]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_2/cntr[1]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_2/cntr_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_2/cntr_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_2/extended_int_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_2/extended_int_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_2/sync_posedge.sync0_i_1__3.
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_2/CLK
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_2/d_data1
INFO: [Opt 31-54] Cell has no loads and is removed: gc_extend_pulse__parameterized3_865 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_ext_rmon_2.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_an_idle_match/sync_posedge.sync2_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_an_rx_enable/sync_posedge.sync2_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_an_rx_ready/sync_posedge.sync2_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_los/sync_posedge.sync0_i_1__0.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_mcr_reset/sync_posedge.sync2_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_pcs_busy/sync_posedge.sync0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_pcs_busy/sync_posedge.sync1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_pcs_busy/sync_posedge.sync2_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_pcs_busy/sync_posedge.sync0_reg_1
INFO: [Opt 31-54] Cell has no loads and is removed: gc_sync_ffs_871 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_pcs_busy.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/U_sync_power_down/sync_posedge.sync2_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/rmon_invalid_code_p_int_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/rmon_rx_overrun_p_int_i_4.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/rmon_rx_overrun_p_int_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_RX_PCS/rx_busy_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_AlmostEmpty/sync_posedge.sync0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_AlmostEmpty/sync_posedge.sync1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_AlmostEmpty/sync_posedge.sync2_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_AlmostEmpty/sync_posedge.sync0_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_AlmostEmpty/sync_posedge.sync1_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_AlmostEmpty/sync_posedge.sync2_reg_0
INFO: [Opt 31-54] Cell has no loads and is removed: gc_sync_ffs_861 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_AlmostEmpty.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_AlmostFull/sync_posedge.sync0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_AlmostFull/sync_posedge.sync1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_AlmostFull/sync_posedge.sync2_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_AlmostFull/sync_posedge.sync0_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_AlmostFull/sync_posedge.sync2_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_AlmostFull/sync_posedge.sync2_reg_1
INFO: [Opt 31-54] Cell has no loads and is removed: gc_sync_ffs_862 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_AlmostFull.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_Empty/sync_posedge.sync0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_Empty/sync_posedge.sync1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_Empty/sync_posedge.sync2_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_Empty/sync_posedge.sync0_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_Empty/sync_posedge.sync0_reg_1
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_Empty/sync_posedge.sync2_reg_0
INFO: [Opt 31-54] Cell has no loads and is removed: gc_sync_ffs_863 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_Empty.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_Full/sync_posedge.sync0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_Full/sync_posedge.sync1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_Full/sync_posedge.sync2_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_Full/sync_posedge.sync0_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_Full/sync_posedge.sync1_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_Full/sync_posedge.sync1_reg_1
INFO: [Opt 31-54] Cell has no loads and is removed: gc_sync_ffs_864 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/U_Sync_Full.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_TX_FIFO/U_Inferred_FIFO/rmon_tx_underrun_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_an_tx_en/sync_posedge.sync2_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_mcr_reset/sync_posedge.sync2_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_pcs_busy_o/sync_posedge.sync2_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/U_sync_power_down/sync_posedge.sync2_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_PCS_1000BASEX/gen_16bit.U_TX_PCS/rmon_tx_underrun_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/rd_count0_carry__0_i_1__0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/rd_count0_carry__0_i_2__0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/rd_count0_carry__0_i_3__0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/rd_count0_carry__0_i_4.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/rd_count0_carry__0_i_5__0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/rd_count0_carry__0_i_6.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/rd_count0_carry__0_i_7.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/rd_count0_carry_i_10__0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/rd_count0_carry_i_11.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/rd_count0_carry_i_1__0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/rd_count0_carry_i_2__0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/rd_count0_carry_i_3__0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/rd_count0_carry_i_4.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/rd_count0_carry_i_5.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/rd_count0_carry_i_6.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/rd_count0_carry_i_7__0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/rd_count0_carry_i_8__0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync2/rd_count0_carry_i_9__0.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_AlmostEmpty/sync_posedge.sync0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_AlmostEmpty/sync_posedge.sync1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_AlmostEmpty/sync_posedge.sync2_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_AlmostEmpty/CLK
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_AlmostEmpty/sync_posedge.sync1_reg_0
INFO: [Opt 31-54] Cell has no loads and is removed: gc_sync_ffs_846 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_AlmostEmpty.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_AlmostFull/sync_posedge.sync0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_AlmostFull/sync_posedge.sync1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_AlmostFull/sync_posedge.sync2_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_AlmostFull/sync_posedge.sync2_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_AlmostFull/rxpcs_fifo_almostfull
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_AlmostFull/sync_posedge.sync2_reg_1
INFO: [Opt 31-54] Cell has no loads and is removed: gc_sync_ffs_847 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_AlmostFull.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_Empty/sync_posedge.sync0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_Empty/sync_posedge.sync1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_Empty/sync_posedge.sync2_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_Empty/sync_posedge.sync0_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_Empty/CLK
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_Empty/sync_posedge.sync1_reg_0
INFO: [Opt 31-54] Cell has no loads and is removed: gc_sync_ffs_848 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_Empty.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_Full/sync_posedge.sync0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_Full/sync_posedge.sync1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_Full/sync_posedge.sync2_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_Full/sync_posedge.sync0_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_Full/sync_posedge.sync1_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_Full/sync_posedge.sync1_reg_1
INFO: [Opt 31-54] Cell has no loads and is removed: gc_sync_ffs_849 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/U_Sync_Full.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/almost_empty_int_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/almost_empty_int_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: FDPE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/almost_empty_int_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: CARRY4 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rd_count0_carry.
INFO: [Opt 31-54] Cell has no loads and is removed: CARRY4 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rd_count0_carry__0.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rd_count_reg[0].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rd_count_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rd_count_reg[2].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rd_count_reg[3].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rd_count_reg[4].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rd_count_reg[5].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rd_count_reg[6].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/rd_count_reg[7].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_Sync_Rst_match_buff/sync_posedge.sync2_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[0].U_SRLx/pointer_reg[1]
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[0].U_SRLx/pointer_reg[0]
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[0].U_SRLx/pointer_reg[3]
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[0].U_SRLx/pointer_reg[2]
INFO: [Opt 31-54] Cell has no loads and is removed: gc_shiftreg_834 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_match_buff.U_match_buffer/gen_sregs[0].U_SRLx.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/gen_with_packet_filter.U_packet_filter/U_sync_pfcr0_enable/sync_posedge.sync2_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/rmon_event_rx/sync_negedge.sync0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/rmon_event_rx/sync_negedge.sync1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/rmon_event_rx/sync_negedge.sync2_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/rmon_event_rx/sync_negedge.sync1_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/rmon_event_rx/rxpcs_timestamp_trigger_p_a
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/rmon_event_rx/sync_negedge.sync2_reg_0
INFO: [Opt 31-54] Cell has no loads and is removed: gc_sync_ffs__parameterized3 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/rmon_event_rx.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/rmon_event_tx/sync_negedge.sync0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/rmon_event_tx/sync_negedge.sync1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/rmon_event_tx/sync_negedge.sync2_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/rmon_event_tx/sync_negedge.sync1_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/rmon_event_tx/sync_negedge.sync2_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/rmon_event_tx/txpcs_timestamp_trigger_p_a
INFO: [Opt 31-54] Cell has no loads and is removed: gc_sync_ffs__parameterized3_831 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/rmon_event_tx.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Resync_Done/sync_posedge.sync0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Resync_Done/sync_posedge.sync1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Resync_Done/sync_posedge.sync2_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Resync_Done/sync_posedge.sync1_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Resync_Done/sync_posedge.sync2_reg_0
INFO: [Opt 31-54] Cell has no loads and is removed: gc_sync_ffs_828 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Resync_Done.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Resync_Pulse/sync_posedge.sync0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Resync_Pulse/sync_posedge.sync1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Resync_Pulse/sync_posedge.sync2_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Resync_Pulse/clk_pll_dmtd
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Resync_Pulse/stab_cntr1
INFO: [Opt 31-54] Cell has no loads and is removed: gc_sync_ffs_829 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/U_Sync_Resync_Pulse.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/resync_p_o_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/resync_p_o_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/resync_p_o_i_3.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/resync_p_o_i_4.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_feedback_dmtds[0].DMTD_FB/resync_p_o_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Done/sync_posedge.sync0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Done/sync_posedge.sync1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Done/sync_posedge.sync2_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Done/sync_posedge.sync1_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Done/sync_posedge.sync1_reg_1
INFO: [Opt 31-54] Cell has no loads and is removed: gc_sync_ffs_825 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Done.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Pulse/sync_posedge.sync0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Pulse/sync_posedge.sync1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Pulse/sync_posedge.sync2_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Pulse/clk_pll_dmtd
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Pulse/stab_cntr1
INFO: [Opt 31-54] Cell has no loads and is removed: gc_sync_ffs_826 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_ref_dmtds[0].DMTD_REF/U_Sync_Resync_Pulse.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Resync_Done/sync_posedge.sync0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Resync_Done/sync_posedge.sync1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Resync_Done/sync_posedge.sync2_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Resync_Done/sync_posedge.sync2_reg_0
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Resync_Done/sync_posedge.sync2_reg_1
INFO: [Opt 31-54] Cell has no loads and is removed: gc_sync_ffs_822 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Resync_Done.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Resync_Pulse/sync_posedge.sync0_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Resync_Pulse/sync_posedge.sync1_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDCE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Resync_Pulse/sync_posedge.sync2_reg.
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Resync_Pulse/clk_pll_dmtd
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Resync_Pulse/stab_cntr1
INFO: [Opt 31-54] Cell has no loads and is removed: gc_sync_ffs_823 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_SOFTPLL/U_Wrapped_Softpll/gen_with_ext_clock_input.U_DMTD_EXT/U_Sync_Resync_Pulse.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Sync_reset_refclk/sync_posedge.sync2_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_dmtd/sync_posedge.sync2_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_ext/sync_posedge.sync2_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_rxclk/sync_posedge.sync2_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_sync_reset_txclk/sync_posedge.sync2_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/sysc_gpcr_fmc_scl_int_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT2 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/WB_CON/crossbar/sysc_gpcr_fmc_sda_int_i_1.
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/gen_sregs[16].U_SRLx/Q[3]
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/gen_sregs[16].U_SRLx/Q[2]
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/gen_sregs[16].U_SRLx/Q[1]
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/gen_sregs[16].U_SRLx/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/gen_sregs[16].U_SRLx/src_o[adr][0]
INFO: [Opt 31-54] Cell has no loads and is removed: gc_shiftreg_778 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/gen_sregs[16].U_SRLx.
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/gen_sregs[17].U_SRLx/Q[3]
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/gen_sregs[17].U_SRLx/Q[2]
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/gen_sregs[17].U_SRLx/Q[1]
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/gen_sregs[17].U_SRLx/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/gen_sregs[17].U_SRLx/src_o[adr][0]
INFO: [Opt 31-54] Cell has no loads and is removed: gc_shiftreg_779 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/gen_sregs[17].U_SRLx.
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/gen_sregs[19].U_SRLx/Q[3]
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/gen_sregs[19].U_SRLx/Q[2]
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/gen_sregs[19].U_SRLx/Q[1]
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/gen_sregs[19].U_SRLx/Q[0]
INFO: [Opt 31-131] Removed net: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/gen_sregs[19].U_SRLx/pointer_reg[3][0]
INFO: [Opt 31-54] Cell has no loads and is removed: gc_shiftreg_781 base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/gen_wr_streamers.cmp_xwr_streamers/gen_tx.U_TX/U_Fab_Source/U_FIFO/gen_sregs[19].U_SRLx.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT3 base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1]_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1].
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/INTR_CTRLR_GEN_I.ip2bus_error_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_1.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT6 base_mb_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_3.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_4.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_5.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_6.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_7.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_8.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT4 base_mb_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/ip2intc_irpt_INST_0_i_9.
INFO: [Opt 31-54] Cell has no loads and is removed: LUT5 base_mb_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_error_i_2.
INFO: [Opt 31-54] Cell has no loads and is removed: FDRE base_mb_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_error_reg.
INFO: [Opt 31-54] Cell has no loads and is removed: base_mb_xlconstant_2_0 base_mb_i/xlconstant_2.
INFO: [Opt 31-54] Cell has no loads and is removed: base_mb_xlconstant_2_1 base_mb_i/xlconstant_3.
INFO: [Opt 31-54] Cell has no loads and is removed: base_mb_xlconstant_3_0 base_mb_i/xlconstant_4.
INFO: [Opt 31-54] Cell has no loads and is removed: base_mb_xlconstant_5_0 base_mb_i/xlconstant_5.
INFO: [Opt 31-54] Cell has no loads and is removed: base_mb_xlconstant_6_0 base_mb_i/xlconstant_6.
INFO: [Opt 31-131] Removed net: base_mb_i/xlconcat_1/In1
INFO: [Opt 31-131] Removed net: base_mb_i/xlconcat_1/In0
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/ilmb_v10/U0/Sl_Wait
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/ilmb_v10/U0/Sl_UE
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/ilmb_v10/U0/Sl_CE
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/ilmb_v10/U0/M_BE
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/dlmb_v10/U0/Sl_Wait
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/dlmb_v10/U0/Sl_UE
INFO: [Opt 31-131] Removed net: base_mb_i/microblaze_0_local_memory/dlmb_v10/U0/Sl_CE
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/util_vector_logic_0/Res
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_1/inst/util_vector_logic_0/Op1
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/util_vector_logic_0/Res
INFO: [Opt 31-131] Removed net: base_mb_i/axi_ethernet_0/inst/util_vector_logic_0/Op1
INFO: [Opt 31-131] Removed net: base_mb_i/xlslice_3/Din
Phase 3 Sweep | Checksum: 16a7ae255

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3016.258 ; gain = 0.000 ; free physical = 13541 ; free virtual = 34356
INFO: [Opt 31-389] Phase Sweep created 57 cells and removed 2369 cells
INFO: [Opt 31-1021] In phase Sweep, 220 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
WARNING: [Opt 31-143] Automatic clock buffer insertion was skipped because there are already at least 12 clock buffers using global resources.
Resolution: Manually insert a clock buffer to drive the high fanout net. However, make sure to first analyze clock buffer utilization to determine if the insertion is safe to perform.
INFO: [Opt 31-518] Optimized BUFG network to improve performance by replicating drivers to drive combinational loads and BUFGs separately. List of replicated drivers:
  base_mb_i/maroc_dc_0/inst/USR_LOGIC/IM_SM/BUFG_CTR_RST_i_1_lopt_replica (LUT3)

INFO: [Opt 31-273] Cascaded BUFGCE cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.cmp_clk_dmtd_buf_i was removed
INFO: [Opt 31-273] Cascaded BUFGCE cell base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_default_plls.gen_kintex7_default_plls.gen_kintex7_ext_ref_pll.cmp_clk_ext_buf_i was removed
INFO: [Opt 31-274] Optimized connectivity to 2 cascaded buffer cells
Phase 4 BUFG optimization | Checksum: 1703c2bb1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3016.258 ; gain = 0.000 ; free physical = 13543 ; free virtual = 34357
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 0 are BUFGs and removed 3 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 14f751c04

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3016.258 ; gain = 0.000 ; free physical = 13541 ; free virtual = 34355
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-47] Cell absorbed into downstream logic: LUT1 cell base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_3 driving pin base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_5/O of base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_i_5.
Phase 6 Post Processing Netlist | Checksum: 18b8d6f28

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3016.258 ; gain = 0.000 ; free physical = 13541 ; free virtual = 34355
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             422  |             687  |                                            122  |
|  Constant propagation         |             311  |             523  |                                             56  |
|  Sweep                        |              57  |            2369  |                                            220  |
|  BUFG optimization            |               1  |               3  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                             50  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3016.258 ; gain = 0.000 ; free physical = 13541 ; free virtual = 34355
Ending Logic Optimization Task | Checksum: 136a053fd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3016.258 ; gain = 0.000 ; free physical = 13540 ; free virtual = 34355

Starting Power Optimization Task
Begin power optimizations | Checksum: 136a053fd
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-50] Optimizing power for module base_mb_wrapper ...
INFO: [Pwropt 34-207] Design is in partially-placed state. Running in partially-placed mode.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.384 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 3351.922 ; gain = 273.879 ; free physical = 12828 ; free virtual = 33646
Found 15182 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:21 ; elapsed = 00:00:04 . Memory (MB): peak = 3478.969 ; gain = 400.926 ; free physical = 12799 ; free virtual = 33617
INFO: [Power 33-23] Power model is not available for STARTUPE2_FOR_QB
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3478.969 ; gain = 0.000 ; free physical = 12787 ; free virtual = 33606
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 484 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 53 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3643.930 ; gain = 164.961 ; free physical = 12710 ; free virtual = 33529
Power optimization passes: Time (s): cpu = 00:00:35 ; elapsed = 00:00:11 . Memory (MB): peak = 3643.930 ; gain = 565.887 ; free physical = 12708 ; free virtual = 33527

INFO: [Pwropt 34-77] Creating clock enable groups ...
 Done
Grouping enables: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13286 ; free virtual = 34105


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design base_mb_wrapper ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 10 BRAM(s) out of a total of 151 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 33 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 34102
Number of SRLs augmented: 0  newly gated: 0 Total: 318
Number of BRAM Ports augmented: 75 newly gated: 42 Total Ports: 302
Number of Flops added for Enable Generation: 5

Flops dropped: 0/0 RAMS dropped: 32/116 Clusters dropped: 32/116 Enables dropped: 0

Number of LUTs created for enable logic : 
    LUT1 : 0
    LUT2 : 2
    LUT3 : 2
    LUT4 : 7
    LUT5 : 64
    LUT6 : 0

Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 13010a635

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13399 ; free virtual = 34218
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 13010a635
Power optimization: Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 3643.930 ; gain = 627.672 ; free physical = 13448 ; free virtual = 34267
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 10672168 bytes
Ending Power Optimization Task | Checksum: 13010a635

Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 3643.930 ; gain = 627.672 ; free physical = 13448 ; free virtual = 34267

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Opt 31-143] Automatic clock buffer insertion was skipped because there are already at least 12 clock buffers using global resources.
Resolution: Manually insert a clock buffer to drive the high fanout net. However, make sure to first analyze clock buffer utilization to determine if the insertion is safe to perform.
INFO: [Opt 31-51] Remap created LUT6 cell: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/mem_reg_ENARDEN_cooolgate_en_gate_151_LOPT_REMAP.
INFO: [Opt 31-50]   Mapped from LUT1 cell: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/mem_reg_i_21__0_duplicateAndRemap.
INFO: [Opt 31-50]   Mapped from LUT5 cell: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/mem_reg_i_1__0_duplicateAndRemap.
INFO: [Opt 31-50]   Mapped from LUT2 cell: base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/U_Endpoint/U_Wrapped_Endpoint/U_Rx_Path/U_Rx_Clock_Align_FIFO/U_FIFO/U_Inferred_FIFO/mem_reg_ENARDEN_cooolgate_en_gate_151.
INFO: [Opt 31-442] LUT Reduction optimized 0 LUTs
Ending Logic Optimization Task | Checksum: 1662c06bf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13452 ; free virtual = 34271
Ending Final Cleanup Task | Checksum: 1662c06bf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13451 ; free virtual = 34270

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13451 ; free virtual = 34270
Ending Netlist Obfuscation Task | Checksum: 1662c06bf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13451 ; free virtual = 34270
INFO: [Common 17-83] Releasing license: Implementation
15089 Infos, 21 Warnings, 7 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:41 . Memory (MB): peak = 3643.930 ; gain = 627.672 ; free physical = 13451 ; free virtual = 34270
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13451 ; free virtual = 34270
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13436 ; free virtual = 34268
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13424 ; free virtual = 34261
INFO: [Common 17-1381] The checkpoint '/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.runs/impl_1/base_mb_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13400 ; free virtual = 34267
INFO: [runtcl-4] Executing : report_drc -file base_mb_wrapper_drc_opted.rpt -pb base_mb_wrapper_drc_opted.pb -rpx base_mb_wrapper_drc_opted.rpx
Command: report_drc -file base_mb_wrapper_drc_opted.rpt -pb base_mb_wrapper_drc_opted.pb -rpx base_mb_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.runs/impl_1/base_mb_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[5]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[6]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[7]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[8]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[9]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[0]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[1]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[2]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[3]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[4]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[8]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[9]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENBWREN (net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN (net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 has an input control pin base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ENBWREN (net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 has an input control pin base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/ENBWREN (net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 has an input control pin base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/ENBWREN (net: base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[6]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[7]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[8]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[9]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[0]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[1]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[2]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[3]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[4]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[5]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[9]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13358 ; free virtual = 34226
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 114bd8959

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13358 ; free virtual = 34226
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13358 ; free virtual = 34226

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst (IBUFDS.O) is locked to IOB_X1Y10
	base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y2
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ba521637

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13284 ; free virtual = 34156

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 5db385cd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13180 ; free virtual = 34053

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 5db385cd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13183 ; free virtual = 34056
Phase 1 Placer Initialization | Checksum: 5db385cd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13183 ; free virtual = 34056

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 150ec0558

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13150 ; free virtual = 34023

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13118 ; free virtual = 33992

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1262e9d68

Time (s): cpu = 00:01:34 ; elapsed = 00:00:44 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13114 ; free virtual = 33989
Phase 2 Global Placement | Checksum: 11836323a

Time (s): cpu = 00:01:37 ; elapsed = 00:00:45 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13129 ; free virtual = 34004

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11836323a

Time (s): cpu = 00:01:37 ; elapsed = 00:00:45 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13129 ; free virtual = 34004

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 546a3df3

Time (s): cpu = 00:01:48 ; elapsed = 00:00:50 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13121 ; free virtual = 33996

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 518089ae

Time (s): cpu = 00:01:49 ; elapsed = 00:00:50 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13122 ; free virtual = 33997

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fb2b4f86

Time (s): cpu = 00:01:49 ; elapsed = 00:00:50 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13122 ; free virtual = 33997

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 63f16d40

Time (s): cpu = 00:01:58 ; elapsed = 00:00:53 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13122 ; free virtual = 33997

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 14c3c56bf

Time (s): cpu = 00:02:07 ; elapsed = 00:01:02 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13080 ; free virtual = 33956

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: a10ab54d

Time (s): cpu = 00:02:09 ; elapsed = 00:01:03 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13085 ; free virtual = 33960

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 170124107

Time (s): cpu = 00:02:09 ; elapsed = 00:01:04 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13085 ; free virtual = 33960

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: d26e7d43

Time (s): cpu = 00:02:19 ; elapsed = 00:01:06 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13082 ; free virtual = 33957
Phase 3 Detail Placement | Checksum: d26e7d43

Time (s): cpu = 00:02:20 ; elapsed = 00:01:07 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13082 ; free virtual = 33957

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 199faddd9

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_rstlogic_reset/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/PERIPH/rst_net_n_o_reg_1, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 2 candidate nets, 0 success, 0 bufg driver replicated, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 199faddd9

Time (s): cpu = 00:02:35 ; elapsed = 00:01:11 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13091 ; free virtual = 33967
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.334. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e956703c

Time (s): cpu = 00:03:09 ; elapsed = 00:01:33 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13082 ; free virtual = 33957
Phase 4.1 Post Commit Optimization | Checksum: 1e956703c

Time (s): cpu = 00:03:10 ; elapsed = 00:01:33 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13082 ; free virtual = 33957

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e956703c

Time (s): cpu = 00:03:10 ; elapsed = 00:01:34 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13083 ; free virtual = 33958

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e956703c

Time (s): cpu = 00:03:10 ; elapsed = 00:01:34 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13083 ; free virtual = 33958

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13083 ; free virtual = 33958
Phase 4.4 Final Placement Cleanup | Checksum: 1c03d0d86

Time (s): cpu = 00:03:11 ; elapsed = 00:01:34 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13083 ; free virtual = 33958
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c03d0d86

Time (s): cpu = 00:03:11 ; elapsed = 00:01:34 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13083 ; free virtual = 33958
Ending Placer Task | Checksum: e28e58fe

Time (s): cpu = 00:03:11 ; elapsed = 00:01:34 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13158 ; free virtual = 34034
INFO: [Common 17-83] Releasing license: Implementation
15122 Infos, 64 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:15 ; elapsed = 00:01:37 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13158 ; free virtual = 34034
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13158 ; free virtual = 34034
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13093 ; free virtual = 34019
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12973 ; free virtual = 34019
INFO: [Common 17-1381] The checkpoint '/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.runs/impl_1/base_mb_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13008 ; free virtual = 34024
INFO: [runtcl-4] Executing : report_io -file base_mb_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12989 ; free virtual = 34004
INFO: [runtcl-4] Executing : report_utilization -file base_mb_wrapper_utilization_placed.rpt -pb base_mb_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file base_mb_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 13001 ; free virtual = 34019
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
15132 Infos, 64 Warnings, 8 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12966 ; free virtual = 33984
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12912 ; free virtual = 33979
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12786 ; free virtual = 33975
INFO: [Common 17-1381] The checkpoint '/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.runs/impl_1/base_mb_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12823 ; free virtual = 33979
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PLCK-12] Clock Placer Checks: Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	base_mb_i/in_buf_ds_adcbitclk/inst/IBUFDS_inst (IBUFDS.O) is locked to IOB_X1Y10
	base_mb_i/in_buf_ds_adcbitclk/outp_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y2
WARNING: [DRC PLIO-6] Placement Constraints Check for IO constraints: Invalid constraint on register base_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST. It has the property IOB=TRUE, but it is not driving or driven by any IO element.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 427e4865 ConstDB: 0 ShapeSum: a0101099 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d64a5c0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12593 ; free virtual = 33750
Post Restoration Checksum: NetGraph: 18ef1089 NumContArr: 4759537 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1d64a5c0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12604 ; free virtual = 33761

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1d64a5c0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12565 ; free virtual = 33722

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1d64a5c0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12565 ; free virtual = 33722
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c91098e4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12547 ; free virtual = 33704
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.272  | TNS=0.000  | WHS=-0.529 | THS=-1388.083|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 10d8c3bad

Time (s): cpu = 00:00:58 ; elapsed = 00:00:26 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12535 ; free virtual = 33692
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.272  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 12b0263ed

Time (s): cpu = 00:00:58 ; elapsed = 00:00:27 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12533 ; free virtual = 33691
Phase 2 Router Initialization | Checksum: 1c6e138fb

Time (s): cpu = 00:00:59 ; elapsed = 00:00:27 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12533 ; free virtual = 33691

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10d82adf5

Time (s): cpu = 00:01:20 ; elapsed = 00:00:33 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12523 ; free virtual = 33681

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4868
 Number of Nodes with overlaps = 265
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.207  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d5a15117

Time (s): cpu = 00:02:01 ; elapsed = 00:00:52 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12525 ; free virtual = 33683
Phase 4 Rip-up And Reroute | Checksum: 1d5a15117

Time (s): cpu = 00:02:01 ; elapsed = 00:00:52 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12525 ; free virtual = 33683

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19b864e79

Time (s): cpu = 00:02:04 ; elapsed = 00:00:53 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12525 ; free virtual = 33683
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.207  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1b6862a2e

Time (s): cpu = 00:02:04 ; elapsed = 00:00:53 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12526 ; free virtual = 33684

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b6862a2e

Time (s): cpu = 00:02:05 ; elapsed = 00:00:53 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12526 ; free virtual = 33684
Phase 5 Delay and Skew Optimization | Checksum: 1b6862a2e

Time (s): cpu = 00:02:05 ; elapsed = 00:00:53 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12526 ; free virtual = 33684

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f0bdcff1

Time (s): cpu = 00:02:08 ; elapsed = 00:00:54 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12526 ; free virtual = 33684
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.207  | TNS=0.000  | WHS=-4.166 | THS=-20.774|

Phase 6.1 Hold Fix Iter | Checksum: 20dbb1c13

Time (s): cpu = 00:02:08 ; elapsed = 00:00:54 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12526 ; free virtual = 33684
Phase 6 Post Hold Fix | Checksum: 1c874536b

Time (s): cpu = 00:02:09 ; elapsed = 00:00:54 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12526 ; free virtual = 33684

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 19d9d5c99

Time (s): cpu = 00:02:15 ; elapsed = 00:00:56 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12527 ; free virtual = 33685
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.207  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 19d9d5c99

Time (s): cpu = 00:02:15 ; elapsed = 00:00:56 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12527 ; free virtual = 33685

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.20567 %
  Global Horizontal Routing Utilization  = 8.51662 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 19d9d5c99

Time (s): cpu = 00:02:16 ; elapsed = 00:00:56 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12527 ; free virtual = 33685

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 19d9d5c99

Time (s): cpu = 00:02:16 ; elapsed = 00:00:56 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12526 ; free virtual = 33684

Phase 10 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_xwrc_platform/gen_phy_kintex7.cmp_gtx/U_GTX_INST/gtxe2_i/GTREFCLK0 to physical pin GTXE2_CHANNEL_X0Y4/GTREFCLK1
Phase 10 Depositing Routes | Checksum: 16365a96c

Time (s): cpu = 00:02:18 ; elapsed = 00:00:59 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12523 ; free virtual = 33681

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.213  | TNS=0.000  | WHS=-4.166 | THS=-20.769|

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 11 Post Router Timing | Checksum: 1b16314ce

Time (s): cpu = 00:02:37 ; elapsed = 00:01:02 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12500 ; free virtual = 33658
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:37 ; elapsed = 00:01:02 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12678 ; free virtual = 33836

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
15151 Infos, 66 Warnings, 9 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:42 ; elapsed = 00:01:05 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12678 ; free virtual = 33836
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12678 ; free virtual = 33836
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12619 ; free virtual = 33827
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12457 ; free virtual = 33823
INFO: [Common 17-1381] The checkpoint '/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.runs/impl_1/base_mb_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12499 ; free virtual = 33824
INFO: [runtcl-4] Executing : report_drc -file base_mb_wrapper_drc_routed.rpt -pb base_mb_wrapper_drc_routed.pb -rpx base_mb_wrapper_drc_routed.rpx
Command: report_drc -file base_mb_wrapper_drc_routed.rpt -pb base_mb_wrapper_drc_routed.pb -rpx base_mb_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.runs/impl_1/base_mb_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file base_mb_wrapper_methodology_drc_routed.rpt -pb base_mb_wrapper_methodology_drc_routed.pb -rpx base_mb_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file base_mb_wrapper_methodology_drc_routed.rpt -pb base_mb_wrapper_methodology_drc_routed.pb -rpx base_mb_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.runs/impl_1/base_mb_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:43 ; elapsed = 00:00:10 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12232 ; free virtual = 33558
INFO: [runtcl-4] Executing : report_power -file base_mb_wrapper_power_routed.rpt -pb base_mb_wrapper_power_summary_routed.pb -rpx base_mb_wrapper_power_routed.rpx
Command: report_power -file base_mb_wrapper_power_routed.rpt -pb base_mb_wrapper_power_summary_routed.pb -rpx base_mb_wrapper_power_routed.rpx
INFO: [Power 33-23] Power model is not available for STARTUPE2_FOR_QB
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
15164 Infos, 67 Warnings, 9 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 3643.930 ; gain = 0.000 ; free physical = 12171 ; free virtual = 33524
INFO: [runtcl-4] Executing : report_route_status -file base_mb_wrapper_route_status.rpt -pb base_mb_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file base_mb_wrapper_timing_summary_routed.rpt -pb base_mb_wrapper_timing_summary_routed.pb -rpx base_mb_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file base_mb_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file base_mb_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file base_mb_wrapper_bus_skew_routed.rpt -pb base_mb_wrapper_bus_skew_routed.pb -rpx base_mb_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <base_mb_i/axi_fifo_mm_s_PH/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <base_mb_i/axi_fifo_mm_s_PH>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <base_mb_i/axi_fifo_mm_s_IM/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <base_mb_i/axi_fifo_mm_s_IM>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <base_mb_i/axi_ethernet_0_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <base_mb_i/axi_ethernet_0_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force base_mb_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result10 output base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/result10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/c00 multiplier stage base_mb_i/wrc_board_quabo_Light_0/U0/cmp_xwrc_board_quabo/cmp_board_common/cmp_xwr_core/WRPC/LM32_CORE/gen_profile_medium_icache.U_Wrapped_LM32/cpu/multiplier/c00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[5]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[6]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[7]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[8]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[9]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[0]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[1]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[2]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[3]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[4]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[8]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[9]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[6]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[7]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[8]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[9]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[4] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[0]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[1]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[2]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[3]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[4]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[5]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[7]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[8]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[9]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[4] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[5] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9] (net: base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]) which is driven by a register (base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 43 net(s) have no routable loads. The problem bus(es) and/or net(s) are base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, base_mb_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, base_mb_i/ETH_CORE_CTRL_0/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, base_mb_i/ETH_CORE_CTRL_2/inst/eth_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_IN_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, base_mb_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_OUT_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 43 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 45 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'base_mb_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.sdk/WS3_WR/quabo_service/Debug/quabo_service.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./base_mb_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/media/wei/DATA/LW/quabo_V008/quabo3_Viv20183.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Nov 11 11:02:29 2019. For additional details about this file, please refer to the WebTalk help file at /home/wei/Software/Vivado/install/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
15192 Infos, 113 Warnings, 10 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:06 ; elapsed = 00:00:29 . Memory (MB): peak = 3812.969 ; gain = 169.039 ; free physical = 12074 ; free virtual = 33464
INFO: [Common 17-206] Exiting Vivado at Mon Nov 11 11:02:30 2019...
