// Seed: 4007955868
`define pp_1 0
module module_0 (
    output reg id_0
);
  reg id_1;
  genvar id_2;
  always #1 begin
    if (~id_1) begin
      SystemTFIdentifier(1'b0);
      id_1 <= 1;
    end
  end
  logic id_3;
  always @(id_1) begin
    id_0 <= 1;
  end
endmodule
