Running: D:\app\XiLinx\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU_Stream/VTF_CPU_Stream_isim_beh.exe -prj D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU_Stream/VTF_CPU_Stream_beh.prj work.VTF_CPU_Stream work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU_Stream/ROM.v" into library work
Analyzing Verilog file "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU_Stream/Reg_MEMtoWB.v" into library work
Analyzing Verilog file "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU_Stream/Reg_IFtoID.v" into library work
Analyzing Verilog file "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU_Stream/Reg_IDtoEXE.v" into library work
Analyzing Verilog file "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU_Stream/Reg_EXEtoMEM.v" into library work
Analyzing Verilog file "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU_Stream/RegFile.v" into library work
Analyzing Verilog file "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU_Stream/RAM.v" into library work
Analyzing Verilog file "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU_Stream/PCAdder.v" into library work
Analyzing Verilog file "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU_Stream/PC.v" into library work
Analyzing Verilog file "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU_Stream/Extend.v" into library work
Analyzing Verilog file "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU_Stream/ControlUnit.v" into library work
Analyzing Verilog file "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU_Stream/ALU_branch.v" into library work
Analyzing Verilog file "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU_Stream/ALU.v" into library work
Analyzing Verilog file "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU_Stream/Main.v" into library work
Analyzing Verilog file "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU_Stream/VTF_CPU_Stream.v" into library work
Analyzing Verilog file "D:/app/XiLinx/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU_Stream/VTF_CPU_Stream.v" Line 93: Port isRtype_ID is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU_Stream/Main.v" Line 85: Port Reset is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU_Stream/Main.v" Line 190: Port CLK is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU_Stream/Main.v" Line 208: Port Zero_in is not connected to this instance
Completed static elaboration
Compiling module PC
Compiling module PCAdder
Compiling module ROM
Compiling module Reg_IFtoID
Compiling module ControlUnit
Compiling module Extend
Compiling module RegFile
Compiling module Reg_IDtoEXE
Compiling module ALU_branch
Compiling module ALU
Compiling module Reg_EXEtoMEM
Compiling module RAM
Compiling module Reg_MEMtoWB
Compiling module Main
Compiling module VTF_CPU_Stream
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 16 Verilog Units
Built simulation executable D:/OneDrive/Projects/PrinciplesOfComputerComposition/ISE/CPU_Stream/VTF_CPU_Stream_isim_beh.exe
Fuse Memory Usage: 30096 KB
Fuse CPU Usage: 530 ms
