# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../VHDL_Spectrogram.srcs/sources_1/ip/clk_wiz_0" --include "../../../../VHDL_Spectrogram.srcs/sources_1/ip/clk_wiz_1" \
"../../../../VHDL_Spectrogram.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../VHDL_Spectrogram.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../VHDL_Spectrogram.srcs/sources_1/ip/DUAL_PORT_RAM/sim/DUAL_PORT_RAM.v" \
"../../../../VHDL_Spectrogram.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" \
"../../../../VHDL_Spectrogram.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
