// -------------------------------------------------------------
// 
// File Name: /home/mori/Downloads/tomori_fft/hdlsrc/fft_overlap_tomori/FFT32_1.v
// Created: 2025-04-26 11:44:22
// 
// Generated by MATLAB 23.2, HDL Coder 23.2, and Simulink 23.2
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: FFT32_1
// Source Path: fft_overlap_tomori/FFT64_outMuxed/64pointFFTchan/FFT64/FFT32_1
// Hierarchy Level: 3
// Model version: 3.27
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module FFT32_1
          (clk,
           reset,
           enb_1_64_0,
           In1_re,
           In1_im,
           In2_re,
           In2_im,
           In3_re,
           In3_im,
           In4_re,
           In4_im,
           In5_re,
           In5_im,
           In6_re,
           In6_im,
           In7_re,
           In7_im,
           In8_re,
           In8_im,
           In9_re,
           In9_im,
           In10_re,
           In10_im,
           In11_re,
           In11_im,
           In12_re,
           In12_im,
           In13_re,
           In13_im,
           In14_re,
           In14_im,
           In15_re,
           In15_im,
           In17_re,
           In17_im,
           In19_re,
           In19_im,
           In16_re,
           In16_im,
           In18_re,
           In18_im,
           In20_re,
           In20_im,
           In21_re,
           In21_im,
           In22_re,
           In22_im,
           In23_re,
           In23_im,
           In24_re,
           In24_im,
           In25_re,
           In25_im,
           In26_re,
           In26_im,
           In27_re,
           In27_im,
           In28_re,
           In28_im,
           In29_re,
           In29_im,
           In30_re,
           In30_im,
           In31_re,
           In31_im,
           In32_re,
           In32_im,
           x0_re,
           x0_im,
           x1_re,
           x1_im,
           x2_re,
           x2_im,
           x3_re,
           x3_im,
           x4_re,
           x4_im,
           x5_re,
           x5_im,
           x6_re,
           x6_im,
           x7_re,
           x7_im,
           x8_re,
           x8_im,
           x9_re,
           x9_im,
           x10_re,
           x10_im,
           x11_re,
           x11_im,
           x12_re,
           x12_im,
           x13_re,
           x13_im,
           x14_re,
           x14_im,
           x15_re,
           x15_im,
           x16_re,
           x16_im,
           x17_re,
           x17_im,
           x18_re,
           x18_im,
           x19_re,
           x19_im,
           x20_re,
           x20_im,
           x21_re,
           x21_im,
           x22_re,
           x22_im,
           x23_re,
           x23_im,
           x24_re,
           x24_im,
           x25_re,
           x25_im,
           x26_re,
           x26_im,
           x27_re,
           x27_im,
           x28_re,
           x28_im,
           x29_re,
           x29_im,
           x30_re,
           x30_im,
           x31_re,
           x31_im);


  input   clk;
  input   reset;
  input   enb_1_64_0;
  input   signed [15:0] In1_re;  // sfix16_En15
  input   signed [15:0] In1_im;  // sfix16_En15
  input   signed [15:0] In2_re;  // sfix16_En15
  input   signed [15:0] In2_im;  // sfix16_En15
  input   signed [15:0] In3_re;  // sfix16_En15
  input   signed [15:0] In3_im;  // sfix16_En15
  input   signed [15:0] In4_re;  // sfix16_En15
  input   signed [15:0] In4_im;  // sfix16_En15
  input   signed [15:0] In5_re;  // sfix16_En15
  input   signed [15:0] In5_im;  // sfix16_En15
  input   signed [15:0] In6_re;  // sfix16_En15
  input   signed [15:0] In6_im;  // sfix16_En15
  input   signed [15:0] In7_re;  // sfix16_En15
  input   signed [15:0] In7_im;  // sfix16_En15
  input   signed [15:0] In8_re;  // sfix16_En15
  input   signed [15:0] In8_im;  // sfix16_En15
  input   signed [15:0] In9_re;  // sfix16_En15
  input   signed [15:0] In9_im;  // sfix16_En15
  input   signed [15:0] In10_re;  // sfix16_En15
  input   signed [15:0] In10_im;  // sfix16_En15
  input   signed [15:0] In11_re;  // sfix16_En15
  input   signed [15:0] In11_im;  // sfix16_En15
  input   signed [15:0] In12_re;  // sfix16_En15
  input   signed [15:0] In12_im;  // sfix16_En15
  input   signed [15:0] In13_re;  // sfix16_En15
  input   signed [15:0] In13_im;  // sfix16_En15
  input   signed [15:0] In14_re;  // sfix16_En15
  input   signed [15:0] In14_im;  // sfix16_En15
  input   signed [15:0] In15_re;  // sfix16_En15
  input   signed [15:0] In15_im;  // sfix16_En15
  input   signed [15:0] In17_re;  // sfix16_En15
  input   signed [15:0] In17_im;  // sfix16_En15
  input   signed [15:0] In19_re;  // sfix16_En15
  input   signed [15:0] In19_im;  // sfix16_En15
  input   signed [15:0] In16_re;  // sfix16_En15
  input   signed [15:0] In16_im;  // sfix16_En15
  input   signed [15:0] In18_re;  // sfix16_En15
  input   signed [15:0] In18_im;  // sfix16_En15
  input   signed [15:0] In20_re;  // sfix16_En15
  input   signed [15:0] In20_im;  // sfix16_En15
  input   signed [15:0] In21_re;  // sfix16_En15
  input   signed [15:0] In21_im;  // sfix16_En15
  input   signed [15:0] In22_re;  // sfix16_En15
  input   signed [15:0] In22_im;  // sfix16_En15
  input   signed [15:0] In23_re;  // sfix16_En15
  input   signed [15:0] In23_im;  // sfix16_En15
  input   signed [15:0] In24_re;  // sfix16_En15
  input   signed [15:0] In24_im;  // sfix16_En15
  input   signed [15:0] In25_re;  // sfix16_En15
  input   signed [15:0] In25_im;  // sfix16_En15
  input   signed [15:0] In26_re;  // sfix16_En15
  input   signed [15:0] In26_im;  // sfix16_En15
  input   signed [15:0] In27_re;  // sfix16_En15
  input   signed [15:0] In27_im;  // sfix16_En15
  input   signed [15:0] In28_re;  // sfix16_En15
  input   signed [15:0] In28_im;  // sfix16_En15
  input   signed [15:0] In29_re;  // sfix16_En15
  input   signed [15:0] In29_im;  // sfix16_En15
  input   signed [15:0] In30_re;  // sfix16_En15
  input   signed [15:0] In30_im;  // sfix16_En15
  input   signed [15:0] In31_re;  // sfix16_En15
  input   signed [15:0] In31_im;  // sfix16_En15
  input   signed [15:0] In32_re;  // sfix16_En15
  input   signed [15:0] In32_im;  // sfix16_En15
  output  signed [21:0] x0_re;  // sfix22_En15
  output  signed [21:0] x0_im;  // sfix22_En15
  output  signed [21:0] x1_re;  // sfix22_En15
  output  signed [21:0] x1_im;  // sfix22_En15
  output  signed [21:0] x2_re;  // sfix22_En15
  output  signed [21:0] x2_im;  // sfix22_En15
  output  signed [21:0] x3_re;  // sfix22_En15
  output  signed [21:0] x3_im;  // sfix22_En15
  output  signed [21:0] x4_re;  // sfix22_En15
  output  signed [21:0] x4_im;  // sfix22_En15
  output  signed [21:0] x5_re;  // sfix22_En15
  output  signed [21:0] x5_im;  // sfix22_En15
  output  signed [21:0] x6_re;  // sfix22_En15
  output  signed [21:0] x6_im;  // sfix22_En15
  output  signed [21:0] x7_re;  // sfix22_En15
  output  signed [21:0] x7_im;  // sfix22_En15
  output  signed [21:0] x8_re;  // sfix22_En15
  output  signed [21:0] x8_im;  // sfix22_En15
  output  signed [21:0] x9_re;  // sfix22_En15
  output  signed [21:0] x9_im;  // sfix22_En15
  output  signed [21:0] x10_re;  // sfix22_En15
  output  signed [21:0] x10_im;  // sfix22_En15
  output  signed [21:0] x11_re;  // sfix22_En15
  output  signed [21:0] x11_im;  // sfix22_En15
  output  signed [21:0] x12_re;  // sfix22_En15
  output  signed [21:0] x12_im;  // sfix22_En15
  output  signed [21:0] x13_re;  // sfix22_En15
  output  signed [21:0] x13_im;  // sfix22_En15
  output  signed [21:0] x14_re;  // sfix22_En15
  output  signed [21:0] x14_im;  // sfix22_En15
  output  signed [21:0] x15_re;  // sfix22_En15
  output  signed [21:0] x15_im;  // sfix22_En15
  output  signed [21:0] x16_re;  // sfix22_En15
  output  signed [21:0] x16_im;  // sfix22_En15
  output  signed [21:0] x17_re;  // sfix22_En15
  output  signed [21:0] x17_im;  // sfix22_En15
  output  signed [21:0] x18_re;  // sfix22_En15
  output  signed [21:0] x18_im;  // sfix22_En15
  output  signed [21:0] x19_re;  // sfix22_En15
  output  signed [21:0] x19_im;  // sfix22_En15
  output  signed [21:0] x20_re;  // sfix22_En15
  output  signed [21:0] x20_im;  // sfix22_En15
  output  signed [21:0] x21_re;  // sfix22_En15
  output  signed [21:0] x21_im;  // sfix22_En15
  output  signed [21:0] x22_re;  // sfix22_En15
  output  signed [21:0] x22_im;  // sfix22_En15
  output  signed [21:0] x23_re;  // sfix22_En15
  output  signed [21:0] x23_im;  // sfix22_En15
  output  signed [21:0] x24_re;  // sfix22_En15
  output  signed [21:0] x24_im;  // sfix22_En15
  output  signed [21:0] x25_re;  // sfix22_En15
  output  signed [21:0] x25_im;  // sfix22_En15
  output  signed [21:0] x26_re;  // sfix22_En15
  output  signed [21:0] x26_im;  // sfix22_En15
  output  signed [21:0] x27_re;  // sfix22_En15
  output  signed [21:0] x27_im;  // sfix22_En15
  output  signed [21:0] x28_re;  // sfix22_En15
  output  signed [21:0] x28_im;  // sfix22_En15
  output  signed [21:0] x29_re;  // sfix22_En15
  output  signed [21:0] x29_im;  // sfix22_En15
  output  signed [21:0] x30_re;  // sfix22_En15
  output  signed [21:0] x30_im;  // sfix22_En15
  output  signed [21:0] x31_re;  // sfix22_En15
  output  signed [21:0] x31_im;  // sfix22_En15


  wire signed [21:0] FFT16_out1_re;  // sfix22_En15
  wire signed [21:0] FFT16_out1_im;  // sfix22_En15
  wire signed [21:0] FFT16_out2_re;  // sfix22_En15
  wire signed [21:0] FFT16_out2_im;  // sfix22_En15
  wire signed [21:0] FFT16_out3_re;  // sfix22_En15
  wire signed [21:0] FFT16_out3_im;  // sfix22_En15
  wire signed [21:0] FFT16_out4_re;  // sfix22_En15
  wire signed [21:0] FFT16_out4_im;  // sfix22_En15
  wire signed [21:0] FFT16_out5_re;  // sfix22_En15
  wire signed [21:0] FFT16_out5_im;  // sfix22_En15
  wire signed [21:0] FFT16_out6_re;  // sfix22_En15
  wire signed [21:0] FFT16_out6_im;  // sfix22_En15
  wire signed [21:0] FFT16_out7_re;  // sfix22_En15
  wire signed [21:0] FFT16_out7_im;  // sfix22_En15
  wire signed [21:0] FFT16_out8_re;  // sfix22_En15
  wire signed [21:0] FFT16_out8_im;  // sfix22_En15
  wire signed [21:0] FFT16_out9_re;  // sfix22_En15
  wire signed [21:0] FFT16_out9_im;  // sfix22_En15
  wire signed [21:0] FFT16_out10_re;  // sfix22_En15
  wire signed [21:0] FFT16_out10_im;  // sfix22_En15
  wire signed [21:0] FFT16_out11_re;  // sfix22_En15
  wire signed [21:0] FFT16_out11_im;  // sfix22_En15
  wire signed [21:0] FFT16_out12_re;  // sfix22_En15
  wire signed [21:0] FFT16_out12_im;  // sfix22_En15
  wire signed [21:0] FFT16_out13_re;  // sfix22_En15
  wire signed [21:0] FFT16_out13_im;  // sfix22_En15
  wire signed [21:0] FFT16_out14_re;  // sfix22_En15
  wire signed [21:0] FFT16_out14_im;  // sfix22_En15
  wire signed [21:0] FFT16_out15_re;  // sfix22_En15
  wire signed [21:0] FFT16_out15_im;  // sfix22_En15
  wire signed [21:0] FFT16_out16_re;  // sfix22_En15
  wire signed [21:0] FFT16_out16_im;  // sfix22_En15
  reg signed [21:0] Delay22_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay22_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay22_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay22_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay22_out1_re;  // sfix22_En15
  reg signed [21:0] Delay22_out1_im;  // sfix22_En15
  reg signed [21:0] Delay57_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay57_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay57_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay57_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay57_out1_re;  // sfix22_En15
  reg signed [21:0] Delay57_out1_im;  // sfix22_En15
  wire signed [21:0] FFT16_1_out1_re;  // sfix22_En15
  wire signed [21:0] FFT16_1_out1_im;  // sfix22_En15
  wire signed [21:0] FFT16_1_out2_re;  // sfix22_En15
  wire signed [21:0] FFT16_1_out2_im;  // sfix22_En15
  wire signed [21:0] FFT16_1_out3_re;  // sfix22_En15
  wire signed [21:0] FFT16_1_out3_im;  // sfix22_En15
  wire signed [21:0] FFT16_1_out4_re;  // sfix22_En15
  wire signed [21:0] FFT16_1_out4_im;  // sfix22_En15
  wire signed [21:0] FFT16_1_out5_re;  // sfix22_En15
  wire signed [21:0] FFT16_1_out5_im;  // sfix22_En15
  wire signed [21:0] FFT16_1_out6_re;  // sfix22_En15
  wire signed [21:0] FFT16_1_out6_im;  // sfix22_En15
  wire signed [21:0] FFT16_1_out7_re;  // sfix22_En15
  wire signed [21:0] FFT16_1_out7_im;  // sfix22_En15
  wire signed [21:0] FFT16_1_out8_re;  // sfix22_En15
  wire signed [21:0] FFT16_1_out8_im;  // sfix22_En15
  wire signed [21:0] FFT16_1_out9_re;  // sfix22_En15
  wire signed [21:0] FFT16_1_out9_im;  // sfix22_En15
  wire signed [21:0] FFT16_1_out10_re;  // sfix22_En15
  wire signed [21:0] FFT16_1_out10_im;  // sfix22_En15
  wire signed [21:0] FFT16_1_out11_re;  // sfix22_En15
  wire signed [21:0] FFT16_1_out11_im;  // sfix22_En15
  wire signed [21:0] FFT16_1_out12_re;  // sfix22_En15
  wire signed [21:0] FFT16_1_out12_im;  // sfix22_En15
  wire signed [21:0] FFT16_1_out13_re;  // sfix22_En15
  wire signed [21:0] FFT16_1_out13_im;  // sfix22_En15
  wire signed [21:0] FFT16_1_out14_re;  // sfix22_En15
  wire signed [21:0] FFT16_1_out14_im;  // sfix22_En15
  wire signed [21:0] FFT16_1_out15_re;  // sfix22_En15
  wire signed [21:0] FFT16_1_out15_im;  // sfix22_En15
  wire signed [21:0] FFT16_1_out16_re;  // sfix22_En15
  wire signed [21:0] FFT16_1_out16_im;  // sfix22_En15
  reg signed [21:0] Delay48_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay48_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay48_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay48_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay48_out1_re;  // sfix22_En15
  reg signed [21:0] Delay48_out1_im;  // sfix22_En15
  reg signed [21:0] Delay68_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay68_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay68_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay68_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay68_out1_re;  // sfix22_En15
  reg signed [21:0] Delay68_out1_im;  // sfix22_En15
  wire signed [31:0] Add_add_cast;  // sfix32_En15
  wire signed [31:0] Add_add_cast_1;  // sfix32_En15
  wire signed [31:0] Add_add_temp;  // sfix32_En15
  wire signed [31:0] Add_add_cast_2;  // sfix32_En15
  wire signed [31:0] Add_add_cast_3;  // sfix32_En15
  wire signed [31:0] Add_add_temp_1;  // sfix32_En15
  wire signed [21:0] Add_out1_re;  // sfix22_En15
  wire signed [21:0] Add_out1_im;  // sfix22_En15
  reg signed [21:0] Delay_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay_out1_re;  // sfix22_En15
  wire signed [21:0] Delay_out1_im;  // sfix22_En15
  reg signed [21:0] Delay18_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay18_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay18_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay18_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay18_out1_re;  // sfix22_En15
  reg signed [21:0] Delay18_out1_im;  // sfix22_En15
  reg signed [21:0] Delay54_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay54_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay54_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay54_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay54_out1_re;  // sfix22_En15
  reg signed [21:0] Delay54_out1_im;  // sfix22_En15
  wire signed [17:0] Constant2_out1_re;  // sfix18_En17
  wire signed [17:0] Constant2_out1_im;  // sfix18_En17
  wire signed [21:0] complexmult_out1_re;  // sfix22_En15
  wire signed [21:0] complexmult_out1_im;  // sfix22_En15
  reg signed [21:0] Delay69_out1_re;  // sfix22_En15
  reg signed [21:0] Delay69_out1_im;  // sfix22_En15
  wire signed [31:0] Add2_add_cast;  // sfix32_En15
  wire signed [31:0] Add2_add_cast_1;  // sfix32_En15
  wire signed [31:0] Add2_add_temp;  // sfix32_En15
  wire signed [31:0] Add2_add_cast_2;  // sfix32_En15
  wire signed [31:0] Add2_add_cast_3;  // sfix32_En15
  wire signed [31:0] Add2_add_temp_1;  // sfix32_En15
  wire signed [21:0] Add2_out1_re;  // sfix22_En15
  wire signed [21:0] Add2_out1_im;  // sfix22_En15
  reg signed [21:0] Delay10_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay10_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay10_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay10_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay10_out1_re;  // sfix22_En15
  wire signed [21:0] Delay10_out1_im;  // sfix22_En15
  reg signed [21:0] Delay19_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay19_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay19_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay19_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay19_out1_re;  // sfix22_En15
  reg signed [21:0] Delay19_out1_im;  // sfix22_En15
  reg signed [21:0] Delay55_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay55_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay55_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay55_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay55_out1_re;  // sfix22_En15
  reg signed [21:0] Delay55_out1_im;  // sfix22_En15
  wire signed [17:0] Constant1_out1_re;  // sfix18_En17
  wire signed [17:0] Constant1_out1_im;  // sfix18_En17
  wire signed [21:0] complexmult1_out1_re;  // sfix22_En15
  wire signed [21:0] complexmult1_out1_im;  // sfix22_En15
  reg signed [21:0] Delay70_out1_re;  // sfix22_En15
  reg signed [21:0] Delay70_out1_im;  // sfix22_En15
  wire signed [31:0] Add4_add_cast;  // sfix32_En15
  wire signed [31:0] Add4_add_cast_1;  // sfix32_En15
  wire signed [31:0] Add4_add_temp;  // sfix32_En15
  wire signed [31:0] Add4_add_cast_2;  // sfix32_En15
  wire signed [31:0] Add4_add_cast_3;  // sfix32_En15
  wire signed [31:0] Add4_add_temp_1;  // sfix32_En15
  wire signed [21:0] Add4_out1_re;  // sfix22_En15
  wire signed [21:0] Add4_out1_im;  // sfix22_En15
  reg signed [21:0] Delay12_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay12_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay12_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay12_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay12_out1_re;  // sfix22_En15
  wire signed [21:0] Delay12_out1_im;  // sfix22_En15
  reg signed [21:0] Delay16_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay16_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay16_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay16_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay16_out1_re;  // sfix22_En15
  reg signed [21:0] Delay16_out1_im;  // sfix22_En15
  reg signed [21:0] Delay53_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay53_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay53_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay53_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay53_out1_re;  // sfix22_En15
  reg signed [21:0] Delay53_out1_im;  // sfix22_En15
  wire signed [17:0] Constant3_out1_re;  // sfix18_En17
  wire signed [17:0] Constant3_out1_im;  // sfix18_En17
  wire signed [21:0] complexmult2_out1_re;  // sfix22_En15
  wire signed [21:0] complexmult2_out1_im;  // sfix22_En15
  reg signed [21:0] Delay71_out1_re;  // sfix22_En15
  reg signed [21:0] Delay71_out1_im;  // sfix22_En15
  wire signed [31:0] Add6_add_cast;  // sfix32_En15
  wire signed [31:0] Add6_add_cast_1;  // sfix32_En15
  wire signed [31:0] Add6_add_temp;  // sfix32_En15
  wire signed [31:0] Add6_add_cast_2;  // sfix32_En15
  wire signed [31:0] Add6_add_cast_3;  // sfix32_En15
  wire signed [31:0] Add6_add_temp_1;  // sfix32_En15
  wire signed [21:0] Add6_out1_re;  // sfix22_En15
  wire signed [21:0] Add6_out1_im;  // sfix22_En15
  reg signed [21:0] Delay14_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay14_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay14_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay14_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay14_out1_re;  // sfix22_En15
  wire signed [21:0] Delay14_out1_im;  // sfix22_En15
  reg signed [21:0] Delay23_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay23_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay23_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay23_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay23_out1_re;  // sfix22_En15
  reg signed [21:0] Delay23_out1_im;  // sfix22_En15
  reg signed [21:0] Delay58_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay58_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay58_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay58_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay58_out1_re;  // sfix22_En15
  reg signed [21:0] Delay58_out1_im;  // sfix22_En15
  wire signed [21:0] multByExp_j_Pi_4_out1_re;  // sfix22_En15
  wire signed [21:0] multByExp_j_Pi_4_out1_im;  // sfix22_En15
  reg signed [21:0] Delay49_out1_re;  // sfix22_En15
  reg signed [21:0] Delay49_out1_im;  // sfix22_En15
  reg signed [21:0] Delay72_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay72_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay72_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay72_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay72_out1_re;  // sfix22_En15
  reg signed [21:0] Delay72_out1_im;  // sfix22_En15
  wire signed [31:0] Add8_add_cast;  // sfix32_En15
  wire signed [31:0] Add8_add_cast_1;  // sfix32_En15
  wire signed [31:0] Add8_add_temp;  // sfix32_En15
  wire signed [31:0] Add8_add_cast_2;  // sfix32_En15
  wire signed [31:0] Add8_add_cast_3;  // sfix32_En15
  wire signed [31:0] Add8_add_temp_1;  // sfix32_En15
  wire signed [21:0] Add8_out1_re;  // sfix22_En15
  wire signed [21:0] Add8_out1_im;  // sfix22_En15
  reg signed [21:0] Delay17_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay17_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay17_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay17_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay17_out1_re;  // sfix22_En15
  wire signed [21:0] Delay17_out1_im;  // sfix22_En15
  reg signed [21:0] Delay24_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay24_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay24_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay24_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay24_out1_re;  // sfix22_En15
  reg signed [21:0] Delay24_out1_im;  // sfix22_En15
  reg signed [21:0] Delay59_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay59_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay59_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay59_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay59_out1_re;  // sfix22_En15
  reg signed [21:0] Delay59_out1_im;  // sfix22_En15
  wire signed [17:0] Constant4_out1_re;  // sfix18_En17
  wire signed [17:0] Constant4_out1_im;  // sfix18_En17
  wire signed [21:0] complexmult3_out1_re;  // sfix22_En15
  wire signed [21:0] complexmult3_out1_im;  // sfix22_En15
  reg signed [21:0] Delay73_out1_re;  // sfix22_En15
  reg signed [21:0] Delay73_out1_im;  // sfix22_En15
  wire signed [31:0] Add10_add_cast;  // sfix32_En15
  wire signed [31:0] Add10_add_cast_1;  // sfix32_En15
  wire signed [31:0] Add10_add_temp;  // sfix32_En15
  wire signed [31:0] Add10_add_cast_2;  // sfix32_En15
  wire signed [31:0] Add10_add_cast_3;  // sfix32_En15
  wire signed [31:0] Add10_add_temp_1;  // sfix32_En15
  wire signed [21:0] Add10_out1_re;  // sfix22_En15
  wire signed [21:0] Add10_out1_im;  // sfix22_En15
  reg signed [21:0] Delay21_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay21_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay21_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay21_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay21_out1_re;  // sfix22_En15
  wire signed [21:0] Delay21_out1_im;  // sfix22_En15
  reg signed [21:0] Delay26_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay26_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay26_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay26_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay26_out1_re;  // sfix22_En15
  reg signed [21:0] Delay26_out1_im;  // sfix22_En15
  reg signed [21:0] Delay60_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay60_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay60_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay60_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay60_out1_re;  // sfix22_En15
  reg signed [21:0] Delay60_out1_im;  // sfix22_En15
  wire signed [17:0] Constant5_out1_re;  // sfix18_En17
  wire signed [17:0] Constant5_out1_im;  // sfix18_En17
  wire signed [21:0] complexmult4_out1_re;  // sfix22_En15
  wire signed [21:0] complexmult4_out1_im;  // sfix22_En15
  reg signed [21:0] Delay74_out1_re;  // sfix22_En15
  reg signed [21:0] Delay74_out1_im;  // sfix22_En15
  wire signed [31:0] Add12_add_cast;  // sfix32_En15
  wire signed [31:0] Add12_add_cast_1;  // sfix32_En15
  wire signed [31:0] Add12_add_temp;  // sfix32_En15
  wire signed [31:0] Add12_add_cast_2;  // sfix32_En15
  wire signed [31:0] Add12_add_cast_3;  // sfix32_En15
  wire signed [31:0] Add12_add_temp_1;  // sfix32_En15
  wire signed [21:0] Add12_out1_re;  // sfix22_En15
  wire signed [21:0] Add12_out1_im;  // sfix22_En15
  reg signed [21:0] Delay28_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay28_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay28_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay28_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay28_out1_re;  // sfix22_En15
  wire signed [21:0] Delay28_out1_im;  // sfix22_En15
  reg signed [21:0] Delay27_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay27_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay27_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay27_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay27_out1_re;  // sfix22_En15
  reg signed [21:0] Delay27_out1_im;  // sfix22_En15
  reg signed [21:0] Delay61_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay61_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay61_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay61_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay61_out1_re;  // sfix22_En15
  reg signed [21:0] Delay61_out1_im;  // sfix22_En15
  wire signed [17:0] Constant7_out1_re;  // sfix18_En17
  wire signed [17:0] Constant7_out1_im;  // sfix18_En17
  wire signed [21:0] complexmult5_out1_re;  // sfix22_En15
  wire signed [21:0] complexmult5_out1_im;  // sfix22_En15
  reg signed [21:0] Delay75_out1_re;  // sfix22_En15
  reg signed [21:0] Delay75_out1_im;  // sfix22_En15
  wire signed [31:0] Add14_add_cast;  // sfix32_En15
  wire signed [31:0] Add14_add_cast_1;  // sfix32_En15
  wire signed [31:0] Add14_add_temp;  // sfix32_En15
  wire signed [31:0] Add14_add_cast_2;  // sfix32_En15
  wire signed [31:0] Add14_add_cast_3;  // sfix32_En15
  wire signed [31:0] Add14_add_temp_1;  // sfix32_En15
  wire signed [21:0] Add14_out1_re;  // sfix22_En15
  wire signed [21:0] Add14_out1_im;  // sfix22_En15
  reg signed [21:0] Delay30_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay30_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay30_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay30_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay30_out1_re;  // sfix22_En15
  wire signed [21:0] Delay30_out1_im;  // sfix22_En15
  reg signed [21:0] Delay4_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay4_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay4_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay4_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay4_out1_re;  // sfix22_En15
  reg signed [21:0] Delay4_out1_im;  // sfix22_En15
  reg signed [21:0] Delay63_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay63_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay63_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay63_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay63_out1_re;  // sfix22_En15
  reg signed [21:0] Delay63_out1_im;  // sfix22_En15
  wire signed [21:0] multByMinusJ_out1_re;  // sfix22_En15
  wire signed [21:0] multByMinusJ_out1_im;  // sfix22_En15
  reg signed [21:0] Delay50_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay50_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay50_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay50_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay50_out1_re;  // sfix22_En15
  reg signed [21:0] Delay50_out1_im;  // sfix22_En15
  reg signed [21:0] Delay76_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay76_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay76_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay76_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay76_out1_re;  // sfix22_En15
  reg signed [21:0] Delay76_out1_im;  // sfix22_En15
  wire signed [31:0] Add16_add_cast;  // sfix32_En15
  wire signed [31:0] Add16_add_cast_1;  // sfix32_En15
  wire signed [31:0] Add16_add_temp;  // sfix32_En15
  wire signed [31:0] Add16_add_cast_2;  // sfix32_En15
  wire signed [31:0] Add16_add_cast_3;  // sfix32_En15
  wire signed [31:0] Add16_add_temp_1;  // sfix32_En15
  wire signed [21:0] Add16_out1_re;  // sfix22_En15
  wire signed [21:0] Add16_out1_im;  // sfix22_En15
  reg signed [21:0] Delay32_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay32_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay32_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay32_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay32_out1_re;  // sfix22_En15
  wire signed [21:0] Delay32_out1_im;  // sfix22_En15
  reg signed [21:0] Delay2_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay2_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay2_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay2_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay2_out1_re;  // sfix22_En15
  reg signed [21:0] Delay2_out1_im;  // sfix22_En15
  reg signed [21:0] Delay56_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay56_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay56_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay56_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay56_out1_re;  // sfix22_En15
  reg signed [21:0] Delay56_out1_im;  // sfix22_En15
  wire signed [17:0] Constant8_out1_re;  // sfix18_En17
  wire signed [17:0] Constant8_out1_im;  // sfix18_En17
  wire signed [21:0] complexmult6_out1_re;  // sfix22_En15
  wire signed [21:0] complexmult6_out1_im;  // sfix22_En15
  reg signed [21:0] Delay77_out1_re;  // sfix22_En15
  reg signed [21:0] Delay77_out1_im;  // sfix22_En15
  wire signed [31:0] Add24_add_cast;  // sfix32_En15
  wire signed [31:0] Add24_add_cast_1;  // sfix32_En15
  wire signed [31:0] Add24_add_temp;  // sfix32_En15
  wire signed [31:0] Add24_add_cast_2;  // sfix32_En15
  wire signed [31:0] Add24_add_cast_3;  // sfix32_En15
  wire signed [31:0] Add24_add_temp_1;  // sfix32_En15
  wire signed [21:0] Add24_out1_re;  // sfix22_En15
  wire signed [21:0] Add24_out1_im;  // sfix22_En15
  reg signed [21:0] Delay34_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay34_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay34_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay34_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay34_out1_re;  // sfix22_En15
  wire signed [21:0] Delay34_out1_im;  // sfix22_En15
  reg signed [21:0] Delay3_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay3_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay3_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay3_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay3_out1_re;  // sfix22_En15
  reg signed [21:0] Delay3_out1_im;  // sfix22_En15
  reg signed [21:0] Delay62_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay62_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay62_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay62_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay62_out1_re;  // sfix22_En15
  reg signed [21:0] Delay62_out1_im;  // sfix22_En15
  wire signed [17:0] Constant6_out1_re;  // sfix18_En17
  wire signed [17:0] Constant6_out1_im;  // sfix18_En17
  wire signed [21:0] complexmult7_out1_re;  // sfix22_En15
  wire signed [21:0] complexmult7_out1_im;  // sfix22_En15
  reg signed [21:0] Delay78_out1_re;  // sfix22_En15
  reg signed [21:0] Delay78_out1_im;  // sfix22_En15
  wire signed [31:0] Add26_add_cast;  // sfix32_En15
  wire signed [31:0] Add26_add_cast_1;  // sfix32_En15
  wire signed [31:0] Add26_add_temp;  // sfix32_En15
  wire signed [31:0] Add26_add_cast_2;  // sfix32_En15
  wire signed [31:0] Add26_add_cast_3;  // sfix32_En15
  wire signed [31:0] Add26_add_temp_1;  // sfix32_En15
  wire signed [21:0] Add26_out1_re;  // sfix22_En15
  wire signed [21:0] Add26_out1_im;  // sfix22_En15
  reg signed [21:0] Delay36_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay36_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay36_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay36_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay36_out1_re;  // sfix22_En15
  wire signed [21:0] Delay36_out1_im;  // sfix22_En15
  reg signed [21:0] Delay1_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay1_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay1_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay1_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay1_out1_re;  // sfix22_En15
  reg signed [21:0] Delay1_out1_im;  // sfix22_En15
  reg signed [21:0] Delay52_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay52_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay52_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay52_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay52_out1_re;  // sfix22_En15
  reg signed [21:0] Delay52_out1_im;  // sfix22_En15
  wire signed [17:0] Constant9_out1_re;  // sfix18_En17
  wire signed [17:0] Constant9_out1_im;  // sfix18_En17
  wire signed [21:0] complexmult8_out1_re;  // sfix22_En15
  wire signed [21:0] complexmult8_out1_im;  // sfix22_En15
  reg signed [21:0] Delay79_out1_re;  // sfix22_En15
  reg signed [21:0] Delay79_out1_im;  // sfix22_En15
  wire signed [31:0] Add28_add_cast;  // sfix32_En15
  wire signed [31:0] Add28_add_cast_1;  // sfix32_En15
  wire signed [31:0] Add28_add_temp;  // sfix32_En15
  wire signed [31:0] Add28_add_cast_2;  // sfix32_En15
  wire signed [31:0] Add28_add_cast_3;  // sfix32_En15
  wire signed [31:0] Add28_add_temp_1;  // sfix32_En15
  wire signed [21:0] Add28_out1_re;  // sfix22_En15
  wire signed [21:0] Add28_out1_im;  // sfix22_En15
  reg signed [21:0] Delay38_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay38_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay38_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay38_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay38_out1_re;  // sfix22_En15
  wire signed [21:0] Delay38_out1_im;  // sfix22_En15
  reg signed [21:0] Delay5_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay5_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay5_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay5_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay5_out1_re;  // sfix22_En15
  reg signed [21:0] Delay5_out1_im;  // sfix22_En15
  reg signed [21:0] Delay64_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay64_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay64_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay64_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay64_out1_re;  // sfix22_En15
  reg signed [21:0] Delay64_out1_im;  // sfix22_En15
  wire signed [21:0] multByExp_j_Pi_4_1_out1_re;  // sfix22_En15
  wire signed [21:0] multByExp_j_Pi_4_1_out1_im;  // sfix22_En15
  reg signed [21:0] Delay80_out1_re;  // sfix22_En15
  reg signed [21:0] Delay80_out1_im;  // sfix22_En15
  wire signed [21:0] multByMinusJ3_out1_re;  // sfix22_En15
  wire signed [21:0] multByMinusJ3_out1_im;  // sfix22_En15
  reg signed [21:0] Delay51_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay51_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay51_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay51_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay51_out1_re;  // sfix22_En15
  reg signed [21:0] Delay51_out1_im;  // sfix22_En15
  wire signed [31:0] Add30_add_cast;  // sfix32_En15
  wire signed [31:0] Add30_add_cast_1;  // sfix32_En15
  wire signed [31:0] Add30_add_temp;  // sfix32_En15
  wire signed [31:0] Add30_add_cast_2;  // sfix32_En15
  wire signed [31:0] Add30_add_cast_3;  // sfix32_En15
  wire signed [31:0] Add30_add_temp_1;  // sfix32_En15
  wire signed [21:0] Add30_out1_re;  // sfix22_En15
  wire signed [21:0] Add30_out1_im;  // sfix22_En15
  reg signed [21:0] Delay40_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay40_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay40_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay40_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay40_out1_re;  // sfix22_En15
  wire signed [21:0] Delay40_out1_im;  // sfix22_En15
  reg signed [21:0] Delay6_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay6_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay6_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay6_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay6_out1_re;  // sfix22_En15
  reg signed [21:0] Delay6_out1_im;  // sfix22_En15
  reg signed [21:0] Delay65_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay65_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay65_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay65_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay65_out1_re;  // sfix22_En15
  reg signed [21:0] Delay65_out1_im;  // sfix22_En15
  wire signed [17:0] Constant10_out1_re;  // sfix18_En17
  wire signed [17:0] Constant10_out1_im;  // sfix18_En17
  wire signed [21:0] complexmult9_out1_re;  // sfix22_En15
  wire signed [21:0] complexmult9_out1_im;  // sfix22_En15
  reg signed [21:0] Delay81_out1_re;  // sfix22_En15
  reg signed [21:0] Delay81_out1_im;  // sfix22_En15
  wire signed [31:0] Add18_add_cast;  // sfix32_En15
  wire signed [31:0] Add18_add_cast_1;  // sfix32_En15
  wire signed [31:0] Add18_add_temp;  // sfix32_En15
  wire signed [31:0] Add18_add_cast_2;  // sfix32_En15
  wire signed [31:0] Add18_add_cast_3;  // sfix32_En15
  wire signed [31:0] Add18_add_temp_1;  // sfix32_En15
  wire signed [21:0] Add18_out1_re;  // sfix22_En15
  wire signed [21:0] Add18_out1_im;  // sfix22_En15
  reg signed [21:0] Delay42_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay42_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay42_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay42_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay42_out1_re;  // sfix22_En15
  wire signed [21:0] Delay42_out1_im;  // sfix22_En15
  reg signed [21:0] Delay7_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay7_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay7_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay7_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay7_out1_re;  // sfix22_En15
  reg signed [21:0] Delay7_out1_im;  // sfix22_En15
  reg signed [21:0] Delay66_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay66_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay66_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay66_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay66_out1_re;  // sfix22_En15
  reg signed [21:0] Delay66_out1_im;  // sfix22_En15
  wire signed [17:0] Constant12_out1_re;  // sfix18_En17
  wire signed [17:0] Constant12_out1_im;  // sfix18_En17
  wire signed [21:0] complexmult10_out1_re;  // sfix22_En15
  wire signed [21:0] complexmult10_out1_im;  // sfix22_En15
  reg signed [21:0] Delay82_out1_re;  // sfix22_En15
  reg signed [21:0] Delay82_out1_im;  // sfix22_En15
  wire signed [31:0] Add20_add_cast;  // sfix32_En15
  wire signed [31:0] Add20_add_cast_1;  // sfix32_En15
  wire signed [31:0] Add20_add_temp;  // sfix32_En15
  wire signed [31:0] Add20_add_cast_2;  // sfix32_En15
  wire signed [31:0] Add20_add_cast_3;  // sfix32_En15
  wire signed [31:0] Add20_add_temp_1;  // sfix32_En15
  wire signed [21:0] Add20_out1_re;  // sfix22_En15
  wire signed [21:0] Add20_out1_im;  // sfix22_En15
  reg signed [21:0] Delay44_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay44_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay44_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay44_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay44_out1_re;  // sfix22_En15
  wire signed [21:0] Delay44_out1_im;  // sfix22_En15
  reg signed [21:0] Delay8_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay8_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay8_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay8_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay8_out1_re;  // sfix22_En15
  reg signed [21:0] Delay8_out1_im;  // sfix22_En15
  reg signed [21:0] Delay67_reg_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay67_reg_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay67_reg_next_re [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay67_reg_next_im [0:2];  // sfix22_En15 [3]
  reg signed [21:0] Delay67_out1_re;  // sfix22_En15
  reg signed [21:0] Delay67_out1_im;  // sfix22_En15
  wire signed [17:0] Constant13_out1_re;  // sfix18_En17
  wire signed [17:0] Constant13_out1_im;  // sfix18_En17
  wire signed [21:0] complexmult11_out1_re;  // sfix22_En15
  wire signed [21:0] complexmult11_out1_im;  // sfix22_En15
  reg signed [21:0] Delay83_out1_re;  // sfix22_En15
  reg signed [21:0] Delay83_out1_im;  // sfix22_En15
  wire signed [31:0] Add22_add_cast;  // sfix32_En15
  wire signed [31:0] Add22_add_cast_1;  // sfix32_En15
  wire signed [31:0] Add22_add_temp;  // sfix32_En15
  wire signed [31:0] Add22_add_cast_2;  // sfix32_En15
  wire signed [31:0] Add22_add_cast_3;  // sfix32_En15
  wire signed [31:0] Add22_add_temp_1;  // sfix32_En15
  wire signed [21:0] Add22_out1_re;  // sfix22_En15
  wire signed [21:0] Add22_out1_im;  // sfix22_En15
  reg signed [21:0] Delay46_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay46_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay46_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay46_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay46_out1_re;  // sfix22_En15
  wire signed [21:0] Delay46_out1_im;  // sfix22_En15
  wire signed [31:0] Add1_sub_cast;  // sfix32_En15
  wire signed [31:0] Add1_sub_cast_1;  // sfix32_En15
  wire signed [31:0] Add1_sub_temp;  // sfix32_En15
  wire signed [31:0] Add1_sub_cast_2;  // sfix32_En15
  wire signed [31:0] Add1_sub_cast_3;  // sfix32_En15
  wire signed [31:0] Add1_sub_temp_1;  // sfix32_En15
  wire signed [21:0] Add1_out1_re;  // sfix22_En15
  wire signed [21:0] Add1_out1_im;  // sfix22_En15
  reg signed [21:0] Delay9_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay9_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay9_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay9_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay9_out1_re;  // sfix22_En15
  wire signed [21:0] Delay9_out1_im;  // sfix22_En15
  wire signed [31:0] Add3_sub_cast;  // sfix32_En15
  wire signed [31:0] Add3_sub_cast_1;  // sfix32_En15
  wire signed [31:0] Add3_sub_temp;  // sfix32_En15
  wire signed [31:0] Add3_sub_cast_2;  // sfix32_En15
  wire signed [31:0] Add3_sub_cast_3;  // sfix32_En15
  wire signed [31:0] Add3_sub_temp_1;  // sfix32_En15
  wire signed [21:0] Add3_out1_re;  // sfix22_En15
  wire signed [21:0] Add3_out1_im;  // sfix22_En15
  reg signed [21:0] Delay11_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay11_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay11_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay11_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay11_out1_re;  // sfix22_En15
  wire signed [21:0] Delay11_out1_im;  // sfix22_En15
  wire signed [31:0] Add5_sub_cast;  // sfix32_En15
  wire signed [31:0] Add5_sub_cast_1;  // sfix32_En15
  wire signed [31:0] Add5_sub_temp;  // sfix32_En15
  wire signed [31:0] Add5_sub_cast_2;  // sfix32_En15
  wire signed [31:0] Add5_sub_cast_3;  // sfix32_En15
  wire signed [31:0] Add5_sub_temp_1;  // sfix32_En15
  wire signed [21:0] Add5_out1_re;  // sfix22_En15
  wire signed [21:0] Add5_out1_im;  // sfix22_En15
  reg signed [21:0] Delay13_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay13_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay13_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay13_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay13_out1_re;  // sfix22_En15
  wire signed [21:0] Delay13_out1_im;  // sfix22_En15
  wire signed [31:0] Add7_sub_cast;  // sfix32_En15
  wire signed [31:0] Add7_sub_cast_1;  // sfix32_En15
  wire signed [31:0] Add7_sub_temp;  // sfix32_En15
  wire signed [31:0] Add7_sub_cast_2;  // sfix32_En15
  wire signed [31:0] Add7_sub_cast_3;  // sfix32_En15
  wire signed [31:0] Add7_sub_temp_1;  // sfix32_En15
  wire signed [21:0] Add7_out1_re;  // sfix22_En15
  wire signed [21:0] Add7_out1_im;  // sfix22_En15
  reg signed [21:0] Delay15_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay15_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay15_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay15_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay15_out1_re;  // sfix22_En15
  wire signed [21:0] Delay15_out1_im;  // sfix22_En15
  wire signed [31:0] Add9_sub_cast;  // sfix32_En15
  wire signed [31:0] Add9_sub_cast_1;  // sfix32_En15
  wire signed [31:0] Add9_sub_temp;  // sfix32_En15
  wire signed [31:0] Add9_sub_cast_2;  // sfix32_En15
  wire signed [31:0] Add9_sub_cast_3;  // sfix32_En15
  wire signed [31:0] Add9_sub_temp_1;  // sfix32_En15
  wire signed [21:0] Add9_out1_re;  // sfix22_En15
  wire signed [21:0] Add9_out1_im;  // sfix22_En15
  reg signed [21:0] Delay20_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay20_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay20_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay20_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay20_out1_re;  // sfix22_En15
  wire signed [21:0] Delay20_out1_im;  // sfix22_En15
  wire signed [31:0] Add11_sub_cast;  // sfix32_En15
  wire signed [31:0] Add11_sub_cast_1;  // sfix32_En15
  wire signed [31:0] Add11_sub_temp;  // sfix32_En15
  wire signed [31:0] Add11_sub_cast_2;  // sfix32_En15
  wire signed [31:0] Add11_sub_cast_3;  // sfix32_En15
  wire signed [31:0] Add11_sub_temp_1;  // sfix32_En15
  wire signed [21:0] Add11_out1_re;  // sfix22_En15
  wire signed [21:0] Add11_out1_im;  // sfix22_En15
  reg signed [21:0] Delay25_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay25_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay25_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay25_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay25_out1_re;  // sfix22_En15
  wire signed [21:0] Delay25_out1_im;  // sfix22_En15
  wire signed [31:0] Add13_sub_cast;  // sfix32_En15
  wire signed [31:0] Add13_sub_cast_1;  // sfix32_En15
  wire signed [31:0] Add13_sub_temp;  // sfix32_En15
  wire signed [31:0] Add13_sub_cast_2;  // sfix32_En15
  wire signed [31:0] Add13_sub_cast_3;  // sfix32_En15
  wire signed [31:0] Add13_sub_temp_1;  // sfix32_En15
  wire signed [21:0] Add13_out1_re;  // sfix22_En15
  wire signed [21:0] Add13_out1_im;  // sfix22_En15
  reg signed [21:0] Delay29_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay29_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay29_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay29_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay29_out1_re;  // sfix22_En15
  wire signed [21:0] Delay29_out1_im;  // sfix22_En15
  wire signed [31:0] Add15_sub_cast;  // sfix32_En15
  wire signed [31:0] Add15_sub_cast_1;  // sfix32_En15
  wire signed [31:0] Add15_sub_temp;  // sfix32_En15
  wire signed [31:0] Add15_sub_cast_2;  // sfix32_En15
  wire signed [31:0] Add15_sub_cast_3;  // sfix32_En15
  wire signed [31:0] Add15_sub_temp_1;  // sfix32_En15
  wire signed [21:0] Add15_out1_re;  // sfix22_En15
  wire signed [21:0] Add15_out1_im;  // sfix22_En15
  reg signed [21:0] Delay31_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay31_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay31_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay31_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay31_out1_re;  // sfix22_En15
  wire signed [21:0] Delay31_out1_im;  // sfix22_En15
  wire signed [31:0] Add17_sub_cast;  // sfix32_En15
  wire signed [31:0] Add17_sub_cast_1;  // sfix32_En15
  wire signed [31:0] Add17_sub_temp;  // sfix32_En15
  wire signed [31:0] Add17_sub_cast_2;  // sfix32_En15
  wire signed [31:0] Add17_sub_cast_3;  // sfix32_En15
  wire signed [31:0] Add17_sub_temp_1;  // sfix32_En15
  wire signed [21:0] Add17_out1_re;  // sfix22_En15
  wire signed [21:0] Add17_out1_im;  // sfix22_En15
  reg signed [21:0] Delay33_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay33_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay33_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay33_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay33_out1_re;  // sfix22_En15
  wire signed [21:0] Delay33_out1_im;  // sfix22_En15
  wire signed [31:0] Add25_sub_cast;  // sfix32_En15
  wire signed [31:0] Add25_sub_cast_1;  // sfix32_En15
  wire signed [31:0] Add25_sub_temp;  // sfix32_En15
  wire signed [31:0] Add25_sub_cast_2;  // sfix32_En15
  wire signed [31:0] Add25_sub_cast_3;  // sfix32_En15
  wire signed [31:0] Add25_sub_temp_1;  // sfix32_En15
  wire signed [21:0] Add25_out1_re;  // sfix22_En15
  wire signed [21:0] Add25_out1_im;  // sfix22_En15
  reg signed [21:0] Delay35_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay35_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay35_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay35_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay35_out1_re;  // sfix22_En15
  wire signed [21:0] Delay35_out1_im;  // sfix22_En15
  wire signed [31:0] Add27_sub_cast;  // sfix32_En15
  wire signed [31:0] Add27_sub_cast_1;  // sfix32_En15
  wire signed [31:0] Add27_sub_temp;  // sfix32_En15
  wire signed [31:0] Add27_sub_cast_2;  // sfix32_En15
  wire signed [31:0] Add27_sub_cast_3;  // sfix32_En15
  wire signed [31:0] Add27_sub_temp_1;  // sfix32_En15
  wire signed [21:0] Add27_out1_re;  // sfix22_En15
  wire signed [21:0] Add27_out1_im;  // sfix22_En15
  reg signed [21:0] Delay37_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay37_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay37_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay37_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay37_out1_re;  // sfix22_En15
  wire signed [21:0] Delay37_out1_im;  // sfix22_En15
  wire signed [31:0] Add29_sub_cast;  // sfix32_En15
  wire signed [31:0] Add29_sub_cast_1;  // sfix32_En15
  wire signed [31:0] Add29_sub_temp;  // sfix32_En15
  wire signed [31:0] Add29_sub_cast_2;  // sfix32_En15
  wire signed [31:0] Add29_sub_cast_3;  // sfix32_En15
  wire signed [31:0] Add29_sub_temp_1;  // sfix32_En15
  wire signed [21:0] Add29_out1_re;  // sfix22_En15
  wire signed [21:0] Add29_out1_im;  // sfix22_En15
  reg signed [21:0] Delay39_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay39_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay39_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay39_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay39_out1_re;  // sfix22_En15
  wire signed [21:0] Delay39_out1_im;  // sfix22_En15
  wire signed [31:0] Add31_sub_cast;  // sfix32_En15
  wire signed [31:0] Add31_sub_cast_1;  // sfix32_En15
  wire signed [31:0] Add31_sub_temp;  // sfix32_En15
  wire signed [31:0] Add31_sub_cast_2;  // sfix32_En15
  wire signed [31:0] Add31_sub_cast_3;  // sfix32_En15
  wire signed [31:0] Add31_sub_temp_1;  // sfix32_En15
  wire signed [21:0] Add31_out1_re;  // sfix22_En15
  wire signed [21:0] Add31_out1_im;  // sfix22_En15
  reg signed [21:0] Delay41_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay41_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay41_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay41_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay41_out1_re;  // sfix22_En15
  wire signed [21:0] Delay41_out1_im;  // sfix22_En15
  wire signed [31:0] Add19_sub_cast;  // sfix32_En15
  wire signed [31:0] Add19_sub_cast_1;  // sfix32_En15
  wire signed [31:0] Add19_sub_temp;  // sfix32_En15
  wire signed [31:0] Add19_sub_cast_2;  // sfix32_En15
  wire signed [31:0] Add19_sub_cast_3;  // sfix32_En15
  wire signed [31:0] Add19_sub_temp_1;  // sfix32_En15
  wire signed [21:0] Add19_out1_re;  // sfix22_En15
  wire signed [21:0] Add19_out1_im;  // sfix22_En15
  reg signed [21:0] Delay43_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay43_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay43_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay43_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay43_out1_re;  // sfix22_En15
  wire signed [21:0] Delay43_out1_im;  // sfix22_En15
  wire signed [31:0] Add21_sub_cast;  // sfix32_En15
  wire signed [31:0] Add21_sub_cast_1;  // sfix32_En15
  wire signed [31:0] Add21_sub_temp;  // sfix32_En15
  wire signed [31:0] Add21_sub_cast_2;  // sfix32_En15
  wire signed [31:0] Add21_sub_cast_3;  // sfix32_En15
  wire signed [31:0] Add21_sub_temp_1;  // sfix32_En15
  wire signed [21:0] Add21_out1_re;  // sfix22_En15
  wire signed [21:0] Add21_out1_im;  // sfix22_En15
  reg signed [21:0] Delay45_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay45_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay45_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay45_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay45_out1_re;  // sfix22_En15
  wire signed [21:0] Delay45_out1_im;  // sfix22_En15
  wire signed [31:0] Add23_sub_cast;  // sfix32_En15
  wire signed [31:0] Add23_sub_cast_1;  // sfix32_En15
  wire signed [31:0] Add23_sub_temp;  // sfix32_En15
  wire signed [31:0] Add23_sub_cast_2;  // sfix32_En15
  wire signed [31:0] Add23_sub_cast_3;  // sfix32_En15
  wire signed [31:0] Add23_sub_temp_1;  // sfix32_En15
  wire signed [21:0] Add23_out1_re;  // sfix22_En15
  wire signed [21:0] Add23_out1_im;  // sfix22_En15
  reg signed [21:0] Delay47_reg_re [0:1];  // sfix22_En15 [2]
  reg signed [21:0] Delay47_reg_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay47_reg_next_re [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay47_reg_next_im [0:1];  // sfix22_En15 [2]
  wire signed [21:0] Delay47_out1_re;  // sfix22_En15
  wire signed [21:0] Delay47_out1_im;  // sfix22_En15
  reg signed [31:0] Delay22_t_0_0;  // int32
  reg signed [31:0] Delay22_t_0_1;  // int32
  reg signed [31:0] Delay22_t_1;  // int32
  reg signed [31:0] Delay57_t_0_0;  // int32
  reg signed [31:0] Delay57_t_0_1;  // int32
  reg signed [31:0] Delay57_t_1;  // int32
  reg signed [31:0] Delay48_t_0_0;  // int32
  reg signed [31:0] Delay48_t_0_1;  // int32
  reg signed [31:0] Delay48_t_1;  // int32
  reg signed [31:0] Delay68_t_0_0;  // int32
  reg signed [31:0] Delay68_t_0_1;  // int32
  reg signed [31:0] Delay68_t_1;  // int32
  reg signed [31:0] Delay_t_0_0;  // int32
  reg signed [31:0] Delay_t_1;  // int32
  reg signed [31:0] Delay18_t_0_0;  // int32
  reg signed [31:0] Delay18_t_0_1;  // int32
  reg signed [31:0] Delay18_t_1;  // int32
  reg signed [31:0] Delay54_t_0_0;  // int32
  reg signed [31:0] Delay54_t_0_1;  // int32
  reg signed [31:0] Delay54_t_1;  // int32
  reg signed [31:0] Delay10_t_0_0;  // int32
  reg signed [31:0] Delay10_t_1;  // int32
  reg signed [31:0] Delay19_t_0_0;  // int32
  reg signed [31:0] Delay19_t_0_1;  // int32
  reg signed [31:0] Delay19_t_1;  // int32
  reg signed [31:0] Delay55_t_0_0;  // int32
  reg signed [31:0] Delay55_t_0_1;  // int32
  reg signed [31:0] Delay55_t_1;  // int32
  reg signed [31:0] Delay12_t_0_0;  // int32
  reg signed [31:0] Delay12_t_1;  // int32
  reg signed [31:0] Delay16_t_0_0;  // int32
  reg signed [31:0] Delay16_t_0_1;  // int32
  reg signed [31:0] Delay16_t_1;  // int32
  reg signed [31:0] Delay53_t_0_0;  // int32
  reg signed [31:0] Delay53_t_0_1;  // int32
  reg signed [31:0] Delay53_t_1;  // int32
  reg signed [31:0] Delay14_t_0_0;  // int32
  reg signed [31:0] Delay14_t_1;  // int32
  reg signed [31:0] Delay23_t_0_0;  // int32
  reg signed [31:0] Delay23_t_0_1;  // int32
  reg signed [31:0] Delay23_t_1;  // int32
  reg signed [31:0] Delay58_t_0_0;  // int32
  reg signed [31:0] Delay58_t_0_1;  // int32
  reg signed [31:0] Delay58_t_1;  // int32
  reg signed [31:0] Delay72_t_0_0;  // int32
  reg signed [31:0] Delay72_t_0_1;  // int32
  reg signed [31:0] Delay72_t_1;  // int32
  reg signed [31:0] Delay17_t_0_0;  // int32
  reg signed [31:0] Delay17_t_1;  // int32
  reg signed [31:0] Delay24_t_0_0;  // int32
  reg signed [31:0] Delay24_t_0_1;  // int32
  reg signed [31:0] Delay24_t_1;  // int32
  reg signed [31:0] Delay59_t_0_0;  // int32
  reg signed [31:0] Delay59_t_0_1;  // int32
  reg signed [31:0] Delay59_t_1;  // int32
  reg signed [31:0] Delay21_t_0_0;  // int32
  reg signed [31:0] Delay21_t_1;  // int32
  reg signed [31:0] Delay26_t_0_0;  // int32
  reg signed [31:0] Delay26_t_0_1;  // int32
  reg signed [31:0] Delay26_t_1;  // int32
  reg signed [31:0] Delay60_t_0_0;  // int32
  reg signed [31:0] Delay60_t_0_1;  // int32
  reg signed [31:0] Delay60_t_1;  // int32
  reg signed [31:0] Delay28_t_0_0;  // int32
  reg signed [31:0] Delay28_t_1;  // int32
  reg signed [31:0] Delay27_t_0_0;  // int32
  reg signed [31:0] Delay27_t_0_1;  // int32
  reg signed [31:0] Delay27_t_1;  // int32
  reg signed [31:0] Delay61_t_0_0;  // int32
  reg signed [31:0] Delay61_t_0_1;  // int32
  reg signed [31:0] Delay61_t_1;  // int32
  reg signed [31:0] Delay30_t_0_0;  // int32
  reg signed [31:0] Delay30_t_1;  // int32
  reg signed [31:0] Delay4_t_0_0;  // int32
  reg signed [31:0] Delay4_t_0_1;  // int32
  reg signed [31:0] Delay4_t_1;  // int32
  reg signed [31:0] Delay63_t_0_0;  // int32
  reg signed [31:0] Delay63_t_0_1;  // int32
  reg signed [31:0] Delay63_t_1;  // int32
  reg signed [31:0] Delay50_t_0_0;  // int32
  reg signed [31:0] Delay50_t_0_1;  // int32
  reg signed [31:0] Delay50_t_1;  // int32
  reg signed [31:0] Delay76_t_0_0;  // int32
  reg signed [31:0] Delay76_t_0_1;  // int32
  reg signed [31:0] Delay76_t_1;  // int32
  reg signed [31:0] Delay32_t_0_0;  // int32
  reg signed [31:0] Delay32_t_1;  // int32
  reg signed [31:0] Delay2_t_0_0;  // int32
  reg signed [31:0] Delay2_t_0_1;  // int32
  reg signed [31:0] Delay2_t_1;  // int32
  reg signed [31:0] Delay56_t_0_0;  // int32
  reg signed [31:0] Delay56_t_0_1;  // int32
  reg signed [31:0] Delay56_t_1;  // int32
  reg signed [31:0] Delay34_t_0_0;  // int32
  reg signed [31:0] Delay34_t_1;  // int32
  reg signed [31:0] Delay3_t_0_0;  // int32
  reg signed [31:0] Delay3_t_0_1;  // int32
  reg signed [31:0] Delay3_t_1;  // int32
  reg signed [31:0] Delay62_t_0_0;  // int32
  reg signed [31:0] Delay62_t_0_1;  // int32
  reg signed [31:0] Delay62_t_1;  // int32
  reg signed [31:0] Delay36_t_0_0;  // int32
  reg signed [31:0] Delay36_t_1;  // int32
  reg signed [31:0] Delay1_t_0_0;  // int32
  reg signed [31:0] Delay1_t_0_1;  // int32
  reg signed [31:0] Delay1_t_1;  // int32
  reg signed [31:0] Delay52_t_0_0;  // int32
  reg signed [31:0] Delay52_t_0_1;  // int32
  reg signed [31:0] Delay52_t_1;  // int32
  reg signed [31:0] Delay38_t_0_0;  // int32
  reg signed [31:0] Delay38_t_1;  // int32
  reg signed [31:0] Delay5_t_0_0;  // int32
  reg signed [31:0] Delay5_t_0_1;  // int32
  reg signed [31:0] Delay5_t_1;  // int32
  reg signed [31:0] Delay64_t_0_0;  // int32
  reg signed [31:0] Delay64_t_0_1;  // int32
  reg signed [31:0] Delay64_t_1;  // int32
  reg signed [31:0] Delay51_t_0_0;  // int32
  reg signed [31:0] Delay51_t_0_1;  // int32
  reg signed [31:0] Delay51_t_1;  // int32
  reg signed [31:0] Delay40_t_0_0;  // int32
  reg signed [31:0] Delay40_t_1;  // int32
  reg signed [31:0] Delay6_t_0_0;  // int32
  reg signed [31:0] Delay6_t_0_1;  // int32
  reg signed [31:0] Delay6_t_1;  // int32
  reg signed [31:0] Delay65_t_0_0;  // int32
  reg signed [31:0] Delay65_t_0_1;  // int32
  reg signed [31:0] Delay65_t_1;  // int32
  reg signed [31:0] Delay42_t_0_0;  // int32
  reg signed [31:0] Delay42_t_1;  // int32
  reg signed [31:0] Delay7_t_0_0;  // int32
  reg signed [31:0] Delay7_t_0_1;  // int32
  reg signed [31:0] Delay7_t_1;  // int32
  reg signed [31:0] Delay66_t_0_0;  // int32
  reg signed [31:0] Delay66_t_0_1;  // int32
  reg signed [31:0] Delay66_t_1;  // int32
  reg signed [31:0] Delay44_t_0_0;  // int32
  reg signed [31:0] Delay44_t_1;  // int32
  reg signed [31:0] Delay8_t_0_0;  // int32
  reg signed [31:0] Delay8_t_0_1;  // int32
  reg signed [31:0] Delay8_t_1;  // int32
  reg signed [31:0] Delay67_t_0_0;  // int32
  reg signed [31:0] Delay67_t_0_1;  // int32
  reg signed [31:0] Delay67_t_1;  // int32
  reg signed [31:0] Delay46_t_0_0;  // int32
  reg signed [31:0] Delay46_t_1;  // int32
  reg signed [31:0] Delay9_t_0_0;  // int32
  reg signed [31:0] Delay9_t_1;  // int32
  reg signed [31:0] Delay11_t_0_0;  // int32
  reg signed [31:0] Delay11_t_1;  // int32
  reg signed [31:0] Delay13_t_0_0;  // int32
  reg signed [31:0] Delay13_t_1;  // int32
  reg signed [31:0] Delay15_t_0_0;  // int32
  reg signed [31:0] Delay15_t_1;  // int32
  reg signed [31:0] Delay20_t_0_0;  // int32
  reg signed [31:0] Delay20_t_1;  // int32
  reg signed [31:0] Delay25_t_0_0;  // int32
  reg signed [31:0] Delay25_t_1;  // int32
  reg signed [31:0] Delay29_t_0_0;  // int32
  reg signed [31:0] Delay29_t_1;  // int32
  reg signed [31:0] Delay31_t_0_0;  // int32
  reg signed [31:0] Delay31_t_1;  // int32
  reg signed [31:0] Delay33_t_0_0;  // int32
  reg signed [31:0] Delay33_t_1;  // int32
  reg signed [31:0] Delay35_t_0_0;  // int32
  reg signed [31:0] Delay35_t_1;  // int32
  reg signed [31:0] Delay37_t_0_0;  // int32
  reg signed [31:0] Delay37_t_1;  // int32
  reg signed [31:0] Delay39_t_0_0;  // int32
  reg signed [31:0] Delay39_t_1;  // int32
  reg signed [31:0] Delay41_t_0_0;  // int32
  reg signed [31:0] Delay41_t_1;  // int32
  reg signed [31:0] Delay43_t_0_0;  // int32
  reg signed [31:0] Delay43_t_1;  // int32
  reg signed [31:0] Delay45_t_0_0;  // int32
  reg signed [31:0] Delay45_t_1;  // int32
  reg signed [31:0] Delay47_t_0_0;  // int32
  reg signed [31:0] Delay47_t_1;  // int32


  FFT16_block u_FFT16 (.clk(clk),
                       .reset(reset),
                       .enb_1_64_0(enb_1_64_0),
                       .In1_re(In1_re),  // sfix16_En15
                       .In1_im(In1_im),  // sfix16_En15
                       .In2_re(In3_re),  // sfix16_En15
                       .In2_im(In3_im),  // sfix16_En15
                       .In3_re(In5_re),  // sfix16_En15
                       .In3_im(In5_im),  // sfix16_En15
                       .In4_re(In7_re),  // sfix16_En15
                       .In4_im(In7_im),  // sfix16_En15
                       .In5_re(In9_re),  // sfix16_En15
                       .In5_im(In9_im),  // sfix16_En15
                       .In6_re(In11_re),  // sfix16_En15
                       .In6_im(In11_im),  // sfix16_En15
                       .In7_re(In13_re),  // sfix16_En15
                       .In7_im(In13_im),  // sfix16_En15
                       .In8_re(In15_re),  // sfix16_En15
                       .In8_im(In15_im),  // sfix16_En15
                       .In9_re(In19_re),  // sfix16_En15
                       .In9_im(In19_im),  // sfix16_En15
                       .In10_re(In18_re),  // sfix16_En15
                       .In10_im(In18_im),  // sfix16_En15
                       .In11_re(In21_re),  // sfix16_En15
                       .In11_im(In21_im),  // sfix16_En15
                       .In12_re(In23_re),  // sfix16_En15
                       .In12_im(In23_im),  // sfix16_En15
                       .In13_re(In25_re),  // sfix16_En15
                       .In13_im(In25_im),  // sfix16_En15
                       .In14_re(In27_re),  // sfix16_En15
                       .In14_im(In27_im),  // sfix16_En15
                       .In15_re(In29_re),  // sfix16_En15
                       .In15_im(In29_im),  // sfix16_En15
                       .In16_re(In31_re),  // sfix16_En15
                       .In16_im(In31_im),  // sfix16_En15
                       .x0_re(FFT16_out1_re),  // sfix22_En15
                       .x0_im(FFT16_out1_im),  // sfix22_En15
                       .x1_re(FFT16_out2_re),  // sfix22_En15
                       .x1_im(FFT16_out2_im),  // sfix22_En15
                       .x2_re(FFT16_out3_re),  // sfix22_En15
                       .x2_im(FFT16_out3_im),  // sfix22_En15
                       .x3_re(FFT16_out4_re),  // sfix22_En15
                       .x3_im(FFT16_out4_im),  // sfix22_En15
                       .x4_re(FFT16_out5_re),  // sfix22_En15
                       .x4_im(FFT16_out5_im),  // sfix22_En15
                       .x5_re(FFT16_out6_re),  // sfix22_En15
                       .x5_im(FFT16_out6_im),  // sfix22_En15
                       .x6_re(FFT16_out7_re),  // sfix22_En15
                       .x6_im(FFT16_out7_im),  // sfix22_En15
                       .x7_re(FFT16_out8_re),  // sfix22_En15
                       .x7_im(FFT16_out8_im),  // sfix22_En15
                       .x8_re(FFT16_out9_re),  // sfix22_En15
                       .x8_im(FFT16_out9_im),  // sfix22_En15
                       .x9_re(FFT16_out10_re),  // sfix22_En15
                       .x9_im(FFT16_out10_im),  // sfix22_En15
                       .x10_re(FFT16_out11_re),  // sfix22_En15
                       .x10_im(FFT16_out11_im),  // sfix22_En15
                       .x11_re(FFT16_out12_re),  // sfix22_En15
                       .x11_im(FFT16_out12_im),  // sfix22_En15
                       .x12_re(FFT16_out13_re),  // sfix22_En15
                       .x12_im(FFT16_out13_im),  // sfix22_En15
                       .x13_re(FFT16_out14_re),  // sfix22_En15
                       .x13_im(FFT16_out14_im),  // sfix22_En15
                       .x14_re(FFT16_out15_re),  // sfix22_En15
                       .x14_im(FFT16_out15_im),  // sfix22_En15
                       .x15_re(FFT16_out16_re),  // sfix22_En15
                       .x15_im(FFT16_out16_im)  // sfix22_En15
                       );

  always @(posedge clk or posedge reset)
    begin : Delay22_process
      if (reset == 1'b1) begin
        for(Delay22_t_1 = 32'sd0; Delay22_t_1 <= 32'sd2; Delay22_t_1 = Delay22_t_1 + 32'sd1) begin
          Delay22_reg_re[Delay22_t_1] <= 22'sb0000000000000000000000;
          Delay22_reg_im[Delay22_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay22_t_0_1 = 32'sd0; Delay22_t_0_1 <= 32'sd2; Delay22_t_0_1 = Delay22_t_0_1 + 32'sd1) begin
            Delay22_reg_re[Delay22_t_0_1] <= Delay22_reg_next_re[Delay22_t_0_1];
            Delay22_reg_im[Delay22_t_0_1] <= Delay22_reg_next_im[Delay22_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay22_out1_re = Delay22_reg_re[2];
    Delay22_out1_im = Delay22_reg_im[2];
    Delay22_reg_next_re[0] = FFT16_out1_re;
    Delay22_reg_next_im[0] = FFT16_out1_im;

    for(Delay22_t_0_0 = 32'sd0; Delay22_t_0_0 <= 32'sd1; Delay22_t_0_0 = Delay22_t_0_0 + 32'sd1) begin
      Delay22_reg_next_re[Delay22_t_0_0 + 32'sd1] = Delay22_reg_re[Delay22_t_0_0];
      Delay22_reg_next_im[Delay22_t_0_0 + 32'sd1] = Delay22_reg_im[Delay22_t_0_0];
    end

  end



  always @(posedge clk or posedge reset)
    begin : Delay57_process
      if (reset == 1'b1) begin
        for(Delay57_t_1 = 32'sd0; Delay57_t_1 <= 32'sd2; Delay57_t_1 = Delay57_t_1 + 32'sd1) begin
          Delay57_reg_re[Delay57_t_1] <= 22'sb0000000000000000000000;
          Delay57_reg_im[Delay57_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay57_t_0_1 = 32'sd0; Delay57_t_0_1 <= 32'sd2; Delay57_t_0_1 = Delay57_t_0_1 + 32'sd1) begin
            Delay57_reg_re[Delay57_t_0_1] <= Delay57_reg_next_re[Delay57_t_0_1];
            Delay57_reg_im[Delay57_t_0_1] <= Delay57_reg_next_im[Delay57_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay57_out1_re = Delay57_reg_re[2];
    Delay57_out1_im = Delay57_reg_im[2];
    Delay57_reg_next_re[0] = Delay22_out1_re;
    Delay57_reg_next_im[0] = Delay22_out1_im;

    for(Delay57_t_0_0 = 32'sd0; Delay57_t_0_0 <= 32'sd1; Delay57_t_0_0 = Delay57_t_0_0 + 32'sd1) begin
      Delay57_reg_next_re[Delay57_t_0_0 + 32'sd1] = Delay57_reg_re[Delay57_t_0_0];
      Delay57_reg_next_im[Delay57_t_0_0 + 32'sd1] = Delay57_reg_im[Delay57_t_0_0];
    end

  end



  FFT16_1_block u_FFT16_1 (.clk(clk),
                           .reset(reset),
                           .enb_1_64_0(enb_1_64_0),
                           .In1_re(In2_re),  // sfix16_En15
                           .In1_im(In2_im),  // sfix16_En15
                           .In2_re(In4_re),  // sfix16_En15
                           .In2_im(In4_im),  // sfix16_En15
                           .In3_re(In6_re),  // sfix16_En15
                           .In3_im(In6_im),  // sfix16_En15
                           .In4_re(In8_re),  // sfix16_En15
                           .In4_im(In8_im),  // sfix16_En15
                           .In5_re(In10_re),  // sfix16_En15
                           .In5_im(In10_im),  // sfix16_En15
                           .In6_re(In12_re),  // sfix16_En15
                           .In6_im(In12_im),  // sfix16_En15
                           .In7_re(In14_re),  // sfix16_En15
                           .In7_im(In14_im),  // sfix16_En15
                           .In8_re(In17_re),  // sfix16_En15
                           .In8_im(In17_im),  // sfix16_En15
                           .In9_re(In16_re),  // sfix16_En15
                           .In9_im(In16_im),  // sfix16_En15
                           .In10_re(In20_re),  // sfix16_En15
                           .In10_im(In20_im),  // sfix16_En15
                           .In11_re(In22_re),  // sfix16_En15
                           .In11_im(In22_im),  // sfix16_En15
                           .In12_re(In24_re),  // sfix16_En15
                           .In12_im(In24_im),  // sfix16_En15
                           .In13_re(In26_re),  // sfix16_En15
                           .In13_im(In26_im),  // sfix16_En15
                           .In14_re(In28_re),  // sfix16_En15
                           .In14_im(In28_im),  // sfix16_En15
                           .In15_re(In30_re),  // sfix16_En15
                           .In15_im(In30_im),  // sfix16_En15
                           .In16_re(In32_re),  // sfix16_En15
                           .In16_im(In32_im),  // sfix16_En15
                           .x0_re(FFT16_1_out1_re),  // sfix22_En15
                           .x0_im(FFT16_1_out1_im),  // sfix22_En15
                           .x1_re(FFT16_1_out2_re),  // sfix22_En15
                           .x1_im(FFT16_1_out2_im),  // sfix22_En15
                           .x2_re(FFT16_1_out3_re),  // sfix22_En15
                           .x2_im(FFT16_1_out3_im),  // sfix22_En15
                           .x3_re(FFT16_1_out4_re),  // sfix22_En15
                           .x3_im(FFT16_1_out4_im),  // sfix22_En15
                           .x4_re(FFT16_1_out5_re),  // sfix22_En15
                           .x4_im(FFT16_1_out5_im),  // sfix22_En15
                           .x5_re(FFT16_1_out6_re),  // sfix22_En15
                           .x5_im(FFT16_1_out6_im),  // sfix22_En15
                           .x6_re(FFT16_1_out7_re),  // sfix22_En15
                           .x6_im(FFT16_1_out7_im),  // sfix22_En15
                           .x7_re(FFT16_1_out8_re),  // sfix22_En15
                           .x7_im(FFT16_1_out8_im),  // sfix22_En15
                           .x8_re(FFT16_1_out9_re),  // sfix22_En15
                           .x8_im(FFT16_1_out9_im),  // sfix22_En15
                           .x9_re(FFT16_1_out10_re),  // sfix22_En15
                           .x9_im(FFT16_1_out10_im),  // sfix22_En15
                           .x10_re(FFT16_1_out11_re),  // sfix22_En15
                           .x10_im(FFT16_1_out11_im),  // sfix22_En15
                           .x11_re(FFT16_1_out12_re),  // sfix22_En15
                           .x11_im(FFT16_1_out12_im),  // sfix22_En15
                           .x12_re(FFT16_1_out13_re),  // sfix22_En15
                           .x12_im(FFT16_1_out13_im),  // sfix22_En15
                           .x13_re(FFT16_1_out14_re),  // sfix22_En15
                           .x13_im(FFT16_1_out14_im),  // sfix22_En15
                           .x14_re(FFT16_1_out15_re),  // sfix22_En15
                           .x14_im(FFT16_1_out15_im),  // sfix22_En15
                           .x15_re(FFT16_1_out16_re),  // sfix22_En15
                           .x15_im(FFT16_1_out16_im)  // sfix22_En15
                           );

  always @(posedge clk or posedge reset)
    begin : Delay48_process
      if (reset == 1'b1) begin
        for(Delay48_t_1 = 32'sd0; Delay48_t_1 <= 32'sd2; Delay48_t_1 = Delay48_t_1 + 32'sd1) begin
          Delay48_reg_re[Delay48_t_1] <= 22'sb0000000000000000000000;
          Delay48_reg_im[Delay48_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay48_t_0_1 = 32'sd0; Delay48_t_0_1 <= 32'sd2; Delay48_t_0_1 = Delay48_t_0_1 + 32'sd1) begin
            Delay48_reg_re[Delay48_t_0_1] <= Delay48_reg_next_re[Delay48_t_0_1];
            Delay48_reg_im[Delay48_t_0_1] <= Delay48_reg_next_im[Delay48_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay48_out1_re = Delay48_reg_re[2];
    Delay48_out1_im = Delay48_reg_im[2];
    Delay48_reg_next_re[0] = FFT16_1_out1_re;
    Delay48_reg_next_im[0] = FFT16_1_out1_im;

    for(Delay48_t_0_0 = 32'sd0; Delay48_t_0_0 <= 32'sd1; Delay48_t_0_0 = Delay48_t_0_0 + 32'sd1) begin
      Delay48_reg_next_re[Delay48_t_0_0 + 32'sd1] = Delay48_reg_re[Delay48_t_0_0];
      Delay48_reg_next_im[Delay48_t_0_0 + 32'sd1] = Delay48_reg_im[Delay48_t_0_0];
    end

  end



  always @(posedge clk or posedge reset)
    begin : Delay68_process
      if (reset == 1'b1) begin
        for(Delay68_t_1 = 32'sd0; Delay68_t_1 <= 32'sd2; Delay68_t_1 = Delay68_t_1 + 32'sd1) begin
          Delay68_reg_re[Delay68_t_1] <= 22'sb0000000000000000000000;
          Delay68_reg_im[Delay68_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay68_t_0_1 = 32'sd0; Delay68_t_0_1 <= 32'sd2; Delay68_t_0_1 = Delay68_t_0_1 + 32'sd1) begin
            Delay68_reg_re[Delay68_t_0_1] <= Delay68_reg_next_re[Delay68_t_0_1];
            Delay68_reg_im[Delay68_t_0_1] <= Delay68_reg_next_im[Delay68_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay68_out1_re = Delay68_reg_re[2];
    Delay68_out1_im = Delay68_reg_im[2];
    Delay68_reg_next_re[0] = Delay48_out1_re;
    Delay68_reg_next_im[0] = Delay48_out1_im;

    for(Delay68_t_0_0 = 32'sd0; Delay68_t_0_0 <= 32'sd1; Delay68_t_0_0 = Delay68_t_0_0 + 32'sd1) begin
      Delay68_reg_next_re[Delay68_t_0_0 + 32'sd1] = Delay68_reg_re[Delay68_t_0_0];
      Delay68_reg_next_im[Delay68_t_0_0 + 32'sd1] = Delay68_reg_im[Delay68_t_0_0];
    end

  end



  assign Add_add_cast = {{10{Delay57_out1_re[21]}}, Delay57_out1_re};
  assign Add_add_cast_1 = {{10{Delay68_out1_re[21]}}, Delay68_out1_re};
  assign Add_add_temp = Add_add_cast + Add_add_cast_1;
  assign Add_out1_re = Add_add_temp[21:0];
  assign Add_add_cast_2 = {{10{Delay57_out1_im[21]}}, Delay57_out1_im};
  assign Add_add_cast_3 = {{10{Delay68_out1_im[21]}}, Delay68_out1_im};
  assign Add_add_temp_1 = Add_add_cast_2 + Add_add_cast_3;
  assign Add_out1_im = Add_add_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay_process
      if (reset == 1'b1) begin
        for(Delay_t_1 = 32'sd0; Delay_t_1 <= 32'sd1; Delay_t_1 = Delay_t_1 + 32'sd1) begin
          Delay_reg_re[Delay_t_1] <= 22'sb0000000000000000000000;
          Delay_reg_im[Delay_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay_t_0_0 = 32'sd0; Delay_t_0_0 <= 32'sd1; Delay_t_0_0 = Delay_t_0_0 + 32'sd1) begin
            Delay_reg_re[Delay_t_0_0] <= Delay_reg_next_re[Delay_t_0_0];
            Delay_reg_im[Delay_t_0_0] <= Delay_reg_next_im[Delay_t_0_0];
          end
        end
      end
    end

  assign Delay_out1_re = Delay_reg_re[1];
  assign Delay_out1_im = Delay_reg_im[1];
  assign Delay_reg_next_re[0] = Add_out1_re;
  assign Delay_reg_next_im[0] = Add_out1_im;
  assign Delay_reg_next_re[1] = Delay_reg_re[0];
  assign Delay_reg_next_im[1] = Delay_reg_im[0];



  assign x0_re = Delay_out1_re;

  assign x0_im = Delay_out1_im;

  always @(posedge clk or posedge reset)
    begin : Delay18_process
      if (reset == 1'b1) begin
        for(Delay18_t_1 = 32'sd0; Delay18_t_1 <= 32'sd2; Delay18_t_1 = Delay18_t_1 + 32'sd1) begin
          Delay18_reg_re[Delay18_t_1] <= 22'sb0000000000000000000000;
          Delay18_reg_im[Delay18_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay18_t_0_1 = 32'sd0; Delay18_t_0_1 <= 32'sd2; Delay18_t_0_1 = Delay18_t_0_1 + 32'sd1) begin
            Delay18_reg_re[Delay18_t_0_1] <= Delay18_reg_next_re[Delay18_t_0_1];
            Delay18_reg_im[Delay18_t_0_1] <= Delay18_reg_next_im[Delay18_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay18_out1_re = Delay18_reg_re[2];
    Delay18_out1_im = Delay18_reg_im[2];
    Delay18_reg_next_re[0] = FFT16_out2_re;
    Delay18_reg_next_im[0] = FFT16_out2_im;

    for(Delay18_t_0_0 = 32'sd0; Delay18_t_0_0 <= 32'sd1; Delay18_t_0_0 = Delay18_t_0_0 + 32'sd1) begin
      Delay18_reg_next_re[Delay18_t_0_0 + 32'sd1] = Delay18_reg_re[Delay18_t_0_0];
      Delay18_reg_next_im[Delay18_t_0_0 + 32'sd1] = Delay18_reg_im[Delay18_t_0_0];
    end

  end



  always @(posedge clk or posedge reset)
    begin : Delay54_process
      if (reset == 1'b1) begin
        for(Delay54_t_1 = 32'sd0; Delay54_t_1 <= 32'sd2; Delay54_t_1 = Delay54_t_1 + 32'sd1) begin
          Delay54_reg_re[Delay54_t_1] <= 22'sb0000000000000000000000;
          Delay54_reg_im[Delay54_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay54_t_0_1 = 32'sd0; Delay54_t_0_1 <= 32'sd2; Delay54_t_0_1 = Delay54_t_0_1 + 32'sd1) begin
            Delay54_reg_re[Delay54_t_0_1] <= Delay54_reg_next_re[Delay54_t_0_1];
            Delay54_reg_im[Delay54_t_0_1] <= Delay54_reg_next_im[Delay54_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay54_out1_re = Delay54_reg_re[2];
    Delay54_out1_im = Delay54_reg_im[2];
    Delay54_reg_next_re[0] = Delay18_out1_re;
    Delay54_reg_next_im[0] = Delay18_out1_im;

    for(Delay54_t_0_0 = 32'sd0; Delay54_t_0_0 <= 32'sd1; Delay54_t_0_0 = Delay54_t_0_0 + 32'sd1) begin
      Delay54_reg_next_re[Delay54_t_0_0 + 32'sd1] = Delay54_reg_re[Delay54_t_0_0];
      Delay54_reg_next_im[Delay54_t_0_0 + 32'sd1] = Delay54_reg_im[Delay54_t_0_0];
    end

  end



  assign Constant2_out1_re = 18'sb011111011000101001;
  assign Constant2_out1_im = 18'sb111001110000011101;



  complexmult_block4 u_complexmult (.clk(clk),
                                    .reset(reset),
                                    .enb_1_64_0(enb_1_64_0),
                                    .x1_re(FFT16_1_out2_re),  // sfix22_En15
                                    .x1_im(FFT16_1_out2_im),  // sfix22_En15
                                    .In3_re(Constant2_out1_re),  // sfix18_En17
                                    .In3_im(Constant2_out1_im),  // sfix18_En17
                                    .Out1_re(complexmult_out1_re),  // sfix22_En15
                                    .Out1_im(complexmult_out1_im)  // sfix22_En15
                                    );

  always @(posedge clk or posedge reset)
    begin : Delay69_process
      if (reset == 1'b1) begin
        Delay69_out1_re <= 22'sb0000000000000000000000;
        Delay69_out1_im <= 22'sb0000000000000000000000;
      end
      else begin
        if (enb_1_64_0) begin
          Delay69_out1_re <= complexmult_out1_re;
          Delay69_out1_im <= complexmult_out1_im;
        end
      end
    end



  assign Add2_add_cast = {{10{Delay54_out1_re[21]}}, Delay54_out1_re};
  assign Add2_add_cast_1 = {{10{Delay69_out1_re[21]}}, Delay69_out1_re};
  assign Add2_add_temp = Add2_add_cast + Add2_add_cast_1;
  assign Add2_out1_re = Add2_add_temp[21:0];
  assign Add2_add_cast_2 = {{10{Delay54_out1_im[21]}}, Delay54_out1_im};
  assign Add2_add_cast_3 = {{10{Delay69_out1_im[21]}}, Delay69_out1_im};
  assign Add2_add_temp_1 = Add2_add_cast_2 + Add2_add_cast_3;
  assign Add2_out1_im = Add2_add_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay10_process
      if (reset == 1'b1) begin
        for(Delay10_t_1 = 32'sd0; Delay10_t_1 <= 32'sd1; Delay10_t_1 = Delay10_t_1 + 32'sd1) begin
          Delay10_reg_re[Delay10_t_1] <= 22'sb0000000000000000000000;
          Delay10_reg_im[Delay10_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay10_t_0_0 = 32'sd0; Delay10_t_0_0 <= 32'sd1; Delay10_t_0_0 = Delay10_t_0_0 + 32'sd1) begin
            Delay10_reg_re[Delay10_t_0_0] <= Delay10_reg_next_re[Delay10_t_0_0];
            Delay10_reg_im[Delay10_t_0_0] <= Delay10_reg_next_im[Delay10_t_0_0];
          end
        end
      end
    end

  assign Delay10_out1_re = Delay10_reg_re[1];
  assign Delay10_out1_im = Delay10_reg_im[1];
  assign Delay10_reg_next_re[0] = Add2_out1_re;
  assign Delay10_reg_next_im[0] = Add2_out1_im;
  assign Delay10_reg_next_re[1] = Delay10_reg_re[0];
  assign Delay10_reg_next_im[1] = Delay10_reg_im[0];



  assign x1_re = Delay10_out1_re;

  assign x1_im = Delay10_out1_im;

  always @(posedge clk or posedge reset)
    begin : Delay19_process
      if (reset == 1'b1) begin
        for(Delay19_t_1 = 32'sd0; Delay19_t_1 <= 32'sd2; Delay19_t_1 = Delay19_t_1 + 32'sd1) begin
          Delay19_reg_re[Delay19_t_1] <= 22'sb0000000000000000000000;
          Delay19_reg_im[Delay19_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay19_t_0_1 = 32'sd0; Delay19_t_0_1 <= 32'sd2; Delay19_t_0_1 = Delay19_t_0_1 + 32'sd1) begin
            Delay19_reg_re[Delay19_t_0_1] <= Delay19_reg_next_re[Delay19_t_0_1];
            Delay19_reg_im[Delay19_t_0_1] <= Delay19_reg_next_im[Delay19_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay19_out1_re = Delay19_reg_re[2];
    Delay19_out1_im = Delay19_reg_im[2];
    Delay19_reg_next_re[0] = FFT16_out3_re;
    Delay19_reg_next_im[0] = FFT16_out3_im;

    for(Delay19_t_0_0 = 32'sd0; Delay19_t_0_0 <= 32'sd1; Delay19_t_0_0 = Delay19_t_0_0 + 32'sd1) begin
      Delay19_reg_next_re[Delay19_t_0_0 + 32'sd1] = Delay19_reg_re[Delay19_t_0_0];
      Delay19_reg_next_im[Delay19_t_0_0 + 32'sd1] = Delay19_reg_im[Delay19_t_0_0];
    end

  end



  always @(posedge clk or posedge reset)
    begin : Delay55_process
      if (reset == 1'b1) begin
        for(Delay55_t_1 = 32'sd0; Delay55_t_1 <= 32'sd2; Delay55_t_1 = Delay55_t_1 + 32'sd1) begin
          Delay55_reg_re[Delay55_t_1] <= 22'sb0000000000000000000000;
          Delay55_reg_im[Delay55_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay55_t_0_1 = 32'sd0; Delay55_t_0_1 <= 32'sd2; Delay55_t_0_1 = Delay55_t_0_1 + 32'sd1) begin
            Delay55_reg_re[Delay55_t_0_1] <= Delay55_reg_next_re[Delay55_t_0_1];
            Delay55_reg_im[Delay55_t_0_1] <= Delay55_reg_next_im[Delay55_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay55_out1_re = Delay55_reg_re[2];
    Delay55_out1_im = Delay55_reg_im[2];
    Delay55_reg_next_re[0] = Delay19_out1_re;
    Delay55_reg_next_im[0] = Delay19_out1_im;

    for(Delay55_t_0_0 = 32'sd0; Delay55_t_0_0 <= 32'sd1; Delay55_t_0_0 = Delay55_t_0_0 + 32'sd1) begin
      Delay55_reg_next_re[Delay55_t_0_0 + 32'sd1] = Delay55_reg_re[Delay55_t_0_0];
      Delay55_reg_next_im[Delay55_t_0_0 + 32'sd1] = Delay55_reg_im[Delay55_t_0_0];
    end

  end



  assign Constant1_out1_re = 18'sb011101100100000111;
  assign Constant1_out1_im = 18'sb110011110000010001;



  complexmult1_block4 u_complexmult1 (.clk(clk),
                                      .reset(reset),
                                      .enb_1_64_0(enb_1_64_0),
                                      .x1_re(FFT16_1_out3_re),  // sfix22_En15
                                      .x1_im(FFT16_1_out3_im),  // sfix22_En15
                                      .In3_re(Constant1_out1_re),  // sfix18_En17
                                      .In3_im(Constant1_out1_im),  // sfix18_En17
                                      .Out1_re(complexmult1_out1_re),  // sfix22_En15
                                      .Out1_im(complexmult1_out1_im)  // sfix22_En15
                                      );

  always @(posedge clk or posedge reset)
    begin : Delay70_process
      if (reset == 1'b1) begin
        Delay70_out1_re <= 22'sb0000000000000000000000;
        Delay70_out1_im <= 22'sb0000000000000000000000;
      end
      else begin
        if (enb_1_64_0) begin
          Delay70_out1_re <= complexmult1_out1_re;
          Delay70_out1_im <= complexmult1_out1_im;
        end
      end
    end



  assign Add4_add_cast = {{10{Delay55_out1_re[21]}}, Delay55_out1_re};
  assign Add4_add_cast_1 = {{10{Delay70_out1_re[21]}}, Delay70_out1_re};
  assign Add4_add_temp = Add4_add_cast + Add4_add_cast_1;
  assign Add4_out1_re = Add4_add_temp[21:0];
  assign Add4_add_cast_2 = {{10{Delay55_out1_im[21]}}, Delay55_out1_im};
  assign Add4_add_cast_3 = {{10{Delay70_out1_im[21]}}, Delay70_out1_im};
  assign Add4_add_temp_1 = Add4_add_cast_2 + Add4_add_cast_3;
  assign Add4_out1_im = Add4_add_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay12_process
      if (reset == 1'b1) begin
        for(Delay12_t_1 = 32'sd0; Delay12_t_1 <= 32'sd1; Delay12_t_1 = Delay12_t_1 + 32'sd1) begin
          Delay12_reg_re[Delay12_t_1] <= 22'sb0000000000000000000000;
          Delay12_reg_im[Delay12_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay12_t_0_0 = 32'sd0; Delay12_t_0_0 <= 32'sd1; Delay12_t_0_0 = Delay12_t_0_0 + 32'sd1) begin
            Delay12_reg_re[Delay12_t_0_0] <= Delay12_reg_next_re[Delay12_t_0_0];
            Delay12_reg_im[Delay12_t_0_0] <= Delay12_reg_next_im[Delay12_t_0_0];
          end
        end
      end
    end

  assign Delay12_out1_re = Delay12_reg_re[1];
  assign Delay12_out1_im = Delay12_reg_im[1];
  assign Delay12_reg_next_re[0] = Add4_out1_re;
  assign Delay12_reg_next_im[0] = Add4_out1_im;
  assign Delay12_reg_next_re[1] = Delay12_reg_re[0];
  assign Delay12_reg_next_im[1] = Delay12_reg_im[0];



  assign x2_re = Delay12_out1_re;

  assign x2_im = Delay12_out1_im;

  always @(posedge clk or posedge reset)
    begin : Delay16_process
      if (reset == 1'b1) begin
        for(Delay16_t_1 = 32'sd0; Delay16_t_1 <= 32'sd2; Delay16_t_1 = Delay16_t_1 + 32'sd1) begin
          Delay16_reg_re[Delay16_t_1] <= 22'sb0000000000000000000000;
          Delay16_reg_im[Delay16_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay16_t_0_1 = 32'sd0; Delay16_t_0_1 <= 32'sd2; Delay16_t_0_1 = Delay16_t_0_1 + 32'sd1) begin
            Delay16_reg_re[Delay16_t_0_1] <= Delay16_reg_next_re[Delay16_t_0_1];
            Delay16_reg_im[Delay16_t_0_1] <= Delay16_reg_next_im[Delay16_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay16_out1_re = Delay16_reg_re[2];
    Delay16_out1_im = Delay16_reg_im[2];
    Delay16_reg_next_re[0] = FFT16_out4_re;
    Delay16_reg_next_im[0] = FFT16_out4_im;

    for(Delay16_t_0_0 = 32'sd0; Delay16_t_0_0 <= 32'sd1; Delay16_t_0_0 = Delay16_t_0_0 + 32'sd1) begin
      Delay16_reg_next_re[Delay16_t_0_0 + 32'sd1] = Delay16_reg_re[Delay16_t_0_0];
      Delay16_reg_next_im[Delay16_t_0_0 + 32'sd1] = Delay16_reg_im[Delay16_t_0_0];
    end

  end



  always @(posedge clk or posedge reset)
    begin : Delay53_process
      if (reset == 1'b1) begin
        for(Delay53_t_1 = 32'sd0; Delay53_t_1 <= 32'sd2; Delay53_t_1 = Delay53_t_1 + 32'sd1) begin
          Delay53_reg_re[Delay53_t_1] <= 22'sb0000000000000000000000;
          Delay53_reg_im[Delay53_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay53_t_0_1 = 32'sd0; Delay53_t_0_1 <= 32'sd2; Delay53_t_0_1 = Delay53_t_0_1 + 32'sd1) begin
            Delay53_reg_re[Delay53_t_0_1] <= Delay53_reg_next_re[Delay53_t_0_1];
            Delay53_reg_im[Delay53_t_0_1] <= Delay53_reg_next_im[Delay53_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay53_out1_re = Delay53_reg_re[2];
    Delay53_out1_im = Delay53_reg_im[2];
    Delay53_reg_next_re[0] = Delay16_out1_re;
    Delay53_reg_next_im[0] = Delay16_out1_im;

    for(Delay53_t_0_0 = 32'sd0; Delay53_t_0_0 <= 32'sd1; Delay53_t_0_0 = Delay53_t_0_0 + 32'sd1) begin
      Delay53_reg_next_re[Delay53_t_0_0 + 32'sd1] = Delay53_reg_re[Delay53_t_0_0];
      Delay53_reg_next_im[Delay53_t_0_0 + 32'sd1] = Delay53_reg_im[Delay53_t_0_0];
    end

  end



  assign Constant3_out1_re = 18'sb011010100110110110;
  assign Constant3_out1_im = 18'sb101110001110001100;



  complexmult2_block4 u_complexmult2 (.clk(clk),
                                      .reset(reset),
                                      .enb_1_64_0(enb_1_64_0),
                                      .x1_re(FFT16_1_out4_re),  // sfix22_En15
                                      .x1_im(FFT16_1_out4_im),  // sfix22_En15
                                      .In3_re(Constant3_out1_re),  // sfix18_En17
                                      .In3_im(Constant3_out1_im),  // sfix18_En17
                                      .Out1_re(complexmult2_out1_re),  // sfix22_En15
                                      .Out1_im(complexmult2_out1_im)  // sfix22_En15
                                      );

  always @(posedge clk or posedge reset)
    begin : Delay71_process
      if (reset == 1'b1) begin
        Delay71_out1_re <= 22'sb0000000000000000000000;
        Delay71_out1_im <= 22'sb0000000000000000000000;
      end
      else begin
        if (enb_1_64_0) begin
          Delay71_out1_re <= complexmult2_out1_re;
          Delay71_out1_im <= complexmult2_out1_im;
        end
      end
    end



  assign Add6_add_cast = {{10{Delay53_out1_re[21]}}, Delay53_out1_re};
  assign Add6_add_cast_1 = {{10{Delay71_out1_re[21]}}, Delay71_out1_re};
  assign Add6_add_temp = Add6_add_cast + Add6_add_cast_1;
  assign Add6_out1_re = Add6_add_temp[21:0];
  assign Add6_add_cast_2 = {{10{Delay53_out1_im[21]}}, Delay53_out1_im};
  assign Add6_add_cast_3 = {{10{Delay71_out1_im[21]}}, Delay71_out1_im};
  assign Add6_add_temp_1 = Add6_add_cast_2 + Add6_add_cast_3;
  assign Add6_out1_im = Add6_add_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay14_process
      if (reset == 1'b1) begin
        for(Delay14_t_1 = 32'sd0; Delay14_t_1 <= 32'sd1; Delay14_t_1 = Delay14_t_1 + 32'sd1) begin
          Delay14_reg_re[Delay14_t_1] <= 22'sb0000000000000000000000;
          Delay14_reg_im[Delay14_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay14_t_0_0 = 32'sd0; Delay14_t_0_0 <= 32'sd1; Delay14_t_0_0 = Delay14_t_0_0 + 32'sd1) begin
            Delay14_reg_re[Delay14_t_0_0] <= Delay14_reg_next_re[Delay14_t_0_0];
            Delay14_reg_im[Delay14_t_0_0] <= Delay14_reg_next_im[Delay14_t_0_0];
          end
        end
      end
    end

  assign Delay14_out1_re = Delay14_reg_re[1];
  assign Delay14_out1_im = Delay14_reg_im[1];
  assign Delay14_reg_next_re[0] = Add6_out1_re;
  assign Delay14_reg_next_im[0] = Add6_out1_im;
  assign Delay14_reg_next_re[1] = Delay14_reg_re[0];
  assign Delay14_reg_next_im[1] = Delay14_reg_im[0];



  assign x3_re = Delay14_out1_re;

  assign x3_im = Delay14_out1_im;

  always @(posedge clk or posedge reset)
    begin : Delay23_process
      if (reset == 1'b1) begin
        for(Delay23_t_1 = 32'sd0; Delay23_t_1 <= 32'sd2; Delay23_t_1 = Delay23_t_1 + 32'sd1) begin
          Delay23_reg_re[Delay23_t_1] <= 22'sb0000000000000000000000;
          Delay23_reg_im[Delay23_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay23_t_0_1 = 32'sd0; Delay23_t_0_1 <= 32'sd2; Delay23_t_0_1 = Delay23_t_0_1 + 32'sd1) begin
            Delay23_reg_re[Delay23_t_0_1] <= Delay23_reg_next_re[Delay23_t_0_1];
            Delay23_reg_im[Delay23_t_0_1] <= Delay23_reg_next_im[Delay23_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay23_out1_re = Delay23_reg_re[2];
    Delay23_out1_im = Delay23_reg_im[2];
    Delay23_reg_next_re[0] = FFT16_out5_re;
    Delay23_reg_next_im[0] = FFT16_out5_im;

    for(Delay23_t_0_0 = 32'sd0; Delay23_t_0_0 <= 32'sd1; Delay23_t_0_0 = Delay23_t_0_0 + 32'sd1) begin
      Delay23_reg_next_re[Delay23_t_0_0 + 32'sd1] = Delay23_reg_re[Delay23_t_0_0];
      Delay23_reg_next_im[Delay23_t_0_0 + 32'sd1] = Delay23_reg_im[Delay23_t_0_0];
    end

  end



  always @(posedge clk or posedge reset)
    begin : Delay58_process
      if (reset == 1'b1) begin
        for(Delay58_t_1 = 32'sd0; Delay58_t_1 <= 32'sd2; Delay58_t_1 = Delay58_t_1 + 32'sd1) begin
          Delay58_reg_re[Delay58_t_1] <= 22'sb0000000000000000000000;
          Delay58_reg_im[Delay58_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay58_t_0_1 = 32'sd0; Delay58_t_0_1 <= 32'sd2; Delay58_t_0_1 = Delay58_t_0_1 + 32'sd1) begin
            Delay58_reg_re[Delay58_t_0_1] <= Delay58_reg_next_re[Delay58_t_0_1];
            Delay58_reg_im[Delay58_t_0_1] <= Delay58_reg_next_im[Delay58_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay58_out1_re = Delay58_reg_re[2];
    Delay58_out1_im = Delay58_reg_im[2];
    Delay58_reg_next_re[0] = Delay23_out1_re;
    Delay58_reg_next_im[0] = Delay23_out1_im;

    for(Delay58_t_0_0 = 32'sd0; Delay58_t_0_0 <= 32'sd1; Delay58_t_0_0 = Delay58_t_0_0 + 32'sd1) begin
      Delay58_reg_next_re[Delay58_t_0_0 + 32'sd1] = Delay58_reg_re[Delay58_t_0_0];
      Delay58_reg_next_im[Delay58_t_0_0 + 32'sd1] = Delay58_reg_im[Delay58_t_0_0];
    end

  end



  alpha4_block12 u_multByExp_j_Pi_4 (.clk(clk),
                                     .reset(reset),
                                     .enb_1_64_0(enb_1_64_0),
                                     .x4_re(FFT16_1_out5_re),  // sfix22_En15
                                     .x4_im(FFT16_1_out5_im),  // sfix22_En15
                                     .Out1_re(multByExp_j_Pi_4_out1_re),  // sfix22_En15
                                     .Out1_im(multByExp_j_Pi_4_out1_im)  // sfix22_En15
                                     );

  always @(posedge clk or posedge reset)
    begin : Delay49_process
      if (reset == 1'b1) begin
        Delay49_out1_re <= 22'sb0000000000000000000000;
        Delay49_out1_im <= 22'sb0000000000000000000000;
      end
      else begin
        if (enb_1_64_0) begin
          Delay49_out1_re <= multByExp_j_Pi_4_out1_re;
          Delay49_out1_im <= multByExp_j_Pi_4_out1_im;
        end
      end
    end



  always @(posedge clk or posedge reset)
    begin : Delay72_process
      if (reset == 1'b1) begin
        for(Delay72_t_1 = 32'sd0; Delay72_t_1 <= 32'sd2; Delay72_t_1 = Delay72_t_1 + 32'sd1) begin
          Delay72_reg_re[Delay72_t_1] <= 22'sb0000000000000000000000;
          Delay72_reg_im[Delay72_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay72_t_0_1 = 32'sd0; Delay72_t_0_1 <= 32'sd2; Delay72_t_0_1 = Delay72_t_0_1 + 32'sd1) begin
            Delay72_reg_re[Delay72_t_0_1] <= Delay72_reg_next_re[Delay72_t_0_1];
            Delay72_reg_im[Delay72_t_0_1] <= Delay72_reg_next_im[Delay72_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay72_out1_re = Delay72_reg_re[2];
    Delay72_out1_im = Delay72_reg_im[2];
    Delay72_reg_next_re[0] = Delay49_out1_re;
    Delay72_reg_next_im[0] = Delay49_out1_im;

    for(Delay72_t_0_0 = 32'sd0; Delay72_t_0_0 <= 32'sd1; Delay72_t_0_0 = Delay72_t_0_0 + 32'sd1) begin
      Delay72_reg_next_re[Delay72_t_0_0 + 32'sd1] = Delay72_reg_re[Delay72_t_0_0];
      Delay72_reg_next_im[Delay72_t_0_0 + 32'sd1] = Delay72_reg_im[Delay72_t_0_0];
    end

  end



  assign Add8_add_cast = {{10{Delay58_out1_re[21]}}, Delay58_out1_re};
  assign Add8_add_cast_1 = {{10{Delay72_out1_re[21]}}, Delay72_out1_re};
  assign Add8_add_temp = Add8_add_cast + Add8_add_cast_1;
  assign Add8_out1_re = Add8_add_temp[21:0];
  assign Add8_add_cast_2 = {{10{Delay58_out1_im[21]}}, Delay58_out1_im};
  assign Add8_add_cast_3 = {{10{Delay72_out1_im[21]}}, Delay72_out1_im};
  assign Add8_add_temp_1 = Add8_add_cast_2 + Add8_add_cast_3;
  assign Add8_out1_im = Add8_add_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay17_process
      if (reset == 1'b1) begin
        for(Delay17_t_1 = 32'sd0; Delay17_t_1 <= 32'sd1; Delay17_t_1 = Delay17_t_1 + 32'sd1) begin
          Delay17_reg_re[Delay17_t_1] <= 22'sb0000000000000000000000;
          Delay17_reg_im[Delay17_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay17_t_0_0 = 32'sd0; Delay17_t_0_0 <= 32'sd1; Delay17_t_0_0 = Delay17_t_0_0 + 32'sd1) begin
            Delay17_reg_re[Delay17_t_0_0] <= Delay17_reg_next_re[Delay17_t_0_0];
            Delay17_reg_im[Delay17_t_0_0] <= Delay17_reg_next_im[Delay17_t_0_0];
          end
        end
      end
    end

  assign Delay17_out1_re = Delay17_reg_re[1];
  assign Delay17_out1_im = Delay17_reg_im[1];
  assign Delay17_reg_next_re[0] = Add8_out1_re;
  assign Delay17_reg_next_im[0] = Add8_out1_im;
  assign Delay17_reg_next_re[1] = Delay17_reg_re[0];
  assign Delay17_reg_next_im[1] = Delay17_reg_im[0];



  assign x4_re = Delay17_out1_re;

  assign x4_im = Delay17_out1_im;

  always @(posedge clk or posedge reset)
    begin : Delay24_process
      if (reset == 1'b1) begin
        for(Delay24_t_1 = 32'sd0; Delay24_t_1 <= 32'sd2; Delay24_t_1 = Delay24_t_1 + 32'sd1) begin
          Delay24_reg_re[Delay24_t_1] <= 22'sb0000000000000000000000;
          Delay24_reg_im[Delay24_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay24_t_0_1 = 32'sd0; Delay24_t_0_1 <= 32'sd2; Delay24_t_0_1 = Delay24_t_0_1 + 32'sd1) begin
            Delay24_reg_re[Delay24_t_0_1] <= Delay24_reg_next_re[Delay24_t_0_1];
            Delay24_reg_im[Delay24_t_0_1] <= Delay24_reg_next_im[Delay24_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay24_out1_re = Delay24_reg_re[2];
    Delay24_out1_im = Delay24_reg_im[2];
    Delay24_reg_next_re[0] = FFT16_out6_re;
    Delay24_reg_next_im[0] = FFT16_out6_im;

    for(Delay24_t_0_0 = 32'sd0; Delay24_t_0_0 <= 32'sd1; Delay24_t_0_0 = Delay24_t_0_0 + 32'sd1) begin
      Delay24_reg_next_re[Delay24_t_0_0 + 32'sd1] = Delay24_reg_re[Delay24_t_0_0];
      Delay24_reg_next_im[Delay24_t_0_0 + 32'sd1] = Delay24_reg_im[Delay24_t_0_0];
    end

  end



  always @(posedge clk or posedge reset)
    begin : Delay59_process
      if (reset == 1'b1) begin
        for(Delay59_t_1 = 32'sd0; Delay59_t_1 <= 32'sd2; Delay59_t_1 = Delay59_t_1 + 32'sd1) begin
          Delay59_reg_re[Delay59_t_1] <= 22'sb0000000000000000000000;
          Delay59_reg_im[Delay59_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay59_t_0_1 = 32'sd0; Delay59_t_0_1 <= 32'sd2; Delay59_t_0_1 = Delay59_t_0_1 + 32'sd1) begin
            Delay59_reg_re[Delay59_t_0_1] <= Delay59_reg_next_re[Delay59_t_0_1];
            Delay59_reg_im[Delay59_t_0_1] <= Delay59_reg_next_im[Delay59_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay59_out1_re = Delay59_reg_re[2];
    Delay59_out1_im = Delay59_reg_im[2];
    Delay59_reg_next_re[0] = Delay24_out1_re;
    Delay59_reg_next_im[0] = Delay24_out1_im;

    for(Delay59_t_0_0 = 32'sd0; Delay59_t_0_0 <= 32'sd1; Delay59_t_0_0 = Delay59_t_0_0 + 32'sd1) begin
      Delay59_reg_next_re[Delay59_t_0_0 + 32'sd1] = Delay59_reg_re[Delay59_t_0_0];
      Delay59_reg_next_im[Delay59_t_0_0 + 32'sd1] = Delay59_reg_im[Delay59_t_0_0];
    end

  end



  assign Constant4_out1_re = 18'sb010001110001110100;
  assign Constant4_out1_im = 18'sb100101011001001010;



  complexmult3_block4 u_complexmult3 (.clk(clk),
                                      .reset(reset),
                                      .enb_1_64_0(enb_1_64_0),
                                      .x1_re(FFT16_1_out6_re),  // sfix22_En15
                                      .x1_im(FFT16_1_out6_im),  // sfix22_En15
                                      .In3_re(Constant4_out1_re),  // sfix18_En17
                                      .In3_im(Constant4_out1_im),  // sfix18_En17
                                      .Out1_re(complexmult3_out1_re),  // sfix22_En15
                                      .Out1_im(complexmult3_out1_im)  // sfix22_En15
                                      );

  always @(posedge clk or posedge reset)
    begin : Delay73_process
      if (reset == 1'b1) begin
        Delay73_out1_re <= 22'sb0000000000000000000000;
        Delay73_out1_im <= 22'sb0000000000000000000000;
      end
      else begin
        if (enb_1_64_0) begin
          Delay73_out1_re <= complexmult3_out1_re;
          Delay73_out1_im <= complexmult3_out1_im;
        end
      end
    end



  assign Add10_add_cast = {{10{Delay59_out1_re[21]}}, Delay59_out1_re};
  assign Add10_add_cast_1 = {{10{Delay73_out1_re[21]}}, Delay73_out1_re};
  assign Add10_add_temp = Add10_add_cast + Add10_add_cast_1;
  assign Add10_out1_re = Add10_add_temp[21:0];
  assign Add10_add_cast_2 = {{10{Delay59_out1_im[21]}}, Delay59_out1_im};
  assign Add10_add_cast_3 = {{10{Delay73_out1_im[21]}}, Delay73_out1_im};
  assign Add10_add_temp_1 = Add10_add_cast_2 + Add10_add_cast_3;
  assign Add10_out1_im = Add10_add_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay21_process
      if (reset == 1'b1) begin
        for(Delay21_t_1 = 32'sd0; Delay21_t_1 <= 32'sd1; Delay21_t_1 = Delay21_t_1 + 32'sd1) begin
          Delay21_reg_re[Delay21_t_1] <= 22'sb0000000000000000000000;
          Delay21_reg_im[Delay21_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay21_t_0_0 = 32'sd0; Delay21_t_0_0 <= 32'sd1; Delay21_t_0_0 = Delay21_t_0_0 + 32'sd1) begin
            Delay21_reg_re[Delay21_t_0_0] <= Delay21_reg_next_re[Delay21_t_0_0];
            Delay21_reg_im[Delay21_t_0_0] <= Delay21_reg_next_im[Delay21_t_0_0];
          end
        end
      end
    end

  assign Delay21_out1_re = Delay21_reg_re[1];
  assign Delay21_out1_im = Delay21_reg_im[1];
  assign Delay21_reg_next_re[0] = Add10_out1_re;
  assign Delay21_reg_next_im[0] = Add10_out1_im;
  assign Delay21_reg_next_re[1] = Delay21_reg_re[0];
  assign Delay21_reg_next_im[1] = Delay21_reg_im[0];



  assign x5_re = Delay21_out1_re;

  assign x5_im = Delay21_out1_im;

  always @(posedge clk or posedge reset)
    begin : Delay26_process
      if (reset == 1'b1) begin
        for(Delay26_t_1 = 32'sd0; Delay26_t_1 <= 32'sd2; Delay26_t_1 = Delay26_t_1 + 32'sd1) begin
          Delay26_reg_re[Delay26_t_1] <= 22'sb0000000000000000000000;
          Delay26_reg_im[Delay26_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay26_t_0_1 = 32'sd0; Delay26_t_0_1 <= 32'sd2; Delay26_t_0_1 = Delay26_t_0_1 + 32'sd1) begin
            Delay26_reg_re[Delay26_t_0_1] <= Delay26_reg_next_re[Delay26_t_0_1];
            Delay26_reg_im[Delay26_t_0_1] <= Delay26_reg_next_im[Delay26_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay26_out1_re = Delay26_reg_re[2];
    Delay26_out1_im = Delay26_reg_im[2];
    Delay26_reg_next_re[0] = FFT16_out7_re;
    Delay26_reg_next_im[0] = FFT16_out7_im;

    for(Delay26_t_0_0 = 32'sd0; Delay26_t_0_0 <= 32'sd1; Delay26_t_0_0 = Delay26_t_0_0 + 32'sd1) begin
      Delay26_reg_next_re[Delay26_t_0_0 + 32'sd1] = Delay26_reg_re[Delay26_t_0_0];
      Delay26_reg_next_im[Delay26_t_0_0 + 32'sd1] = Delay26_reg_im[Delay26_t_0_0];
    end

  end



  always @(posedge clk or posedge reset)
    begin : Delay60_process
      if (reset == 1'b1) begin
        for(Delay60_t_1 = 32'sd0; Delay60_t_1 <= 32'sd2; Delay60_t_1 = Delay60_t_1 + 32'sd1) begin
          Delay60_reg_re[Delay60_t_1] <= 22'sb0000000000000000000000;
          Delay60_reg_im[Delay60_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay60_t_0_1 = 32'sd0; Delay60_t_0_1 <= 32'sd2; Delay60_t_0_1 = Delay60_t_0_1 + 32'sd1) begin
            Delay60_reg_re[Delay60_t_0_1] <= Delay60_reg_next_re[Delay60_t_0_1];
            Delay60_reg_im[Delay60_t_0_1] <= Delay60_reg_next_im[Delay60_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay60_out1_re = Delay60_reg_re[2];
    Delay60_out1_im = Delay60_reg_im[2];
    Delay60_reg_next_re[0] = Delay26_out1_re;
    Delay60_reg_next_im[0] = Delay26_out1_im;

    for(Delay60_t_0_0 = 32'sd0; Delay60_t_0_0 <= 32'sd1; Delay60_t_0_0 = Delay60_t_0_0 + 32'sd1) begin
      Delay60_reg_next_re[Delay60_t_0_0 + 32'sd1] = Delay60_reg_re[Delay60_t_0_0];
      Delay60_reg_next_im[Delay60_t_0_0 + 32'sd1] = Delay60_reg_im[Delay60_t_0_0];
    end

  end



  assign Constant5_out1_re = 18'sb001100001111101111;
  assign Constant5_out1_im = 18'sb100010011011111001;



  complexmult4_block u_complexmult4 (.clk(clk),
                                     .reset(reset),
                                     .enb_1_64_0(enb_1_64_0),
                                     .x1_re(FFT16_1_out7_re),  // sfix22_En15
                                     .x1_im(FFT16_1_out7_im),  // sfix22_En15
                                     .In3_re(Constant5_out1_re),  // sfix18_En17
                                     .In3_im(Constant5_out1_im),  // sfix18_En17
                                     .Out1_re(complexmult4_out1_re),  // sfix22_En15
                                     .Out1_im(complexmult4_out1_im)  // sfix22_En15
                                     );

  always @(posedge clk or posedge reset)
    begin : Delay74_process
      if (reset == 1'b1) begin
        Delay74_out1_re <= 22'sb0000000000000000000000;
        Delay74_out1_im <= 22'sb0000000000000000000000;
      end
      else begin
        if (enb_1_64_0) begin
          Delay74_out1_re <= complexmult4_out1_re;
          Delay74_out1_im <= complexmult4_out1_im;
        end
      end
    end



  assign Add12_add_cast = {{10{Delay60_out1_re[21]}}, Delay60_out1_re};
  assign Add12_add_cast_1 = {{10{Delay74_out1_re[21]}}, Delay74_out1_re};
  assign Add12_add_temp = Add12_add_cast + Add12_add_cast_1;
  assign Add12_out1_re = Add12_add_temp[21:0];
  assign Add12_add_cast_2 = {{10{Delay60_out1_im[21]}}, Delay60_out1_im};
  assign Add12_add_cast_3 = {{10{Delay74_out1_im[21]}}, Delay74_out1_im};
  assign Add12_add_temp_1 = Add12_add_cast_2 + Add12_add_cast_3;
  assign Add12_out1_im = Add12_add_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay28_process
      if (reset == 1'b1) begin
        for(Delay28_t_1 = 32'sd0; Delay28_t_1 <= 32'sd1; Delay28_t_1 = Delay28_t_1 + 32'sd1) begin
          Delay28_reg_re[Delay28_t_1] <= 22'sb0000000000000000000000;
          Delay28_reg_im[Delay28_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay28_t_0_0 = 32'sd0; Delay28_t_0_0 <= 32'sd1; Delay28_t_0_0 = Delay28_t_0_0 + 32'sd1) begin
            Delay28_reg_re[Delay28_t_0_0] <= Delay28_reg_next_re[Delay28_t_0_0];
            Delay28_reg_im[Delay28_t_0_0] <= Delay28_reg_next_im[Delay28_t_0_0];
          end
        end
      end
    end

  assign Delay28_out1_re = Delay28_reg_re[1];
  assign Delay28_out1_im = Delay28_reg_im[1];
  assign Delay28_reg_next_re[0] = Add12_out1_re;
  assign Delay28_reg_next_im[0] = Add12_out1_im;
  assign Delay28_reg_next_re[1] = Delay28_reg_re[0];
  assign Delay28_reg_next_im[1] = Delay28_reg_im[0];



  assign x6_re = Delay28_out1_re;

  assign x6_im = Delay28_out1_im;

  always @(posedge clk or posedge reset)
    begin : Delay27_process
      if (reset == 1'b1) begin
        for(Delay27_t_1 = 32'sd0; Delay27_t_1 <= 32'sd2; Delay27_t_1 = Delay27_t_1 + 32'sd1) begin
          Delay27_reg_re[Delay27_t_1] <= 22'sb0000000000000000000000;
          Delay27_reg_im[Delay27_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay27_t_0_1 = 32'sd0; Delay27_t_0_1 <= 32'sd2; Delay27_t_0_1 = Delay27_t_0_1 + 32'sd1) begin
            Delay27_reg_re[Delay27_t_0_1] <= Delay27_reg_next_re[Delay27_t_0_1];
            Delay27_reg_im[Delay27_t_0_1] <= Delay27_reg_next_im[Delay27_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay27_out1_re = Delay27_reg_re[2];
    Delay27_out1_im = Delay27_reg_im[2];
    Delay27_reg_next_re[0] = FFT16_out8_re;
    Delay27_reg_next_im[0] = FFT16_out8_im;

    for(Delay27_t_0_0 = 32'sd0; Delay27_t_0_0 <= 32'sd1; Delay27_t_0_0 = Delay27_t_0_0 + 32'sd1) begin
      Delay27_reg_next_re[Delay27_t_0_0 + 32'sd1] = Delay27_reg_re[Delay27_t_0_0];
      Delay27_reg_next_im[Delay27_t_0_0 + 32'sd1] = Delay27_reg_im[Delay27_t_0_0];
    end

  end



  always @(posedge clk or posedge reset)
    begin : Delay61_process
      if (reset == 1'b1) begin
        for(Delay61_t_1 = 32'sd0; Delay61_t_1 <= 32'sd2; Delay61_t_1 = Delay61_t_1 + 32'sd1) begin
          Delay61_reg_re[Delay61_t_1] <= 22'sb0000000000000000000000;
          Delay61_reg_im[Delay61_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay61_t_0_1 = 32'sd0; Delay61_t_0_1 <= 32'sd2; Delay61_t_0_1 = Delay61_t_0_1 + 32'sd1) begin
            Delay61_reg_re[Delay61_t_0_1] <= Delay61_reg_next_re[Delay61_t_0_1];
            Delay61_reg_im[Delay61_t_0_1] <= Delay61_reg_next_im[Delay61_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay61_out1_re = Delay61_reg_re[2];
    Delay61_out1_im = Delay61_reg_im[2];
    Delay61_reg_next_re[0] = Delay27_out1_re;
    Delay61_reg_next_im[0] = Delay27_out1_im;

    for(Delay61_t_0_0 = 32'sd0; Delay61_t_0_0 <= 32'sd1; Delay61_t_0_0 = Delay61_t_0_0 + 32'sd1) begin
      Delay61_reg_next_re[Delay61_t_0_0 + 32'sd1] = Delay61_reg_re[Delay61_t_0_0];
      Delay61_reg_next_im[Delay61_t_0_0 + 32'sd1] = Delay61_reg_im[Delay61_t_0_0];
    end

  end



  assign Constant7_out1_re = 18'sb000110001111100011;
  assign Constant7_out1_im = 18'sb100000100111010111;



  complexmult5_block u_complexmult5 (.clk(clk),
                                     .reset(reset),
                                     .enb_1_64_0(enb_1_64_0),
                                     .x1_re(FFT16_1_out8_re),  // sfix22_En15
                                     .x1_im(FFT16_1_out8_im),  // sfix22_En15
                                     .In3_re(Constant7_out1_re),  // sfix18_En17
                                     .In3_im(Constant7_out1_im),  // sfix18_En17
                                     .Out1_re(complexmult5_out1_re),  // sfix22_En15
                                     .Out1_im(complexmult5_out1_im)  // sfix22_En15
                                     );

  always @(posedge clk or posedge reset)
    begin : Delay75_process
      if (reset == 1'b1) begin
        Delay75_out1_re <= 22'sb0000000000000000000000;
        Delay75_out1_im <= 22'sb0000000000000000000000;
      end
      else begin
        if (enb_1_64_0) begin
          Delay75_out1_re <= complexmult5_out1_re;
          Delay75_out1_im <= complexmult5_out1_im;
        end
      end
    end



  assign Add14_add_cast = {{10{Delay61_out1_re[21]}}, Delay61_out1_re};
  assign Add14_add_cast_1 = {{10{Delay75_out1_re[21]}}, Delay75_out1_re};
  assign Add14_add_temp = Add14_add_cast + Add14_add_cast_1;
  assign Add14_out1_re = Add14_add_temp[21:0];
  assign Add14_add_cast_2 = {{10{Delay61_out1_im[21]}}, Delay61_out1_im};
  assign Add14_add_cast_3 = {{10{Delay75_out1_im[21]}}, Delay75_out1_im};
  assign Add14_add_temp_1 = Add14_add_cast_2 + Add14_add_cast_3;
  assign Add14_out1_im = Add14_add_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay30_process
      if (reset == 1'b1) begin
        for(Delay30_t_1 = 32'sd0; Delay30_t_1 <= 32'sd1; Delay30_t_1 = Delay30_t_1 + 32'sd1) begin
          Delay30_reg_re[Delay30_t_1] <= 22'sb0000000000000000000000;
          Delay30_reg_im[Delay30_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay30_t_0_0 = 32'sd0; Delay30_t_0_0 <= 32'sd1; Delay30_t_0_0 = Delay30_t_0_0 + 32'sd1) begin
            Delay30_reg_re[Delay30_t_0_0] <= Delay30_reg_next_re[Delay30_t_0_0];
            Delay30_reg_im[Delay30_t_0_0] <= Delay30_reg_next_im[Delay30_t_0_0];
          end
        end
      end
    end

  assign Delay30_out1_re = Delay30_reg_re[1];
  assign Delay30_out1_im = Delay30_reg_im[1];
  assign Delay30_reg_next_re[0] = Add14_out1_re;
  assign Delay30_reg_next_im[0] = Add14_out1_im;
  assign Delay30_reg_next_re[1] = Delay30_reg_re[0];
  assign Delay30_reg_next_im[1] = Delay30_reg_im[0];



  assign x7_re = Delay30_out1_re;

  assign x7_im = Delay30_out1_im;

  always @(posedge clk or posedge reset)
    begin : Delay4_process
      if (reset == 1'b1) begin
        for(Delay4_t_1 = 32'sd0; Delay4_t_1 <= 32'sd2; Delay4_t_1 = Delay4_t_1 + 32'sd1) begin
          Delay4_reg_re[Delay4_t_1] <= 22'sb0000000000000000000000;
          Delay4_reg_im[Delay4_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay4_t_0_1 = 32'sd0; Delay4_t_0_1 <= 32'sd2; Delay4_t_0_1 = Delay4_t_0_1 + 32'sd1) begin
            Delay4_reg_re[Delay4_t_0_1] <= Delay4_reg_next_re[Delay4_t_0_1];
            Delay4_reg_im[Delay4_t_0_1] <= Delay4_reg_next_im[Delay4_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay4_out1_re = Delay4_reg_re[2];
    Delay4_out1_im = Delay4_reg_im[2];
    Delay4_reg_next_re[0] = FFT16_out9_re;
    Delay4_reg_next_im[0] = FFT16_out9_im;

    for(Delay4_t_0_0 = 32'sd0; Delay4_t_0_0 <= 32'sd1; Delay4_t_0_0 = Delay4_t_0_0 + 32'sd1) begin
      Delay4_reg_next_re[Delay4_t_0_0 + 32'sd1] = Delay4_reg_re[Delay4_t_0_0];
      Delay4_reg_next_im[Delay4_t_0_0 + 32'sd1] = Delay4_reg_im[Delay4_t_0_0];
    end

  end



  always @(posedge clk or posedge reset)
    begin : Delay63_process
      if (reset == 1'b1) begin
        for(Delay63_t_1 = 32'sd0; Delay63_t_1 <= 32'sd2; Delay63_t_1 = Delay63_t_1 + 32'sd1) begin
          Delay63_reg_re[Delay63_t_1] <= 22'sb0000000000000000000000;
          Delay63_reg_im[Delay63_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay63_t_0_1 = 32'sd0; Delay63_t_0_1 <= 32'sd2; Delay63_t_0_1 = Delay63_t_0_1 + 32'sd1) begin
            Delay63_reg_re[Delay63_t_0_1] <= Delay63_reg_next_re[Delay63_t_0_1];
            Delay63_reg_im[Delay63_t_0_1] <= Delay63_reg_next_im[Delay63_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay63_out1_re = Delay63_reg_re[2];
    Delay63_out1_im = Delay63_reg_im[2];
    Delay63_reg_next_re[0] = Delay4_out1_re;
    Delay63_reg_next_im[0] = Delay4_out1_im;

    for(Delay63_t_0_0 = 32'sd0; Delay63_t_0_0 <= 32'sd1; Delay63_t_0_0 = Delay63_t_0_0 + 32'sd1) begin
      Delay63_reg_next_re[Delay63_t_0_0 + 32'sd1] = Delay63_reg_re[Delay63_t_0_0];
      Delay63_reg_next_im[Delay63_t_0_0 + 32'sd1] = Delay63_reg_im[Delay63_t_0_0];
    end

  end



  multByMinusJ_block12 u_multByMinusJ (.x4_re(FFT16_1_out9_re),  // sfix22_En15
                                       .x4_im(FFT16_1_out9_im),  // sfix22_En15
                                       .Out1_re(multByMinusJ_out1_re),  // sfix22_En15
                                       .Out1_im(multByMinusJ_out1_im)  // sfix22_En15
                                       );

  always @(posedge clk or posedge reset)
    begin : Delay50_process
      if (reset == 1'b1) begin
        for(Delay50_t_1 = 32'sd0; Delay50_t_1 <= 32'sd2; Delay50_t_1 = Delay50_t_1 + 32'sd1) begin
          Delay50_reg_re[Delay50_t_1] <= 22'sb0000000000000000000000;
          Delay50_reg_im[Delay50_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay50_t_0_1 = 32'sd0; Delay50_t_0_1 <= 32'sd2; Delay50_t_0_1 = Delay50_t_0_1 + 32'sd1) begin
            Delay50_reg_re[Delay50_t_0_1] <= Delay50_reg_next_re[Delay50_t_0_1];
            Delay50_reg_im[Delay50_t_0_1] <= Delay50_reg_next_im[Delay50_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay50_out1_re = Delay50_reg_re[2];
    Delay50_out1_im = Delay50_reg_im[2];
    Delay50_reg_next_re[0] = multByMinusJ_out1_re;
    Delay50_reg_next_im[0] = multByMinusJ_out1_im;

    for(Delay50_t_0_0 = 32'sd0; Delay50_t_0_0 <= 32'sd1; Delay50_t_0_0 = Delay50_t_0_0 + 32'sd1) begin
      Delay50_reg_next_re[Delay50_t_0_0 + 32'sd1] = Delay50_reg_re[Delay50_t_0_0];
      Delay50_reg_next_im[Delay50_t_0_0 + 32'sd1] = Delay50_reg_im[Delay50_t_0_0];
    end

  end



  always @(posedge clk or posedge reset)
    begin : Delay76_process
      if (reset == 1'b1) begin
        for(Delay76_t_1 = 32'sd0; Delay76_t_1 <= 32'sd2; Delay76_t_1 = Delay76_t_1 + 32'sd1) begin
          Delay76_reg_re[Delay76_t_1] <= 22'sb0000000000000000000000;
          Delay76_reg_im[Delay76_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay76_t_0_1 = 32'sd0; Delay76_t_0_1 <= 32'sd2; Delay76_t_0_1 = Delay76_t_0_1 + 32'sd1) begin
            Delay76_reg_re[Delay76_t_0_1] <= Delay76_reg_next_re[Delay76_t_0_1];
            Delay76_reg_im[Delay76_t_0_1] <= Delay76_reg_next_im[Delay76_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay76_out1_re = Delay76_reg_re[2];
    Delay76_out1_im = Delay76_reg_im[2];
    Delay76_reg_next_re[0] = Delay50_out1_re;
    Delay76_reg_next_im[0] = Delay50_out1_im;

    for(Delay76_t_0_0 = 32'sd0; Delay76_t_0_0 <= 32'sd1; Delay76_t_0_0 = Delay76_t_0_0 + 32'sd1) begin
      Delay76_reg_next_re[Delay76_t_0_0 + 32'sd1] = Delay76_reg_re[Delay76_t_0_0];
      Delay76_reg_next_im[Delay76_t_0_0 + 32'sd1] = Delay76_reg_im[Delay76_t_0_0];
    end

  end



  assign Add16_add_cast = {{10{Delay63_out1_re[21]}}, Delay63_out1_re};
  assign Add16_add_cast_1 = {{10{Delay76_out1_re[21]}}, Delay76_out1_re};
  assign Add16_add_temp = Add16_add_cast + Add16_add_cast_1;
  assign Add16_out1_re = Add16_add_temp[21:0];
  assign Add16_add_cast_2 = {{10{Delay63_out1_im[21]}}, Delay63_out1_im};
  assign Add16_add_cast_3 = {{10{Delay76_out1_im[21]}}, Delay76_out1_im};
  assign Add16_add_temp_1 = Add16_add_cast_2 + Add16_add_cast_3;
  assign Add16_out1_im = Add16_add_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay32_process
      if (reset == 1'b1) begin
        for(Delay32_t_1 = 32'sd0; Delay32_t_1 <= 32'sd1; Delay32_t_1 = Delay32_t_1 + 32'sd1) begin
          Delay32_reg_re[Delay32_t_1] <= 22'sb0000000000000000000000;
          Delay32_reg_im[Delay32_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay32_t_0_0 = 32'sd0; Delay32_t_0_0 <= 32'sd1; Delay32_t_0_0 = Delay32_t_0_0 + 32'sd1) begin
            Delay32_reg_re[Delay32_t_0_0] <= Delay32_reg_next_re[Delay32_t_0_0];
            Delay32_reg_im[Delay32_t_0_0] <= Delay32_reg_next_im[Delay32_t_0_0];
          end
        end
      end
    end

  assign Delay32_out1_re = Delay32_reg_re[1];
  assign Delay32_out1_im = Delay32_reg_im[1];
  assign Delay32_reg_next_re[0] = Add16_out1_re;
  assign Delay32_reg_next_im[0] = Add16_out1_im;
  assign Delay32_reg_next_re[1] = Delay32_reg_re[0];
  assign Delay32_reg_next_im[1] = Delay32_reg_im[0];



  assign x8_re = Delay32_out1_re;

  assign x8_im = Delay32_out1_im;

  always @(posedge clk or posedge reset)
    begin : Delay2_process
      if (reset == 1'b1) begin
        for(Delay2_t_1 = 32'sd0; Delay2_t_1 <= 32'sd2; Delay2_t_1 = Delay2_t_1 + 32'sd1) begin
          Delay2_reg_re[Delay2_t_1] <= 22'sb0000000000000000000000;
          Delay2_reg_im[Delay2_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay2_t_0_1 = 32'sd0; Delay2_t_0_1 <= 32'sd2; Delay2_t_0_1 = Delay2_t_0_1 + 32'sd1) begin
            Delay2_reg_re[Delay2_t_0_1] <= Delay2_reg_next_re[Delay2_t_0_1];
            Delay2_reg_im[Delay2_t_0_1] <= Delay2_reg_next_im[Delay2_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay2_out1_re = Delay2_reg_re[2];
    Delay2_out1_im = Delay2_reg_im[2];
    Delay2_reg_next_re[0] = FFT16_out10_re;
    Delay2_reg_next_im[0] = FFT16_out10_im;

    for(Delay2_t_0_0 = 32'sd0; Delay2_t_0_0 <= 32'sd1; Delay2_t_0_0 = Delay2_t_0_0 + 32'sd1) begin
      Delay2_reg_next_re[Delay2_t_0_0 + 32'sd1] = Delay2_reg_re[Delay2_t_0_0];
      Delay2_reg_next_im[Delay2_t_0_0 + 32'sd1] = Delay2_reg_im[Delay2_t_0_0];
    end

  end



  always @(posedge clk or posedge reset)
    begin : Delay56_process
      if (reset == 1'b1) begin
        for(Delay56_t_1 = 32'sd0; Delay56_t_1 <= 32'sd2; Delay56_t_1 = Delay56_t_1 + 32'sd1) begin
          Delay56_reg_re[Delay56_t_1] <= 22'sb0000000000000000000000;
          Delay56_reg_im[Delay56_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay56_t_0_1 = 32'sd0; Delay56_t_0_1 <= 32'sd2; Delay56_t_0_1 = Delay56_t_0_1 + 32'sd1) begin
            Delay56_reg_re[Delay56_t_0_1] <= Delay56_reg_next_re[Delay56_t_0_1];
            Delay56_reg_im[Delay56_t_0_1] <= Delay56_reg_next_im[Delay56_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay56_out1_re = Delay56_reg_re[2];
    Delay56_out1_im = Delay56_reg_im[2];
    Delay56_reg_next_re[0] = Delay2_out1_re;
    Delay56_reg_next_im[0] = Delay2_out1_im;

    for(Delay56_t_0_0 = 32'sd0; Delay56_t_0_0 <= 32'sd1; Delay56_t_0_0 = Delay56_t_0_0 + 32'sd1) begin
      Delay56_reg_next_re[Delay56_t_0_0 + 32'sd1] = Delay56_reg_re[Delay56_t_0_0];
      Delay56_reg_next_im[Delay56_t_0_0 + 32'sd1] = Delay56_reg_im[Delay56_t_0_0];
    end

  end



  assign Constant8_out1_re = 18'sb111001110000011101;
  assign Constant8_out1_im = 18'sb100000100111010111;



  complexmult6_block u_complexmult6 (.clk(clk),
                                     .reset(reset),
                                     .enb_1_64_0(enb_1_64_0),
                                     .x1_re(FFT16_1_out10_re),  // sfix22_En15
                                     .x1_im(FFT16_1_out10_im),  // sfix22_En15
                                     .In3_re(Constant8_out1_re),  // sfix18_En17
                                     .In3_im(Constant8_out1_im),  // sfix18_En17
                                     .Out1_re(complexmult6_out1_re),  // sfix22_En15
                                     .Out1_im(complexmult6_out1_im)  // sfix22_En15
                                     );

  always @(posedge clk or posedge reset)
    begin : Delay77_process
      if (reset == 1'b1) begin
        Delay77_out1_re <= 22'sb0000000000000000000000;
        Delay77_out1_im <= 22'sb0000000000000000000000;
      end
      else begin
        if (enb_1_64_0) begin
          Delay77_out1_re <= complexmult6_out1_re;
          Delay77_out1_im <= complexmult6_out1_im;
        end
      end
    end



  assign Add24_add_cast = {{10{Delay56_out1_re[21]}}, Delay56_out1_re};
  assign Add24_add_cast_1 = {{10{Delay77_out1_re[21]}}, Delay77_out1_re};
  assign Add24_add_temp = Add24_add_cast + Add24_add_cast_1;
  assign Add24_out1_re = Add24_add_temp[21:0];
  assign Add24_add_cast_2 = {{10{Delay56_out1_im[21]}}, Delay56_out1_im};
  assign Add24_add_cast_3 = {{10{Delay77_out1_im[21]}}, Delay77_out1_im};
  assign Add24_add_temp_1 = Add24_add_cast_2 + Add24_add_cast_3;
  assign Add24_out1_im = Add24_add_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay34_process
      if (reset == 1'b1) begin
        for(Delay34_t_1 = 32'sd0; Delay34_t_1 <= 32'sd1; Delay34_t_1 = Delay34_t_1 + 32'sd1) begin
          Delay34_reg_re[Delay34_t_1] <= 22'sb0000000000000000000000;
          Delay34_reg_im[Delay34_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay34_t_0_0 = 32'sd0; Delay34_t_0_0 <= 32'sd1; Delay34_t_0_0 = Delay34_t_0_0 + 32'sd1) begin
            Delay34_reg_re[Delay34_t_0_0] <= Delay34_reg_next_re[Delay34_t_0_0];
            Delay34_reg_im[Delay34_t_0_0] <= Delay34_reg_next_im[Delay34_t_0_0];
          end
        end
      end
    end

  assign Delay34_out1_re = Delay34_reg_re[1];
  assign Delay34_out1_im = Delay34_reg_im[1];
  assign Delay34_reg_next_re[0] = Add24_out1_re;
  assign Delay34_reg_next_im[0] = Add24_out1_im;
  assign Delay34_reg_next_re[1] = Delay34_reg_re[0];
  assign Delay34_reg_next_im[1] = Delay34_reg_im[0];



  assign x9_re = Delay34_out1_re;

  assign x9_im = Delay34_out1_im;

  always @(posedge clk or posedge reset)
    begin : Delay3_process
      if (reset == 1'b1) begin
        for(Delay3_t_1 = 32'sd0; Delay3_t_1 <= 32'sd2; Delay3_t_1 = Delay3_t_1 + 32'sd1) begin
          Delay3_reg_re[Delay3_t_1] <= 22'sb0000000000000000000000;
          Delay3_reg_im[Delay3_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay3_t_0_1 = 32'sd0; Delay3_t_0_1 <= 32'sd2; Delay3_t_0_1 = Delay3_t_0_1 + 32'sd1) begin
            Delay3_reg_re[Delay3_t_0_1] <= Delay3_reg_next_re[Delay3_t_0_1];
            Delay3_reg_im[Delay3_t_0_1] <= Delay3_reg_next_im[Delay3_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay3_out1_re = Delay3_reg_re[2];
    Delay3_out1_im = Delay3_reg_im[2];
    Delay3_reg_next_re[0] = FFT16_out11_re;
    Delay3_reg_next_im[0] = FFT16_out11_im;

    for(Delay3_t_0_0 = 32'sd0; Delay3_t_0_0 <= 32'sd1; Delay3_t_0_0 = Delay3_t_0_0 + 32'sd1) begin
      Delay3_reg_next_re[Delay3_t_0_0 + 32'sd1] = Delay3_reg_re[Delay3_t_0_0];
      Delay3_reg_next_im[Delay3_t_0_0 + 32'sd1] = Delay3_reg_im[Delay3_t_0_0];
    end

  end



  always @(posedge clk or posedge reset)
    begin : Delay62_process
      if (reset == 1'b1) begin
        for(Delay62_t_1 = 32'sd0; Delay62_t_1 <= 32'sd2; Delay62_t_1 = Delay62_t_1 + 32'sd1) begin
          Delay62_reg_re[Delay62_t_1] <= 22'sb0000000000000000000000;
          Delay62_reg_im[Delay62_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay62_t_0_1 = 32'sd0; Delay62_t_0_1 <= 32'sd2; Delay62_t_0_1 = Delay62_t_0_1 + 32'sd1) begin
            Delay62_reg_re[Delay62_t_0_1] <= Delay62_reg_next_re[Delay62_t_0_1];
            Delay62_reg_im[Delay62_t_0_1] <= Delay62_reg_next_im[Delay62_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay62_out1_re = Delay62_reg_re[2];
    Delay62_out1_im = Delay62_reg_im[2];
    Delay62_reg_next_re[0] = Delay3_out1_re;
    Delay62_reg_next_im[0] = Delay3_out1_im;

    for(Delay62_t_0_0 = 32'sd0; Delay62_t_0_0 <= 32'sd1; Delay62_t_0_0 = Delay62_t_0_0 + 32'sd1) begin
      Delay62_reg_next_re[Delay62_t_0_0 + 32'sd1] = Delay62_reg_re[Delay62_t_0_0];
      Delay62_reg_next_im[Delay62_t_0_0 + 32'sd1] = Delay62_reg_im[Delay62_t_0_0];
    end

  end



  assign Constant6_out1_re = 18'sb110011110000010001;
  assign Constant6_out1_im = 18'sb100010011011111001;



  complexmult7_block u_complexmult7 (.clk(clk),
                                     .reset(reset),
                                     .enb_1_64_0(enb_1_64_0),
                                     .x1_re(FFT16_1_out11_re),  // sfix22_En15
                                     .x1_im(FFT16_1_out11_im),  // sfix22_En15
                                     .In3_re(Constant6_out1_re),  // sfix18_En17
                                     .In3_im(Constant6_out1_im),  // sfix18_En17
                                     .Out1_re(complexmult7_out1_re),  // sfix22_En15
                                     .Out1_im(complexmult7_out1_im)  // sfix22_En15
                                     );

  always @(posedge clk or posedge reset)
    begin : Delay78_process
      if (reset == 1'b1) begin
        Delay78_out1_re <= 22'sb0000000000000000000000;
        Delay78_out1_im <= 22'sb0000000000000000000000;
      end
      else begin
        if (enb_1_64_0) begin
          Delay78_out1_re <= complexmult7_out1_re;
          Delay78_out1_im <= complexmult7_out1_im;
        end
      end
    end



  assign Add26_add_cast = {{10{Delay62_out1_re[21]}}, Delay62_out1_re};
  assign Add26_add_cast_1 = {{10{Delay78_out1_re[21]}}, Delay78_out1_re};
  assign Add26_add_temp = Add26_add_cast + Add26_add_cast_1;
  assign Add26_out1_re = Add26_add_temp[21:0];
  assign Add26_add_cast_2 = {{10{Delay62_out1_im[21]}}, Delay62_out1_im};
  assign Add26_add_cast_3 = {{10{Delay78_out1_im[21]}}, Delay78_out1_im};
  assign Add26_add_temp_1 = Add26_add_cast_2 + Add26_add_cast_3;
  assign Add26_out1_im = Add26_add_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay36_process
      if (reset == 1'b1) begin
        for(Delay36_t_1 = 32'sd0; Delay36_t_1 <= 32'sd1; Delay36_t_1 = Delay36_t_1 + 32'sd1) begin
          Delay36_reg_re[Delay36_t_1] <= 22'sb0000000000000000000000;
          Delay36_reg_im[Delay36_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay36_t_0_0 = 32'sd0; Delay36_t_0_0 <= 32'sd1; Delay36_t_0_0 = Delay36_t_0_0 + 32'sd1) begin
            Delay36_reg_re[Delay36_t_0_0] <= Delay36_reg_next_re[Delay36_t_0_0];
            Delay36_reg_im[Delay36_t_0_0] <= Delay36_reg_next_im[Delay36_t_0_0];
          end
        end
      end
    end

  assign Delay36_out1_re = Delay36_reg_re[1];
  assign Delay36_out1_im = Delay36_reg_im[1];
  assign Delay36_reg_next_re[0] = Add26_out1_re;
  assign Delay36_reg_next_im[0] = Add26_out1_im;
  assign Delay36_reg_next_re[1] = Delay36_reg_re[0];
  assign Delay36_reg_next_im[1] = Delay36_reg_im[0];



  assign x10_re = Delay36_out1_re;

  assign x10_im = Delay36_out1_im;

  always @(posedge clk or posedge reset)
    begin : Delay1_process
      if (reset == 1'b1) begin
        for(Delay1_t_1 = 32'sd0; Delay1_t_1 <= 32'sd2; Delay1_t_1 = Delay1_t_1 + 32'sd1) begin
          Delay1_reg_re[Delay1_t_1] <= 22'sb0000000000000000000000;
          Delay1_reg_im[Delay1_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay1_t_0_1 = 32'sd0; Delay1_t_0_1 <= 32'sd2; Delay1_t_0_1 = Delay1_t_0_1 + 32'sd1) begin
            Delay1_reg_re[Delay1_t_0_1] <= Delay1_reg_next_re[Delay1_t_0_1];
            Delay1_reg_im[Delay1_t_0_1] <= Delay1_reg_next_im[Delay1_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay1_out1_re = Delay1_reg_re[2];
    Delay1_out1_im = Delay1_reg_im[2];
    Delay1_reg_next_re[0] = FFT16_out12_re;
    Delay1_reg_next_im[0] = FFT16_out12_im;

    for(Delay1_t_0_0 = 32'sd0; Delay1_t_0_0 <= 32'sd1; Delay1_t_0_0 = Delay1_t_0_0 + 32'sd1) begin
      Delay1_reg_next_re[Delay1_t_0_0 + 32'sd1] = Delay1_reg_re[Delay1_t_0_0];
      Delay1_reg_next_im[Delay1_t_0_0 + 32'sd1] = Delay1_reg_im[Delay1_t_0_0];
    end

  end



  always @(posedge clk or posedge reset)
    begin : Delay52_process
      if (reset == 1'b1) begin
        for(Delay52_t_1 = 32'sd0; Delay52_t_1 <= 32'sd2; Delay52_t_1 = Delay52_t_1 + 32'sd1) begin
          Delay52_reg_re[Delay52_t_1] <= 22'sb0000000000000000000000;
          Delay52_reg_im[Delay52_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay52_t_0_1 = 32'sd0; Delay52_t_0_1 <= 32'sd2; Delay52_t_0_1 = Delay52_t_0_1 + 32'sd1) begin
            Delay52_reg_re[Delay52_t_0_1] <= Delay52_reg_next_re[Delay52_t_0_1];
            Delay52_reg_im[Delay52_t_0_1] <= Delay52_reg_next_im[Delay52_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay52_out1_re = Delay52_reg_re[2];
    Delay52_out1_im = Delay52_reg_im[2];
    Delay52_reg_next_re[0] = Delay1_out1_re;
    Delay52_reg_next_im[0] = Delay1_out1_im;

    for(Delay52_t_0_0 = 32'sd0; Delay52_t_0_0 <= 32'sd1; Delay52_t_0_0 = Delay52_t_0_0 + 32'sd1) begin
      Delay52_reg_next_re[Delay52_t_0_0 + 32'sd1] = Delay52_reg_re[Delay52_t_0_0];
      Delay52_reg_next_im[Delay52_t_0_0 + 32'sd1] = Delay52_reg_im[Delay52_t_0_0];
    end

  end



  assign Constant9_out1_re = 18'sb101110001110001100;
  assign Constant9_out1_im = 18'sb100101011001001010;



  complexmult8_block u_complexmult8 (.clk(clk),
                                     .reset(reset),
                                     .enb_1_64_0(enb_1_64_0),
                                     .x1_re(FFT16_1_out12_re),  // sfix22_En15
                                     .x1_im(FFT16_1_out12_im),  // sfix22_En15
                                     .In3_re(Constant9_out1_re),  // sfix18_En17
                                     .In3_im(Constant9_out1_im),  // sfix18_En17
                                     .Out1_re(complexmult8_out1_re),  // sfix22_En15
                                     .Out1_im(complexmult8_out1_im)  // sfix22_En15
                                     );

  always @(posedge clk or posedge reset)
    begin : Delay79_process
      if (reset == 1'b1) begin
        Delay79_out1_re <= 22'sb0000000000000000000000;
        Delay79_out1_im <= 22'sb0000000000000000000000;
      end
      else begin
        if (enb_1_64_0) begin
          Delay79_out1_re <= complexmult8_out1_re;
          Delay79_out1_im <= complexmult8_out1_im;
        end
      end
    end



  assign Add28_add_cast = {{10{Delay52_out1_re[21]}}, Delay52_out1_re};
  assign Add28_add_cast_1 = {{10{Delay79_out1_re[21]}}, Delay79_out1_re};
  assign Add28_add_temp = Add28_add_cast + Add28_add_cast_1;
  assign Add28_out1_re = Add28_add_temp[21:0];
  assign Add28_add_cast_2 = {{10{Delay52_out1_im[21]}}, Delay52_out1_im};
  assign Add28_add_cast_3 = {{10{Delay79_out1_im[21]}}, Delay79_out1_im};
  assign Add28_add_temp_1 = Add28_add_cast_2 + Add28_add_cast_3;
  assign Add28_out1_im = Add28_add_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay38_process
      if (reset == 1'b1) begin
        for(Delay38_t_1 = 32'sd0; Delay38_t_1 <= 32'sd1; Delay38_t_1 = Delay38_t_1 + 32'sd1) begin
          Delay38_reg_re[Delay38_t_1] <= 22'sb0000000000000000000000;
          Delay38_reg_im[Delay38_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay38_t_0_0 = 32'sd0; Delay38_t_0_0 <= 32'sd1; Delay38_t_0_0 = Delay38_t_0_0 + 32'sd1) begin
            Delay38_reg_re[Delay38_t_0_0] <= Delay38_reg_next_re[Delay38_t_0_0];
            Delay38_reg_im[Delay38_t_0_0] <= Delay38_reg_next_im[Delay38_t_0_0];
          end
        end
      end
    end

  assign Delay38_out1_re = Delay38_reg_re[1];
  assign Delay38_out1_im = Delay38_reg_im[1];
  assign Delay38_reg_next_re[0] = Add28_out1_re;
  assign Delay38_reg_next_im[0] = Add28_out1_im;
  assign Delay38_reg_next_re[1] = Delay38_reg_re[0];
  assign Delay38_reg_next_im[1] = Delay38_reg_im[0];



  assign x11_re = Delay38_out1_re;

  assign x11_im = Delay38_out1_im;

  always @(posedge clk or posedge reset)
    begin : Delay5_process
      if (reset == 1'b1) begin
        for(Delay5_t_1 = 32'sd0; Delay5_t_1 <= 32'sd2; Delay5_t_1 = Delay5_t_1 + 32'sd1) begin
          Delay5_reg_re[Delay5_t_1] <= 22'sb0000000000000000000000;
          Delay5_reg_im[Delay5_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay5_t_0_1 = 32'sd0; Delay5_t_0_1 <= 32'sd2; Delay5_t_0_1 = Delay5_t_0_1 + 32'sd1) begin
            Delay5_reg_re[Delay5_t_0_1] <= Delay5_reg_next_re[Delay5_t_0_1];
            Delay5_reg_im[Delay5_t_0_1] <= Delay5_reg_next_im[Delay5_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay5_out1_re = Delay5_reg_re[2];
    Delay5_out1_im = Delay5_reg_im[2];
    Delay5_reg_next_re[0] = FFT16_out13_re;
    Delay5_reg_next_im[0] = FFT16_out13_im;

    for(Delay5_t_0_0 = 32'sd0; Delay5_t_0_0 <= 32'sd1; Delay5_t_0_0 = Delay5_t_0_0 + 32'sd1) begin
      Delay5_reg_next_re[Delay5_t_0_0 + 32'sd1] = Delay5_reg_re[Delay5_t_0_0];
      Delay5_reg_next_im[Delay5_t_0_0 + 32'sd1] = Delay5_reg_im[Delay5_t_0_0];
    end

  end



  always @(posedge clk or posedge reset)
    begin : Delay64_process
      if (reset == 1'b1) begin
        for(Delay64_t_1 = 32'sd0; Delay64_t_1 <= 32'sd2; Delay64_t_1 = Delay64_t_1 + 32'sd1) begin
          Delay64_reg_re[Delay64_t_1] <= 22'sb0000000000000000000000;
          Delay64_reg_im[Delay64_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay64_t_0_1 = 32'sd0; Delay64_t_0_1 <= 32'sd2; Delay64_t_0_1 = Delay64_t_0_1 + 32'sd1) begin
            Delay64_reg_re[Delay64_t_0_1] <= Delay64_reg_next_re[Delay64_t_0_1];
            Delay64_reg_im[Delay64_t_0_1] <= Delay64_reg_next_im[Delay64_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay64_out1_re = Delay64_reg_re[2];
    Delay64_out1_im = Delay64_reg_im[2];
    Delay64_reg_next_re[0] = Delay5_out1_re;
    Delay64_reg_next_im[0] = Delay5_out1_im;

    for(Delay64_t_0_0 = 32'sd0; Delay64_t_0_0 <= 32'sd1; Delay64_t_0_0 = Delay64_t_0_0 + 32'sd1) begin
      Delay64_reg_next_re[Delay64_t_0_0 + 32'sd1] = Delay64_reg_re[Delay64_t_0_0];
      Delay64_reg_next_im[Delay64_t_0_0 + 32'sd1] = Delay64_reg_im[Delay64_t_0_0];
    end

  end



  alpha4_1_block12 u_multByExp_j_Pi_4_1 (.clk(clk),
                                         .reset(reset),
                                         .enb_1_64_0(enb_1_64_0),
                                         .x4_re(FFT16_1_out13_re),  // sfix22_En15
                                         .x4_im(FFT16_1_out13_im),  // sfix22_En15
                                         .Out1_re(multByExp_j_Pi_4_1_out1_re),  // sfix22_En15
                                         .Out1_im(multByExp_j_Pi_4_1_out1_im)  // sfix22_En15
                                         );

  always @(posedge clk or posedge reset)
    begin : Delay80_process
      if (reset == 1'b1) begin
        Delay80_out1_re <= 22'sb0000000000000000000000;
        Delay80_out1_im <= 22'sb0000000000000000000000;
      end
      else begin
        if (enb_1_64_0) begin
          Delay80_out1_re <= multByExp_j_Pi_4_1_out1_re;
          Delay80_out1_im <= multByExp_j_Pi_4_1_out1_im;
        end
      end
    end



  multByMinusJ3_block12 u_multByMinusJ3 (.In1_re(Delay80_out1_re),  // sfix22_En15
                                         .In1_im(Delay80_out1_im),  // sfix22_En15
                                         .Out1_re(multByMinusJ3_out1_re),  // sfix22_En15
                                         .Out1_im(multByMinusJ3_out1_im)  // sfix22_En15
                                         );

  always @(posedge clk or posedge reset)
    begin : Delay51_process
      if (reset == 1'b1) begin
        for(Delay51_t_1 = 32'sd0; Delay51_t_1 <= 32'sd2; Delay51_t_1 = Delay51_t_1 + 32'sd1) begin
          Delay51_reg_re[Delay51_t_1] <= 22'sb0000000000000000000000;
          Delay51_reg_im[Delay51_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay51_t_0_1 = 32'sd0; Delay51_t_0_1 <= 32'sd2; Delay51_t_0_1 = Delay51_t_0_1 + 32'sd1) begin
            Delay51_reg_re[Delay51_t_0_1] <= Delay51_reg_next_re[Delay51_t_0_1];
            Delay51_reg_im[Delay51_t_0_1] <= Delay51_reg_next_im[Delay51_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay51_out1_re = Delay51_reg_re[2];
    Delay51_out1_im = Delay51_reg_im[2];
    Delay51_reg_next_re[0] = multByMinusJ3_out1_re;
    Delay51_reg_next_im[0] = multByMinusJ3_out1_im;

    for(Delay51_t_0_0 = 32'sd0; Delay51_t_0_0 <= 32'sd1; Delay51_t_0_0 = Delay51_t_0_0 + 32'sd1) begin
      Delay51_reg_next_re[Delay51_t_0_0 + 32'sd1] = Delay51_reg_re[Delay51_t_0_0];
      Delay51_reg_next_im[Delay51_t_0_0 + 32'sd1] = Delay51_reg_im[Delay51_t_0_0];
    end

  end



  assign Add30_add_cast = {{10{Delay64_out1_re[21]}}, Delay64_out1_re};
  assign Add30_add_cast_1 = {{10{Delay51_out1_re[21]}}, Delay51_out1_re};
  assign Add30_add_temp = Add30_add_cast + Add30_add_cast_1;
  assign Add30_out1_re = Add30_add_temp[21:0];
  assign Add30_add_cast_2 = {{10{Delay64_out1_im[21]}}, Delay64_out1_im};
  assign Add30_add_cast_3 = {{10{Delay51_out1_im[21]}}, Delay51_out1_im};
  assign Add30_add_temp_1 = Add30_add_cast_2 + Add30_add_cast_3;
  assign Add30_out1_im = Add30_add_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay40_process
      if (reset == 1'b1) begin
        for(Delay40_t_1 = 32'sd0; Delay40_t_1 <= 32'sd1; Delay40_t_1 = Delay40_t_1 + 32'sd1) begin
          Delay40_reg_re[Delay40_t_1] <= 22'sb0000000000000000000000;
          Delay40_reg_im[Delay40_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay40_t_0_0 = 32'sd0; Delay40_t_0_0 <= 32'sd1; Delay40_t_0_0 = Delay40_t_0_0 + 32'sd1) begin
            Delay40_reg_re[Delay40_t_0_0] <= Delay40_reg_next_re[Delay40_t_0_0];
            Delay40_reg_im[Delay40_t_0_0] <= Delay40_reg_next_im[Delay40_t_0_0];
          end
        end
      end
    end

  assign Delay40_out1_re = Delay40_reg_re[1];
  assign Delay40_out1_im = Delay40_reg_im[1];
  assign Delay40_reg_next_re[0] = Add30_out1_re;
  assign Delay40_reg_next_im[0] = Add30_out1_im;
  assign Delay40_reg_next_re[1] = Delay40_reg_re[0];
  assign Delay40_reg_next_im[1] = Delay40_reg_im[0];



  assign x12_re = Delay40_out1_re;

  assign x12_im = Delay40_out1_im;

  always @(posedge clk or posedge reset)
    begin : Delay6_process
      if (reset == 1'b1) begin
        for(Delay6_t_1 = 32'sd0; Delay6_t_1 <= 32'sd2; Delay6_t_1 = Delay6_t_1 + 32'sd1) begin
          Delay6_reg_re[Delay6_t_1] <= 22'sb0000000000000000000000;
          Delay6_reg_im[Delay6_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay6_t_0_1 = 32'sd0; Delay6_t_0_1 <= 32'sd2; Delay6_t_0_1 = Delay6_t_0_1 + 32'sd1) begin
            Delay6_reg_re[Delay6_t_0_1] <= Delay6_reg_next_re[Delay6_t_0_1];
            Delay6_reg_im[Delay6_t_0_1] <= Delay6_reg_next_im[Delay6_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay6_out1_re = Delay6_reg_re[2];
    Delay6_out1_im = Delay6_reg_im[2];
    Delay6_reg_next_re[0] = FFT16_out14_re;
    Delay6_reg_next_im[0] = FFT16_out14_im;

    for(Delay6_t_0_0 = 32'sd0; Delay6_t_0_0 <= 32'sd1; Delay6_t_0_0 = Delay6_t_0_0 + 32'sd1) begin
      Delay6_reg_next_re[Delay6_t_0_0 + 32'sd1] = Delay6_reg_re[Delay6_t_0_0];
      Delay6_reg_next_im[Delay6_t_0_0 + 32'sd1] = Delay6_reg_im[Delay6_t_0_0];
    end

  end



  always @(posedge clk or posedge reset)
    begin : Delay65_process
      if (reset == 1'b1) begin
        for(Delay65_t_1 = 32'sd0; Delay65_t_1 <= 32'sd2; Delay65_t_1 = Delay65_t_1 + 32'sd1) begin
          Delay65_reg_re[Delay65_t_1] <= 22'sb0000000000000000000000;
          Delay65_reg_im[Delay65_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay65_t_0_1 = 32'sd0; Delay65_t_0_1 <= 32'sd2; Delay65_t_0_1 = Delay65_t_0_1 + 32'sd1) begin
            Delay65_reg_re[Delay65_t_0_1] <= Delay65_reg_next_re[Delay65_t_0_1];
            Delay65_reg_im[Delay65_t_0_1] <= Delay65_reg_next_im[Delay65_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay65_out1_re = Delay65_reg_re[2];
    Delay65_out1_im = Delay65_reg_im[2];
    Delay65_reg_next_re[0] = Delay6_out1_re;
    Delay65_reg_next_im[0] = Delay6_out1_im;

    for(Delay65_t_0_0 = 32'sd0; Delay65_t_0_0 <= 32'sd1; Delay65_t_0_0 = Delay65_t_0_0 + 32'sd1) begin
      Delay65_reg_next_re[Delay65_t_0_0 + 32'sd1] = Delay65_reg_re[Delay65_t_0_0];
      Delay65_reg_next_im[Delay65_t_0_0 + 32'sd1] = Delay65_reg_im[Delay65_t_0_0];
    end

  end



  assign Constant10_out1_re = 18'sb100101011001001010;
  assign Constant10_out1_im = 18'sb101110001110001100;



  complexmult9_block u_complexmult9 (.clk(clk),
                                     .reset(reset),
                                     .enb_1_64_0(enb_1_64_0),
                                     .x1_re(FFT16_1_out14_re),  // sfix22_En15
                                     .x1_im(FFT16_1_out14_im),  // sfix22_En15
                                     .In3_re(Constant10_out1_re),  // sfix18_En17
                                     .In3_im(Constant10_out1_im),  // sfix18_En17
                                     .Out1_re(complexmult9_out1_re),  // sfix22_En15
                                     .Out1_im(complexmult9_out1_im)  // sfix22_En15
                                     );

  always @(posedge clk or posedge reset)
    begin : Delay81_process
      if (reset == 1'b1) begin
        Delay81_out1_re <= 22'sb0000000000000000000000;
        Delay81_out1_im <= 22'sb0000000000000000000000;
      end
      else begin
        if (enb_1_64_0) begin
          Delay81_out1_re <= complexmult9_out1_re;
          Delay81_out1_im <= complexmult9_out1_im;
        end
      end
    end



  assign Add18_add_cast = {{10{Delay65_out1_re[21]}}, Delay65_out1_re};
  assign Add18_add_cast_1 = {{10{Delay81_out1_re[21]}}, Delay81_out1_re};
  assign Add18_add_temp = Add18_add_cast + Add18_add_cast_1;
  assign Add18_out1_re = Add18_add_temp[21:0];
  assign Add18_add_cast_2 = {{10{Delay65_out1_im[21]}}, Delay65_out1_im};
  assign Add18_add_cast_3 = {{10{Delay81_out1_im[21]}}, Delay81_out1_im};
  assign Add18_add_temp_1 = Add18_add_cast_2 + Add18_add_cast_3;
  assign Add18_out1_im = Add18_add_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay42_process
      if (reset == 1'b1) begin
        for(Delay42_t_1 = 32'sd0; Delay42_t_1 <= 32'sd1; Delay42_t_1 = Delay42_t_1 + 32'sd1) begin
          Delay42_reg_re[Delay42_t_1] <= 22'sb0000000000000000000000;
          Delay42_reg_im[Delay42_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay42_t_0_0 = 32'sd0; Delay42_t_0_0 <= 32'sd1; Delay42_t_0_0 = Delay42_t_0_0 + 32'sd1) begin
            Delay42_reg_re[Delay42_t_0_0] <= Delay42_reg_next_re[Delay42_t_0_0];
            Delay42_reg_im[Delay42_t_0_0] <= Delay42_reg_next_im[Delay42_t_0_0];
          end
        end
      end
    end

  assign Delay42_out1_re = Delay42_reg_re[1];
  assign Delay42_out1_im = Delay42_reg_im[1];
  assign Delay42_reg_next_re[0] = Add18_out1_re;
  assign Delay42_reg_next_im[0] = Add18_out1_im;
  assign Delay42_reg_next_re[1] = Delay42_reg_re[0];
  assign Delay42_reg_next_im[1] = Delay42_reg_im[0];



  assign x13_re = Delay42_out1_re;

  assign x13_im = Delay42_out1_im;

  always @(posedge clk or posedge reset)
    begin : Delay7_process
      if (reset == 1'b1) begin
        for(Delay7_t_1 = 32'sd0; Delay7_t_1 <= 32'sd2; Delay7_t_1 = Delay7_t_1 + 32'sd1) begin
          Delay7_reg_re[Delay7_t_1] <= 22'sb0000000000000000000000;
          Delay7_reg_im[Delay7_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay7_t_0_1 = 32'sd0; Delay7_t_0_1 <= 32'sd2; Delay7_t_0_1 = Delay7_t_0_1 + 32'sd1) begin
            Delay7_reg_re[Delay7_t_0_1] <= Delay7_reg_next_re[Delay7_t_0_1];
            Delay7_reg_im[Delay7_t_0_1] <= Delay7_reg_next_im[Delay7_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay7_out1_re = Delay7_reg_re[2];
    Delay7_out1_im = Delay7_reg_im[2];
    Delay7_reg_next_re[0] = FFT16_out15_re;
    Delay7_reg_next_im[0] = FFT16_out15_im;

    for(Delay7_t_0_0 = 32'sd0; Delay7_t_0_0 <= 32'sd1; Delay7_t_0_0 = Delay7_t_0_0 + 32'sd1) begin
      Delay7_reg_next_re[Delay7_t_0_0 + 32'sd1] = Delay7_reg_re[Delay7_t_0_0];
      Delay7_reg_next_im[Delay7_t_0_0 + 32'sd1] = Delay7_reg_im[Delay7_t_0_0];
    end

  end



  always @(posedge clk or posedge reset)
    begin : Delay66_process
      if (reset == 1'b1) begin
        for(Delay66_t_1 = 32'sd0; Delay66_t_1 <= 32'sd2; Delay66_t_1 = Delay66_t_1 + 32'sd1) begin
          Delay66_reg_re[Delay66_t_1] <= 22'sb0000000000000000000000;
          Delay66_reg_im[Delay66_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay66_t_0_1 = 32'sd0; Delay66_t_0_1 <= 32'sd2; Delay66_t_0_1 = Delay66_t_0_1 + 32'sd1) begin
            Delay66_reg_re[Delay66_t_0_1] <= Delay66_reg_next_re[Delay66_t_0_1];
            Delay66_reg_im[Delay66_t_0_1] <= Delay66_reg_next_im[Delay66_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay66_out1_re = Delay66_reg_re[2];
    Delay66_out1_im = Delay66_reg_im[2];
    Delay66_reg_next_re[0] = Delay7_out1_re;
    Delay66_reg_next_im[0] = Delay7_out1_im;

    for(Delay66_t_0_0 = 32'sd0; Delay66_t_0_0 <= 32'sd1; Delay66_t_0_0 = Delay66_t_0_0 + 32'sd1) begin
      Delay66_reg_next_re[Delay66_t_0_0 + 32'sd1] = Delay66_reg_re[Delay66_t_0_0];
      Delay66_reg_next_im[Delay66_t_0_0 + 32'sd1] = Delay66_reg_im[Delay66_t_0_0];
    end

  end



  assign Constant12_out1_re = 18'sb100010011011111001;
  assign Constant12_out1_im = 18'sb110011110000010001;



  complexmult10_block u_complexmult10 (.clk(clk),
                                       .reset(reset),
                                       .enb_1_64_0(enb_1_64_0),
                                       .x1_re(FFT16_1_out15_re),  // sfix22_En15
                                       .x1_im(FFT16_1_out15_im),  // sfix22_En15
                                       .In3_re(Constant12_out1_re),  // sfix18_En17
                                       .In3_im(Constant12_out1_im),  // sfix18_En17
                                       .Out1_re(complexmult10_out1_re),  // sfix22_En15
                                       .Out1_im(complexmult10_out1_im)  // sfix22_En15
                                       );

  always @(posedge clk or posedge reset)
    begin : Delay82_process
      if (reset == 1'b1) begin
        Delay82_out1_re <= 22'sb0000000000000000000000;
        Delay82_out1_im <= 22'sb0000000000000000000000;
      end
      else begin
        if (enb_1_64_0) begin
          Delay82_out1_re <= complexmult10_out1_re;
          Delay82_out1_im <= complexmult10_out1_im;
        end
      end
    end



  assign Add20_add_cast = {{10{Delay66_out1_re[21]}}, Delay66_out1_re};
  assign Add20_add_cast_1 = {{10{Delay82_out1_re[21]}}, Delay82_out1_re};
  assign Add20_add_temp = Add20_add_cast + Add20_add_cast_1;
  assign Add20_out1_re = Add20_add_temp[21:0];
  assign Add20_add_cast_2 = {{10{Delay66_out1_im[21]}}, Delay66_out1_im};
  assign Add20_add_cast_3 = {{10{Delay82_out1_im[21]}}, Delay82_out1_im};
  assign Add20_add_temp_1 = Add20_add_cast_2 + Add20_add_cast_3;
  assign Add20_out1_im = Add20_add_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay44_process
      if (reset == 1'b1) begin
        for(Delay44_t_1 = 32'sd0; Delay44_t_1 <= 32'sd1; Delay44_t_1 = Delay44_t_1 + 32'sd1) begin
          Delay44_reg_re[Delay44_t_1] <= 22'sb0000000000000000000000;
          Delay44_reg_im[Delay44_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay44_t_0_0 = 32'sd0; Delay44_t_0_0 <= 32'sd1; Delay44_t_0_0 = Delay44_t_0_0 + 32'sd1) begin
            Delay44_reg_re[Delay44_t_0_0] <= Delay44_reg_next_re[Delay44_t_0_0];
            Delay44_reg_im[Delay44_t_0_0] <= Delay44_reg_next_im[Delay44_t_0_0];
          end
        end
      end
    end

  assign Delay44_out1_re = Delay44_reg_re[1];
  assign Delay44_out1_im = Delay44_reg_im[1];
  assign Delay44_reg_next_re[0] = Add20_out1_re;
  assign Delay44_reg_next_im[0] = Add20_out1_im;
  assign Delay44_reg_next_re[1] = Delay44_reg_re[0];
  assign Delay44_reg_next_im[1] = Delay44_reg_im[0];



  assign x14_re = Delay44_out1_re;

  assign x14_im = Delay44_out1_im;

  always @(posedge clk or posedge reset)
    begin : Delay8_process
      if (reset == 1'b1) begin
        for(Delay8_t_1 = 32'sd0; Delay8_t_1 <= 32'sd2; Delay8_t_1 = Delay8_t_1 + 32'sd1) begin
          Delay8_reg_re[Delay8_t_1] <= 22'sb0000000000000000000000;
          Delay8_reg_im[Delay8_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay8_t_0_1 = 32'sd0; Delay8_t_0_1 <= 32'sd2; Delay8_t_0_1 = Delay8_t_0_1 + 32'sd1) begin
            Delay8_reg_re[Delay8_t_0_1] <= Delay8_reg_next_re[Delay8_t_0_1];
            Delay8_reg_im[Delay8_t_0_1] <= Delay8_reg_next_im[Delay8_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay8_out1_re = Delay8_reg_re[2];
    Delay8_out1_im = Delay8_reg_im[2];
    Delay8_reg_next_re[0] = FFT16_out16_re;
    Delay8_reg_next_im[0] = FFT16_out16_im;

    for(Delay8_t_0_0 = 32'sd0; Delay8_t_0_0 <= 32'sd1; Delay8_t_0_0 = Delay8_t_0_0 + 32'sd1) begin
      Delay8_reg_next_re[Delay8_t_0_0 + 32'sd1] = Delay8_reg_re[Delay8_t_0_0];
      Delay8_reg_next_im[Delay8_t_0_0 + 32'sd1] = Delay8_reg_im[Delay8_t_0_0];
    end

  end



  always @(posedge clk or posedge reset)
    begin : Delay67_process
      if (reset == 1'b1) begin
        for(Delay67_t_1 = 32'sd0; Delay67_t_1 <= 32'sd2; Delay67_t_1 = Delay67_t_1 + 32'sd1) begin
          Delay67_reg_re[Delay67_t_1] <= 22'sb0000000000000000000000;
          Delay67_reg_im[Delay67_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay67_t_0_1 = 32'sd0; Delay67_t_0_1 <= 32'sd2; Delay67_t_0_1 = Delay67_t_0_1 + 32'sd1) begin
            Delay67_reg_re[Delay67_t_0_1] <= Delay67_reg_next_re[Delay67_t_0_1];
            Delay67_reg_im[Delay67_t_0_1] <= Delay67_reg_next_im[Delay67_t_0_1];
          end
        end
      end
    end

  always @* begin
    Delay67_out1_re = Delay67_reg_re[2];
    Delay67_out1_im = Delay67_reg_im[2];
    Delay67_reg_next_re[0] = Delay8_out1_re;
    Delay67_reg_next_im[0] = Delay8_out1_im;

    for(Delay67_t_0_0 = 32'sd0; Delay67_t_0_0 <= 32'sd1; Delay67_t_0_0 = Delay67_t_0_0 + 32'sd1) begin
      Delay67_reg_next_re[Delay67_t_0_0 + 32'sd1] = Delay67_reg_re[Delay67_t_0_0];
      Delay67_reg_next_im[Delay67_t_0_0 + 32'sd1] = Delay67_reg_im[Delay67_t_0_0];
    end

  end



  assign Constant13_out1_re = 18'sb100000100111010111;
  assign Constant13_out1_im = 18'sb111001110000011101;



  complexmult11_block u_complexmult11 (.clk(clk),
                                       .reset(reset),
                                       .enb_1_64_0(enb_1_64_0),
                                       .x1_re(FFT16_1_out16_re),  // sfix22_En15
                                       .x1_im(FFT16_1_out16_im),  // sfix22_En15
                                       .In3_re(Constant13_out1_re),  // sfix18_En17
                                       .In3_im(Constant13_out1_im),  // sfix18_En17
                                       .Out1_re(complexmult11_out1_re),  // sfix22_En15
                                       .Out1_im(complexmult11_out1_im)  // sfix22_En15
                                       );

  always @(posedge clk or posedge reset)
    begin : Delay83_process
      if (reset == 1'b1) begin
        Delay83_out1_re <= 22'sb0000000000000000000000;
        Delay83_out1_im <= 22'sb0000000000000000000000;
      end
      else begin
        if (enb_1_64_0) begin
          Delay83_out1_re <= complexmult11_out1_re;
          Delay83_out1_im <= complexmult11_out1_im;
        end
      end
    end



  assign Add22_add_cast = {{10{Delay67_out1_re[21]}}, Delay67_out1_re};
  assign Add22_add_cast_1 = {{10{Delay83_out1_re[21]}}, Delay83_out1_re};
  assign Add22_add_temp = Add22_add_cast + Add22_add_cast_1;
  assign Add22_out1_re = Add22_add_temp[21:0];
  assign Add22_add_cast_2 = {{10{Delay67_out1_im[21]}}, Delay67_out1_im};
  assign Add22_add_cast_3 = {{10{Delay83_out1_im[21]}}, Delay83_out1_im};
  assign Add22_add_temp_1 = Add22_add_cast_2 + Add22_add_cast_3;
  assign Add22_out1_im = Add22_add_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay46_process
      if (reset == 1'b1) begin
        for(Delay46_t_1 = 32'sd0; Delay46_t_1 <= 32'sd1; Delay46_t_1 = Delay46_t_1 + 32'sd1) begin
          Delay46_reg_re[Delay46_t_1] <= 22'sb0000000000000000000000;
          Delay46_reg_im[Delay46_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay46_t_0_0 = 32'sd0; Delay46_t_0_0 <= 32'sd1; Delay46_t_0_0 = Delay46_t_0_0 + 32'sd1) begin
            Delay46_reg_re[Delay46_t_0_0] <= Delay46_reg_next_re[Delay46_t_0_0];
            Delay46_reg_im[Delay46_t_0_0] <= Delay46_reg_next_im[Delay46_t_0_0];
          end
        end
      end
    end

  assign Delay46_out1_re = Delay46_reg_re[1];
  assign Delay46_out1_im = Delay46_reg_im[1];
  assign Delay46_reg_next_re[0] = Add22_out1_re;
  assign Delay46_reg_next_im[0] = Add22_out1_im;
  assign Delay46_reg_next_re[1] = Delay46_reg_re[0];
  assign Delay46_reg_next_im[1] = Delay46_reg_im[0];



  assign x15_re = Delay46_out1_re;

  assign x15_im = Delay46_out1_im;

  assign Add1_sub_cast = {{10{Delay57_out1_re[21]}}, Delay57_out1_re};
  assign Add1_sub_cast_1 = {{10{Delay68_out1_re[21]}}, Delay68_out1_re};
  assign Add1_sub_temp = Add1_sub_cast - Add1_sub_cast_1;
  assign Add1_out1_re = Add1_sub_temp[21:0];
  assign Add1_sub_cast_2 = {{10{Delay57_out1_im[21]}}, Delay57_out1_im};
  assign Add1_sub_cast_3 = {{10{Delay68_out1_im[21]}}, Delay68_out1_im};
  assign Add1_sub_temp_1 = Add1_sub_cast_2 - Add1_sub_cast_3;
  assign Add1_out1_im = Add1_sub_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay9_process
      if (reset == 1'b1) begin
        for(Delay9_t_1 = 32'sd0; Delay9_t_1 <= 32'sd1; Delay9_t_1 = Delay9_t_1 + 32'sd1) begin
          Delay9_reg_re[Delay9_t_1] <= 22'sb0000000000000000000000;
          Delay9_reg_im[Delay9_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay9_t_0_0 = 32'sd0; Delay9_t_0_0 <= 32'sd1; Delay9_t_0_0 = Delay9_t_0_0 + 32'sd1) begin
            Delay9_reg_re[Delay9_t_0_0] <= Delay9_reg_next_re[Delay9_t_0_0];
            Delay9_reg_im[Delay9_t_0_0] <= Delay9_reg_next_im[Delay9_t_0_0];
          end
        end
      end
    end

  assign Delay9_out1_re = Delay9_reg_re[1];
  assign Delay9_out1_im = Delay9_reg_im[1];
  assign Delay9_reg_next_re[0] = Add1_out1_re;
  assign Delay9_reg_next_im[0] = Add1_out1_im;
  assign Delay9_reg_next_re[1] = Delay9_reg_re[0];
  assign Delay9_reg_next_im[1] = Delay9_reg_im[0];



  assign x16_re = Delay9_out1_re;

  assign x16_im = Delay9_out1_im;

  assign Add3_sub_cast = {{10{Delay54_out1_re[21]}}, Delay54_out1_re};
  assign Add3_sub_cast_1 = {{10{Delay69_out1_re[21]}}, Delay69_out1_re};
  assign Add3_sub_temp = Add3_sub_cast - Add3_sub_cast_1;
  assign Add3_out1_re = Add3_sub_temp[21:0];
  assign Add3_sub_cast_2 = {{10{Delay54_out1_im[21]}}, Delay54_out1_im};
  assign Add3_sub_cast_3 = {{10{Delay69_out1_im[21]}}, Delay69_out1_im};
  assign Add3_sub_temp_1 = Add3_sub_cast_2 - Add3_sub_cast_3;
  assign Add3_out1_im = Add3_sub_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay11_process
      if (reset == 1'b1) begin
        for(Delay11_t_1 = 32'sd0; Delay11_t_1 <= 32'sd1; Delay11_t_1 = Delay11_t_1 + 32'sd1) begin
          Delay11_reg_re[Delay11_t_1] <= 22'sb0000000000000000000000;
          Delay11_reg_im[Delay11_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay11_t_0_0 = 32'sd0; Delay11_t_0_0 <= 32'sd1; Delay11_t_0_0 = Delay11_t_0_0 + 32'sd1) begin
            Delay11_reg_re[Delay11_t_0_0] <= Delay11_reg_next_re[Delay11_t_0_0];
            Delay11_reg_im[Delay11_t_0_0] <= Delay11_reg_next_im[Delay11_t_0_0];
          end
        end
      end
    end

  assign Delay11_out1_re = Delay11_reg_re[1];
  assign Delay11_out1_im = Delay11_reg_im[1];
  assign Delay11_reg_next_re[0] = Add3_out1_re;
  assign Delay11_reg_next_im[0] = Add3_out1_im;
  assign Delay11_reg_next_re[1] = Delay11_reg_re[0];
  assign Delay11_reg_next_im[1] = Delay11_reg_im[0];



  assign x17_re = Delay11_out1_re;

  assign x17_im = Delay11_out1_im;

  assign Add5_sub_cast = {{10{Delay55_out1_re[21]}}, Delay55_out1_re};
  assign Add5_sub_cast_1 = {{10{Delay70_out1_re[21]}}, Delay70_out1_re};
  assign Add5_sub_temp = Add5_sub_cast - Add5_sub_cast_1;
  assign Add5_out1_re = Add5_sub_temp[21:0];
  assign Add5_sub_cast_2 = {{10{Delay55_out1_im[21]}}, Delay55_out1_im};
  assign Add5_sub_cast_3 = {{10{Delay70_out1_im[21]}}, Delay70_out1_im};
  assign Add5_sub_temp_1 = Add5_sub_cast_2 - Add5_sub_cast_3;
  assign Add5_out1_im = Add5_sub_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay13_process
      if (reset == 1'b1) begin
        for(Delay13_t_1 = 32'sd0; Delay13_t_1 <= 32'sd1; Delay13_t_1 = Delay13_t_1 + 32'sd1) begin
          Delay13_reg_re[Delay13_t_1] <= 22'sb0000000000000000000000;
          Delay13_reg_im[Delay13_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay13_t_0_0 = 32'sd0; Delay13_t_0_0 <= 32'sd1; Delay13_t_0_0 = Delay13_t_0_0 + 32'sd1) begin
            Delay13_reg_re[Delay13_t_0_0] <= Delay13_reg_next_re[Delay13_t_0_0];
            Delay13_reg_im[Delay13_t_0_0] <= Delay13_reg_next_im[Delay13_t_0_0];
          end
        end
      end
    end

  assign Delay13_out1_re = Delay13_reg_re[1];
  assign Delay13_out1_im = Delay13_reg_im[1];
  assign Delay13_reg_next_re[0] = Add5_out1_re;
  assign Delay13_reg_next_im[0] = Add5_out1_im;
  assign Delay13_reg_next_re[1] = Delay13_reg_re[0];
  assign Delay13_reg_next_im[1] = Delay13_reg_im[0];



  assign x18_re = Delay13_out1_re;

  assign x18_im = Delay13_out1_im;

  assign Add7_sub_cast = {{10{Delay53_out1_re[21]}}, Delay53_out1_re};
  assign Add7_sub_cast_1 = {{10{Delay71_out1_re[21]}}, Delay71_out1_re};
  assign Add7_sub_temp = Add7_sub_cast - Add7_sub_cast_1;
  assign Add7_out1_re = Add7_sub_temp[21:0];
  assign Add7_sub_cast_2 = {{10{Delay53_out1_im[21]}}, Delay53_out1_im};
  assign Add7_sub_cast_3 = {{10{Delay71_out1_im[21]}}, Delay71_out1_im};
  assign Add7_sub_temp_1 = Add7_sub_cast_2 - Add7_sub_cast_3;
  assign Add7_out1_im = Add7_sub_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay15_process
      if (reset == 1'b1) begin
        for(Delay15_t_1 = 32'sd0; Delay15_t_1 <= 32'sd1; Delay15_t_1 = Delay15_t_1 + 32'sd1) begin
          Delay15_reg_re[Delay15_t_1] <= 22'sb0000000000000000000000;
          Delay15_reg_im[Delay15_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay15_t_0_0 = 32'sd0; Delay15_t_0_0 <= 32'sd1; Delay15_t_0_0 = Delay15_t_0_0 + 32'sd1) begin
            Delay15_reg_re[Delay15_t_0_0] <= Delay15_reg_next_re[Delay15_t_0_0];
            Delay15_reg_im[Delay15_t_0_0] <= Delay15_reg_next_im[Delay15_t_0_0];
          end
        end
      end
    end

  assign Delay15_out1_re = Delay15_reg_re[1];
  assign Delay15_out1_im = Delay15_reg_im[1];
  assign Delay15_reg_next_re[0] = Add7_out1_re;
  assign Delay15_reg_next_im[0] = Add7_out1_im;
  assign Delay15_reg_next_re[1] = Delay15_reg_re[0];
  assign Delay15_reg_next_im[1] = Delay15_reg_im[0];



  assign x19_re = Delay15_out1_re;

  assign x19_im = Delay15_out1_im;

  assign Add9_sub_cast = {{10{Delay58_out1_re[21]}}, Delay58_out1_re};
  assign Add9_sub_cast_1 = {{10{Delay72_out1_re[21]}}, Delay72_out1_re};
  assign Add9_sub_temp = Add9_sub_cast - Add9_sub_cast_1;
  assign Add9_out1_re = Add9_sub_temp[21:0];
  assign Add9_sub_cast_2 = {{10{Delay58_out1_im[21]}}, Delay58_out1_im};
  assign Add9_sub_cast_3 = {{10{Delay72_out1_im[21]}}, Delay72_out1_im};
  assign Add9_sub_temp_1 = Add9_sub_cast_2 - Add9_sub_cast_3;
  assign Add9_out1_im = Add9_sub_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay20_process
      if (reset == 1'b1) begin
        for(Delay20_t_1 = 32'sd0; Delay20_t_1 <= 32'sd1; Delay20_t_1 = Delay20_t_1 + 32'sd1) begin
          Delay20_reg_re[Delay20_t_1] <= 22'sb0000000000000000000000;
          Delay20_reg_im[Delay20_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay20_t_0_0 = 32'sd0; Delay20_t_0_0 <= 32'sd1; Delay20_t_0_0 = Delay20_t_0_0 + 32'sd1) begin
            Delay20_reg_re[Delay20_t_0_0] <= Delay20_reg_next_re[Delay20_t_0_0];
            Delay20_reg_im[Delay20_t_0_0] <= Delay20_reg_next_im[Delay20_t_0_0];
          end
        end
      end
    end

  assign Delay20_out1_re = Delay20_reg_re[1];
  assign Delay20_out1_im = Delay20_reg_im[1];
  assign Delay20_reg_next_re[0] = Add9_out1_re;
  assign Delay20_reg_next_im[0] = Add9_out1_im;
  assign Delay20_reg_next_re[1] = Delay20_reg_re[0];
  assign Delay20_reg_next_im[1] = Delay20_reg_im[0];



  assign x20_re = Delay20_out1_re;

  assign x20_im = Delay20_out1_im;

  assign Add11_sub_cast = {{10{Delay59_out1_re[21]}}, Delay59_out1_re};
  assign Add11_sub_cast_1 = {{10{Delay73_out1_re[21]}}, Delay73_out1_re};
  assign Add11_sub_temp = Add11_sub_cast - Add11_sub_cast_1;
  assign Add11_out1_re = Add11_sub_temp[21:0];
  assign Add11_sub_cast_2 = {{10{Delay59_out1_im[21]}}, Delay59_out1_im};
  assign Add11_sub_cast_3 = {{10{Delay73_out1_im[21]}}, Delay73_out1_im};
  assign Add11_sub_temp_1 = Add11_sub_cast_2 - Add11_sub_cast_3;
  assign Add11_out1_im = Add11_sub_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay25_process
      if (reset == 1'b1) begin
        for(Delay25_t_1 = 32'sd0; Delay25_t_1 <= 32'sd1; Delay25_t_1 = Delay25_t_1 + 32'sd1) begin
          Delay25_reg_re[Delay25_t_1] <= 22'sb0000000000000000000000;
          Delay25_reg_im[Delay25_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay25_t_0_0 = 32'sd0; Delay25_t_0_0 <= 32'sd1; Delay25_t_0_0 = Delay25_t_0_0 + 32'sd1) begin
            Delay25_reg_re[Delay25_t_0_0] <= Delay25_reg_next_re[Delay25_t_0_0];
            Delay25_reg_im[Delay25_t_0_0] <= Delay25_reg_next_im[Delay25_t_0_0];
          end
        end
      end
    end

  assign Delay25_out1_re = Delay25_reg_re[1];
  assign Delay25_out1_im = Delay25_reg_im[1];
  assign Delay25_reg_next_re[0] = Add11_out1_re;
  assign Delay25_reg_next_im[0] = Add11_out1_im;
  assign Delay25_reg_next_re[1] = Delay25_reg_re[0];
  assign Delay25_reg_next_im[1] = Delay25_reg_im[0];



  assign x21_re = Delay25_out1_re;

  assign x21_im = Delay25_out1_im;

  assign Add13_sub_cast = {{10{Delay60_out1_re[21]}}, Delay60_out1_re};
  assign Add13_sub_cast_1 = {{10{Delay74_out1_re[21]}}, Delay74_out1_re};
  assign Add13_sub_temp = Add13_sub_cast - Add13_sub_cast_1;
  assign Add13_out1_re = Add13_sub_temp[21:0];
  assign Add13_sub_cast_2 = {{10{Delay60_out1_im[21]}}, Delay60_out1_im};
  assign Add13_sub_cast_3 = {{10{Delay74_out1_im[21]}}, Delay74_out1_im};
  assign Add13_sub_temp_1 = Add13_sub_cast_2 - Add13_sub_cast_3;
  assign Add13_out1_im = Add13_sub_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay29_process
      if (reset == 1'b1) begin
        for(Delay29_t_1 = 32'sd0; Delay29_t_1 <= 32'sd1; Delay29_t_1 = Delay29_t_1 + 32'sd1) begin
          Delay29_reg_re[Delay29_t_1] <= 22'sb0000000000000000000000;
          Delay29_reg_im[Delay29_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay29_t_0_0 = 32'sd0; Delay29_t_0_0 <= 32'sd1; Delay29_t_0_0 = Delay29_t_0_0 + 32'sd1) begin
            Delay29_reg_re[Delay29_t_0_0] <= Delay29_reg_next_re[Delay29_t_0_0];
            Delay29_reg_im[Delay29_t_0_0] <= Delay29_reg_next_im[Delay29_t_0_0];
          end
        end
      end
    end

  assign Delay29_out1_re = Delay29_reg_re[1];
  assign Delay29_out1_im = Delay29_reg_im[1];
  assign Delay29_reg_next_re[0] = Add13_out1_re;
  assign Delay29_reg_next_im[0] = Add13_out1_im;
  assign Delay29_reg_next_re[1] = Delay29_reg_re[0];
  assign Delay29_reg_next_im[1] = Delay29_reg_im[0];



  assign x22_re = Delay29_out1_re;

  assign x22_im = Delay29_out1_im;

  assign Add15_sub_cast = {{10{Delay61_out1_re[21]}}, Delay61_out1_re};
  assign Add15_sub_cast_1 = {{10{Delay75_out1_re[21]}}, Delay75_out1_re};
  assign Add15_sub_temp = Add15_sub_cast - Add15_sub_cast_1;
  assign Add15_out1_re = Add15_sub_temp[21:0];
  assign Add15_sub_cast_2 = {{10{Delay61_out1_im[21]}}, Delay61_out1_im};
  assign Add15_sub_cast_3 = {{10{Delay75_out1_im[21]}}, Delay75_out1_im};
  assign Add15_sub_temp_1 = Add15_sub_cast_2 - Add15_sub_cast_3;
  assign Add15_out1_im = Add15_sub_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay31_process
      if (reset == 1'b1) begin
        for(Delay31_t_1 = 32'sd0; Delay31_t_1 <= 32'sd1; Delay31_t_1 = Delay31_t_1 + 32'sd1) begin
          Delay31_reg_re[Delay31_t_1] <= 22'sb0000000000000000000000;
          Delay31_reg_im[Delay31_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay31_t_0_0 = 32'sd0; Delay31_t_0_0 <= 32'sd1; Delay31_t_0_0 = Delay31_t_0_0 + 32'sd1) begin
            Delay31_reg_re[Delay31_t_0_0] <= Delay31_reg_next_re[Delay31_t_0_0];
            Delay31_reg_im[Delay31_t_0_0] <= Delay31_reg_next_im[Delay31_t_0_0];
          end
        end
      end
    end

  assign Delay31_out1_re = Delay31_reg_re[1];
  assign Delay31_out1_im = Delay31_reg_im[1];
  assign Delay31_reg_next_re[0] = Add15_out1_re;
  assign Delay31_reg_next_im[0] = Add15_out1_im;
  assign Delay31_reg_next_re[1] = Delay31_reg_re[0];
  assign Delay31_reg_next_im[1] = Delay31_reg_im[0];



  assign x23_re = Delay31_out1_re;

  assign x23_im = Delay31_out1_im;

  assign Add17_sub_cast = {{10{Delay63_out1_re[21]}}, Delay63_out1_re};
  assign Add17_sub_cast_1 = {{10{Delay76_out1_re[21]}}, Delay76_out1_re};
  assign Add17_sub_temp = Add17_sub_cast - Add17_sub_cast_1;
  assign Add17_out1_re = Add17_sub_temp[21:0];
  assign Add17_sub_cast_2 = {{10{Delay63_out1_im[21]}}, Delay63_out1_im};
  assign Add17_sub_cast_3 = {{10{Delay76_out1_im[21]}}, Delay76_out1_im};
  assign Add17_sub_temp_1 = Add17_sub_cast_2 - Add17_sub_cast_3;
  assign Add17_out1_im = Add17_sub_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay33_process
      if (reset == 1'b1) begin
        for(Delay33_t_1 = 32'sd0; Delay33_t_1 <= 32'sd1; Delay33_t_1 = Delay33_t_1 + 32'sd1) begin
          Delay33_reg_re[Delay33_t_1] <= 22'sb0000000000000000000000;
          Delay33_reg_im[Delay33_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay33_t_0_0 = 32'sd0; Delay33_t_0_0 <= 32'sd1; Delay33_t_0_0 = Delay33_t_0_0 + 32'sd1) begin
            Delay33_reg_re[Delay33_t_0_0] <= Delay33_reg_next_re[Delay33_t_0_0];
            Delay33_reg_im[Delay33_t_0_0] <= Delay33_reg_next_im[Delay33_t_0_0];
          end
        end
      end
    end

  assign Delay33_out1_re = Delay33_reg_re[1];
  assign Delay33_out1_im = Delay33_reg_im[1];
  assign Delay33_reg_next_re[0] = Add17_out1_re;
  assign Delay33_reg_next_im[0] = Add17_out1_im;
  assign Delay33_reg_next_re[1] = Delay33_reg_re[0];
  assign Delay33_reg_next_im[1] = Delay33_reg_im[0];



  assign x24_re = Delay33_out1_re;

  assign x24_im = Delay33_out1_im;

  assign Add25_sub_cast = {{10{Delay56_out1_re[21]}}, Delay56_out1_re};
  assign Add25_sub_cast_1 = {{10{Delay77_out1_re[21]}}, Delay77_out1_re};
  assign Add25_sub_temp = Add25_sub_cast - Add25_sub_cast_1;
  assign Add25_out1_re = Add25_sub_temp[21:0];
  assign Add25_sub_cast_2 = {{10{Delay56_out1_im[21]}}, Delay56_out1_im};
  assign Add25_sub_cast_3 = {{10{Delay77_out1_im[21]}}, Delay77_out1_im};
  assign Add25_sub_temp_1 = Add25_sub_cast_2 - Add25_sub_cast_3;
  assign Add25_out1_im = Add25_sub_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay35_process
      if (reset == 1'b1) begin
        for(Delay35_t_1 = 32'sd0; Delay35_t_1 <= 32'sd1; Delay35_t_1 = Delay35_t_1 + 32'sd1) begin
          Delay35_reg_re[Delay35_t_1] <= 22'sb0000000000000000000000;
          Delay35_reg_im[Delay35_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay35_t_0_0 = 32'sd0; Delay35_t_0_0 <= 32'sd1; Delay35_t_0_0 = Delay35_t_0_0 + 32'sd1) begin
            Delay35_reg_re[Delay35_t_0_0] <= Delay35_reg_next_re[Delay35_t_0_0];
            Delay35_reg_im[Delay35_t_0_0] <= Delay35_reg_next_im[Delay35_t_0_0];
          end
        end
      end
    end

  assign Delay35_out1_re = Delay35_reg_re[1];
  assign Delay35_out1_im = Delay35_reg_im[1];
  assign Delay35_reg_next_re[0] = Add25_out1_re;
  assign Delay35_reg_next_im[0] = Add25_out1_im;
  assign Delay35_reg_next_re[1] = Delay35_reg_re[0];
  assign Delay35_reg_next_im[1] = Delay35_reg_im[0];



  assign x25_re = Delay35_out1_re;

  assign x25_im = Delay35_out1_im;

  assign Add27_sub_cast = {{10{Delay62_out1_re[21]}}, Delay62_out1_re};
  assign Add27_sub_cast_1 = {{10{Delay78_out1_re[21]}}, Delay78_out1_re};
  assign Add27_sub_temp = Add27_sub_cast - Add27_sub_cast_1;
  assign Add27_out1_re = Add27_sub_temp[21:0];
  assign Add27_sub_cast_2 = {{10{Delay62_out1_im[21]}}, Delay62_out1_im};
  assign Add27_sub_cast_3 = {{10{Delay78_out1_im[21]}}, Delay78_out1_im};
  assign Add27_sub_temp_1 = Add27_sub_cast_2 - Add27_sub_cast_3;
  assign Add27_out1_im = Add27_sub_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay37_process
      if (reset == 1'b1) begin
        for(Delay37_t_1 = 32'sd0; Delay37_t_1 <= 32'sd1; Delay37_t_1 = Delay37_t_1 + 32'sd1) begin
          Delay37_reg_re[Delay37_t_1] <= 22'sb0000000000000000000000;
          Delay37_reg_im[Delay37_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay37_t_0_0 = 32'sd0; Delay37_t_0_0 <= 32'sd1; Delay37_t_0_0 = Delay37_t_0_0 + 32'sd1) begin
            Delay37_reg_re[Delay37_t_0_0] <= Delay37_reg_next_re[Delay37_t_0_0];
            Delay37_reg_im[Delay37_t_0_0] <= Delay37_reg_next_im[Delay37_t_0_0];
          end
        end
      end
    end

  assign Delay37_out1_re = Delay37_reg_re[1];
  assign Delay37_out1_im = Delay37_reg_im[1];
  assign Delay37_reg_next_re[0] = Add27_out1_re;
  assign Delay37_reg_next_im[0] = Add27_out1_im;
  assign Delay37_reg_next_re[1] = Delay37_reg_re[0];
  assign Delay37_reg_next_im[1] = Delay37_reg_im[0];



  assign x26_re = Delay37_out1_re;

  assign x26_im = Delay37_out1_im;

  assign Add29_sub_cast = {{10{Delay52_out1_re[21]}}, Delay52_out1_re};
  assign Add29_sub_cast_1 = {{10{Delay79_out1_re[21]}}, Delay79_out1_re};
  assign Add29_sub_temp = Add29_sub_cast - Add29_sub_cast_1;
  assign Add29_out1_re = Add29_sub_temp[21:0];
  assign Add29_sub_cast_2 = {{10{Delay52_out1_im[21]}}, Delay52_out1_im};
  assign Add29_sub_cast_3 = {{10{Delay79_out1_im[21]}}, Delay79_out1_im};
  assign Add29_sub_temp_1 = Add29_sub_cast_2 - Add29_sub_cast_3;
  assign Add29_out1_im = Add29_sub_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay39_process
      if (reset == 1'b1) begin
        for(Delay39_t_1 = 32'sd0; Delay39_t_1 <= 32'sd1; Delay39_t_1 = Delay39_t_1 + 32'sd1) begin
          Delay39_reg_re[Delay39_t_1] <= 22'sb0000000000000000000000;
          Delay39_reg_im[Delay39_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay39_t_0_0 = 32'sd0; Delay39_t_0_0 <= 32'sd1; Delay39_t_0_0 = Delay39_t_0_0 + 32'sd1) begin
            Delay39_reg_re[Delay39_t_0_0] <= Delay39_reg_next_re[Delay39_t_0_0];
            Delay39_reg_im[Delay39_t_0_0] <= Delay39_reg_next_im[Delay39_t_0_0];
          end
        end
      end
    end

  assign Delay39_out1_re = Delay39_reg_re[1];
  assign Delay39_out1_im = Delay39_reg_im[1];
  assign Delay39_reg_next_re[0] = Add29_out1_re;
  assign Delay39_reg_next_im[0] = Add29_out1_im;
  assign Delay39_reg_next_re[1] = Delay39_reg_re[0];
  assign Delay39_reg_next_im[1] = Delay39_reg_im[0];



  assign x27_re = Delay39_out1_re;

  assign x27_im = Delay39_out1_im;

  assign Add31_sub_cast = {{10{Delay64_out1_re[21]}}, Delay64_out1_re};
  assign Add31_sub_cast_1 = {{10{Delay51_out1_re[21]}}, Delay51_out1_re};
  assign Add31_sub_temp = Add31_sub_cast - Add31_sub_cast_1;
  assign Add31_out1_re = Add31_sub_temp[21:0];
  assign Add31_sub_cast_2 = {{10{Delay64_out1_im[21]}}, Delay64_out1_im};
  assign Add31_sub_cast_3 = {{10{Delay51_out1_im[21]}}, Delay51_out1_im};
  assign Add31_sub_temp_1 = Add31_sub_cast_2 - Add31_sub_cast_3;
  assign Add31_out1_im = Add31_sub_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay41_process
      if (reset == 1'b1) begin
        for(Delay41_t_1 = 32'sd0; Delay41_t_1 <= 32'sd1; Delay41_t_1 = Delay41_t_1 + 32'sd1) begin
          Delay41_reg_re[Delay41_t_1] <= 22'sb0000000000000000000000;
          Delay41_reg_im[Delay41_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay41_t_0_0 = 32'sd0; Delay41_t_0_0 <= 32'sd1; Delay41_t_0_0 = Delay41_t_0_0 + 32'sd1) begin
            Delay41_reg_re[Delay41_t_0_0] <= Delay41_reg_next_re[Delay41_t_0_0];
            Delay41_reg_im[Delay41_t_0_0] <= Delay41_reg_next_im[Delay41_t_0_0];
          end
        end
      end
    end

  assign Delay41_out1_re = Delay41_reg_re[1];
  assign Delay41_out1_im = Delay41_reg_im[1];
  assign Delay41_reg_next_re[0] = Add31_out1_re;
  assign Delay41_reg_next_im[0] = Add31_out1_im;
  assign Delay41_reg_next_re[1] = Delay41_reg_re[0];
  assign Delay41_reg_next_im[1] = Delay41_reg_im[0];



  assign x28_re = Delay41_out1_re;

  assign x28_im = Delay41_out1_im;

  assign Add19_sub_cast = {{10{Delay65_out1_re[21]}}, Delay65_out1_re};
  assign Add19_sub_cast_1 = {{10{Delay81_out1_re[21]}}, Delay81_out1_re};
  assign Add19_sub_temp = Add19_sub_cast - Add19_sub_cast_1;
  assign Add19_out1_re = Add19_sub_temp[21:0];
  assign Add19_sub_cast_2 = {{10{Delay65_out1_im[21]}}, Delay65_out1_im};
  assign Add19_sub_cast_3 = {{10{Delay81_out1_im[21]}}, Delay81_out1_im};
  assign Add19_sub_temp_1 = Add19_sub_cast_2 - Add19_sub_cast_3;
  assign Add19_out1_im = Add19_sub_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay43_process
      if (reset == 1'b1) begin
        for(Delay43_t_1 = 32'sd0; Delay43_t_1 <= 32'sd1; Delay43_t_1 = Delay43_t_1 + 32'sd1) begin
          Delay43_reg_re[Delay43_t_1] <= 22'sb0000000000000000000000;
          Delay43_reg_im[Delay43_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay43_t_0_0 = 32'sd0; Delay43_t_0_0 <= 32'sd1; Delay43_t_0_0 = Delay43_t_0_0 + 32'sd1) begin
            Delay43_reg_re[Delay43_t_0_0] <= Delay43_reg_next_re[Delay43_t_0_0];
            Delay43_reg_im[Delay43_t_0_0] <= Delay43_reg_next_im[Delay43_t_0_0];
          end
        end
      end
    end

  assign Delay43_out1_re = Delay43_reg_re[1];
  assign Delay43_out1_im = Delay43_reg_im[1];
  assign Delay43_reg_next_re[0] = Add19_out1_re;
  assign Delay43_reg_next_im[0] = Add19_out1_im;
  assign Delay43_reg_next_re[1] = Delay43_reg_re[0];
  assign Delay43_reg_next_im[1] = Delay43_reg_im[0];



  assign x29_re = Delay43_out1_re;

  assign x29_im = Delay43_out1_im;

  assign Add21_sub_cast = {{10{Delay66_out1_re[21]}}, Delay66_out1_re};
  assign Add21_sub_cast_1 = {{10{Delay82_out1_re[21]}}, Delay82_out1_re};
  assign Add21_sub_temp = Add21_sub_cast - Add21_sub_cast_1;
  assign Add21_out1_re = Add21_sub_temp[21:0];
  assign Add21_sub_cast_2 = {{10{Delay66_out1_im[21]}}, Delay66_out1_im};
  assign Add21_sub_cast_3 = {{10{Delay82_out1_im[21]}}, Delay82_out1_im};
  assign Add21_sub_temp_1 = Add21_sub_cast_2 - Add21_sub_cast_3;
  assign Add21_out1_im = Add21_sub_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay45_process
      if (reset == 1'b1) begin
        for(Delay45_t_1 = 32'sd0; Delay45_t_1 <= 32'sd1; Delay45_t_1 = Delay45_t_1 + 32'sd1) begin
          Delay45_reg_re[Delay45_t_1] <= 22'sb0000000000000000000000;
          Delay45_reg_im[Delay45_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay45_t_0_0 = 32'sd0; Delay45_t_0_0 <= 32'sd1; Delay45_t_0_0 = Delay45_t_0_0 + 32'sd1) begin
            Delay45_reg_re[Delay45_t_0_0] <= Delay45_reg_next_re[Delay45_t_0_0];
            Delay45_reg_im[Delay45_t_0_0] <= Delay45_reg_next_im[Delay45_t_0_0];
          end
        end
      end
    end

  assign Delay45_out1_re = Delay45_reg_re[1];
  assign Delay45_out1_im = Delay45_reg_im[1];
  assign Delay45_reg_next_re[0] = Add21_out1_re;
  assign Delay45_reg_next_im[0] = Add21_out1_im;
  assign Delay45_reg_next_re[1] = Delay45_reg_re[0];
  assign Delay45_reg_next_im[1] = Delay45_reg_im[0];



  assign x30_re = Delay45_out1_re;

  assign x30_im = Delay45_out1_im;

  assign Add23_sub_cast = {{10{Delay67_out1_re[21]}}, Delay67_out1_re};
  assign Add23_sub_cast_1 = {{10{Delay83_out1_re[21]}}, Delay83_out1_re};
  assign Add23_sub_temp = Add23_sub_cast - Add23_sub_cast_1;
  assign Add23_out1_re = Add23_sub_temp[21:0];
  assign Add23_sub_cast_2 = {{10{Delay67_out1_im[21]}}, Delay67_out1_im};
  assign Add23_sub_cast_3 = {{10{Delay83_out1_im[21]}}, Delay83_out1_im};
  assign Add23_sub_temp_1 = Add23_sub_cast_2 - Add23_sub_cast_3;
  assign Add23_out1_im = Add23_sub_temp_1[21:0];



  always @(posedge clk or posedge reset)
    begin : Delay47_process
      if (reset == 1'b1) begin
        for(Delay47_t_1 = 32'sd0; Delay47_t_1 <= 32'sd1; Delay47_t_1 = Delay47_t_1 + 32'sd1) begin
          Delay47_reg_re[Delay47_t_1] <= 22'sb0000000000000000000000;
          Delay47_reg_im[Delay47_t_1] <= 22'sb0000000000000000000000;
        end
      end
      else begin
        if (enb_1_64_0) begin
          for(Delay47_t_0_0 = 32'sd0; Delay47_t_0_0 <= 32'sd1; Delay47_t_0_0 = Delay47_t_0_0 + 32'sd1) begin
            Delay47_reg_re[Delay47_t_0_0] <= Delay47_reg_next_re[Delay47_t_0_0];
            Delay47_reg_im[Delay47_t_0_0] <= Delay47_reg_next_im[Delay47_t_0_0];
          end
        end
      end
    end

  assign Delay47_out1_re = Delay47_reg_re[1];
  assign Delay47_out1_im = Delay47_reg_im[1];
  assign Delay47_reg_next_re[0] = Add23_out1_re;
  assign Delay47_reg_next_im[0] = Add23_out1_im;
  assign Delay47_reg_next_re[1] = Delay47_reg_re[0];
  assign Delay47_reg_next_im[1] = Delay47_reg_im[0];



  assign x31_re = Delay47_out1_re;

  assign x31_im = Delay47_out1_im;

endmodule  // FFT32_1

