#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: E:\PDS\PDS1\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-K7MPPOL0
Generated by Fabric Compiler (version 2020.3 build 62942) at Wed Jul 20 21:09:43 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[3]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[4]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[5]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ISP/uart_test/tx_str[6]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk2.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/genblk3.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'cmos_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'cmos_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'cmos_xclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ddrphy_rst_done' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pll_lock' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_clk_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_n[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tmds_data_p[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'cmos_db[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_db[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_href' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cmos_vsync' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Wed Jul 20 21:09:56 2022
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared               189           2  {sys_clk}
 coms_pclk                10.000       {0 5}          Declared                69           0  {cmos_pclk}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                          15.384       {0 7.692}      Generated (sys_clk)   5049           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT0}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (sys_clk)    356           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                          20.000       {0 10}         Generated (sys_clk)    160           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.500        {0 1.25}       Generated (sys_clk)     21           1  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                          5.000        {0 2.5}        Generated (sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/DQSI_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/DQSI_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/WCLK_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/WCLK_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
 Inferred_clock_group_1        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
 Inferred_clock_group_2        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
 Inferred_clock_group_3        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
 Inferred_clock_group_4        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
 Inferred_clock_group_5        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
 Inferred_clock_group_6        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_7        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
 Inferred_clock_group_8        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
 Inferred_clock_group_9        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
 Inferred_clock_group_10       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
 Inferred_clock_group_11       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
 Inferred_clock_group_12       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
 Inferred_clock_group_13       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
 Inferred_clock_group_14       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
 Inferred_clock_group_15       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_16       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
 Inferred_clock_group_17       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
 Inferred_clock_group_18       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
 Inferred_clock_group_19       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
 Inferred_clock_group_20       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
 Inferred_clock_group_21       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
 Inferred_clock_group_22       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
 Inferred_clock_group_23       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
 Inferred_clock_group_24       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
 Inferred_clock_group_25       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_26       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
 Inferred_clock_group_27       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
 Inferred_clock_group_28       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
 Inferred_clock_group_29       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
 Inferred_clock_group_30       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
 Inferred_clock_group_31       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
 Inferred_clock_group_32       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
 Inferred_clock_group_33       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
 Inferred_clock_group_34       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
 Inferred_clock_group_35       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
 Inferred_clock_group_36       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
 Inferred_clock_group_37       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
 Inferred_clock_group_38       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
 Inferred_clock_group_39       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
 Inferred_clock_group_40       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_41       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
 Inferred_clock_group_42       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
 Inferred_clock_group_43       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
 Inferred_clock_group_44       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
 Inferred_clock_group_45       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
 Inferred_clock_group_46       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
 Inferred_clock_group_47       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
 Inferred_clock_group_48       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
 Inferred_clock_group_49       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
 Inferred_clock_group_50       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
 Inferred_clock_group_51       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
 Inferred_clock_group_52       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
 Inferred_clock_group_53       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
 Inferred_clock_group_54       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
 Inferred_clock_group_55       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
 Inferred_clock_group_56       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
 Inferred_clock_group_57       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
 Inferred_clock_group_58       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
 Inferred_clock_group_59       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
 Inferred_clock_group_60       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
 Inferred_clock_group_61       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
 Inferred_clock_group_62       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
 Inferred_clock_group_63       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
 Inferred_clock_group_64       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz      96.796 MHz         20.000         10.331          9.669
 coms_pclk                  100.000 MHz     205.719 MHz         10.000          4.861          5.139
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                             65.003 MHz       8.653 MHz         15.384        115.570       -100.186
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     142.106 MHz         10.000          7.037          2.963
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                             50.000 MHz     119.760 MHz         20.000          8.350         11.650
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            400.000 MHz    1360.544 MHz          2.500          0.735          1.765
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      9.669       0.000              0            862
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     11.215       0.000              0              1
 coms_pclk              coms_pclk                    5.139       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    4.588       0.000              0             12
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                  -100.186   -6185.619             98          13854
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -3.765    -128.250             44             44
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.963       0.000              0           1705
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    11.042       0.000              0             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -2.166     -17.423             10             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    11.650       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     1.770       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.765       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.265       0.000              0              9
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.341       0.000              0            862
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      6.440       0.000              0              1
 coms_pclk              coms_pclk                    0.260       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    2.644       0.000              0             12
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.126       0.000              0          13854
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.290      -1.230              9             44
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.076       0.000              0           1705
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -3.745     -50.068             14             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -0.095      -0.173              2             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.374       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    -0.116      -0.149              2             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.415       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.796       0.000              0              9
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     10.823       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    4.651       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -2.455     -75.981             34             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     7.384       0.000              0             72
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    17.273       0.000              0            129
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      5.755       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    2.981       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.370       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.687       0.000              0             72
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.664       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.291       0.000              0            189
 coms_pclk                                           4.011       0.000              0             69
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     6.750       0.000              0           5049
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.734       0.000              0            356
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.734       0.000              0            160
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.392       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.820       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     10.886       0.000              0            862
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     12.565       0.000              0              1
 coms_pclk              coms_pclk                    6.145       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    5.809       0.000              0             12
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                   -80.131   -4764.854             98          13854
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -3.380    -108.788             44             44
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     3.053       0.000              0           1705
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    10.959       0.000              0             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -1.651     -13.534             10             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    13.609       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     2.270       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.850       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.970       0.000              0              9
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.314       0.000              0            862
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      5.637       0.000              0              1
 coms_pclk              coms_pclk                    0.286       0.000              0            161
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    2.261       0.000              0             12
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.161       0.000              0          13854
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.170      -0.440              5             44
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.131       0.000              0           1705
 coms_pclk              sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -2.914     -38.826             14             14
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.011       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.340       0.000              0            460
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.138       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.374       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.726       0.000              0              9
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                     12.240       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    5.768       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -1.954     -59.694             34             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     7.929       0.000              0             72
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    17.867       0.000              0            129
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk                      5.030       0.000              0            106
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        coms_pclk                    2.572       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.416       0.000              0             34
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.626       0.000              0             72
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.610       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.657       0.000              0            189
 coms_pclk                                           4.400       0.000              0             69
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     7.077       0.000              0           5049
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.811       0.000              0            356
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.971       0.000              0            160
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.386       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.844       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/lut_index[1]/opit_0_inv_A2Q21/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[6]/opit_0_inv_MUX4TO1Q/I3
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.755
  Launch Clock Delay      :  4.429
  Clock Pessimism Removal :  0.601

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.865       4.429         sys_clk_g        
 CLMS_126_361/CLK                                                          r       i2c_config_m0/lut_index[1]/opit_0_inv_A2Q21/CLK

 CLMS_126_361/Q0                   tco                   0.261       4.690 r       i2c_config_m0/lut_index[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=353)      4.152       8.842         lut_index[0]     
 CLMA_22_344/Y3                    td                    0.581       9.423 r       lut_ov5640_rgb565_1024_768_m0/lut_data_4_1_6/LUT8_inst_perm/Z
                                   net (fanout=1)        3.890      13.313         _N1185           
 CLMS_86_365/Y2                    td                    0.165      13.478 r       i2c_config_m0/i2c_master_top_m0/N219_76[6]_1/gateop_perm/Z
                                   net (fanout=1)        0.979      14.457         i2c_config_m0/i2c_master_top_m0/_N23566
 CLMA_118_348/A0                                                           r       i2c_config_m0/i2c_master_top_m0/txr[6]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  14.457         Logic Levels: 2  
                                                                                   Logic: 1.007ns(10.042%), Route: 9.021ns(89.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.563      23.755         sys_clk_g        
 CLMA_118_348/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/txr[6]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.601      24.356                          
 clock uncertainty                                      -0.050      24.306                          

 Setup time                                             -0.180      24.126                          

 Data required time                                                 24.126                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.126                          
 Data arrival time                                                 -14.457                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.669                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/lut_index[1]/opit_0_inv_A2Q21/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[3]/opit_0_inv_MUX4TO1Q/I1
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.778
  Launch Clock Delay      :  4.429
  Clock Pessimism Removal :  0.601

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.865       4.429         sys_clk_g        
 CLMS_126_361/CLK                                                          r       i2c_config_m0/lut_index[1]/opit_0_inv_A2Q21/CLK

 CLMS_126_361/Q0                   tco                   0.261       4.690 r       i2c_config_m0/lut_index[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=353)      4.152       8.842         lut_index[0]     
 CLMS_26_345/L7OUT                 td                    0.458       9.300 r       lut_ov5640_rgb565_1024_768_m0/lut_data_4_1_11/LUT7_inst_perm/L7OUT
                                   net (fanout=1)        0.000       9.300         lut_ov5640_rgb565_1024_768_m0/lut_data_4_1_11/ntL7OUT
 CLMA_26_344/Y3                    td                    0.160       9.460 r       lut_ov5640_rgb565_1024_768_m0/lut_data_4_1_11/LUT8_inst_perm/Z
                                   net (fanout=1)        3.470      12.930         _N1190           
 CLMS_134_369/Y0                   td                    0.214      13.144 r       i2c_config_m0/i2c_master_top_m0/N219_75[3]_1/gateop_perm/Z
                                   net (fanout=1)        0.724      13.868         i2c_config_m0/i2c_master_top_m0/_N23573
 CLMA_142_352/C1                                                           r       i2c_config_m0/i2c_master_top_m0/txr[3]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  13.868         Logic Levels: 3  
                                                                                   Logic: 1.093ns(11.580%), Route: 8.346ns(88.420%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.586      23.778         sys_clk_g        
 CLMA_142_352/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/txr[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.601      24.379                          
 clock uncertainty                                      -0.050      24.329                          

 Setup time                                             -0.251      24.078                          

 Data required time                                                 24.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.078                          
 Data arrival time                                                 -13.868                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.210                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/lut_index[1]/opit_0_inv_A2Q21/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[2]/opit_0_inv_MUX8TO1Q/I1
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.778
  Launch Clock Delay      :  4.429
  Clock Pessimism Removal :  0.601

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.865       4.429         sys_clk_g        
 CLMS_126_361/CLK                                                          r       i2c_config_m0/lut_index[1]/opit_0_inv_A2Q21/CLK

 CLMS_126_361/Q0                   tco                   0.261       4.690 r       i2c_config_m0/lut_index[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=353)      3.969       8.659         lut_index[0]     
 CLMA_14_325/L7OUT                 td                    0.454       9.113 r       lut_ov5640_rgb565_1024_768_m0/lut_data_3_0_3/LUT7_inst_perm/L7OUT
                                   net (fanout=1)        0.000       9.113         lut_ov5640_rgb565_1024_768_m0/lut_data_3_0_3/ntL7OUT
 CLMA_14_324/Y3                    td                    0.160       9.273 r       lut_ov5640_rgb565_1024_768_m0/lut_data_3_0_3/LUT8_inst_perm/Z
                                   net (fanout=1)        2.840      12.113         lut_ov5640_rgb565_1024_768_m0/_N1147
 CLMA_98_316/Y0                    td                    0.282      12.395 r       lut_ov5640_rgb565_1024_768_m0/lut_data_1[18]/gateop_perm/Z
                                   net (fanout=1)        1.315      13.710         _N14373          
 CLMA_142_352/A1                                                           r       i2c_config_m0/i2c_master_top_m0/txr[2]/opit_0_inv_MUX8TO1Q/I1

 Data arrival time                                                  13.710         Logic Levels: 3  
                                                                                   Logic: 1.157ns(12.466%), Route: 8.124ns(87.534%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.586      23.778         sys_clk_g        
 CLMA_142_352/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/txr[2]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.601      24.379                          
 clock uncertainty                                      -0.050      24.329                          

 Setup time                                             -0.295      24.034                          

 Data required time                                                 24.034                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.034                          
 Data arrival time                                                 -13.710                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.324                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/tx_data[5]/opit_0_inv/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/tx_data_latch[5]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.421
  Launch Clock Delay      :  3.768
  Clock Pessimism Removal :  -0.620

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.576       3.768         sys_clk_g        
 CLMS_142_273/CLK                                                          r       ISP/uart_test/tx_data[5]/opit_0_inv/CLK

 CLMS_142_273/Q0                   tco                   0.224       3.992 r       ISP/uart_test/tx_data[5]/opit_0_inv/Q
                                   net (fanout=1)        0.138       4.130         ISP/uart_test/tx_data [5]
 CLMA_142_272/M2                                                           r       ISP/uart_test/uart_tx_inst/tx_data_latch[5]/opit_0_inv/D

 Data arrival time                                                   4.130         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.857       4.421         sys_clk_g        
 CLMA_142_272/CLK                                                          r       ISP/uart_test/uart_tx_inst/tx_data_latch[5]/opit_0_inv/CLK
 clock pessimism                                        -0.620       3.801                          
 clock uncertainty                                       0.000       3.801                          

 Hold time                                              -0.012       3.789                          

 Data required time                                                  3.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.789                          
 Data arrival time                                                  -4.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/tx_cnt2[1]/opit_0_L5Q_perm/CLK
Endpoint    : ISP/uart_test/tx_cnt2[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.295  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.449
  Launch Clock Delay      :  3.782
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.590       3.782         sys_clk_g        
 CLMS_142_245/CLK                                                          r       ISP/uart_test/tx_cnt2[1]/opit_0_L5Q_perm/CLK

 CLMS_142_245/Q0                   tco                   0.223       4.005 f       ISP/uart_test/tx_cnt2[1]/opit_0_L5Q_perm/Q
                                   net (fanout=80)       0.361       4.366         ISP/uart_test/tx_cnt2 [1]
 CLMA_146_252/B4                                                           f       ISP/uart_test/tx_cnt2[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.366         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.185%), Route: 0.361ns(61.815%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.885       4.449         sys_clk_g        
 CLMA_146_252/CLK                                                          r       ISP/uart_test/tx_cnt2[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.077                          
 clock uncertainty                                       0.000       4.077                          

 Hold time                                              -0.084       3.993                          

 Data required time                                                  3.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.993                          
 Data arrival time                                                  -4.366                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.396
  Launch Clock Delay      :  3.743
  Clock Pessimism Removal :  -0.653

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.551       3.743         sys_clk_g        
 CLMS_142_293/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/CLK

 CLMS_142_293/Q2                   tco                   0.224       3.967 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/Q
                                   net (fanout=1)        0.138       4.105         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N255 [1]
 CLMS_142_293/M2                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/D

 Data arrival time                                                   4.105         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.832       4.396         sys_clk_g        
 CLMS_142_293/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/CLK
 clock pessimism                                        -0.653       3.743                          
 clock uncertainty                                       0.000       3.743                          

 Hold time                                              -0.012       3.731                          

 Data required time                                                  3.731                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.731                          
 Data arrival time                                                  -4.105                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  7.377
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.807       7.377         ntclkbufg_0      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_76/Q0                     tco                   0.261       7.638 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=84)       5.055      12.693         nt_ddr_init_done 
 CLMA_146_341/A0                                                           r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L0

 Data arrival time                                                  12.693         Logic Levels: 0  
                                                                                   Logic: 0.261ns(4.910%), Route: 5.055ns(95.090%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.574      23.766         sys_clk_g        
 CLMA_146_341/CLK                                                          r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.372      24.138                          
 clock uncertainty                                      -0.050      24.088                          

 Setup time                                             -0.180      23.908                          

 Data required time                                                 23.908                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.908                          
 Data arrival time                                                 -12.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.215                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.213  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.419
  Launch Clock Delay      :  6.260
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.529       6.260         ntclkbufg_0      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_76/Q0                     tco                   0.223       6.483 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=84)       3.929      10.412         nt_ddr_init_done 
 CLMA_146_341/A0                                                           f       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L0

 Data arrival time                                                  10.412         Logic Levels: 0  
                                                                                   Logic: 0.223ns(5.371%), Route: 3.929ns(94.629%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.855       4.419         sys_clk_g        
 CLMA_146_341/CLK                                                          r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.047                          
 clock uncertainty                                       0.050       4.097                          

 Hold time                                              -0.125       3.972                          

 Data required time                                                  3.972                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.972                          
 Data arrival time                                                 -10.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.440                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.392
  Launch Clock Delay      :  3.975
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.839       3.975         cmos_pclk_g      
 CLMA_54_104/CLK                                                           r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_54_104/Q0                    tco                   0.261       4.236 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.578       4.814         write_en         
                                                         0.276       5.090 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.090         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9143
 CLMA_46_96/COUT                   td                    0.097       5.187 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.187         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9145
                                                         0.060       5.247 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.247         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9147
 CLMA_46_100/Y3                    td                    0.380       5.627 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.582       6.209         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7]
 CLMA_50_109/Y2                    td                    0.165       6.374 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        1.095       7.469         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [7]
 CLMS_38_105/COUT                  td                    0.431       7.900 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.900         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMS_38_109/Y0                    td                    0.130       8.030 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.581       8.611         _N190            
 CLMA_50_113/A4                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   8.611         Logic Levels: 5  
                                                                                   Logic: 1.800ns(38.827%), Route: 2.836ns(61.173%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.568      13.392         cmos_pclk_g      
 CLMA_50_113/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.538      13.930                          
 clock uncertainty                                      -0.050      13.880                          

 Setup time                                             -0.130      13.750                          

 Data required time                                                 13.750                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.750                          
 Data arrival time                                                  -8.611                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.139                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/L0
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.397
  Launch Clock Delay      :  3.975
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.839       3.975         cmos_pclk_g      
 CLMA_54_104/CLK                                                           r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_54_104/Q0                    tco                   0.261       4.236 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.578       4.814         write_en         
                                                         0.276       5.090 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.090         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9143
 CLMA_46_96/COUT                   td                    0.097       5.187 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.187         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9145
                                                         0.060       5.247 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.247         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9147
 CLMA_46_100/COUT                  td                    0.097       5.344 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.344         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9149
                                                         0.060       5.404 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.404         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9151
 CLMA_46_104/Y2                    td                    0.198       5.602 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[10]/opit_0_inv_AQ/Y
                                   net (fanout=3)        0.735       6.337         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [10]
 CLMA_50_116/A0                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.337         Logic Levels: 3  
                                                                                   Logic: 1.049ns(44.412%), Route: 1.313ns(55.588%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.573      13.397         cmos_pclk_g      
 CLMA_50_116/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.538      13.935                          
 clock uncertainty                                      -0.050      13.885                          

 Setup time                                             -0.180      13.705                          

 Data required time                                                 13.705                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.705                          
 Data arrival time                                                  -6.337                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.368                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/L1
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.387
  Launch Clock Delay      :  3.975
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.839       3.975         cmos_pclk_g      
 CLMA_54_104/CLK                                                           r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_54_104/Q0                    tco                   0.261       4.236 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.578       4.814         write_en         
                                                         0.276       5.090 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.090         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9143
 CLMA_46_96/COUT                   td                    0.097       5.187 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.187         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9145
                                                         0.060       5.247 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.247         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9147
 CLMA_46_100/Y3                    td                    0.380       5.627 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.582       6.209         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7]
 CLMA_50_109/A1                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.209         Logic Levels: 2  
                                                                                   Logic: 1.074ns(48.075%), Route: 1.160ns(51.925%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.563      13.387         cmos_pclk_g      
 CLMA_50_109/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.538      13.925                          
 clock uncertainty                                      -0.050      13.875                          

 Setup time                                             -0.248      13.627                          

 Data required time                                                 13.627                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.627                          
 Data arrival time                                                  -6.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.418                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.258  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.966
  Launch Clock Delay      :  3.396
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.572       3.396         cmos_pclk_g      
 CLMA_42_124/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK

 CLMA_42_124/Q0                    tco                   0.223       3.619 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/Q
                                   net (fanout=1)        0.328       3.947         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [8]
 CLMA_42_104/AD                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/D

 Data arrival time                                                   3.947         Logic Levels: 0  
                                                                                   Logic: 0.223ns(40.472%), Route: 0.328ns(59.528%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.830       3.966         cmos_pclk_g      
 CLMA_42_104/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/CLK
 clock pessimism                                        -0.312       3.654                          
 clock uncertainty                                       0.000       3.654                          

 Hold time                                               0.033       3.687                          

 Data required time                                                  3.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.687                          
 Data arrival time                                                  -3.947                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_i_d0[1]/opit_0/CLK
Endpoint    : cmos_8_16bit_m0/pdata_o[9]/opit_0_inv_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.275  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.992
  Launch Clock Delay      :  3.405
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.581       3.405         cmos_pclk_g      
 CLMA_54_124/CLK                                                           r       cmos_8_16bit_m0/pdata_i_d0[1]/opit_0/CLK

 CLMA_54_124/Q0                    tco                   0.223       3.628 f       cmos_8_16bit_m0/pdata_i_d0[1]/opit_0/Q
                                   net (fanout=1)        0.258       3.886         cmos_8_16bit_m0/pdata_i_d0 [1]
 CLMA_50_121/A4                                                            f       cmos_8_16bit_m0/pdata_o[9]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.886         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.362%), Route: 0.258ns(53.638%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.856       3.992         cmos_pclk_g      
 CLMA_50_121/CLK                                                           r       cmos_8_16bit_m0/pdata_o[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.312       3.680                          
 clock uncertainty                                       0.000       3.680                          

 Hold time                                              -0.081       3.599                          

 Data required time                                                  3.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.599                          
 Data arrival time                                                  -3.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[7]
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.294  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.987
  Launch Clock Delay      :  3.381
  Clock Pessimism Removal :  -0.312

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.557       3.381         cmos_pclk_g      
 CLMA_42_136/CLK                                                           r       cmos_8_16bit_m0/pdata_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_136/Q3                    tco                   0.223       3.604 f       cmos_8_16bit_m0/pdata_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.500       4.104         write_data[15]   
 DRM_34_104/DA0[7]                                                         f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[7]

 Data arrival time                                                   4.104         Logic Levels: 0  
                                                                                   Logic: 0.223ns(30.844%), Route: 0.500ns(69.156%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.851       3.987         cmos_pclk_g      
 DRM_34_104/CLKA[0]                                                        r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.312       3.675                          
 clock uncertainty                                       0.000       3.675                          

 Hold time                                               0.137       3.812                          

 Data required time                                                  3.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.812                          
 Data arrival time                                                  -4.104                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/L2
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.986  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  7.361
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.788       7.361         ntclkbufg_1      
 CLMS_46_69/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/CLK

 CLMS_46_69/Q0                     tco                   0.261       7.622 r       frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.769       8.391         write_req_ack    
 CLMS_54_97/B2                                                             r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   8.391         Logic Levels: 0  
                                                                                   Logic: 0.261ns(25.340%), Route: 0.769ns(74.660%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.551      13.375         cmos_pclk_g      
 CLMS_54_97/CLK                                                            r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      13.375                          
 clock uncertainty                                      -0.050      13.325                          

 Setup time                                             -0.346      12.979                          

 Data required time                                                 12.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.979                          
 Data arrival time                                                  -8.391                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.588                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.008  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.397
  Launch Clock Delay      :  7.405
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.832       7.405         ntclkbufg_1      
 CLMA_58_96/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_96/Q0                     tco                   0.261       7.666 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.964       8.630         frame_read_write_m0/write_fifo_aclr
 DRM_34_104/RSTA[0]                                                        r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.630         Logic Levels: 0  
                                                                                   Logic: 0.261ns(21.306%), Route: 0.964ns(78.694%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.573      13.397         cmos_pclk_g      
 DRM_34_104/CLKA[0]                                                        r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      13.397                          
 clock uncertainty                                      -0.050      13.347                          

 Setup time                                             -0.017      13.330                          

 Data required time                                                 13.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.330                          
 Data arrival time                                                  -8.630                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.700                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -4.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.376
  Launch Clock Delay      :  7.408
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.835       7.408         ntclkbufg_1      
 CLMA_42_108/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_42_108/Q0                    tco                   0.261       7.669 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.658       8.327         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [4]
 CLMA_42_104/M0                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D

 Data arrival time                                                   8.327         Logic Levels: 0  
                                                                                   Logic: 0.261ns(28.400%), Route: 0.658ns(71.600%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.552      13.376         cmos_pclk_g      
 CLMA_42_104/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.000      13.376                          
 clock uncertainty                                      -0.050      13.326                          

 Setup time                                             -0.067      13.259                          

 Data required time                                                 13.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.259                          
 Data arrival time                                                  -8.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.932                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.969
  Launch Clock Delay      :  6.289
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.555       6.289         ntclkbufg_1      
 CLMA_38_104/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_38_104/Q0                    tco                   0.224       6.513 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138       6.651         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [3]
 CLMS_38_105/M0                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D

 Data arrival time                                                   6.651         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.833       3.969         cmos_pclk_g      
 CLMS_38_105/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000       3.969                          
 clock uncertainty                                       0.050       4.019                          

 Hold time                                              -0.012       4.007                          

 Data required time                                                  4.007                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.007                          
 Data arrival time                                                  -6.651                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.644                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.986
  Launch Clock Delay      :  6.306
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.572       6.306         ntclkbufg_1      
 CLMA_42_120/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_42_120/Q0                    tco                   0.223       6.529 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.237       6.766         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [8]
 CLMA_42_124/M0                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D

 Data arrival time                                                   6.766         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.478%), Route: 0.237ns(51.522%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.850       3.986         cmos_pclk_g      
 CLMA_42_124/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.000       3.986                          
 clock uncertainty                                       0.050       4.036                          

 Hold time                                              -0.016       4.020                          

 Data required time                                                  4.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.020                          
 Data arrival time                                                  -6.766                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.746                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -2.323  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.966
  Launch Clock Delay      :  6.289
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.555       6.289         ntclkbufg_1      
 CLMA_38_104/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_38_104/Q3                    tco                   0.223       6.512 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.236       6.748         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [2]
 CLMA_42_104/M1                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D

 Data arrival time                                                   6.748         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.584%), Route: 0.236ns(51.416%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.830       3.966         cmos_pclk_g      
 CLMA_42_104/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.000       3.966                          
 clock uncertainty                                       0.050       4.016                          

 Hold time                                              -0.016       4.000                          

 Data required time                                                  4.000                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.000                          
 Data arrival time                                                  -6.748                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.748                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/feature_inst/b1[1]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.230  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.372
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.804       7.372         video_clk        
 CLMA_130_76/CLK                                                           r       ISP/judge_single2_inst/feature_inst/b1[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_76/Q1                    tco                   0.261       7.633 r       ISP/judge_single2_inst/feature_inst/b1[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        2.183       9.816         ISP/judge_single2_inst/feature_inst/b1 [1]
 APM_110_12/P[19]                  td                    2.223      12.039 r       ISP/judge_single2_inst/feature_inst/N24_1/gopapm/P[19]
                                   net (fanout=3)        1.958      13.997         ISP/judge_single2_inst/feature_inst/_N51
 CLMS_102_33/Y2                    td                    0.165      14.162 r       ISP/judge_single2_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        2.013      16.175         ISP/judge_single2_inst/feature_inst/N24 [19]
 CLMA_90_0/Y0                      td                    0.282      16.457 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Y0
                                   net (fanout=1)        1.223      17.680         ISP/judge_single2_inst/feature_inst/_N608
 CLMA_98_25/Y3                     td                    0.276      17.956 r       ISP/judge_single2_inst/feature_inst/N34_sel23[0]/gateop/F
                                   net (fanout=3)        1.725      19.681         ISP/judge_single2_inst/feature_inst/_N632
                                                         0.438      20.119 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_0/gateop_A2/Cout
                                                         0.000      20.119         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [2]
 CLMA_94_12/COUT                   td                    0.097      20.216 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.216         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [6]
                                                         0.060      20.276 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_4/gateop_A2/Cout
                                                         0.000      20.276         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [10]
 CLMA_94_16/COUT                   td                    0.097      20.373 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.373         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [14]
                                                         0.060      20.433 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      20.433         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [18]
 CLMA_94_20/Y3                     td                    0.340      20.773 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.441      22.214         _N136            
                                                         0.438      22.652 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      22.652         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [5]
 CLMA_98_5/COUT                    td                    0.097      22.749 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.749         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [7]
                                                         0.060      22.809 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      22.809         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [9]
 CLMA_98_9/COUT                    td                    0.097      22.906 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.906         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [11]
                                                         0.060      22.966 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      22.966         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [13]
 CLMA_98_13/COUT                   td                    0.097      23.063 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.063         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [15]
 CLMA_98_17/Y1                     td                    0.381      23.444 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        2.144      25.588         ISP/judge_single2_inst/feature_inst/_N697
                                                         0.438      26.026 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_8/gateop_A2/Cout
                                                         0.000      26.026         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt21.co [18]
 CLMA_94_8/Y3                      td                    0.340      26.366 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.779      27.145         _N135            
                                                         0.438      27.583 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      27.583         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [5]
 CLMA_102_4/COUT                   td                    0.097      27.680 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.680         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [7]
                                                         0.060      27.740 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      27.740         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [9]
 CLMA_102_8/COUT                   td                    0.097      27.837 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.837         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [11]
 CLMA_102_12/Y1                    td                    0.381      28.218 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        2.142      30.360         ISP/judge_single2_inst/feature_inst/_N742
 CLMS_94_9/COUT                    td                    0.429      30.789 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.789         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [14]
                                                         0.060      30.849 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      30.849         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [18]
 CLMS_94_13/Y3                     td                    0.340      31.189 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.216      32.405         _N134            
                                                         0.438      32.843 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_4/gateop_A2/Cout
                                                         0.000      32.843         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [5]
 CLMA_106_5/COUT                   td                    0.097      32.940 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.940         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [7]
                                                         0.060      33.000 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Cout
                                                         0.000      33.000         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [9]
 CLMA_106_9/COUT                   td                    0.097      33.097 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.097         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [11]
 CLMA_106_13/Y0                    td                    0.198      33.295 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        1.172      34.467         ISP/judge_single2_inst/feature_inst/_N790
 CLMA_98_4/COUT                    td                    0.326      34.793 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.793         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [14]
                                                         0.060      34.853 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      34.853         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [18]
 CLMA_98_8/Y3                      td                    0.340      35.193 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.988      36.181         _N133            
                                                         0.382      36.563 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_0/gateop_A2/Cout
                                                         0.000      36.563         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [1]
 CLMA_114_0/COUT                   td                    0.097      36.660 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.660         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [3]
                                                         0.060      36.720 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      36.720         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [5]
 CLMA_114_4/COUT                   td                    0.097      36.817 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.817         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [7]
                                                         0.060      36.877 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      36.877         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [9]
 CLMA_114_8/COUT                   td                    0.097      36.974 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.974         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [11]
                                                         0.060      37.034 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      37.034         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [13]
 CLMA_114_12/COUT                  td                    0.097      37.131 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.131         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [15]
 CLMA_114_16/Y1                    td                    0.381      37.512 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        2.402      39.914         ISP/judge_single2_inst/feature_inst/_N844
                                                         0.438      40.352 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_8/gateop_A2/Cout
                                                         0.000      40.352         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [18]
 CLMA_106_20/Y3                    td                    0.340      40.692 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.022      41.714         _N132            
                                                         0.382      42.096 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      42.096         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [1]
 CLMA_118_0/COUT                   td                    0.097      42.193 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.193         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [3]
                                                         0.060      42.253 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      42.253         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [5]
 CLMA_118_4/COUT                   td                    0.097      42.350 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.350         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [7]
                                                         0.060      42.410 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      42.410         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [9]
 CLMA_118_8/COUT                   td                    0.097      42.507 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.507         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [11]
 CLMA_118_12/Y0                    td                    0.198      42.705 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        2.246      44.951         ISP/judge_single2_inst/feature_inst/_N888
 CLMA_106_4/COUT                   td                    0.326      45.277 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.277         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [14]
                                                         0.060      45.337 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      45.337         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [18]
 CLMA_106_8/Y3                     td                    0.340      45.677 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.806      46.483         _N131            
                                                         0.438      46.921 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      46.921         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [5]
 CLMS_114_5/COUT                   td                    0.097      47.018 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.018         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [7]
                                                         0.060      47.078 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      47.078         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [9]
 CLMS_114_9/COUT                   td                    0.097      47.175 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.175         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [11]
 CLMS_114_13/Y1                    td                    0.381      47.556 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.853      49.409         ISP/judge_single2_inst/feature_inst/_N938
 CLMS_114_29/COUT                  td                    0.429      49.838 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.838         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [14]
                                                         0.060      49.898 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_8/gateop_A2/Cout
                                                         0.000      49.898         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [18]
 CLMS_114_33/Y3                    td                    0.340      50.238 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.086      51.324         _N130            
                                                         0.438      51.762 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      51.762         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [9]
 CLMA_114_48/COUT                  td                    0.097      51.859 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.859         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [11]
                                                         0.060      51.919 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_12/gateop_A2/Cout
                                                         0.000      51.919         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [13]
 CLMA_114_52/COUT                  td                    0.097      52.016 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.016         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [15]
                                                         0.060      52.076 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_16/gateop_A2/Cout
                                                         0.000      52.076         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [17]
 CLMA_114_56/Y2                    td                    0.198      52.274 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        1.677      53.951         ISP/judge_single2_inst/feature_inst/_N992
                                                         0.281      54.232 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      54.232         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [18]
 CLMS_114_77/Y3                    td                    0.340      54.572 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.472      56.044         _N129            
                                                         0.382      56.426 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      56.426         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [1]
 CLMS_114_41/COUT                  td                    0.097      56.523 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.523         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [3]
                                                         0.060      56.583 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      56.583         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [5]
 CLMS_114_45/COUT                  td                    0.097      56.680 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.680         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [7]
                                                         0.060      56.740 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Cout
                                                         0.000      56.740         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [9]
 CLMS_114_49/COUT                  td                    0.097      56.837 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.837         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [11]
                                                         0.060      56.897 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_12/gateop_A2/Cout
                                                         0.000      56.897         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [13]
 CLMS_114_53/COUT                  td                    0.097      56.994 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.994         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [15]
                                                         0.060      57.054 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_16/gateop_A2/Cout
                                                         0.000      57.054         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [17]
 CLMS_114_57/Y3                    td                    0.380      57.434 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.907      59.341         ISP/judge_single2_inst/feature_inst/_N1042
                                                         0.382      59.723 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      59.723         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [18]
 CLMA_114_36/Y3                    td                    0.340      60.063 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.022      61.085         _N128            
                                                         0.382      61.467 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_0/gateop_A2/Cout
                                                         0.000      61.467         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [1]
 CLMA_106_41/COUT                  td                    0.097      61.564 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.564         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [3]
                                                         0.060      61.624 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      61.624         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [5]
 CLMA_106_45/COUT                  td                    0.097      61.721 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.721         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [7]
 CLMA_106_49/Y0                    td                    0.198      61.919 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Y0
                                   net (fanout=3)        2.673      64.592         ISP/judge_single2_inst/feature_inst/_N1080
                                                         0.334      64.926 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_4/gateop_A2/Cout
                                                         0.000      64.926         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [10]
 CLMA_106_33/COUT                  td                    0.097      65.023 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.023         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [14]
                                                         0.060      65.083 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      65.083         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [18]
 CLMA_106_37/Y3                    td                    0.340      65.423 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.436      66.859         _N127            
                                                         0.438      67.297 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_20/gateop_A2/Cout
                                                         0.000      67.297         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [21]
 CLMA_106_64/Y3                    td                    0.380      67.677 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        1.751      69.428         ISP/judge_single2_inst/feature_inst/_N1144
 CLMA_106_36/Y3                    td                    0.505      69.933 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.137      71.070         _N126            
                                                         0.438      71.508 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Cout
                                                         0.000      71.508         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [9]
 CLMS_102_49/COUT                  td                    0.097      71.605 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.605         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [11]
                                                         0.060      71.665 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_12/gateop_A2/Cout
                                                         0.000      71.665         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [13]
 CLMS_102_53/COUT                  td                    0.097      71.762 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.762         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [15]
                                                         0.060      71.822 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_16/gateop_A2/Cout
                                                         0.000      71.822         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [17]
 CLMS_102_57/Y3                    td                    0.380      72.202 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.989      74.191         ISP/judge_single2_inst/feature_inst/_N1189
                                                         0.382      74.573 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      74.573         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [18]
 CLMA_98_41/Y3                     td                    0.340      74.913 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.910      75.823         _N125            
                                                         0.382      76.205 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_0/gateop_A2/Cout
                                                         0.000      76.205         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [1]
 CLMA_102_40/COUT                  td                    0.097      76.302 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.302         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [3]
                                                         0.060      76.362 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_4/gateop_A2/Cout
                                                         0.000      76.362         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [5]
 CLMA_102_44/COUT                  td                    0.097      76.459 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.459         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [7]
                                                         0.060      76.519 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_8/gateop_A2/Cout
                                                         0.000      76.519         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [9]
 CLMA_102_48/COUT                  td                    0.097      76.616 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.616         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [11]
                                                         0.060      76.676 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_12/gateop_A2/Cout
                                                         0.000      76.676         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [13]
 CLMA_102_52/COUT                  td                    0.097      76.773 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.773         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [15]
                                                         0.060      76.833 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_16/gateop_A2/Cout
                                                         0.000      76.833         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [17]
 CLMA_102_56/COUT                  td                    0.097      76.930 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.930         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [19]
 CLMA_102_64/Y0                    td                    0.198      77.128 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        2.059      79.187         ISP/judge_single2_inst/feature_inst/_N1239
 CLMA_98_40/Y3                     td                    0.404      79.591 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.598      80.189         _N124            
                                                         0.438      80.627 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_4/gateop_A2/Cout
                                                         0.000      80.627         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [5]
 CLMS_94_45/COUT                   td                    0.097      80.724 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.724         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [7]
                                                         0.060      80.784 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      80.784         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [9]
 CLMS_94_49/COUT                   td                    0.097      80.881 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.881         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [11]
                                                         0.060      80.941 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Cout
                                                         0.000      80.941         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [13]
 CLMS_94_53/COUT                   td                    0.097      81.038 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      81.038         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [15]
                                                         0.060      81.098 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_16/gateop_A2/Cout
                                                         0.000      81.098         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [17]
 CLMS_94_57/Y3                     td                    0.380      81.478 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.475      82.953         ISP/judge_single2_inst/feature_inst/_N1287
                                                         0.382      83.335 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      83.335         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [18]
 CLMA_98_53/Y3                     td                    0.340      83.675 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.920      84.595         _N123            
                                                         0.382      84.977 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      84.977         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [1]
 CLMA_90_41/Y3                     td                    0.380      85.357 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Y1
                                   net (fanout=3)        2.187      87.544         ISP/judge_single2_inst/feature_inst/_N1320
                                                         0.382      87.926 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_0/gateop_A2/Cout
                                                         0.000      87.926         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [2]
 CLMA_98_44/COUT                   td                    0.097      88.023 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.023         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [6]
                                                         0.060      88.083 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_4/gateop_A2/Cout
                                                         0.000      88.083         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [10]
 CLMA_98_48/COUT                   td                    0.097      88.180 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.180         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [14]
                                                         0.060      88.240 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      88.240         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [18]
 CLMA_98_52/Y3                     td                    0.340      88.580 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.696      90.276         _N122            
                                                         0.382      90.658 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      90.658         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [5]
 CLMA_90_40/COUT                   td                    0.097      90.755 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.755         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [7]
                                                         0.060      90.815 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      90.815         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [9]
 CLMA_90_44/COUT                   td                    0.097      90.912 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.912         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [11]
                                                         0.060      90.972 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Cout
                                                         0.000      90.972         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [13]
 CLMA_90_48/COUT                   td                    0.097      91.069 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.069         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [15]
                                                         0.060      91.129 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_16/gateop_A2/Cout
                                                         0.000      91.129         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [17]
 CLMA_90_52/COUT                   td                    0.097      91.226 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.226         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [19]
 CLMA_90_56/Y1                     td                    0.381      91.607 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.311      93.918         ISP/judge_single2_inst/feature_inst/_N1387
 CLMA_94_48/Y3                     td                    0.508      94.426 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.600      96.026         _N121            
                                                         0.438      96.464 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000      96.464         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [9]
 CLMA_86_44/COUT                   td                    0.097      96.561 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.561         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [11]
                                                         0.060      96.621 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Cout
                                                         0.000      96.621         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [13]
 CLMA_86_48/COUT                   td                    0.097      96.718 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.718         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [15]
                                                         0.060      96.778 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_16/gateop_A2/Cout
                                                         0.000      96.778         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [17]
 CLMA_86_52/COUT                   td                    0.097      96.875 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.875         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [19]
 CLMA_86_56/Y1                     td                    0.381      97.256 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.410      98.666         ISP/judge_single2_inst/feature_inst/_N1436
 CLMA_82_41/Y3                     td                    0.508      99.174 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.621     100.795         _N120            
                                                         0.382     101.177 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_0/gateop_A2/Cout
                                                         0.000     101.177         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [1]
 CLMS_86_37/COUT                   td                    0.097     101.274 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.274         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [3]
                                                         0.060     101.334 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_4/gateop_A2/Cout
                                                         0.000     101.334         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [5]
 CLMS_86_41/COUT                   td                    0.097     101.431 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.431         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [7]
                                                         0.060     101.491 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_8/gateop_A2/Cout
                                                         0.000     101.491         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [9]
 CLMS_86_45/COUT                   td                    0.097     101.588 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.588         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [11]
 CLMS_86_49/Y1                     td                    0.381     101.969 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.105     103.074         ISP/judge_single2_inst/feature_inst/_N1477
 CLMA_78_48/COUT                   td                    0.429     103.503 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.503         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [14]
                                                         0.060     103.563 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000     103.563         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [18]
 CLMA_78_52/Y3                     td                    0.340     103.903 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.215     105.118         _N119            
                                                         0.382     105.500 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000     105.500         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [1]
 CLMA_70_33/COUT                   td                    0.097     105.597 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.597         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [3]
                                                         0.060     105.657 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000     105.657         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [5]
 CLMA_70_37/Y2                     td                    0.198     105.855 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Y0
                                   net (fanout=3)        1.839     107.694         ISP/judge_single2_inst/feature_inst/_N1519
 CLMS_66_41/COUT                   td                    0.326     108.020 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.020         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [6]
                                                         0.060     108.080 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_4/gateop_A2/Cout
                                                         0.000     108.080         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [10]
 CLMS_66_45/COUT                   td                    0.097     108.177 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.177         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [14]
                                                         0.060     108.237 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000     108.237         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [18]
 CLMS_66_49/Y3                     td                    0.340     108.577 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.768     110.345         _N118            
 CLMA_70_8/COUT                    td                    0.427     110.772 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     110.772         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [11]
                                                         0.060     110.832 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_12/gateop_A2/Cout
                                                         0.000     110.832         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [13]
 CLMA_70_12/COUT                   td                    0.097     110.929 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     110.929         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [15]
                                                         0.060     110.989 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_16/gateop_A2/Cout
                                                         0.000     110.989         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [17]
 CLMA_70_16/COUT                   td                    0.097     111.086 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     111.086         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [19]
 CLMA_70_20/Y1                     td                    0.381     111.467 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_20/gateop_A2/Y1
                                   net (fanout=5)        0.997     112.464         ISP/judge_single2_inst/feature_inst/_N1583
 CLMA_70_32/Y3                     td                    0.508     112.972 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       1.056     114.028         _N117            
 CLMS_78_1/Y1                      td                    0.276     114.304 r       ISP/judge_single2_inst/feature_inst/N34_sel3[3]/gateop_perm/Z
                                   net (fanout=3)        0.953     115.257         ISP/judge_single2_inst/feature_inst/_N1615
 CLMS_86_1/COUT                    td                    0.326     115.583 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.583         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [6]
                                                         0.060     115.643 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_4/gateop_A2/Cout
                                                         0.000     115.643         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [10]
 CLMS_86_5/COUT                    td                    0.097     115.740 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.740         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [14]
                                                         0.060     115.800 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000     115.800         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [18]
 CLMS_86_9/Y3                      td                    0.340     116.140 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       1.733     117.873         _N116            
 CLMA_58_0/Y3                      td                    0.276     118.149 r       ISP/judge_single2_inst/feature_inst/N34_sel2[1]/gateop_perm/Z
                                   net (fanout=3)        0.638     118.787         ISP/judge_single2_inst/feature_inst/_N1662
                                                         0.281     119.068 r       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_0/gateop_A2/Cout
                                                         0.000     119.068         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt1.co [2]
 CLMS_66_1/COUT                    td                    0.097     119.165 r       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     119.165         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt1.co [6]
                                                         0.060     119.225 r       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_4/gateop_A2/Cout
                                                         0.000     119.225         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt1.co [10]
 CLMS_66_5/COUT                    td                    0.097     119.322 r       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     119.322         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt1.co [14]
                                                         0.060     119.382 r       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_8/gateop_A2/Cout
                                                         0.000     119.382         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt1.co [18]
 CLMS_66_9/Y3                      td                    0.340     119.722 r       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.872     120.594         _N115            
 CLMS_46_1/Y3                      td                    0.276     120.870 r       ISP/judge_single2_inst/feature_inst/N34_sel1[0]/gateop_perm/Z
                                   net (fanout=1)        0.584     121.454         ISP/judge_single2_inst/feature_inst/_N1710
                                                         0.438     121.892 r       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_0/gateop_A2/Cout
                                                         0.000     121.892         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [2]
 CLMA_58_1/COUT                    td                    0.097     121.989 r       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     121.989         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [6]
                                                         0.060     122.049 r       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_4/gateop_A2/Cout
                                                         0.000     122.049         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [10]
 CLMA_58_5/COUT                    td                    0.097     122.146 r       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     122.146         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [14]
                                                         0.059     122.205 f       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_8/gateop_A2/Cout
                                                         0.000     122.205         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [18]
                                                                           f       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin

 Data arrival time                                                 122.205         Logic Levels: 114
                                                                                   Logic: 41.823ns(36.421%), Route: 73.010ns(63.579%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      16.412 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.412         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      16.468 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      17.576         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.576 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      19.266         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442      19.708 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405      20.113         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      20.113 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.574      21.687         video_clk        
 CLMA_58_9/CLK                                                             r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.839      22.526                          
 clock uncertainty                                      -0.150      22.376                          

 Setup time                                             -0.357      22.019                          

 Data required time                                                 22.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.019                          
 Data arrival time                                                -122.205                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                 -100.186                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/feature_inst/b1[1]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I11
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.230  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.372
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.804       7.372         video_clk        
 CLMA_130_76/CLK                                                           r       ISP/judge_single2_inst/feature_inst/b1[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_76/Q1                    tco                   0.261       7.633 r       ISP/judge_single2_inst/feature_inst/b1[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        2.183       9.816         ISP/judge_single2_inst/feature_inst/b1 [1]
 APM_110_12/P[19]                  td                    2.223      12.039 r       ISP/judge_single2_inst/feature_inst/N24_1/gopapm/P[19]
                                   net (fanout=3)        1.958      13.997         ISP/judge_single2_inst/feature_inst/_N51
 CLMS_102_33/Y2                    td                    0.165      14.162 r       ISP/judge_single2_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        2.013      16.175         ISP/judge_single2_inst/feature_inst/N24 [19]
 CLMA_90_0/Y0                      td                    0.282      16.457 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Y0
                                   net (fanout=1)        1.223      17.680         ISP/judge_single2_inst/feature_inst/_N608
 CLMA_98_25/Y3                     td                    0.276      17.956 r       ISP/judge_single2_inst/feature_inst/N34_sel23[0]/gateop/F
                                   net (fanout=3)        1.725      19.681         ISP/judge_single2_inst/feature_inst/_N632
                                                         0.438      20.119 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_0/gateop_A2/Cout
                                                         0.000      20.119         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [2]
 CLMA_94_12/COUT                   td                    0.097      20.216 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.216         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [6]
                                                         0.060      20.276 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_4/gateop_A2/Cout
                                                         0.000      20.276         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [10]
 CLMA_94_16/COUT                   td                    0.097      20.373 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.373         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [14]
                                                         0.060      20.433 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      20.433         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [18]
 CLMA_94_20/Y3                     td                    0.340      20.773 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.441      22.214         _N136            
                                                         0.438      22.652 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      22.652         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [5]
 CLMA_98_5/COUT                    td                    0.097      22.749 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.749         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [7]
                                                         0.060      22.809 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      22.809         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [9]
 CLMA_98_9/COUT                    td                    0.097      22.906 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.906         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [11]
                                                         0.060      22.966 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      22.966         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [13]
 CLMA_98_13/COUT                   td                    0.097      23.063 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.063         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [15]
 CLMA_98_17/Y1                     td                    0.381      23.444 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        2.144      25.588         ISP/judge_single2_inst/feature_inst/_N697
                                                         0.438      26.026 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_8/gateop_A2/Cout
                                                         0.000      26.026         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt21.co [18]
 CLMA_94_8/Y3                      td                    0.340      26.366 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.779      27.145         _N135            
                                                         0.438      27.583 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      27.583         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [5]
 CLMA_102_4/COUT                   td                    0.097      27.680 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.680         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [7]
                                                         0.060      27.740 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      27.740         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [9]
 CLMA_102_8/COUT                   td                    0.097      27.837 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.837         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [11]
 CLMA_102_12/Y1                    td                    0.381      28.218 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        2.142      30.360         ISP/judge_single2_inst/feature_inst/_N742
 CLMS_94_9/COUT                    td                    0.429      30.789 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.789         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [14]
                                                         0.060      30.849 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      30.849         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [18]
 CLMS_94_13/Y3                     td                    0.340      31.189 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.216      32.405         _N134            
                                                         0.438      32.843 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_4/gateop_A2/Cout
                                                         0.000      32.843         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [5]
 CLMA_106_5/COUT                   td                    0.097      32.940 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.940         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [7]
                                                         0.060      33.000 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Cout
                                                         0.000      33.000         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [9]
 CLMA_106_9/COUT                   td                    0.097      33.097 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.097         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [11]
 CLMA_106_13/Y0                    td                    0.198      33.295 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        1.172      34.467         ISP/judge_single2_inst/feature_inst/_N790
 CLMA_98_4/COUT                    td                    0.326      34.793 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.793         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [14]
                                                         0.060      34.853 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      34.853         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [18]
 CLMA_98_8/Y3                      td                    0.340      35.193 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.988      36.181         _N133            
                                                         0.382      36.563 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_0/gateop_A2/Cout
                                                         0.000      36.563         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [1]
 CLMA_114_0/COUT                   td                    0.097      36.660 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.660         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [3]
                                                         0.060      36.720 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      36.720         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [5]
 CLMA_114_4/COUT                   td                    0.097      36.817 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.817         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [7]
                                                         0.060      36.877 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      36.877         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [9]
 CLMA_114_8/COUT                   td                    0.097      36.974 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.974         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [11]
                                                         0.060      37.034 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      37.034         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [13]
 CLMA_114_12/COUT                  td                    0.097      37.131 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.131         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [15]
 CLMA_114_16/Y1                    td                    0.381      37.512 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        2.402      39.914         ISP/judge_single2_inst/feature_inst/_N844
                                                         0.438      40.352 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_8/gateop_A2/Cout
                                                         0.000      40.352         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [18]
 CLMA_106_20/Y3                    td                    0.340      40.692 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.022      41.714         _N132            
                                                         0.382      42.096 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      42.096         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [1]
 CLMA_118_0/COUT                   td                    0.097      42.193 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.193         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [3]
                                                         0.060      42.253 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      42.253         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [5]
 CLMA_118_4/COUT                   td                    0.097      42.350 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.350         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [7]
                                                         0.060      42.410 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      42.410         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [9]
 CLMA_118_8/COUT                   td                    0.097      42.507 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.507         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [11]
 CLMA_118_12/Y0                    td                    0.198      42.705 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        2.246      44.951         ISP/judge_single2_inst/feature_inst/_N888
 CLMA_106_4/COUT                   td                    0.326      45.277 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.277         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [14]
                                                         0.060      45.337 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      45.337         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [18]
 CLMA_106_8/Y3                     td                    0.340      45.677 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.806      46.483         _N131            
                                                         0.438      46.921 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      46.921         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [5]
 CLMS_114_5/COUT                   td                    0.097      47.018 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.018         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [7]
                                                         0.060      47.078 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      47.078         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [9]
 CLMS_114_9/COUT                   td                    0.097      47.175 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.175         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [11]
 CLMS_114_13/Y1                    td                    0.381      47.556 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.853      49.409         ISP/judge_single2_inst/feature_inst/_N938
 CLMS_114_29/COUT                  td                    0.429      49.838 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.838         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [14]
                                                         0.060      49.898 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_8/gateop_A2/Cout
                                                         0.000      49.898         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [18]
 CLMS_114_33/Y3                    td                    0.340      50.238 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.086      51.324         _N130            
                                                         0.438      51.762 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      51.762         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [9]
 CLMA_114_48/COUT                  td                    0.097      51.859 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.859         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [11]
                                                         0.060      51.919 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_12/gateop_A2/Cout
                                                         0.000      51.919         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [13]
 CLMA_114_52/COUT                  td                    0.097      52.016 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.016         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [15]
                                                         0.060      52.076 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_16/gateop_A2/Cout
                                                         0.000      52.076         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [17]
 CLMA_114_56/Y2                    td                    0.198      52.274 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        1.677      53.951         ISP/judge_single2_inst/feature_inst/_N992
                                                         0.281      54.232 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      54.232         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [18]
 CLMS_114_77/Y3                    td                    0.340      54.572 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.472      56.044         _N129            
                                                         0.382      56.426 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      56.426         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [1]
 CLMS_114_41/COUT                  td                    0.097      56.523 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.523         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [3]
                                                         0.060      56.583 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      56.583         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [5]
 CLMS_114_45/COUT                  td                    0.097      56.680 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.680         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [7]
                                                         0.060      56.740 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Cout
                                                         0.000      56.740         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [9]
 CLMS_114_49/COUT                  td                    0.097      56.837 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.837         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [11]
                                                         0.060      56.897 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_12/gateop_A2/Cout
                                                         0.000      56.897         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [13]
 CLMS_114_53/COUT                  td                    0.097      56.994 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.994         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [15]
                                                         0.060      57.054 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_16/gateop_A2/Cout
                                                         0.000      57.054         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [17]
 CLMS_114_57/Y3                    td                    0.380      57.434 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.907      59.341         ISP/judge_single2_inst/feature_inst/_N1042
                                                         0.382      59.723 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      59.723         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [18]
 CLMA_114_36/Y3                    td                    0.340      60.063 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.022      61.085         _N128            
                                                         0.382      61.467 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_0/gateop_A2/Cout
                                                         0.000      61.467         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [1]
 CLMA_106_41/COUT                  td                    0.097      61.564 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.564         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [3]
                                                         0.060      61.624 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      61.624         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [5]
 CLMA_106_45/COUT                  td                    0.097      61.721 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.721         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [7]
 CLMA_106_49/Y0                    td                    0.198      61.919 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Y0
                                   net (fanout=3)        2.673      64.592         ISP/judge_single2_inst/feature_inst/_N1080
                                                         0.334      64.926 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_4/gateop_A2/Cout
                                                         0.000      64.926         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [10]
 CLMA_106_33/COUT                  td                    0.097      65.023 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.023         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [14]
                                                         0.060      65.083 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      65.083         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [18]
 CLMA_106_37/Y3                    td                    0.340      65.423 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.436      66.859         _N127            
                                                         0.438      67.297 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_20/gateop_A2/Cout
                                                         0.000      67.297         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [21]
 CLMA_106_64/Y3                    td                    0.380      67.677 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        1.751      69.428         ISP/judge_single2_inst/feature_inst/_N1144
 CLMA_106_36/Y3                    td                    0.505      69.933 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.137      71.070         _N126            
                                                         0.438      71.508 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Cout
                                                         0.000      71.508         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [9]
 CLMS_102_49/COUT                  td                    0.097      71.605 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.605         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [11]
                                                         0.060      71.665 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_12/gateop_A2/Cout
                                                         0.000      71.665         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [13]
 CLMS_102_53/COUT                  td                    0.097      71.762 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.762         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [15]
                                                         0.060      71.822 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_16/gateop_A2/Cout
                                                         0.000      71.822         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [17]
 CLMS_102_57/Y3                    td                    0.380      72.202 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.989      74.191         ISP/judge_single2_inst/feature_inst/_N1189
                                                         0.382      74.573 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      74.573         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [18]
 CLMA_98_41/Y3                     td                    0.340      74.913 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.910      75.823         _N125            
                                                         0.382      76.205 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_0/gateop_A2/Cout
                                                         0.000      76.205         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [1]
 CLMA_102_40/COUT                  td                    0.097      76.302 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.302         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [3]
                                                         0.060      76.362 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_4/gateop_A2/Cout
                                                         0.000      76.362         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [5]
 CLMA_102_44/COUT                  td                    0.097      76.459 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.459         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [7]
                                                         0.060      76.519 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_8/gateop_A2/Cout
                                                         0.000      76.519         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [9]
 CLMA_102_48/COUT                  td                    0.097      76.616 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.616         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [11]
                                                         0.060      76.676 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_12/gateop_A2/Cout
                                                         0.000      76.676         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [13]
 CLMA_102_52/COUT                  td                    0.097      76.773 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.773         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [15]
                                                         0.060      76.833 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_16/gateop_A2/Cout
                                                         0.000      76.833         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [17]
 CLMA_102_56/COUT                  td                    0.097      76.930 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.930         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [19]
 CLMA_102_64/Y0                    td                    0.198      77.128 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        2.059      79.187         ISP/judge_single2_inst/feature_inst/_N1239
 CLMA_98_40/Y3                     td                    0.404      79.591 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.598      80.189         _N124            
                                                         0.438      80.627 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_4/gateop_A2/Cout
                                                         0.000      80.627         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [5]
 CLMS_94_45/COUT                   td                    0.097      80.724 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.724         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [7]
                                                         0.060      80.784 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      80.784         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [9]
 CLMS_94_49/COUT                   td                    0.097      80.881 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.881         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [11]
                                                         0.060      80.941 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Cout
                                                         0.000      80.941         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [13]
 CLMS_94_53/COUT                   td                    0.097      81.038 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      81.038         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [15]
                                                         0.060      81.098 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_16/gateop_A2/Cout
                                                         0.000      81.098         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [17]
 CLMS_94_57/Y3                     td                    0.380      81.478 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.475      82.953         ISP/judge_single2_inst/feature_inst/_N1287
                                                         0.382      83.335 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      83.335         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [18]
 CLMA_98_53/Y3                     td                    0.340      83.675 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.920      84.595         _N123            
                                                         0.382      84.977 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      84.977         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [1]
 CLMA_90_41/Y3                     td                    0.380      85.357 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Y1
                                   net (fanout=3)        2.187      87.544         ISP/judge_single2_inst/feature_inst/_N1320
                                                         0.382      87.926 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_0/gateop_A2/Cout
                                                         0.000      87.926         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [2]
 CLMA_98_44/COUT                   td                    0.097      88.023 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.023         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [6]
                                                         0.060      88.083 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_4/gateop_A2/Cout
                                                         0.000      88.083         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [10]
 CLMA_98_48/COUT                   td                    0.097      88.180 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.180         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [14]
                                                         0.060      88.240 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      88.240         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [18]
 CLMA_98_52/Y3                     td                    0.340      88.580 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.696      90.276         _N122            
                                                         0.382      90.658 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      90.658         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [5]
 CLMA_90_40/COUT                   td                    0.097      90.755 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.755         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [7]
                                                         0.060      90.815 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      90.815         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [9]
 CLMA_90_44/COUT                   td                    0.097      90.912 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.912         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [11]
                                                         0.060      90.972 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Cout
                                                         0.000      90.972         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [13]
 CLMA_90_48/COUT                   td                    0.097      91.069 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.069         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [15]
                                                         0.060      91.129 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_16/gateop_A2/Cout
                                                         0.000      91.129         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [17]
 CLMA_90_52/COUT                   td                    0.097      91.226 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.226         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [19]
 CLMA_90_56/Y1                     td                    0.381      91.607 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.311      93.918         ISP/judge_single2_inst/feature_inst/_N1387
 CLMA_94_48/Y3                     td                    0.508      94.426 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.600      96.026         _N121            
                                                         0.438      96.464 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000      96.464         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [9]
 CLMA_86_44/COUT                   td                    0.097      96.561 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.561         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [11]
                                                         0.060      96.621 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Cout
                                                         0.000      96.621         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [13]
 CLMA_86_48/COUT                   td                    0.097      96.718 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.718         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [15]
                                                         0.060      96.778 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_16/gateop_A2/Cout
                                                         0.000      96.778         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [17]
 CLMA_86_52/COUT                   td                    0.097      96.875 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.875         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [19]
 CLMA_86_56/Y1                     td                    0.381      97.256 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.410      98.666         ISP/judge_single2_inst/feature_inst/_N1436
 CLMA_82_41/Y3                     td                    0.508      99.174 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.621     100.795         _N120            
                                                         0.382     101.177 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_0/gateop_A2/Cout
                                                         0.000     101.177         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [1]
 CLMS_86_37/COUT                   td                    0.097     101.274 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.274         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [3]
                                                         0.060     101.334 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_4/gateop_A2/Cout
                                                         0.000     101.334         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [5]
 CLMS_86_41/COUT                   td                    0.097     101.431 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.431         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [7]
                                                         0.060     101.491 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_8/gateop_A2/Cout
                                                         0.000     101.491         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [9]
 CLMS_86_45/COUT                   td                    0.097     101.588 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.588         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [11]
 CLMS_86_49/Y1                     td                    0.381     101.969 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.105     103.074         ISP/judge_single2_inst/feature_inst/_N1477
 CLMA_78_48/COUT                   td                    0.429     103.503 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.503         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [14]
                                                         0.060     103.563 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000     103.563         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [18]
 CLMA_78_52/Y3                     td                    0.340     103.903 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.215     105.118         _N119            
                                                         0.382     105.500 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000     105.500         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [1]
 CLMA_70_33/COUT                   td                    0.097     105.597 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.597         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [3]
                                                         0.060     105.657 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000     105.657         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [5]
 CLMA_70_37/Y2                     td                    0.198     105.855 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Y0
                                   net (fanout=3)        1.839     107.694         ISP/judge_single2_inst/feature_inst/_N1519
 CLMS_66_41/COUT                   td                    0.326     108.020 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.020         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [6]
                                                         0.060     108.080 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_4/gateop_A2/Cout
                                                         0.000     108.080         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [10]
 CLMS_66_45/COUT                   td                    0.097     108.177 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.177         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [14]
                                                         0.060     108.237 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000     108.237         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [18]
 CLMS_66_49/Y3                     td                    0.340     108.577 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.768     110.345         _N118            
 CLMA_70_8/COUT                    td                    0.427     110.772 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     110.772         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [11]
                                                         0.060     110.832 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_12/gateop_A2/Cout
                                                         0.000     110.832         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [13]
 CLMA_70_12/COUT                   td                    0.097     110.929 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     110.929         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [15]
                                                         0.060     110.989 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_16/gateop_A2/Cout
                                                         0.000     110.989         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [17]
 CLMA_70_16/COUT                   td                    0.097     111.086 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     111.086         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [19]
 CLMA_70_20/Y1                     td                    0.381     111.467 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_20/gateop_A2/Y1
                                   net (fanout=5)        0.997     112.464         ISP/judge_single2_inst/feature_inst/_N1583
 CLMA_70_32/Y3                     td                    0.508     112.972 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       1.056     114.028         _N117            
 CLMS_78_1/Y1                      td                    0.276     114.304 r       ISP/judge_single2_inst/feature_inst/N34_sel3[3]/gateop_perm/Z
                                   net (fanout=3)        0.953     115.257         ISP/judge_single2_inst/feature_inst/_N1615
 CLMS_86_1/COUT                    td                    0.326     115.583 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.583         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [6]
                                                         0.060     115.643 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_4/gateop_A2/Cout
                                                         0.000     115.643         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [10]
 CLMS_86_5/COUT                    td                    0.097     115.740 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.740         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [14]
                                                         0.060     115.800 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000     115.800         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [18]
 CLMS_86_9/Y3                      td                    0.340     116.140 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       1.733     117.873         _N116            
 CLMA_58_0/Y3                      td                    0.276     118.149 r       ISP/judge_single2_inst/feature_inst/N34_sel2[1]/gateop_perm/Z
                                   net (fanout=3)        0.482     118.631         ISP/judge_single2_inst/feature_inst/_N1662
 CLMA_66_0/COUT                    td                    0.434     119.065 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000     119.065         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [4]
                                                         0.060     119.125 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_5/gateop_A2/Cout
                                                         0.000     119.125         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [6]
 CLMA_66_4/COUT                    td                    0.097     119.222 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000     119.222         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [8]
                                                         0.060     119.282 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_9/gateop_A2/Cout
                                                         0.000     119.282         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [10]
 CLMA_66_8/COUT                    td                    0.097     119.379 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000     119.379         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [12]
                                                         0.060     119.439 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_13/gateop_A2/Cout
                                                         0.000     119.439         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [14]
 CLMA_66_12/COUT                   td                    0.097     119.536 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000     119.536         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [16]
                                                         0.060     119.596 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_17/gateop_A2/Cout
                                                         0.000     119.596         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [18]
 CLMA_66_16/COUT                   td                    0.097     119.693 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000     119.693         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [20]
 CLMA_66_20/Y1                     td                    0.381     120.074 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_21/gateop_A2/Y1
                                   net (fanout=1)        0.844     120.918         ISP/judge_single2_inst/feature_inst/_N1707
 CLMA_58_20/Y0                     td                    0.214     121.132 r       ISP/judge_single2_inst/feature_inst/N34_sel1[21]/gateop_perm/Z
                                   net (fanout=1)        0.587     121.719         ISP/judge_single2_inst/feature_inst/_N1731
 CLMA_58_9/D1                                                              r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I11

 Data arrival time                                                 121.719         Logic Levels: 115
                                                                                   Logic: 41.518ns(36.309%), Route: 72.829ns(63.691%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      16.412 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.412         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      16.468 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      17.576         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.576 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      19.266         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442      19.708 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405      20.113         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      20.113 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.574      21.687         video_clk        
 CLMA_58_9/CLK                                                             r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.839      22.526                          
 clock uncertainty                                      -0.150      22.376                          

 Setup time                                             -0.364      22.012                          

 Data required time                                                 22.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.012                          
 Data arrival time                                                -121.719                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -99.707                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/feature_inst/b1[1]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I13
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.230  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.372
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.804       7.372         video_clk        
 CLMA_130_76/CLK                                                           r       ISP/judge_single2_inst/feature_inst/b1[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_76/Q1                    tco                   0.261       7.633 r       ISP/judge_single2_inst/feature_inst/b1[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=7)        2.183       9.816         ISP/judge_single2_inst/feature_inst/b1 [1]
 APM_110_12/P[19]                  td                    2.223      12.039 r       ISP/judge_single2_inst/feature_inst/N24_1/gopapm/P[19]
                                   net (fanout=3)        1.958      13.997         ISP/judge_single2_inst/feature_inst/_N51
 CLMS_102_33/Y2                    td                    0.165      14.162 r       ISP/judge_single2_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        2.013      16.175         ISP/judge_single2_inst/feature_inst/N24 [19]
 CLMA_90_0/Y0                      td                    0.282      16.457 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Y0
                                   net (fanout=1)        1.223      17.680         ISP/judge_single2_inst/feature_inst/_N608
 CLMA_98_25/Y3                     td                    0.276      17.956 r       ISP/judge_single2_inst/feature_inst/N34_sel23[0]/gateop/F
                                   net (fanout=3)        1.725      19.681         ISP/judge_single2_inst/feature_inst/_N632
                                                         0.438      20.119 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_0/gateop_A2/Cout
                                                         0.000      20.119         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [2]
 CLMA_94_12/COUT                   td                    0.097      20.216 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.216         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [6]
                                                         0.060      20.276 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_4/gateop_A2/Cout
                                                         0.000      20.276         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [10]
 CLMA_94_16/COUT                   td                    0.097      20.373 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      20.373         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [14]
                                                         0.060      20.433 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      20.433         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [18]
 CLMA_94_20/Y3                     td                    0.340      20.773 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.441      22.214         _N136            
                                                         0.438      22.652 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      22.652         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [5]
 CLMA_98_5/COUT                    td                    0.097      22.749 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.749         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [7]
                                                         0.060      22.809 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      22.809         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [9]
 CLMA_98_9/COUT                    td                    0.097      22.906 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      22.906         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [11]
                                                         0.060      22.966 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      22.966         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [13]
 CLMA_98_13/COUT                   td                    0.097      23.063 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.063         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [15]
 CLMA_98_17/Y1                     td                    0.381      23.444 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        2.144      25.588         ISP/judge_single2_inst/feature_inst/_N697
                                                         0.438      26.026 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_8/gateop_A2/Cout
                                                         0.000      26.026         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt21.co [18]
 CLMA_94_8/Y3                      td                    0.340      26.366 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.779      27.145         _N135            
                                                         0.438      27.583 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      27.583         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [5]
 CLMA_102_4/COUT                   td                    0.097      27.680 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.680         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [7]
                                                         0.060      27.740 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      27.740         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [9]
 CLMA_102_8/COUT                   td                    0.097      27.837 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.837         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [11]
 CLMA_102_12/Y1                    td                    0.381      28.218 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        2.142      30.360         ISP/judge_single2_inst/feature_inst/_N742
 CLMS_94_9/COUT                    td                    0.429      30.789 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.789         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [14]
                                                         0.060      30.849 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      30.849         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [18]
 CLMS_94_13/Y3                     td                    0.340      31.189 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.216      32.405         _N134            
                                                         0.438      32.843 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_4/gateop_A2/Cout
                                                         0.000      32.843         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [5]
 CLMA_106_5/COUT                   td                    0.097      32.940 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      32.940         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [7]
                                                         0.060      33.000 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Cout
                                                         0.000      33.000         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [9]
 CLMA_106_9/COUT                   td                    0.097      33.097 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      33.097         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [11]
 CLMA_106_13/Y0                    td                    0.198      33.295 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        1.172      34.467         ISP/judge_single2_inst/feature_inst/_N790
 CLMA_98_4/COUT                    td                    0.326      34.793 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      34.793         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [14]
                                                         0.060      34.853 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      34.853         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [18]
 CLMA_98_8/Y3                      td                    0.340      35.193 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.988      36.181         _N133            
                                                         0.382      36.563 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_0/gateop_A2/Cout
                                                         0.000      36.563         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [1]
 CLMA_114_0/COUT                   td                    0.097      36.660 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.660         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [3]
                                                         0.060      36.720 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      36.720         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [5]
 CLMA_114_4/COUT                   td                    0.097      36.817 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.817         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [7]
                                                         0.060      36.877 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      36.877         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [9]
 CLMA_114_8/COUT                   td                    0.097      36.974 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      36.974         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [11]
                                                         0.060      37.034 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      37.034         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [13]
 CLMA_114_12/COUT                  td                    0.097      37.131 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.131         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [15]
 CLMA_114_16/Y1                    td                    0.381      37.512 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        2.402      39.914         ISP/judge_single2_inst/feature_inst/_N844
                                                         0.438      40.352 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_8/gateop_A2/Cout
                                                         0.000      40.352         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [18]
 CLMA_106_20/Y3                    td                    0.340      40.692 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.022      41.714         _N132            
                                                         0.382      42.096 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      42.096         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [1]
 CLMA_118_0/COUT                   td                    0.097      42.193 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.193         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [3]
                                                         0.060      42.253 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      42.253         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [5]
 CLMA_118_4/COUT                   td                    0.097      42.350 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.350         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [7]
                                                         0.060      42.410 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      42.410         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [9]
 CLMA_118_8/COUT                   td                    0.097      42.507 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      42.507         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [11]
 CLMA_118_12/Y0                    td                    0.198      42.705 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        2.246      44.951         ISP/judge_single2_inst/feature_inst/_N888
 CLMA_106_4/COUT                   td                    0.326      45.277 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      45.277         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [14]
                                                         0.060      45.337 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      45.337         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [18]
 CLMA_106_8/Y3                     td                    0.340      45.677 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.806      46.483         _N131            
                                                         0.438      46.921 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      46.921         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [5]
 CLMS_114_5/COUT                   td                    0.097      47.018 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.018         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [7]
                                                         0.060      47.078 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      47.078         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [9]
 CLMS_114_9/COUT                   td                    0.097      47.175 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.175         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [11]
 CLMS_114_13/Y1                    td                    0.381      47.556 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.853      49.409         ISP/judge_single2_inst/feature_inst/_N938
 CLMS_114_29/COUT                  td                    0.429      49.838 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      49.838         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [14]
                                                         0.060      49.898 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_8/gateop_A2/Cout
                                                         0.000      49.898         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [18]
 CLMS_114_33/Y3                    td                    0.340      50.238 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.086      51.324         _N130            
                                                         0.438      51.762 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      51.762         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [9]
 CLMA_114_48/COUT                  td                    0.097      51.859 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.859         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [11]
                                                         0.060      51.919 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_12/gateop_A2/Cout
                                                         0.000      51.919         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [13]
 CLMA_114_52/COUT                  td                    0.097      52.016 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      52.016         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [15]
                                                         0.060      52.076 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_16/gateop_A2/Cout
                                                         0.000      52.076         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [17]
 CLMA_114_56/Y2                    td                    0.198      52.274 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        1.677      53.951         ISP/judge_single2_inst/feature_inst/_N992
                                                         0.281      54.232 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      54.232         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [18]
 CLMS_114_77/Y3                    td                    0.340      54.572 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.472      56.044         _N129            
                                                         0.382      56.426 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      56.426         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [1]
 CLMS_114_41/COUT                  td                    0.097      56.523 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.523         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [3]
                                                         0.060      56.583 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      56.583         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [5]
 CLMS_114_45/COUT                  td                    0.097      56.680 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.680         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [7]
                                                         0.060      56.740 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Cout
                                                         0.000      56.740         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [9]
 CLMS_114_49/COUT                  td                    0.097      56.837 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.837         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [11]
                                                         0.060      56.897 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_12/gateop_A2/Cout
                                                         0.000      56.897         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [13]
 CLMS_114_53/COUT                  td                    0.097      56.994 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.994         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [15]
                                                         0.060      57.054 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_16/gateop_A2/Cout
                                                         0.000      57.054         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [17]
 CLMS_114_57/Y3                    td                    0.380      57.434 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.907      59.341         ISP/judge_single2_inst/feature_inst/_N1042
                                                         0.382      59.723 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      59.723         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [18]
 CLMA_114_36/Y3                    td                    0.340      60.063 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.022      61.085         _N128            
                                                         0.382      61.467 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_0/gateop_A2/Cout
                                                         0.000      61.467         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [1]
 CLMA_106_41/COUT                  td                    0.097      61.564 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.564         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [3]
                                                         0.060      61.624 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      61.624         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [5]
 CLMA_106_45/COUT                  td                    0.097      61.721 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      61.721         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [7]
 CLMA_106_49/Y0                    td                    0.198      61.919 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Y0
                                   net (fanout=3)        2.673      64.592         ISP/judge_single2_inst/feature_inst/_N1080
                                                         0.334      64.926 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_4/gateop_A2/Cout
                                                         0.000      64.926         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [10]
 CLMA_106_33/COUT                  td                    0.097      65.023 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      65.023         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [14]
                                                         0.060      65.083 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      65.083         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [18]
 CLMA_106_37/Y3                    td                    0.340      65.423 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.436      66.859         _N127            
                                                         0.438      67.297 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_20/gateop_A2/Cout
                                                         0.000      67.297         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [21]
 CLMA_106_64/Y3                    td                    0.380      67.677 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_22/gateop_A2/Y1
                                   net (fanout=1)        1.751      69.428         ISP/judge_single2_inst/feature_inst/_N1144
 CLMA_106_36/Y3                    td                    0.505      69.933 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.137      71.070         _N126            
                                                         0.438      71.508 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Cout
                                                         0.000      71.508         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [9]
 CLMS_102_49/COUT                  td                    0.097      71.605 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.605         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [11]
                                                         0.060      71.665 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_12/gateop_A2/Cout
                                                         0.000      71.665         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [13]
 CLMS_102_53/COUT                  td                    0.097      71.762 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      71.762         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [15]
                                                         0.060      71.822 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_16/gateop_A2/Cout
                                                         0.000      71.822         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [17]
 CLMS_102_57/Y3                    td                    0.380      72.202 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.989      74.191         ISP/judge_single2_inst/feature_inst/_N1189
                                                         0.382      74.573 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      74.573         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [18]
 CLMA_98_41/Y3                     td                    0.340      74.913 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.910      75.823         _N125            
                                                         0.382      76.205 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_0/gateop_A2/Cout
                                                         0.000      76.205         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [1]
 CLMA_102_40/COUT                  td                    0.097      76.302 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.302         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [3]
                                                         0.060      76.362 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_4/gateop_A2/Cout
                                                         0.000      76.362         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [5]
 CLMA_102_44/COUT                  td                    0.097      76.459 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.459         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [7]
                                                         0.060      76.519 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_8/gateop_A2/Cout
                                                         0.000      76.519         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [9]
 CLMA_102_48/COUT                  td                    0.097      76.616 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.616         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [11]
                                                         0.060      76.676 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_12/gateop_A2/Cout
                                                         0.000      76.676         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [13]
 CLMA_102_52/COUT                  td                    0.097      76.773 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.773         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [15]
                                                         0.060      76.833 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_16/gateop_A2/Cout
                                                         0.000      76.833         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [17]
 CLMA_102_56/COUT                  td                    0.097      76.930 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.930         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [19]
 CLMA_102_64/Y0                    td                    0.198      77.128 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        2.059      79.187         ISP/judge_single2_inst/feature_inst/_N1239
 CLMA_98_40/Y3                     td                    0.404      79.591 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.598      80.189         _N124            
                                                         0.438      80.627 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_4/gateop_A2/Cout
                                                         0.000      80.627         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [5]
 CLMS_94_45/COUT                   td                    0.097      80.724 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.724         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [7]
                                                         0.060      80.784 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      80.784         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [9]
 CLMS_94_49/COUT                   td                    0.097      80.881 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.881         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [11]
                                                         0.060      80.941 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Cout
                                                         0.000      80.941         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [13]
 CLMS_94_53/COUT                   td                    0.097      81.038 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      81.038         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [15]
                                                         0.060      81.098 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_16/gateop_A2/Cout
                                                         0.000      81.098         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [17]
 CLMS_94_57/Y3                     td                    0.380      81.478 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.475      82.953         ISP/judge_single2_inst/feature_inst/_N1287
                                                         0.382      83.335 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      83.335         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [18]
 CLMA_98_53/Y3                     td                    0.340      83.675 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.920      84.595         _N123            
                                                         0.382      84.977 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      84.977         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [1]
 CLMA_90_41/Y3                     td                    0.380      85.357 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Y1
                                   net (fanout=3)        2.187      87.544         ISP/judge_single2_inst/feature_inst/_N1320
                                                         0.382      87.926 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_0/gateop_A2/Cout
                                                         0.000      87.926         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [2]
 CLMA_98_44/COUT                   td                    0.097      88.023 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.023         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [6]
                                                         0.060      88.083 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_4/gateop_A2/Cout
                                                         0.000      88.083         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [10]
 CLMA_98_48/COUT                   td                    0.097      88.180 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      88.180         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [14]
                                                         0.060      88.240 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      88.240         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [18]
 CLMA_98_52/Y3                     td                    0.340      88.580 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.696      90.276         _N122            
                                                         0.382      90.658 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      90.658         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [5]
 CLMA_90_40/COUT                   td                    0.097      90.755 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.755         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [7]
                                                         0.060      90.815 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      90.815         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [9]
 CLMA_90_44/COUT                   td                    0.097      90.912 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      90.912         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [11]
                                                         0.060      90.972 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Cout
                                                         0.000      90.972         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [13]
 CLMA_90_48/COUT                   td                    0.097      91.069 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.069         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [15]
                                                         0.060      91.129 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_16/gateop_A2/Cout
                                                         0.000      91.129         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [17]
 CLMA_90_52/COUT                   td                    0.097      91.226 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.226         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [19]
 CLMA_90_56/Y1                     td                    0.381      91.607 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        2.311      93.918         ISP/judge_single2_inst/feature_inst/_N1387
 CLMA_94_48/Y3                     td                    0.508      94.426 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.600      96.026         _N121            
                                                         0.438      96.464 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000      96.464         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [9]
 CLMA_86_44/COUT                   td                    0.097      96.561 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.561         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [11]
                                                         0.060      96.621 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Cout
                                                         0.000      96.621         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [13]
 CLMA_86_48/COUT                   td                    0.097      96.718 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.718         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [15]
                                                         0.060      96.778 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_16/gateop_A2/Cout
                                                         0.000      96.778         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [17]
 CLMA_86_52/COUT                   td                    0.097      96.875 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      96.875         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [19]
 CLMA_86_56/Y1                     td                    0.381      97.256 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.410      98.666         ISP/judge_single2_inst/feature_inst/_N1436
 CLMA_82_41/Y3                     td                    0.508      99.174 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.621     100.795         _N120            
                                                         0.382     101.177 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_0/gateop_A2/Cout
                                                         0.000     101.177         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [1]
 CLMS_86_37/COUT                   td                    0.097     101.274 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.274         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [3]
                                                         0.060     101.334 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_4/gateop_A2/Cout
                                                         0.000     101.334         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [5]
 CLMS_86_41/COUT                   td                    0.097     101.431 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.431         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [7]
                                                         0.060     101.491 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_8/gateop_A2/Cout
                                                         0.000     101.491         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [9]
 CLMS_86_45/COUT                   td                    0.097     101.588 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     101.588         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [11]
 CLMS_86_49/Y1                     td                    0.381     101.969 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.105     103.074         ISP/judge_single2_inst/feature_inst/_N1477
 CLMA_78_48/COUT                   td                    0.429     103.503 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     103.503         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [14]
                                                         0.060     103.563 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000     103.563         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [18]
 CLMA_78_52/Y3                     td                    0.340     103.903 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.215     105.118         _N119            
                                                         0.382     105.500 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000     105.500         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [1]
 CLMA_70_33/COUT                   td                    0.097     105.597 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     105.597         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [3]
                                                         0.060     105.657 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000     105.657         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [5]
 CLMA_70_37/Y2                     td                    0.198     105.855 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Y0
                                   net (fanout=3)        1.839     107.694         ISP/judge_single2_inst/feature_inst/_N1519
 CLMS_66_41/COUT                   td                    0.326     108.020 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.020         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [6]
                                                         0.060     108.080 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_4/gateop_A2/Cout
                                                         0.000     108.080         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [10]
 CLMS_66_45/COUT                   td                    0.097     108.177 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     108.177         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [14]
                                                         0.060     108.237 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000     108.237         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [18]
 CLMS_66_49/Y3                     td                    0.340     108.577 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.768     110.345         _N118            
 CLMA_70_8/COUT                    td                    0.427     110.772 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000     110.772         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [11]
                                                         0.060     110.832 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_12/gateop_A2/Cout
                                                         0.000     110.832         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [13]
 CLMA_70_12/COUT                   td                    0.097     110.929 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000     110.929         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [15]
                                                         0.060     110.989 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_16/gateop_A2/Cout
                                                         0.000     110.989         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [17]
 CLMA_70_16/COUT                   td                    0.097     111.086 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000     111.086         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [19]
 CLMA_70_20/Y1                     td                    0.381     111.467 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_20/gateop_A2/Y1
                                   net (fanout=5)        0.997     112.464         ISP/judge_single2_inst/feature_inst/_N1583
 CLMA_70_32/Y3                     td                    0.508     112.972 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       1.056     114.028         _N117            
 CLMS_78_1/Y1                      td                    0.276     114.304 r       ISP/judge_single2_inst/feature_inst/N34_sel3[3]/gateop_perm/Z
                                   net (fanout=3)        0.953     115.257         ISP/judge_single2_inst/feature_inst/_N1615
 CLMS_86_1/COUT                    td                    0.326     115.583 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.583         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [6]
                                                         0.060     115.643 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_4/gateop_A2/Cout
                                                         0.000     115.643         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [10]
 CLMS_86_5/COUT                    td                    0.097     115.740 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     115.740         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [14]
                                                         0.060     115.800 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000     115.800         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [18]
 CLMS_86_9/Y3                      td                    0.340     116.140 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       1.733     117.873         _N116            
 CLMA_58_0/Y3                      td                    0.276     118.149 r       ISP/judge_single2_inst/feature_inst/N34_sel2[1]/gateop_perm/Z
                                   net (fanout=3)        0.638     118.787         ISP/judge_single2_inst/feature_inst/_N1662
                                                         0.281     119.068 r       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_0/gateop_A2/Cout
                                                         0.000     119.068         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt1.co [2]
 CLMS_66_1/COUT                    td                    0.097     119.165 r       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     119.165         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt1.co [6]
                                                         0.060     119.225 r       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_4/gateop_A2/Cout
                                                         0.000     119.225         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt1.co [10]
 CLMS_66_5/COUT                    td                    0.097     119.322 r       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     119.322         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt1.co [14]
                                                         0.060     119.382 r       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_8/gateop_A2/Cout
                                                         0.000     119.382         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt1.co [18]
 CLMS_66_9/Y3                      td                    0.340     119.722 r       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.851     120.573         _N115            
 CLMS_54_17/Y0                     td                    0.214     120.787 r       ISP/judge_single2_inst/feature_inst/N34_sel1[22]/gateop_perm/Z
                                   net (fanout=1)        0.583     121.370         ISP/judge_single2_inst/feature_inst/_N1732
 CLMA_58_9/D3                                                              r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I13

 Data arrival time                                                 121.370         Logic Levels: 112
                                                                                   Logic: 41.010ns(35.974%), Route: 72.988ns(64.026%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      16.412 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.412         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      16.468 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      17.576         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.576 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      19.266         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442      19.708 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405      20.113         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      20.113 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.574      21.687         video_clk        
 CLMA_58_9/CLK                                                             r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.839      22.526                          
 clock uncertainty                                      -0.150      22.376                          

 Setup time                                             -0.465      21.911                          

 Data required time                                                 21.911                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.911                          
 Data arrival time                                                -121.370                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -99.459                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single1_inst/Vertical_Projection_inst/h_di/opit_0_inv_L5Q_perm/CLK
Endpoint    : ISP/judge_single1_inst/Vertical_Projection_inst/h_ram_inst/mem/iGopDrm_inv/DIA[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.271  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.406
  Launch Clock Delay      :  6.296
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.567       6.296         video_clk        
 CLMA_118_116/CLK                                                          r       ISP/judge_single1_inst/Vertical_Projection_inst/h_di/opit_0_inv_L5Q_perm/CLK

 CLMA_118_116/Q0                   tco                   0.223       6.519 f       ISP/judge_single1_inst/Vertical_Projection_inst/h_di/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.305       6.824         ISP/judge_single1_inst/Vertical_Projection_inst/h_di
 DRM_122_124/DA0[0]                                                        f       ISP/judge_single1_inst/Vertical_Projection_inst/h_ram_inst/mem/iGopDrm_inv/DIA[0]

 Data arrival time                                                   6.824         Logic Levels: 0  
                                                                                   Logic: 0.223ns(42.235%), Route: 0.305ns(57.765%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.838       7.406         video_clk        
 DRM_122_124/CLKA[0]                                                       r       ISP/judge_single1_inst/Vertical_Projection_inst/h_ram_inst/mem/iGopDrm_inv/CLKA
 clock pessimism                                        -0.839       6.567                          
 clock uncertainty                                       0.000       6.567                          

 Hold time                                               0.131       6.698                          

 Data required time                                                  6.698                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.698                          
 Data arrival time                                                  -6.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.126                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/Pretreatment_inst/Bit_Erosion_Detector_x1inst/Matrixe_3X3_m0/line_Shift_m0/ram_rd_addr_d1[5]/opit_0/CLK
Endpoint    : ISP/Pretreatment_inst/Bit_Erosion_Detector_x1inst/Matrixe_3X3_m0/line_Shift_m0/ram_1024x1_m0/ram/iGopDrm/ADDRA[5]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.437
  Launch Clock Delay      :  6.313
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.584       6.313         video_clk        
 CLMA_58_245/CLK                                                           r       ISP/Pretreatment_inst/Bit_Erosion_Detector_x1inst/Matrixe_3X3_m0/line_Shift_m0/ram_rd_addr_d1[5]/opit_0/CLK

 CLMA_58_245/Q1                    tco                   0.223       6.536 f       ISP/Pretreatment_inst/Bit_Erosion_Detector_x1inst/Matrixe_3X3_m0/line_Shift_m0/ram_rd_addr_d1[5]/opit_0/Q
                                   net (fanout=1)        0.377       6.913         ISP/Pretreatment_inst/Bit_Erosion_Detector_x1inst/Matrixe_3X3_m0/line_Shift_m0/ram_rd_addr_d1 [5]
 DRM_62_248/ADA0[5]                                                        f       ISP/Pretreatment_inst/Bit_Erosion_Detector_x1inst/Matrixe_3X3_m0/line_Shift_m0/ram_1024x1_m0/ram/iGopDrm/ADDRA[5]

 Data arrival time                                                   6.913         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.167%), Route: 0.377ns(62.833%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.869       7.437         video_clk        
 DRM_62_248/CLKA[0]                                                        r       ISP/Pretreatment_inst/Bit_Erosion_Detector_x1inst/Matrixe_3X3_m0/line_Shift_m0/ram_1024x1_m0/ram/iGopDrm/CLKA
 clock pessimism                                        -0.839       6.598                          
 clock uncertainty                                       0.000       6.598                          

 Hold time                                               0.185       6.783                          

 Data required time                                                  6.783                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.783                          
 Data arrival time                                                  -6.913                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.130                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_1[5]/opit_0_inv/CLK
Endpoint    : ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_2[5]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.421
  Launch Clock Delay      :  6.304
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.575       6.304         video_clk        
 CLMA_46_120/CLK                                                           r       ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_1[5]/opit_0_inv/CLK

 CLMA_46_120/Q1                    tco                   0.224       6.528 r       ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_1[5]/opit_0_inv/Q
                                   net (fanout=1)        0.176       6.704         ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_1 [5]
 CLMA_46_124/M0                                                            r       ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_2[5]/opit_0_inv/D

 Data arrival time                                                   6.704         Logic Levels: 0  
                                                                                   Logic: 0.224ns(56.000%), Route: 0.176ns(44.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.853       7.421         video_clk        
 CLMA_46_124/CLK                                                           r       ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_2[5]/opit_0_inv/CLK
 clock pessimism                                        -0.839       6.582                          
 clock uncertainty                                       0.000       6.582                          

 Hold time                                              -0.012       6.570                          

 Data required time                                                  6.570                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.570                          
 Data arrival time                                                  -6.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.134                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[3]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.588  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.247
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860   19037.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[17]             tco                   1.445   19038.878 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[43]
                                   net (fanout=1)        1.625   19040.503         rd_burst_data[43]
 DRM_34_64/DB0[3]                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[3]

 Data arrival time                                               19040.503         Logic Levels: 0  
                                                                                   Logic: 1.445ns(47.068%), Route: 1.625ns(52.932%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.518   19036.255         video_clk        
 DRM_34_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.598   19036.853                          
 clock uncertainty                                      -0.150   19036.703                          

 Setup time                                              0.035   19036.738                          

 Data required time                                              19036.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.738                          
 Data arrival time                                              -19040.503                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[5]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.588  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.247
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860   19037.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[19]             tco                   1.439   19038.872 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[45]
                                   net (fanout=1)        1.599   19040.471         rd_burst_data[45]
 DRM_34_64/DB0[5]                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[5]

 Data arrival time                                               19040.471         Logic Levels: 0  
                                                                                   Logic: 1.439ns(47.367%), Route: 1.599ns(52.633%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.518   19036.255         video_clk        
 DRM_34_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.598   19036.853                          
 clock uncertainty                                      -0.150   19036.703                          

 Setup time                                              0.035   19036.738                          

 Data required time                                              19036.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.738                          
 Data arrival time                                              -19040.471                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.733                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[4]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.588  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.247
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860   19037.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[18]             tco                   1.423   19038.856 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[44]
                                   net (fanout=1)        1.593   19040.449         rd_burst_data[44]
 DRM_34_64/DB0[4]                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[4]

 Data arrival time                                               19040.449         Logic Levels: 0  
                                                                                   Logic: 1.423ns(47.182%), Route: 1.593ns(52.818%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.518   19036.255         video_clk        
 DRM_34_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.598   19036.853                          
 clock uncertainty                                      -0.150   19036.703                          

 Setup time                                              0.035   19036.738                          

 Data required time                                              19036.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.738                          
 Data arrival time                                              -19040.449                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.711                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.372
  Launch Clock Delay      :  6.260
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.526   19236.260         ntclkbufg_1      
 CLMA_30_77/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_30_77/Q2                     tco                   0.224   19236.484 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138   19236.622         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [5]
 CLMA_30_76/M3                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/D

 Data arrival time                                               19236.622         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.804   19237.372         video_clk        
 CLMA_30_76/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.598   19236.774                          
 clock uncertainty                                       0.150   19236.924                          

 Hold time                                              -0.012   19236.912                          

 Data required time                                              19236.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.912                          
 Data arrival time                                              -19236.622                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.290                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.372
  Launch Clock Delay      :  6.260
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.526   19236.260         ntclkbufg_1      
 CLMA_30_77/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_30_77/Q0                     tco                   0.224   19236.484 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.138   19236.622         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [6]
 CLMA_30_76/M2                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D

 Data arrival time                                               19236.622         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.804   19237.372         video_clk        
 CLMA_30_76/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/CLK
 clock pessimism                                        -0.598   19236.774                          
 clock uncertainty                                       0.150   19236.924                          

 Hold time                                              -0.012   19236.912                          

 Data required time                                              19236.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.912                          
 Data arrival time                                              -19236.622                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.290                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.521  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.372
  Launch Clock Delay      :  6.253
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.519   19236.253         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK

 CLMS_26_69/Q1                     tco                   0.223   19236.476 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.288   19236.764         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [3]
 CLMA_30_76/AD                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D

 Data arrival time                                               19236.764         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.640%), Route: 0.288ns(56.360%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.804   19237.372         video_clk        
 CLMA_30_76/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.598   19236.774                          
 clock uncertainty                                       0.150   19236.924                          

 Hold time                                               0.033   19236.957                          

 Data required time                                              19236.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.957                          
 Data arrival time                                              -19236.764                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.193                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/wait_cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/wait_cnt[15]/opit_0_inv_A2Q21/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.275
  Launch Clock Delay      :  7.382
  Clock Pessimism Removal :  1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.809       7.382         ntclkbufg_1      
 CLMS_10_193/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/wait_cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_10_193/Q1                    tco                   0.261       7.643 r       frame_read_write_m0/frame_fifo_read_m0/wait_cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.917       8.560         frame_read_write_m0/frame_fifo_read_m0/wait_cnt [5]
 CLMA_30_189/Y3                    td                    0.276       8.836 r       frame_read_write_m0/frame_fifo_read_m0/N61_mux4_3/gateop_perm/Z
                                   net (fanout=1)        0.610       9.446         frame_read_write_m0/frame_fifo_read_m0/_N11185
 CLMA_22_197/Y1                    td                    0.377       9.823 r       frame_read_write_m0/frame_fifo_read_m0/N61_mux12_8/gateop_perm/Z
                                   net (fanout=1)        0.911      10.734         frame_read_write_m0/frame_fifo_read_m0/_N23027
 CLMA_18_204/Y3                    td                    0.209      10.943 r       frame_read_write_m0/frame_fifo_read_m0/N61_mux12_9/gateop_perm/Z
                                   net (fanout=3)        1.128      12.071         frame_read_write_m0/frame_fifo_read_m0/N61
 CLMA_30_156/Y3                    td                    0.381      12.452 r       frame_read_write_m0/frame_fifo_read_m0/N211/gateop_perm/Z
                                   net (fanout=2)        1.067      13.519         frame_read_write_m0/frame_fifo_read_m0/N211
 CLMS_10_189/CECO                  td                    0.118      13.637 r       frame_read_write_m0/frame_fifo_read_m0/wait_cnt[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      13.637         _N1494           
 CLMS_10_193/CECO                  td                    0.159      13.796 r       frame_read_write_m0/frame_fifo_read_m0/wait_cnt[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      13.796         _N1493           
 CLMS_10_197/CECO                  td                    0.159      13.955 r       frame_read_write_m0/frame_fifo_read_m0/wait_cnt[11]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      13.955         _N1492           
 CLMS_10_201/CECI                                                          r       frame_read_write_m0/frame_fifo_read_m0/wait_cnt[15]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  13.955         Logic Levels: 7  
                                                                                   Logic: 1.940ns(29.515%), Route: 4.633ns(70.485%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.541      16.275         ntclkbufg_1      
 CLMS_10_201/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/wait_cnt[15]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.084      17.359                          
 clock uncertainty                                      -0.150      17.209                          

 Setup time                                             -0.291      16.918                          

 Data required time                                                 16.918                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.918                          
 Data arrival time                                                 -13.955                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.963                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/wait_cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/wait_cnt[13]/opit_0_inv_A2Q21/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.275
  Launch Clock Delay      :  7.382
  Clock Pessimism Removal :  1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.809       7.382         ntclkbufg_1      
 CLMS_10_193/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/wait_cnt[5]/opit_0_inv_A2Q21/CLK

 CLMS_10_193/Q1                    tco                   0.261       7.643 r       frame_read_write_m0/frame_fifo_read_m0/wait_cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.917       8.560         frame_read_write_m0/frame_fifo_read_m0/wait_cnt [5]
 CLMA_30_189/Y3                    td                    0.276       8.836 r       frame_read_write_m0/frame_fifo_read_m0/N61_mux4_3/gateop_perm/Z
                                   net (fanout=1)        0.610       9.446         frame_read_write_m0/frame_fifo_read_m0/_N11185
 CLMA_22_197/Y1                    td                    0.377       9.823 r       frame_read_write_m0/frame_fifo_read_m0/N61_mux12_8/gateop_perm/Z
                                   net (fanout=1)        0.911      10.734         frame_read_write_m0/frame_fifo_read_m0/_N23027
 CLMA_18_204/Y3                    td                    0.209      10.943 r       frame_read_write_m0/frame_fifo_read_m0/N61_mux12_9/gateop_perm/Z
                                   net (fanout=3)        1.128      12.071         frame_read_write_m0/frame_fifo_read_m0/N61
 CLMA_30_156/Y3                    td                    0.381      12.452 r       frame_read_write_m0/frame_fifo_read_m0/N211/gateop_perm/Z
                                   net (fanout=2)        1.067      13.519         frame_read_write_m0/frame_fifo_read_m0/N211
 CLMS_10_189/CECO                  td                    0.118      13.637 r       frame_read_write_m0/frame_fifo_read_m0/wait_cnt[3]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      13.637         _N1494           
 CLMS_10_193/CECO                  td                    0.159      13.796 r       frame_read_write_m0/frame_fifo_read_m0/wait_cnt[7]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      13.796         _N1493           
 CLMS_10_197/CECO                  td                    0.159      13.955 r       frame_read_write_m0/frame_fifo_read_m0/wait_cnt[11]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      13.955         _N1492           
 CLMS_10_201/CECI                                                          r       frame_read_write_m0/frame_fifo_read_m0/wait_cnt[13]/opit_0_inv_A2Q21/CE

 Data arrival time                                                  13.955         Logic Levels: 7  
                                                                                   Logic: 1.940ns(29.515%), Route: 4.633ns(70.485%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.541      16.275         ntclkbufg_1      
 CLMS_10_201/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/wait_cnt[13]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         1.084      17.359                          
 clock uncertainty                                      -0.150      17.209                          

 Setup time                                             -0.291      16.918                          

 Data required time                                                 16.918                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.918                          
 Data arrival time                                                 -13.955                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.963                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.309
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.238       9.639         s00_axi_wready   
 CLMA_30_77/Y1                     td                    0.276       9.915 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.619      10.534         u_aq_axi_master/N5
                                                         0.276      10.810 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000      10.810         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9155
 CLMA_30_97/Y3                     td                    0.380      11.190 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.854      12.044         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [3]
 CLMS_46_117/Y0                    td                    0.164      12.208 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[3]/gateop_perm/Z
                                   net (fanout=2)        1.094      13.302         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [3]
                                                         0.442      13.744 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.fsub_4/gateop_A2/Cout
                                                         0.000      13.744         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [5]
 CLMS_38_117/COUT                  td                    0.095      13.839 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      13.839         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [7]
 CLMS_38_121/CIN                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  13.839         Logic Levels: 4  
                                                                                   Logic: 2.601ns(40.603%), Route: 3.805ns(59.397%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.575      16.309         ntclkbufg_1      
 CLMS_38_121/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.839      17.148                          
 clock uncertainty                                      -0.150      16.998                          

 Setup time                                             -0.171      16.827                          

 Data required time                                                 16.827                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.827                          
 Data arrival time                                                 -13.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.988                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[22]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[22]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.305
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.571       6.305         ntclkbufg_1      
 CLMA_30_112/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[22]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_112/Q3                    tco                   0.223       6.528 f       u_aq_axi_master/reg_rd_adrs[22]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.274       6.802         s00_axi_araddr[22]
 HMEMC_16_1/SRB_IOL36_LRS                                                  f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[22]

 Data arrival time                                                   6.802         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.869%), Route: 0.274ns(55.131%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.839       6.594                          
 clock uncertainty                                       0.000       6.594                          

 Hold time                                               0.132       6.726                          

 Data required time                                                  6.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.726                          
 Data arrival time                                                  -6.802                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.076                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[16]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.305
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.571       6.305         ntclkbufg_1      
 CLMA_30_112/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_112/Q1                    tco                   0.223       6.528 f       u_aq_axi_master/reg_rd_adrs[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.259       6.787         s00_axi_araddr[16]
 HMEMC_16_1/SRB_IOL36_TS_CTRL[0]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[16]

 Data arrival time                                                   6.787         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.839       6.594                          
 clock uncertainty                                       0.000       6.594                          

 Hold time                                               0.109       6.703                          

 Data required time                                                  6.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.703                          
 Data arrival time                                                  -6.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.084                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[19]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.305
  Clock Pessimism Removal :  -0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.571       6.305         ntclkbufg_1      
 CLMA_30_112/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_112/Q0                    tco                   0.223       6.528 f       u_aq_axi_master/reg_rd_adrs[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.359       6.887         s00_axi_araddr[19]
 HMEMC_16_1/SRB_IOL36_TS_CTRL[2]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[19]

 Data arrival time                                                   6.887         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.316%), Route: 0.359ns(61.684%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.860       7.433         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.839       6.594                          
 clock uncertainty                                       0.000       6.594                          

 Hold time                                               0.125       6.719                          

 Data required time                                                  6.719                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.719                          
 Data arrival time                                                  -6.887                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.168                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.332  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.304
  Launch Clock Delay      :  3.972
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.836       3.972         cmos_pclk_g      
 CLMA_50_105/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q/CLK

 CLMA_50_105/Q2                    tco                   0.261       4.233 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q/Q
                                   net (fanout=1)        0.812       5.045         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [3]
 CLMS_38_117/M2                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D

 Data arrival time                                                   5.045         Logic Levels: 0  
                                                                                   Logic: 0.261ns(24.324%), Route: 0.812ns(75.676%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.570      16.304         ntclkbufg_1      
 CLMS_38_117/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      16.304                          
 clock uncertainty                                      -0.150      16.154                          

 Setup time                                             -0.067      16.087                          

 Data required time                                                 16.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.087                          
 Data arrival time                                                  -5.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.042                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.274
  Launch Clock Delay      :  3.965
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.829       3.965         cmos_pclk_g      
 CLMA_54_96/CLK                                                            r       cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/CLK

 CLMA_54_96/Q3                     tco                   0.261       4.226 r       cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/Q
                                   net (fanout=1)        0.645       4.871         read_addr_index[1]
 CLMA_38_92/M2                                                             r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/D

 Data arrival time                                                   4.871         Logic Levels: 0  
                                                                                   Logic: 0.261ns(28.808%), Route: 0.645ns(71.192%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.540      16.274         ntclkbufg_1      
 CLMA_38_92/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/CLK
 clock pessimism                                         0.000      16.274                          
 clock uncertainty                                      -0.150      16.124                          

 Setup time                                             -0.067      16.057                          

 Data required time                                                 16.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.057                          
 Data arrival time                                                  -4.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.186                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    2.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.304
  Launch Clock Delay      :  3.982
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.846       3.982         cmos_pclk_g      
 CLMA_50_113/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/CLK

 CLMA_50_113/Q3                    tco                   0.261       4.243 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.646       4.889         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [10]
 CLMS_46_117/M2                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/D

 Data arrival time                                                   4.889         Logic Levels: 0  
                                                                                   Logic: 0.261ns(28.776%), Route: 0.646ns(71.224%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.570      16.304         ntclkbufg_1      
 CLMS_46_117/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.000      16.304                          
 clock uncertainty                                      -0.150      16.154                          

 Setup time                                             -0.067      16.087                          

 Data required time                                                 16.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.087                          
 Data arrival time                                                  -4.889                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.198                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.417
  Launch Clock Delay      :  3.387
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.563       3.387         cmos_pclk_g      
 CLMA_50_109/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_50_109/Q1                    tco                   0.223       3.610 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.245       3.855         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [8]
 CLMA_54_108/AD                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/D

 Data arrival time                                                   3.855         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.650%), Route: 0.245ns(52.350%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.844       7.417         ntclkbufg_1      
 CLMA_54_108/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.000       7.417                          
 clock uncertainty                                       0.150       7.567                          

 Hold time                                               0.033       7.600                          

 Data required time                                                  7.600                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.600                          
 Data arrival time                                                  -3.855                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.745                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.417
  Launch Clock Delay      :  3.382
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.558       3.382         cmos_pclk_g      
 CLMA_50_105/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_50_105/Q3                    tco                   0.223       3.605 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.258       3.863         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [6]
 CLMA_54_108/CD                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D

 Data arrival time                                                   3.863         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.362%), Route: 0.258ns(53.638%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.844       7.417         ntclkbufg_1      
 CLMA_54_108/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000       7.417                          
 clock uncertainty                                       0.150       7.567                          

 Hold time                                               0.033       7.600                          

 Data required time                                                  7.600                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.600                          
 Data arrival time                                                  -3.863                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.737                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    4.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.405
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935       0.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056       1.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.551       3.375         cmos_pclk_g      
 CLMS_54_97/CLK                                                            r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK

 CLMS_54_97/Q1                     tco                   0.223       3.598 f       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.235       3.833         write_req        
 CLMA_58_96/M1                                                             f       frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/D

 Data arrival time                                                   3.833         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.690%), Route: 0.235ns(51.310%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.832       7.405         ntclkbufg_1      
 CLMA_58_96/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/CLK
 clock pessimism                                         0.000       7.405                          
 clock uncertainty                                       0.150       7.555                          

 Hold time                                              -0.016       7.539                          

 Data required time                                                  7.539                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.539                          
 Data arrival time                                                  -3.833                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.706                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.498  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.300
  Launch Clock Delay      :  7.396
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     201.185 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.185         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     201.252 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     202.556         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.556 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006     204.562         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521     205.083 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477     205.560         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     205.560 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.828     207.388         video_clk        
 CLMA_38_100/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_38_100/Q1                    tco                   0.261     207.649 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.198     208.847         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
 CLMA_30_137/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D

 Data arrival time                                                 208.847         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.889%), Route: 1.198ns(82.111%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935     201.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056     201.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108     202.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690     203.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447     204.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405     204.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     204.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.566     206.300         ntclkbufg_1      
 CLMA_30_137/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.598     206.898                          
 clock uncertainty                                      -0.150     206.748                          

 Setup time                                             -0.067     206.681                          

 Data required time                                                206.681                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.681                          
 Data arrival time                                                -208.847                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.166                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.489  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.309
  Launch Clock Delay      :  7.396
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     201.185 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.185         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     201.252 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     202.556         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.556 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006     204.562         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521     205.083 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477     205.560         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     205.560 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.828     207.388         video_clk        
 CLMA_38_100/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_38_100/Q0                    tco                   0.261     207.649 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.964     208.613         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
 CLMA_38_124/M3                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D

 Data arrival time                                                 208.613         Logic Levels: 0  
                                                                                   Logic: 0.261ns(21.306%), Route: 0.964ns(78.694%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935     201.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056     201.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108     202.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690     203.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447     204.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405     204.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     204.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.575     206.309         ntclkbufg_1      
 CLMA_38_124/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.598     206.907                          
 clock uncertainty                                      -0.150     206.757                          

 Setup time                                             -0.067     206.690                          

 Data required time                                                206.690                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.690                          
 Data arrival time                                                -208.613                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.923                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.489  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.304
  Launch Clock Delay      :  7.391
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     201.185 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.185         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     201.252 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     202.556         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.556 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006     204.562         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521     205.083 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477     205.560         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     205.560 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.823     207.383         video_clk        
 CLMA_38_96/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_38_96/Q1                     tco                   0.261     207.644 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.944     208.588         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
 CLMA_38_116/M2                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D

 Data arrival time                                                 208.588         Logic Levels: 0  
                                                                                   Logic: 0.261ns(21.660%), Route: 0.944ns(78.340%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935     201.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     201.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056     201.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108     202.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690     203.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447     204.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405     204.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     204.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.570     206.304         ntclkbufg_1      
 CLMA_38_116/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.598     206.902                          
 clock uncertainty                                      -0.150     206.752                          

 Setup time                                             -0.067     206.685                          

 Data required time                                                206.685                          
----------------------------------------------------------------------------------------------------
 Data required time                                                206.685                          
 Data arrival time                                                -208.588                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.903                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.544  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.421
  Launch Clock Delay      :  6.279
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.550       6.279         video_clk        
 CLMA_38_100/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q/CLK

 CLMA_38_100/Q2                    tco                   0.223       6.502 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q/Q
                                   net (fanout=1)        0.360       6.862         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
 CLMA_38_116/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D

 Data arrival time                                                   6.862         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.250%), Route: 0.360ns(61.750%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.848       7.421         ntclkbufg_1      
 CLMA_38_116/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.598       6.823                          
 clock uncertainty                                       0.150       6.973                          

 Hold time                                              -0.016       6.957                          

 Data required time                                                  6.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.957                          
 Data arrival time                                                  -6.862                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.095                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.527  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.420
  Launch Clock Delay      :  6.295
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.566       6.295         video_clk        
 CLMA_30_109/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_30_109/Q3                    tco                   0.223       6.518 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.360       6.878         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10]
 CLMS_26_109/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D

 Data arrival time                                                   6.878         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.250%), Route: 0.360ns(61.750%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.847       7.420         ntclkbufg_1      
 CLMS_26_109/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/CLK
 clock pessimism                                        -0.598       6.822                          
 clock uncertainty                                       0.150       6.972                          

 Hold time                                              -0.016       6.956                          

 Data required time                                                  6.956                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.956                          
 Data arrival time                                                  -6.878                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.078                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.537  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.430
  Launch Clock Delay      :  6.295
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442       4.324 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405       4.729         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.729 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.566       6.295         video_clk        
 CLMA_30_109/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_30_109/Q0                    tco                   0.223       6.518 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.487       7.005         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [8]
 CLMS_26_129/M2                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D

 Data arrival time                                                   7.005         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.408%), Route: 0.487ns(68.592%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.857       7.430         ntclkbufg_1      
 CLMS_26_129/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK
 clock pessimism                                        -0.598       6.832                          
 clock uncertainty                                       0.150       6.982                          

 Hold time                                              -0.016       6.966                          

 Data required time                                                  6.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.966                          
 Data arrival time                                                  -7.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.039                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[8]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.372
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.802       7.372         ntclkbufg_0      
 CLMA_26_48/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_26_48/Q0                     tco                   0.261       7.633 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.810       8.443         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4]
 CLMA_38_56/Y2                     td                    0.384       8.827 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.680       9.507         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N23487
 CLMA_30_48/Y3                     td                    0.169       9.676 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.807      10.483         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_30_89/Y1                     td                    0.169      10.652 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[3]_3/gateop_perm/Z
                                   net (fanout=40)       1.810      12.462         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N19863
 CLMA_42_0/Y1                      td                    0.276      12.738 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[8]/gateop_perm/Z
                                   net (fanout=1)        0.987      13.725         u_ipsl_hmic_h_top/ddrc_paddr [8]
 HMEMC_16_1/SRB_IOL4_TX_DATA[0]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[8]

 Data arrival time                                                  13.725         Logic Levels: 4  
                                                                                   Logic: 1.259ns(19.817%), Route: 5.094ns(80.183%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.303         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -1.843      25.375                          

 Data required time                                                 25.375                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.375                          
 Data arrival time                                                 -13.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.650                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[7]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.372
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.802       7.372         ntclkbufg_0      
 CLMA_26_48/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_26_48/Q0                     tco                   0.261       7.633 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.810       8.443         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4]
 CLMA_38_56/Y2                     td                    0.384       8.827 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.680       9.507         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N23487
 CLMA_30_48/Y3                     td                    0.169       9.676 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.807      10.483         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_30_89/Y1                     td                    0.169      10.652 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[3]_3/gateop_perm/Z
                                   net (fanout=40)       1.797      12.449         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N19863
 CLMA_42_0/Y0                      td                    0.214      12.663 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[7]/gateop_perm/Z
                                   net (fanout=1)        0.833      13.496         u_ipsl_hmic_h_top/ddrc_paddr [7]
 HMEMC_16_1/SRB_IOL4_TX_DATA[1]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[7]

 Data arrival time                                                  13.496         Logic Levels: 4  
                                                                                   Logic: 1.197ns(19.546%), Route: 4.927ns(80.454%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.303         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -2.033      25.185                          

 Data required time                                                 25.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.185                          
 Data arrival time                                                 -13.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.689                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[3]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.372
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.802       7.372         ntclkbufg_0      
 CLMA_26_48/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_26_48/Q0                     tco                   0.261       7.633 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.810       8.443         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4]
 CLMA_38_56/Y2                     td                    0.384       8.827 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.680       9.507         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N23487
 CLMA_30_48/Y3                     td                    0.169       9.676 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.807      10.483         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_30_89/Y1                     td                    0.169      10.652 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[3]_3/gateop_perm/Z
                                   net (fanout=40)       1.795      12.447         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N19863
 CLMA_46_0/Y2                      td                    0.284      12.731 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[3]/gateop_perm/Z
                                   net (fanout=1)        1.001      13.732         u_ipsl_hmic_h_top/ddrc_paddr [3]
 HMEMC_16_1/SRB_IOL4_TX_DATA[4]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[3]

 Data arrival time                                                  13.732         Logic Levels: 4  
                                                                                   Logic: 1.267ns(19.921%), Route: 5.093ns(80.079%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.303         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Setup time                                             -1.736      25.482                          

 Data required time                                                 25.482                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.482                          
 Data arrival time                                                 -13.732                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.750                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.363
  Launch Clock Delay      :  6.246
  Clock Pessimism Removal :  -1.117

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.515       6.246         ntclkbufg_0      
 CLMA_38_48/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[0]/opit_0_inv/CLK

 CLMA_38_48/Q0                     tco                   0.224       6.470 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.138       6.608         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d [0]
 CLMA_38_48/M2                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[1]/opit_0_inv/D

 Data arrival time                                                   6.608         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.793       7.363         ntclkbufg_0      
 CLMA_38_48/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -1.117       6.246                          
 clock uncertainty                                       0.000       6.246                          

 Hold time                                              -0.012       6.234                          

 Data required time                                                  6.234                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.234                          
 Data arrival time                                                  -6.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[4]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[4]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.398
  Launch Clock Delay      :  6.281
  Clock Pessimism Removal :  -1.117

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.550       6.281         ntclkbufg_0      
 CLMA_46_20/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[4]/opit_0_inv/CLK

 CLMA_46_20/Q0                     tco                   0.224       6.505 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[4]/opit_0_inv/Q
                                   net (fanout=1)        0.139       6.644         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [4]
 CLMA_46_20/M2                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[4]/opit_0_inv/D

 Data arrival time                                                   6.644         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.708%), Route: 0.139ns(38.292%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.828       7.398         ntclkbufg_0      
 CLMA_46_20/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[4]/opit_0_inv/CLK
 clock pessimism                                        -1.117       6.281                          
 clock uncertainty                                       0.000       6.281                          

 Hold time                                              -0.012       6.269                          

 Data required time                                                  6.269                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.269                          
 Data arrival time                                                  -6.644                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.375                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.353
  Launch Clock Delay      :  6.236
  Clock Pessimism Removal :  -1.117

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.505       6.236         ntclkbufg_0      
 CLMA_38_64/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2/opit_0_inv/CLK

 CLMA_38_64/Q0                     tco                   0.224       6.460 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2/opit_0_inv/Q
                                   net (fanout=5)        0.140       6.600         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2
 CLMA_38_64/M2                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3/opit_0_inv/D

 Data arrival time                                                   6.600         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.538%), Route: 0.140ns(38.462%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.783       7.353         ntclkbufg_0      
 CLMA_38_64/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3/opit_0_inv/CLK
 clock pessimism                                        -1.117       6.236                          
 clock uncertainty                                       0.000       6.236                          

 Hold time                                              -0.012       6.224                          

 Data required time                                                  6.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.224                          
 Data arrival time                                                  -6.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.376                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.256
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.123      23.431         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_68/Y0                     td                    0.383      23.814 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.933      24.747         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_38_40/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.747         Logic Levels: 1  
                                                                                   Logic: 1.787ns(46.500%), Route: 2.056ns(53.500%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.525      26.256         ntclkbufg_0      
 CLMA_38_40/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.944                          
 clock uncertainty                                      -0.150      26.794                          

 Setup time                                             -0.277      26.517                          

 Data required time                                                 26.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.517                          
 Data arrival time                                                 -24.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.770                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.256
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.123      23.431         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_68/Y0                     td                    0.383      23.814 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.933      24.747         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_38_40/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.747         Logic Levels: 1  
                                                                                   Logic: 1.787ns(46.500%), Route: 2.056ns(53.500%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.525      26.256         ntclkbufg_0      
 CLMA_38_40/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.944                          
 clock uncertainty                                      -0.150      26.794                          

 Setup time                                             -0.277      26.517                          

 Data required time                                                 26.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.517                          
 Data arrival time                                                 -24.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.770                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.241
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.123      23.431         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_68/Y0                     td                    0.383      23.814 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.729      24.543         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_38_52/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.543         Logic Levels: 1  
                                                                                   Logic: 1.787ns(49.107%), Route: 1.852ns(50.893%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.510      26.241         ntclkbufg_0      
 CLMA_38_52/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.688      26.929                          
 clock uncertainty                                      -0.150      26.779                          

 Setup time                                             -0.277      26.502                          

 Data required time                                                 26.502                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.502                          
 Data arrival time                                                 -24.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.959                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.659  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.362
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.030      26.045 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.537      26.582         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_26_64/C0                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  26.582         Logic Levels: 0  
                                                                                   Logic: 1.030ns(65.731%), Route: 0.537ns(34.269%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.792      27.362         ntclkbufg_0      
 CLMA_26_64/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.688      26.674                          
 clock uncertainty                                       0.150      26.824                          

 Hold time                                              -0.126      26.698                          

 Data required time                                                 26.698                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.698                          
 Data arrival time                                                 -26.582                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.116                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.659  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.362
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.030      26.045 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.662      26.707         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_57/B4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.707         Logic Levels: 0  
                                                                                   Logic: 1.030ns(60.875%), Route: 0.662ns(39.125%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.792      27.362         ntclkbufg_0      
 CLMS_26_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.688      26.674                          
 clock uncertainty                                       0.150      26.824                          

 Hold time                                              -0.084      26.740                          

 Data required time                                                 26.740                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.740                          
 Data arrival time                                                 -26.707                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.033                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.666  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.369
  Launch Clock Delay      :  5.015
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      24.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.092      26.107 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        0.838      26.945         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_30_72/M0                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  26.945         Logic Levels: 0  
                                                                                   Logic: 1.092ns(56.580%), Route: 0.838ns(43.420%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      25.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.799      27.369         ntclkbufg_0      
 CLMA_30_72/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.688      26.681                          
 clock uncertainty                                       0.150      26.831                          

 Hold time                                              -0.016      26.815                          

 Data required time                                                 26.815                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.815                          
 Data arrival time                                                 -26.945                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.130                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.079
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       3.528 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       3.584 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       4.692         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.692 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       6.382         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       6.841 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.255         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.515 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.579         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.889       8.468                          
 clock uncertainty                                      -0.150       8.318                          

 Setup time                                             -0.120       8.198                          

 Data required time                                                  8.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.198                          
 Data arrival time                                                  -6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  5.068
  Clock Pessimism Removal :  -0.889

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       4.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.068         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.376       5.444 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.444         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.444         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.889       5.103                          
 clock uncertainty                                       0.000       5.103                          

 Hold time                                              -0.074       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                  -5.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.666  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.369
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.799       7.369         ntclkbufg_0      
 CLMA_30_49/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMA_30_49/Q0                     tco                   0.261       7.630 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.817       8.447         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMA_26_68/Y2                     td                    0.284       8.731 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/gateop_perm/Z
                                   net (fanout=1)        0.588       9.319         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   9.319         Logic Levels: 1  
                                                                                   Logic: 0.545ns(27.949%), Route: 1.405ns(72.051%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                              0.031      10.584                          

 Data required time                                                 10.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.584                          
 Data arrival time                                                  -9.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.656  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.359
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.789       7.359         ntclkbufg_0      
 CLMA_30_64/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_64/Q0                     tco                   0.261       7.620 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.736       8.356         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   8.356         Logic Levels: 0  
                                                                                   Logic: 0.261ns(26.179%), Route: 0.736ns(73.821%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                             -0.564       9.989                          

 Data required time                                                  9.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.989                          
 Data arrival time                                                  -8.356                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.633                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.666  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.015
  Launch Clock Delay      :  7.369
  Clock Pessimism Removal :  0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.799       7.369         ntclkbufg_0      
 CLMA_30_73/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMA_30_73/Q0                     tco                   0.261       7.630 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.446       8.076         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   8.076         Logic Levels: 0  
                                                                                   Logic: 0.261ns(36.917%), Route: 0.446ns(63.083%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       6.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       6.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       7.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       7.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       8.882         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.341 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       9.755         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.015         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.015 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.015         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.688      10.703                          
 clock uncertainty                                      -0.150      10.553                          

 Setup time                                             -0.568       9.985                          

 Data required time                                                  9.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.985                          
 Data arrival time                                                  -8.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.909                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.245
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.514       6.245         ntclkbufg_0      
 CLMA_26_64/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK

 CLMA_26_64/Q2                     tco                   0.223       6.468 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.375       6.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   6.843         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.291%), Route: 0.375ns(62.709%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.681       6.047                          

 Data required time                                                  6.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.047                          
 Data arrival time                                                  -6.843                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.796                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.252
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.521       6.252         ntclkbufg_0      
 CLMA_30_73/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMA_30_73/Q0                     tco                   0.223       6.475 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.288       6.763         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   6.763         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.640%), Route: 0.288ns(56.360%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.532       5.898                          

 Data required time                                                  5.898                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.898                          
 Data arrival time                                                  -6.763                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.865                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.245
  Clock Pessimism Removal :  -0.688

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.514       6.245         ntclkbufg_0      
 CLMA_26_56/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_56/Q0                     tco                   0.223       6.468 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.484       6.952         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                   6.952         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.542%), Route: 0.484ns(68.458%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.688       5.216                          
 clock uncertainty                                       0.150       5.366                          

 Hold time                                               0.683       6.049                          

 Data required time                                                  6.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.049                          
 Data arrival time                                                  -6.952                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.903                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/ack_in/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.249  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.756
  Launch Clock Delay      :  7.377
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.807       7.377         ntclkbufg_0      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_76/Q0                     tco                   0.261       7.638 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=84)       5.340      12.978         nt_ddr_init_done 
 CLMA_126_344/RS                                                           r       i2c_config_m0/i2c_master_top_m0/ack_in/opit_0_inv/RS

 Data arrival time                                                  12.978         Logic Levels: 0  
                                                                                   Logic: 0.261ns(4.660%), Route: 5.340ns(95.340%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.564      23.756         sys_clk_g        
 CLMA_126_344/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/ack_in/opit_0_inv/CLK
 clock pessimism                                         0.372      24.128                          
 clock uncertainty                                      -0.050      24.078                          

 Recovery time                                          -0.277      23.801                          

 Data required time                                                 23.801                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.801                          
 Data arrival time                                                 -12.978                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.823                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/shift/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.249  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.756
  Launch Clock Delay      :  7.377
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.807       7.377         ntclkbufg_0      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_76/Q0                     tco                   0.261       7.638 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=84)       5.340      12.978         nt_ddr_init_done 
 CLMA_126_344/RS                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/shift/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.978         Logic Levels: 0  
                                                                                   Logic: 0.261ns(4.660%), Route: 5.340ns(95.340%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.564      23.756         sys_clk_g        
 CLMA_126_344/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/shift/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.372      24.128                          
 clock uncertainty                                      -0.050      24.078                          

 Recovery time                                          -0.277      23.801                          

 Data required time                                                 23.801                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.801                          
 Data arrival time                                                 -12.978                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.823                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.249  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.756
  Launch Clock Delay      :  7.377
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.807       7.377         ntclkbufg_0      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_76/Q0                     tco                   0.261       7.638 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=84)       5.340      12.978         nt_ddr_init_done 
 CLMA_126_344/RS                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.978         Logic Levels: 0  
                                                                                   Logic: 0.261ns(4.660%), Route: 5.340ns(95.340%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.564      23.756         sys_clk_g        
 CLMA_126_344/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.372      24.128                          
 clock uncertainty                                      -0.050      24.078                          

 Recovery time                                          -0.277      23.801                          

 Data required time                                                 23.801                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.801                          
 Data arrival time                                                 -12.978                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.823                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.256  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.376
  Launch Clock Delay      :  6.260
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.529       6.260         ntclkbufg_0      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_76/Q0                     tco                   0.223       6.483 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=84)       3.115       9.598         nt_ddr_init_done 
 CLMS_114_297/RS                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.598         Logic Levels: 0  
                                                                                   Logic: 0.223ns(6.681%), Route: 3.115ns(93.319%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.812       4.376         sys_clk_g        
 CLMS_114_297/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.004                          
 clock uncertainty                                       0.050       4.054                          

 Removal time                                           -0.211       3.843                          

 Data required time                                                  3.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.843                          
 Data arrival time                                                  -9.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.755                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_4/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.256  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.376
  Launch Clock Delay      :  6.260
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.529       6.260         ntclkbufg_0      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_76/Q0                     tco                   0.223       6.483 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=84)       3.115       9.598         nt_ddr_init_done 
 CLMS_114_297/RS                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_4/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.598         Logic Levels: 0  
                                                                                   Logic: 0.223ns(6.681%), Route: 3.115ns(93.319%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.812       4.376         sys_clk_g        
 CLMS_114_297/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_4/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.004                          
 clock uncertainty                                       0.050       4.054                          

 Removal time                                           -0.211       3.843                          

 Data required time                                                  3.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.843                          
 Data arrival time                                                  -9.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.755                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5/opit_0_inv_L5Q/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.256  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.376
  Launch Clock Delay      :  6.260
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.529       6.260         ntclkbufg_0      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_76/Q0                     tco                   0.223       6.483 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=84)       3.115       9.598         nt_ddr_init_done 
 CLMS_114_297/RS                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5/opit_0_inv_L5Q/RS

 Data arrival time                                                   9.598         Logic Levels: 0  
                                                                                   Logic: 0.223ns(6.681%), Route: 3.115ns(93.319%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.812       4.376         sys_clk_g        
 CLMS_114_297/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5/opit_0_inv_L5Q/CLK
 clock pessimism                                        -0.372       4.004                          
 clock uncertainty                                       0.050       4.054                          

 Removal time                                           -0.211       3.843                          

 Data required time                                                  3.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.843                          
 Data arrival time                                                  -9.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.755                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -4.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  7.405
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.832       7.405         ntclkbufg_1      
 CLMA_58_96/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_96/Q0                     tco                   0.261       7.666 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.735       8.401         frame_read_write_m0/write_fifo_aclr
 CLMS_38_105/RS                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/RS

 Data arrival time                                                   8.401         Logic Levels: 0  
                                                                                   Logic: 0.261ns(26.205%), Route: 0.735ns(73.795%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.555      13.379         cmos_pclk_g      
 CLMS_38_105/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000      13.379                          
 clock uncertainty                                      -0.050      13.329                          

 Recovery time                                          -0.277      13.052                          

 Data required time                                                 13.052                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.052                          
 Data arrival time                                                  -8.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.651                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -4.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  7.405
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.832       7.405         ntclkbufg_1      
 CLMA_58_96/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_96/Q0                     tco                   0.261       7.666 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.735       8.401         frame_read_write_m0/write_fifo_aclr
 CLMS_38_105/RS                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/RS

 Data arrival time                                                   8.401         Logic Levels: 0  
                                                                                   Logic: 0.261ns(26.205%), Route: 0.735ns(73.795%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.555      13.379         cmos_pclk_g      
 CLMS_38_105/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      13.379                          
 clock uncertainty                                      -0.050      13.329                          

 Recovery time                                          -0.277      13.052                          

 Data required time                                                 13.052                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.052                          
 Data arrival time                                                  -8.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.651                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -4.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.379
  Launch Clock Delay      :  7.405
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.832       7.405         ntclkbufg_1      
 CLMA_58_96/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_96/Q0                     tco                   0.261       7.666 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.735       8.401         frame_read_write_m0/write_fifo_aclr
 CLMS_38_105/RS                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RS

 Data arrival time                                                   8.401         Logic Levels: 0  
                                                                                   Logic: 0.261ns(26.205%), Route: 0.735ns(73.795%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.935      10.998 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.998         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.056      11.054 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770      11.824         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.824 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.555      13.379         cmos_pclk_g      
 CLMS_38_105/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/CLK
 clock pessimism                                         0.000      13.379                          
 clock uncertainty                                      -0.050      13.329                          

 Recovery time                                          -0.277      13.052                          

 Data required time                                                 13.052                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.052                          
 Data arrival time                                                  -8.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.651                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.324  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.964
  Launch Clock Delay      :  6.288
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.554       6.288         ntclkbufg_1      
 CLMA_58_96/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_96/Q0                     tco                   0.223       6.511 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.371       6.882         frame_read_write_m0/write_fifo_aclr
 CLMA_46_96/RSCO                   td                    0.113       6.995 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.995         _N280            
 CLMA_46_100/RSCI                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.995         Logic Levels: 1  
                                                                                   Logic: 0.336ns(47.525%), Route: 0.371ns(52.475%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.828       3.964         cmos_pclk_g      
 CLMA_46_100/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000       3.964                          
 clock uncertainty                                       0.050       4.014                          

 Removal time                                            0.000       4.014                          

 Data required time                                                  4.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.014                          
 Data arrival time                                                  -6.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.981                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.324  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.964
  Launch Clock Delay      :  6.288
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.554       6.288         ntclkbufg_1      
 CLMA_58_96/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_96/Q0                     tco                   0.223       6.511 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.371       6.882         frame_read_write_m0/write_fifo_aclr
 CLMA_46_96/RSCO                   td                    0.113       6.995 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.995         _N280            
 CLMA_46_100/RSCI                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.995         Logic Levels: 1  
                                                                                   Logic: 0.336ns(47.525%), Route: 0.371ns(52.475%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.828       3.964         cmos_pclk_g      
 CLMA_46_100/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000       3.964                          
 clock uncertainty                                       0.050       4.014                          

 Removal time                                            0.000       4.014                          

 Data required time                                                  4.014                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.014                          
 Data arrival time                                                  -6.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.981                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -2.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.977
  Launch Clock Delay      :  6.288
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.554       6.288         ntclkbufg_1      
 CLMA_58_96/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_96/Q0                     tco                   0.223       6.511 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.392       6.903         frame_read_write_m0/write_fifo_aclr
 CLMA_50_105/RSCO                  td                    0.113       7.016 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.016         _N265            
 CLMA_50_109/RSCI                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.016         Logic Levels: 1  
                                                                                   Logic: 0.336ns(46.154%), Route: 0.392ns(53.846%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    1.100       1.163 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.067       1.230 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       2.136 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.841       3.977         cmos_pclk_g      
 CLMA_50_109/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.977                          
 clock uncertainty                                       0.050       4.027                          

 Removal time                                            0.000       4.027                          

 Data required time                                                  4.027                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.027                          
 Data arrival time                                                  -7.016                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.989                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.559  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.254
  Launch Clock Delay      :  7.411
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.838   19037.411         ntclkbufg_1      
 CLMA_38_136/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q0                    tco                   0.261   19037.672 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       1.216   19038.888         frame_read_write_m0/read_fifo_aclr
 CLMS_38_81/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/RS

 Data arrival time                                               19038.888         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.671%), Route: 1.216ns(82.329%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.525   19036.262         video_clk        
 CLMS_38_81/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.598   19036.860                          
 clock uncertainty                                      -0.150   19036.710                          

 Recovery time                                          -0.277   19036.433                          

 Data required time                                              19036.433                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.433                          
 Data arrival time                                              -19038.888                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.455                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.559  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.254
  Launch Clock Delay      :  7.411
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.838   19037.411         ntclkbufg_1      
 CLMA_38_136/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q0                    tco                   0.261   19037.672 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       1.216   19038.888         frame_read_write_m0/read_fifo_aclr
 CLMS_38_81/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RS

 Data arrival time                                               19038.888         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.671%), Route: 1.216ns(82.329%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.525   19036.262         video_clk        
 CLMS_38_81/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/CLK
 clock pessimism                                         0.598   19036.860                          
 clock uncertainty                                      -0.150   19036.710                          

 Recovery time                                          -0.277   19036.433                          

 Data required time                                              19036.433                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.433                          
 Data arrival time                                              -19038.888                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.455                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.558  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.255
  Launch Clock Delay      :  7.411
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19031.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19031.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19032.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19034.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526   19035.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477   19035.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19035.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.838   19037.411         ntclkbufg_1      
 CLMA_38_136/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q0                    tco                   0.261   19037.672 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       1.148   19038.820         frame_read_write_m0/read_fifo_aclr
 CLMA_30_76/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/RS

 Data arrival time                                               19038.820         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.524%), Route: 1.148ns(81.476%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19031.036 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19031.036         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19031.092 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19032.200         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.200 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19033.890         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.442   19034.332 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.405   19034.737         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19034.737 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.526   19036.263         video_clk        
 CLMA_30_76/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.598   19036.861                          
 clock uncertainty                                      -0.150   19036.711                          

 Recovery time                                          -0.277   19036.434                          

 Data required time                                              19036.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19036.434                          
 Data arrival time                                              -19038.820                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.386                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.513  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.405
  Launch Clock Delay      :  6.294
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.560   19236.294         ntclkbufg_1      
 CLMA_38_136/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q0                    tco                   0.223   19236.517 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       0.697   19237.214         frame_read_write_m0/read_fifo_aclr
 CLMS_26_97/RSCO                   td                    0.113   19237.327 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000   19237.327         _N222            
 CLMS_26_101/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                               19237.327         Logic Levels: 1  
                                                                                   Logic: 0.336ns(32.527%), Route: 0.697ns(67.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.837   19237.405         video_clk        
 CLMS_26_101/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.598   19236.807                          
 clock uncertainty                                       0.150   19236.957                          

 Removal time                                            0.000   19236.957                          

 Data required time                                              19236.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.957                          
 Data arrival time                                              -19237.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.370                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.513  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.405
  Launch Clock Delay      :  6.294
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.560   19236.294         ntclkbufg_1      
 CLMA_38_136/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q0                    tco                   0.223   19236.517 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       0.697   19237.214         frame_read_write_m0/read_fifo_aclr
 CLMS_26_97/RSCO                   td                    0.113   19237.327 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000   19237.327         _N222            
 CLMS_26_101/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                               19237.327         Logic Levels: 1  
                                                                                   Logic: 0.336ns(32.527%), Route: 0.697ns(67.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.837   19237.405         video_clk        
 CLMS_26_101/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.598   19236.807                          
 clock uncertainty                                       0.150   19236.957                          

 Removal time                                            0.000   19236.957                          

 Data required time                                              19236.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.957                          
 Data arrival time                                              -19237.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.370                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.504  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.396
  Launch Clock Delay      :  6.294
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935   19231.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056   19231.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108   19232.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690   19233.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447   19234.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405   19234.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19234.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.560   19236.294         ntclkbufg_1      
 CLMA_38_136/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q0                    tco                   0.223   19236.517 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       0.728   19237.245         frame_read_write_m0/read_fifo_aclr
 CLMA_38_96/RSCO                   td                    0.113   19237.358 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000   19237.358         _N229            
 CLMA_38_100/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                               19237.358         Logic Levels: 1  
                                                                                   Logic: 0.336ns(31.579%), Route: 0.728ns(68.421%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100   19231.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19231.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067   19231.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304   19232.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006   19234.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521   19235.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477   19235.568         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19235.568 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.828   19237.396         video_clk        
 CLMA_38_100/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.598   19236.798                          
 clock uncertainty                                       0.150   19236.948                          

 Removal time                                            0.000   19236.948                          

 Data required time                                              19236.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19236.948                          
 Data arrival time                                              -19237.358                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.410                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.253
  Launch Clock Delay      :  7.411
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.838       7.411         ntclkbufg_1      
 CLMA_38_136/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q0                    tco                   0.261       7.672 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       1.609       9.281         frame_read_write_m0/read_fifo_aclr
 CLMS_26_69/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.281         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.957%), Route: 1.609ns(86.043%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.519      16.253         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.839      17.092                          
 clock uncertainty                                      -0.150      16.942                          

 Recovery time                                          -0.277      16.665                          

 Data required time                                                 16.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.665                          
 Data arrival time                                                  -9.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.384                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.253
  Launch Clock Delay      :  7.411
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.838       7.411         ntclkbufg_1      
 CLMA_38_136/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q0                    tco                   0.261       7.672 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       1.609       9.281         frame_read_write_m0/read_fifo_aclr
 CLMS_26_69/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.281         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.957%), Route: 1.609ns(86.043%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.519      16.253         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.839      17.092                          
 clock uncertainty                                      -0.150      16.942                          

 Recovery time                                          -0.277      16.665                          

 Data required time                                                 16.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.665                          
 Data arrival time                                                  -9.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.384                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.253
  Launch Clock Delay      :  7.411
  Clock Pessimism Removal :  0.839

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.838       7.411         ntclkbufg_1      
 CLMA_38_136/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q0                    tco                   0.261       7.672 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       1.609       9.281         frame_read_write_m0/read_fifo_aclr
 CLMS_26_69/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.281         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.957%), Route: 1.609ns(86.043%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      11.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      11.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      12.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      12.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      13.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447      14.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405      14.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      14.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.519      16.253         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.839      17.092                          
 clock uncertainty                                      -0.150      16.942                          

 Recovery time                                          -0.277      16.665                          

 Data required time                                                 16.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.665                          
 Data arrival time                                                  -9.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.384                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.408
  Launch Clock Delay      :  6.288
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.554       6.288         ntclkbufg_1      
 CLMA_58_96/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_96/Q0                     tco                   0.223       6.511 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.406       6.917         frame_read_write_m0/write_fifo_aclr
 CLMA_42_104/RSCO                  td                    0.113       7.030 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.030         _N276            
 CLMA_42_108/RSCI                                                          f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.030         Logic Levels: 1  
                                                                                   Logic: 0.336ns(45.283%), Route: 0.406ns(54.717%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.835       7.408         ntclkbufg_1      
 CLMA_42_108/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.065       6.343                          
 clock uncertainty                                       0.000       6.343                          

 Removal time                                            0.000       6.343                          

 Data required time                                                  6.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.343                          
 Data arrival time                                                  -7.030                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.687                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.417
  Launch Clock Delay      :  6.294
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.560       6.294         ntclkbufg_1      
 CLMA_38_136/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q0                    tco                   0.223       6.517 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       0.425       6.942         frame_read_write_m0/read_fifo_aclr
 CLMA_30_133/RSCO                  td                    0.113       7.055 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.055         _N262            
 CLMA_30_137/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RS

 Data arrival time                                                   7.055         Logic Levels: 1  
                                                                                   Logic: 0.336ns(44.152%), Route: 0.425ns(55.848%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.844       7.417         ntclkbufg_1      
 CLMA_30_137/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/CLK
 clock pessimism                                        -1.065       6.352                          
 clock uncertainty                                       0.000       6.352                          

 Removal time                                            0.000       6.352                          

 Data required time                                                  6.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.352                          
 Data arrival time                                                  -7.055                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.703                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.417
  Launch Clock Delay      :  6.294
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.447       4.329 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.405       4.734         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.734 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.560       6.294         ntclkbufg_1      
 CLMA_38_136/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q0                    tco                   0.223       6.517 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       0.425       6.942         frame_read_write_m0/read_fifo_aclr
 CLMA_30_133/RSCO                  td                    0.113       7.055 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.055         _N262            
 CLMA_30_137/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/RS

 Data arrival time                                                   7.055         Logic Levels: 1  
                                                                                   Logic: 0.336ns(44.152%), Route: 0.425ns(55.848%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       5.573 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.844       7.417         ntclkbufg_1      
 CLMA_30_137/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK
 clock pessimism                                        -1.065       6.352                          
 clock uncertainty                                       0.000       6.352                          

 Removal time                                            0.000       6.352                          

 Data required time                                                  6.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.352                          
 Data arrival time                                                  -7.055                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.703                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.303
  Launch Clock Delay      :  7.375
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.805       7.375         ntclkbufg_0      
 CLMA_42_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_84/Q1                     tco                   0.261       7.636 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       2.032       9.668         u_ipsl_hmic_h_top/global_reset_n
 CLMA_42_0/RS                                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/RS

 Data arrival time                                                   9.668         Logic Levels: 0  
                                                                                   Logic: 0.261ns(11.382%), Route: 2.032ns(88.618%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.303         ntclkbufg_0      
 CLMA_42_0/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/CLK
 clock pessimism                                         1.065      27.368                          
 clock uncertainty                                      -0.150      27.218                          

 Recovery time                                          -0.277      26.941                          

 Data required time                                                 26.941                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.941                          
 Data arrival time                                                  -9.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[0]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.306
  Launch Clock Delay      :  7.375
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.805       7.375         ntclkbufg_0      
 CLMA_42_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_84/Q1                     tco                   0.261       7.636 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       1.999       9.635         u_ipsl_hmic_h_top/global_reset_n
 CLMS_38_1/RS                                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[0]/opit_0_inv/RS

 Data arrival time                                                   9.635         Logic Levels: 0  
                                                                                   Logic: 0.261ns(11.549%), Route: 1.999ns(88.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.575      26.306         ntclkbufg_0      
 CLMS_38_1/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[0]/opit_0_inv/CLK
 clock pessimism                                         1.065      27.371                          
 clock uncertainty                                      -0.150      27.221                          

 Recovery time                                          -0.277      26.944                          

 Data required time                                                 26.944                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.944                          
 Data arrival time                                                  -9.635                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[2]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.004  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.306
  Launch Clock Delay      :  7.375
  Clock Pessimism Removal :  1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.805       7.375         ntclkbufg_0      
 CLMA_42_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_84/Q1                     tco                   0.261       7.636 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       1.999       9.635         u_ipsl_hmic_h_top/global_reset_n
 CLMS_38_1/RS                                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[2]/opit_0_inv/RS

 Data arrival time                                                   9.635         Logic Levels: 0  
                                                                                   Logic: 0.261ns(11.549%), Route: 1.999ns(88.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935      21.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056      21.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690      23.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444      24.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      24.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.575      26.306         ntclkbufg_0      
 CLMS_38_1/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[2]/opit_0_inv/CLK
 clock pessimism                                         1.065      27.371                          
 clock uncertainty                                      -0.150      27.221                          

 Recovery time                                          -0.277      26.944                          

 Data required time                                                 26.944                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.944                          
 Data arrival time                                                  -9.635                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.385
  Launch Clock Delay      :  6.258
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.527       6.258         ntclkbufg_0      
 CLMA_42_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_84/Q1                     tco                   0.223       6.481 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.273       6.754         u_ipsl_hmic_h_top/global_reset_n
 CLMA_42_92/RS                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.754         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.960%), Route: 0.273ns(55.040%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.815       7.385         ntclkbufg_0      
 CLMA_42_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.084       6.301                          
 clock uncertainty                                       0.000       6.301                          

 Removal time                                           -0.211       6.090                          

 Data required time                                                  6.090                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.090                          
 Data arrival time                                                  -6.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.664                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_preset/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.365
  Launch Clock Delay      :  6.258
  Clock Pessimism Removal :  -1.084

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.527       6.258         ntclkbufg_0      
 CLMA_42_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_84/Q1                     tco                   0.223       6.481 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.274       6.755         u_ipsl_hmic_h_top/global_reset_n
 CLMA_42_77/RS                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_preset/opit_0_inv/RS

 Data arrival time                                                   6.755         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.869%), Route: 0.274ns(55.131%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.795       7.365         ntclkbufg_0      
 CLMA_42_77/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_preset/opit_0_inv/CLK
 clock pessimism                                        -1.084       6.281                          
 clock uncertainty                                       0.000       6.281                          

 Removal time                                           -0.211       6.070                          

 Data required time                                                  6.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.070                          
 Data arrival time                                                  -6.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.685                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.393
  Launch Clock Delay      :  6.258
  Clock Pessimism Removal :  -1.065

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.192 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.690       3.882         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.444       4.326 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       4.731         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.527       6.258         ntclkbufg_0      
 CLMA_42_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_84/Q1                     tco                   0.223       6.481 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.395       6.876         u_ipsl_hmic_h_top/global_reset_n
 CLMS_38_97/RS                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.876         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.084%), Route: 0.395ns(63.916%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.823       7.393         ntclkbufg_0      
 CLMS_38_97/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.065       6.328                          
 clock uncertainty                                       0.000       6.328                          

 Removal time                                           -0.211       6.117                          

 Data required time                                                  6.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.117                          
 Data arrival time                                                  -6.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.759                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.807       7.377         ntclkbufg_0      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_76/Q0                     tco                   0.261       7.638 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=84)       5.259      12.897         nt_ddr_init_done 
 IOL_151_365/DO                    td                    0.128      13.025 r       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.025         ddr_init_done_obuf/ntO
 IOBS_152_365/PAD                  td                    2.141      15.166 r       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.040      15.206         ddr_init_done    
 E11                                                                       r       ddr_init_done (port)

 Data arrival time                                                  15.206         Logic Levels: 2  
                                                                                   Logic: 2.530ns(32.316%), Route: 5.299ns(67.684%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       5.570 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.807       7.377         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q1                     tco                   0.261       7.638 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        2.928      10.566         nt_ddrphy_rst_done
 IOL_151_6/DO                      td                    0.128      10.694 r       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.694         ddrphy_rst_done_obuf/ntO
 IOBD_152_6/PAD                    td                    2.141      12.835 r       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.045      12.880         ddrphy_rst_done  
 N13                                                                       r       ddrphy_rst_done (port)

 Data arrival time                                                  12.880         Logic Levels: 2  
                                                                                   Logic: 2.530ns(45.975%), Route: 2.973ns(54.025%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos_scl (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.813       4.377         sys_clk_g        
 CLMA_130_316/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L5Q_perm/CLK

 CLMA_130_316/Q0                   tco                   0.261       4.638 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        1.658       6.296         i2c_config_m0/scl_padoen_o
 IOL_151_209/TO                    td                    0.129       6.425 r       i2c_config_m0.i2c_scl_tri/opit_1/T
                                   net (fanout=1)        0.000       6.425         i2c_config_m0.i2c_scl_tri/ntT
 IOBR_152_209/PAD                  tse                   2.720       9.145 f       i2c_config_m0.i2c_scl_tri/opit_0/IO
                                   net (fanout=1)        0.029       9.174         nt_cmos_scl      
 J14                                                                       f       cmos_scl (port)  

 Data arrival time                                                   9.174         Logic Levels: 2  
                                                                                   Logic: 3.110ns(64.832%), Route: 1.687ns(35.168%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.493       0.527 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.527         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.548%), Route: 0.034ns(6.452%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.493       0.528 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.528         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.528         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.371%), Route: 0.035ns(6.629%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.493       0.529 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.529         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.195%), Route: 0.036ns(6.805%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : i2c_config_m0/lut_index[1]/opit_0_inv_A2Q21/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[6]/opit_0_inv_MUX4TO1Q/I3
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.113
  Launch Clock Delay      :  3.591
  Clock Pessimism Removal :  0.420

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.524       3.591         sys_clk_g        
 CLMS_126_361/CLK                                                          r       i2c_config_m0/lut_index[1]/opit_0_inv_A2Q21/CLK

 CLMS_126_361/Q0                   tco                   0.206       3.797 f       i2c_config_m0/lut_index[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=353)      3.580       7.377         lut_index[0]     
 CLMA_22_344/Y3                    td                    0.434       7.811 f       lut_ov5640_rgb565_1024_768_m0/lut_data_4_1_6/LUT8_inst_perm/Z
                                   net (fanout=1)        3.777      11.588         _N1185           
 CLMS_86_365/Y2                    td                    0.132      11.720 r       i2c_config_m0/i2c_master_top_m0/N219_76[6]_1/gateop_perm/Z
                                   net (fanout=1)        0.768      12.488         i2c_config_m0/i2c_master_top_m0/_N23566
 CLMA_118_348/A0                                                           r       i2c_config_m0/i2c_master_top_m0/txr[6]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  12.488         Logic Levels: 2  
                                                                                   Logic: 0.772ns(8.677%), Route: 8.125ns(91.323%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.304      23.113         sys_clk_g        
 CLMA_118_348/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/txr[6]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.420      23.533                          
 clock uncertainty                                      -0.050      23.483                          

 Setup time                                             -0.109      23.374                          

 Data required time                                                 23.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.374                          
 Data arrival time                                                 -12.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.886                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/lut_index[1]/opit_0_inv_A2Q21/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_MUX8TO1Q/I7
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.100
  Launch Clock Delay      :  3.591
  Clock Pessimism Removal :  0.420

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.524       3.591         sys_clk_g        
 CLMS_126_361/CLK                                                          r       i2c_config_m0/lut_index[1]/opit_0_inv_A2Q21/CLK

 CLMS_126_361/Q0                   tco                   0.206       3.797 f       i2c_config_m0/lut_index[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=353)      3.707       7.504         lut_index[0]     
 CLMS_18_341/L7OUT                 td                    0.334       7.838 f       lut_ov5640_rgb565_1024_768_m0/lut_data_4_1_9/LUT7_inst_perm/L7OUT
                                   net (fanout=1)        0.000       7.838         lut_ov5640_rgb565_1024_768_m0/lut_data_4_1_9/ntL7OUT
 CLMA_18_340/Y3                    td                    0.126       7.964 f       lut_ov5640_rgb565_1024_768_m0/lut_data_4_1_9/LUT8_inst_perm/Z
                                   net (fanout=1)        3.881      11.845         _N1188           
 CLMA_106_329/B0                                                           f       i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_MUX8TO1Q/I7

 Data arrival time                                                  11.845         Logic Levels: 2  
                                                                                   Logic: 0.666ns(8.069%), Route: 7.588ns(91.931%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.291      23.100         sys_clk_g        
 CLMA_106_329/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/txr[1]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.420      23.520                          
 clock uncertainty                                      -0.050      23.470                          

 Setup time                                             -0.149      23.321                          

 Data required time                                                 23.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.321                          
 Data arrival time                                                 -11.845                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.476                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/lut_index[1]/opit_0_inv_A2Q21/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[3]/opit_0_inv_MUX4TO1Q/I1
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.138
  Launch Clock Delay      :  3.591
  Clock Pessimism Removal :  0.420

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.524       3.591         sys_clk_g        
 CLMS_126_361/CLK                                                          r       i2c_config_m0/lut_index[1]/opit_0_inv_A2Q21/CLK

 CLMS_126_361/Q0                   tco                   0.206       3.797 f       i2c_config_m0/lut_index[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=353)      3.579       7.376         lut_index[0]     
 CLMS_26_345/L7OUT                 td                    0.350       7.726 f       lut_ov5640_rgb565_1024_768_m0/lut_data_4_1_11/LUT7_inst_perm/L7OUT
                                   net (fanout=1)        0.000       7.726         lut_ov5640_rgb565_1024_768_m0/lut_data_4_1_11/ntL7OUT
 CLMA_26_344/Y3                    td                    0.126       7.852 f       lut_ov5640_rgb565_1024_768_m0/lut_data_4_1_11/LUT8_inst_perm/Z
                                   net (fanout=1)        3.062      10.914         _N1190           
 CLMS_134_369/Y0                   td                    0.171      11.085 r       i2c_config_m0/i2c_master_top_m0/N219_75[3]_1/gateop_perm/Z
                                   net (fanout=1)        0.580      11.665         i2c_config_m0/i2c_master_top_m0/_N23573
 CLMA_142_352/C1                                                           r       i2c_config_m0/i2c_master_top_m0/txr[3]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  11.665         Logic Levels: 3  
                                                                                   Logic: 0.853ns(10.565%), Route: 7.221ns(89.435%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.329      23.138         sys_clk_g        
 CLMA_142_352/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/txr[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.420      23.558                          
 clock uncertainty                                      -0.050      23.508                          

 Setup time                                             -0.150      23.358                          

 Data required time                                                 23.358                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.358                          
 Data arrival time                                                 -11.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.693                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/uart_test/tx_data[5]/opit_0_inv/CLK
Endpoint    : ISP/uart_test/uart_tx_inst/tx_data_latch[5]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.587
  Launch Clock Delay      :  3.129
  Clock Pessimism Removal :  -0.431

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.320       3.129         sys_clk_g        
 CLMS_142_273/CLK                                                          r       ISP/uart_test/tx_data[5]/opit_0_inv/CLK

 CLMS_142_273/Q0                   tco                   0.198       3.327 r       ISP/uart_test/tx_data[5]/opit_0_inv/Q
                                   net (fanout=1)        0.140       3.467         ISP/uart_test/tx_data [5]
 CLMA_142_272/M2                                                           r       ISP/uart_test/uart_tx_inst/tx_data_latch[5]/opit_0_inv/D

 Data arrival time                                                   3.467         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.520       3.587         sys_clk_g        
 CLMA_142_272/CLK                                                          r       ISP/uart_test/uart_tx_inst/tx_data_latch[5]/opit_0_inv/CLK
 clock pessimism                                        -0.431       3.156                          
 clock uncertainty                                       0.000       3.156                          

 Hold time                                              -0.003       3.153                          

 Data required time                                                  3.153                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.153                          
 Data arrival time                                                  -3.467                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.564
  Launch Clock Delay      :  3.106
  Clock Pessimism Removal :  -0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.297       3.106         sys_clk_g        
 CLMS_142_293/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/CLK

 CLMS_142_293/Q2                   tco                   0.198       3.304 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[0]/opit_0_inv/Q
                                   net (fanout=1)        0.140       3.444         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N255 [1]
 CLMS_142_293/M2                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/D

 Data arrival time                                                   3.444         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.497       3.564         sys_clk_g        
 CLMS_142_293/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA[1]/opit_0_inv/CLK
 clock pessimism                                        -0.458       3.106                          
 clock uncertainty                                       0.000       3.106                          

 Hold time                                              -0.003       3.103                          

 Data required time                                                  3.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.103                          
 Data arrival time                                                  -3.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[0]/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[1]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.568
  Launch Clock Delay      :  3.110
  Clock Pessimism Removal :  -0.458

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.301       3.110         sys_clk_g        
 CLMA_142_288/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[0]/opit_0_inv/CLK

 CLMA_142_288/Q2                   tco                   0.198       3.308 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[0]/opit_0_inv/Q
                                   net (fanout=2)        0.143       3.451         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N262 [1]
 CLMA_142_288/M0                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[1]/opit_0_inv/D

 Data arrival time                                                   3.451         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.501       3.568         sys_clk_g        
 CLMA_142_288/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA[1]/opit_0_inv/CLK
 clock pessimism                                        -0.458       3.110                          
 clock uncertainty                                       0.000       3.110                          

 Hold time                                              -0.003       3.107                          

 Data required time                                                  3.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.107                          
 Data arrival time                                                  -3.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -2.555  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.128
  Launch Clock Delay      :  5.941
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.465       5.941         ntclkbufg_0      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_76/Q0                     tco                   0.206       6.147 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=84)       4.503      10.650         nt_ddr_init_done 
 CLMA_146_341/A0                                                           f       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L0

 Data arrival time                                                  10.650         Logic Levels: 0  
                                                                                   Logic: 0.206ns(4.375%), Route: 4.503ns(95.625%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.319      23.128         sys_clk_g        
 CLMA_146_341/CLK                                                          r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.258      23.386                          
 clock uncertainty                                      -0.050      23.336                          

 Setup time                                             -0.121      23.215                          

 Data required time                                                 23.215                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.215                          
 Data arrival time                                                 -10.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.565                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.833  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.586
  Launch Clock Delay      :  5.161
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.268       5.161         ntclkbufg_0      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_76/Q0                     tco                   0.198       5.359 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=84)       3.586       8.945         nt_ddr_init_done 
 CLMA_146_341/A0                                                           r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/L0

 Data arrival time                                                   8.945         Logic Levels: 0  
                                                                                   Logic: 0.198ns(5.233%), Route: 3.586ns(94.767%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.519       3.586         sys_clk_g        
 CLMA_146_341/CLK                                                          r       i2c_config_m0/i2c_write_req/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.328                          
 clock uncertainty                                       0.050       3.378                          

 Hold time                                              -0.070       3.308                          

 Data required time                                                  3.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.308                          
 Data arrival time                                                  -8.945                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.637                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.813
  Launch Clock Delay      :  3.222
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.493       3.222         cmos_pclk_g      
 CLMA_54_104/CLK                                                           r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_54_104/Q0                    tco                   0.209       3.431 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.476       3.907         write_en         
                                                         0.221       4.128 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.128         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9143
 CLMA_46_96/COUT                   td                    0.083       4.211 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.211         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9145
                                                         0.055       4.266 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.266         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9147
 CLMA_46_100/Y3                    td                    0.305       4.571 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.454       5.025         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [7]
 CLMA_50_109/Y2                    td                    0.141       5.166 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.830       5.996         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wwptr [7]
 CLMS_38_105/COUT                  td                    0.346       6.342 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.342         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6]
 CLMS_38_109/Y0                    td                    0.104       6.446 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.eq_4/gateop_perm/Y
                                   net (fanout=1)        0.477       6.923         _N190            
 CLMA_50_113/A4                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.923         Logic Levels: 5  
                                                                                   Logic: 1.464ns(39.557%), Route: 2.237ns(60.443%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.302      12.813         cmos_pclk_g      
 CLMA_50_113/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.376      13.189                          
 clock uncertainty                                      -0.050      13.139                          

 Setup time                                             -0.071      13.068                          

 Data required time                                                 13.068                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.068                          
 Data arrival time                                                  -6.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.145                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/L0
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.818
  Launch Clock Delay      :  3.222
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.493       3.222         cmos_pclk_g      
 CLMA_54_104/CLK                                                           r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_54_104/Q0                    tco                   0.209       3.431 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.476       3.907         write_en         
                                                         0.221       4.128 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.128         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9143
 CLMA_46_96/COUT                   td                    0.083       4.211 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.211         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9145
                                                         0.055       4.266 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.266         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9147
 CLMA_46_100/COUT                  td                    0.083       4.349 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.349         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9149
                                                         0.055       4.404 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.404         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9151
 CLMA_46_104/Y2                    td                    0.158       4.562 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[10]/opit_0_inv_AQ/Y
                                   net (fanout=3)        0.588       5.150         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [10]
 CLMA_50_116/A0                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.150         Logic Levels: 3  
                                                                                   Logic: 0.864ns(44.813%), Route: 1.064ns(55.187%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.307      12.818         cmos_pclk_g      
 CLMA_50_116/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.376      13.194                          
 clock uncertainty                                      -0.050      13.144                          

 Setup time                                             -0.109      13.035                          

 Data required time                                                 13.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.035                          
 Data arrival time                                                  -5.150                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.885                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.818
  Launch Clock Delay      :  3.222
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.493       3.222         cmos_pclk_g      
 CLMA_54_104/CLK                                                           r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/CLK

 CLMA_54_104/Q0                    tco                   0.209       3.431 r       cmos_8_16bit_m0/de_o/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.476       3.907         write_en         
                                                         0.221       4.128 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.128         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9143
 CLMA_46_96/COUT                   td                    0.083       4.211 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.211         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9145
                                                         0.055       4.266 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.266         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9147
 CLMA_46_100/COUT                  td                    0.083       4.349 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.349         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9149
 CLMA_46_104/Y1                    td                    0.305       4.654 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.485       5.139         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N2 [9]
 CLMA_50_116/A4                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.139         Logic Levels: 3  
                                                                                   Logic: 0.956ns(49.870%), Route: 0.961ns(50.130%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.307      12.818         cmos_pclk_g      
 CLMA_50_116/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.376      13.194                          
 clock uncertainty                                      -0.050      13.144                          

 Setup time                                             -0.071      13.073                          

 Data required time                                                 13.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.073                          
 Data arrival time                                                  -5.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.934                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.178  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.212
  Launch Clock Delay      :  2.816
  Clock Pessimism Removal :  -0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.305       2.816         cmos_pclk_g      
 CLMA_42_124/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK

 CLMA_42_124/Q0                    tco                   0.198       3.014 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/Q
                                   net (fanout=1)        0.292       3.306         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [8]
 CLMA_42_104/AD                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/D

 Data arrival time                                                   3.306         Logic Levels: 0  
                                                                                   Logic: 0.198ns(40.408%), Route: 0.292ns(59.592%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.483       3.212         cmos_pclk_g      
 CLMA_42_104/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/CLK
 clock pessimism                                        -0.218       2.994                          
 clock uncertainty                                       0.000       2.994                          

 Hold time                                               0.026       3.020                          

 Data required time                                                  3.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.020                          
 Data arrival time                                                  -3.306                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.286                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_8_16bit_m0/pdata_i_d0[1]/opit_0/CLK
Endpoint    : cmos_8_16bit_m0/pdata_o[9]/opit_0_inv_L5Q_perm/L4
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.237
  Launch Clock Delay      :  2.826
  Clock Pessimism Removal :  -0.218

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.315       2.826         cmos_pclk_g      
 CLMA_54_124/CLK                                                           r       cmos_8_16bit_m0/pdata_i_d0[1]/opit_0/CLK

 CLMA_54_124/Q0                    tco                   0.197       3.023 f       cmos_8_16bit_m0/pdata_i_d0[1]/opit_0/Q
                                   net (fanout=1)        0.248       3.271         cmos_8_16bit_m0/pdata_i_d0 [1]
 CLMA_50_121/A4                                                            f       cmos_8_16bit_m0/pdata_o[9]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.271         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.270%), Route: 0.248ns(55.730%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.508       3.237         cmos_pclk_g      
 CLMA_50_121/CLK                                                           r       cmos_8_16bit_m0/pdata_o[9]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.218       3.019                          
 clock uncertainty                                       0.000       3.019                          

 Hold time                                              -0.055       2.964                          

 Data required time                                                  2.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.964                          
 Data arrival time                                                  -3.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.202
  Launch Clock Delay      :  2.787
  Clock Pessimism Removal :  -0.414

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.276       2.787         cmos_pclk_g      
 CLMS_38_93/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/CLK

 CLMS_38_93/Q0                     tco                   0.198       2.985 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[0]/opit_0/Q
                                   net (fanout=1)        0.140       3.125         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1 [0]
 CLMS_38_93/M2                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/D

 Data arrival time                                                   3.125         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.473       3.202         cmos_pclk_g      
 CLMS_38_93/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[0]/opit_0/CLK
 clock pessimism                                        -0.414       2.788                          
 clock uncertainty                                       0.000       2.788                          

 Hold time                                              -0.003       2.785                          

 Data required time                                                  2.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.785                          
 Data arrival time                                                  -3.125                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/L2
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.798
  Launch Clock Delay      :  5.924
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.445       5.924         ntclkbufg_1      
 CLMS_46_69/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/CLK

 CLMS_46_69/Q0                     tco                   0.209       6.133 r       frame_read_write_m0/frame_fifo_write_m0/write_req_ack/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.586       6.719         write_req_ack    
 CLMS_54_97/B2                                                             r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   6.719         Logic Levels: 0  
                                                                                   Logic: 0.209ns(26.289%), Route: 0.586ns(73.711%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.287      12.798         cmos_pclk_g      
 CLMS_54_97/CLK                                                            r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      12.798                          
 clock uncertainty                                      -0.050      12.748                          

 Setup time                                             -0.220      12.528                          

 Data required time                                                 12.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.528                          
 Data arrival time                                                  -6.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.809                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.149  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.818
  Launch Clock Delay      :  5.967
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.488       5.967         ntclkbufg_1      
 CLMA_58_96/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_96/Q0                     tco                   0.209       6.176 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.749       6.925         frame_read_write_m0/write_fifo_aclr
 DRM_34_104/RSTA[0]                                                        r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   6.925         Logic Levels: 0  
                                                                                   Logic: 0.209ns(21.816%), Route: 0.749ns(78.184%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.307      12.818         cmos_pclk_g      
 DRM_34_104/CLKA[0]                                                        r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.000      12.818                          
 clock uncertainty                                      -0.050      12.768                          

 Setup time                                             -0.013      12.755                          

 Data required time                                                 12.755                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.755                          
 Data arrival time                                                  -6.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.830                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D
Path Group  : coms_pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -3.170  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.797
  Launch Clock Delay      :  5.967
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.488       5.967         ntclkbufg_1      
 CLMA_42_108/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_42_108/Q0                    tco                   0.209       6.176 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.527       6.703         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [4]
 CLMA_42_104/M0                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D

 Data arrival time                                                   6.703         Logic Levels: 0  
                                                                                   Logic: 0.209ns(28.397%), Route: 0.527ns(71.603%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.286      12.797         cmos_pclk_g      
 CLMA_42_104/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.000      12.797                          
 clock uncertainty                                      -0.050      12.747                          

 Setup time                                             -0.027      12.720                          

 Data required time                                                 12.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.720                          
 Data arrival time                                                  -6.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.017                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.970  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.215
  Launch Clock Delay      :  5.185
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.290       5.185         ntclkbufg_1      
 CLMA_38_104/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_38_104/Q0                    tco                   0.198       5.383 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.140       5.523         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [3]
 CLMS_38_105/M0                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/D

 Data arrival time                                                   5.523         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.486       3.215         cmos_pclk_g      
 CLMS_38_105/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000       3.215                          
 clock uncertainty                                       0.050       3.265                          

 Hold time                                              -0.003       3.262                          

 Data required time                                                  3.262                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.262                          
 Data arrival time                                                  -5.523                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.261                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.970  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.230
  Launch Clock Delay      :  5.200
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.305       5.200         ntclkbufg_1      
 CLMA_42_120/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_42_120/Q0                    tco                   0.198       5.398 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.241       5.639         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [8]
 CLMA_42_124/M0                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D

 Data arrival time                                                   5.639         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.103%), Route: 0.241ns(54.897%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.501       3.230         cmos_pclk_g      
 CLMA_42_124/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK
 clock pessimism                                         0.000       3.230                          
 clock uncertainty                                       0.050       3.280                          

 Hold time                                              -0.003       3.277                          

 Data required time                                                  3.277                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.277                          
 Data arrival time                                                  -5.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.362                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D
Path Group  : coms_pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.973  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.212
  Launch Clock Delay      :  5.185
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.290       5.185         ntclkbufg_1      
 CLMA_38_104/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_38_104/Q3                    tco                   0.198       5.383 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.240       5.623         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr [2]
 CLMA_42_104/M1                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D

 Data arrival time                                                   5.623         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.205%), Route: 0.240ns(54.795%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.483       3.212         cmos_pclk_g      
 CLMA_42_104/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.000       3.212                          
 clock uncertainty                                       0.050       3.262                          

 Hold time                                              -0.003       3.259                          

 Data required time                                                  3.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.259                          
 Data arrival time                                                  -5.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.364                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/feature_inst/b1[11]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.161  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.945
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.470       5.945         video_clk        
 CLMA_130_84/CLK                                                           r       ISP/judge_single2_inst/feature_inst/b1[11]/opit_0_inv_A2Q21/CLK

 CLMA_130_84/Q3                    tco                   0.206       6.151 f       ISP/judge_single2_inst/feature_inst/b1[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        1.788       7.939         ISP/judge_single2_inst/feature_inst/b1 [11]
 APM_110_12/P[19]                  td                    2.044       9.983 f       ISP/judge_single2_inst/feature_inst/N24_1/gopapm/P[19]
                                   net (fanout=3)        1.825      11.808         ISP/judge_single2_inst/feature_inst/_N51
 CLMS_102_33/Y2                    td                    0.132      11.940 r       ISP/judge_single2_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        1.667      13.607         ISP/judge_single2_inst/feature_inst/N24 [19]
 CLMA_90_0/Y0                      td                    0.226      13.833 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Y0
                                   net (fanout=1)        0.951      14.784         ISP/judge_single2_inst/feature_inst/_N608
 CLMA_98_25/Y3                     td                    0.221      15.005 r       ISP/judge_single2_inst/feature_inst/N34_sel23[0]/gateop/F
                                   net (fanout=3)        1.426      16.431         ISP/judge_single2_inst/feature_inst/_N632
                                                         0.351      16.782 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_0/gateop_A2/Cout
                                                         0.000      16.782         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [2]
 CLMA_94_12/COUT                   td                    0.083      16.865 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.865         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [6]
                                                         0.055      16.920 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_4/gateop_A2/Cout
                                                         0.000      16.920         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [10]
 CLMA_94_16/COUT                   td                    0.083      17.003 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.003         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [14]
                                                         0.055      17.058 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      17.058         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [18]
 CLMA_94_20/Y3                     td                    0.264      17.322 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.238      18.560         _N136            
                                                         0.351      18.911 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      18.911         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [5]
 CLMA_98_5/COUT                    td                    0.083      18.994 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.994         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [7]
                                                         0.055      19.049 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      19.049         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [9]
 CLMA_98_9/COUT                    td                    0.083      19.132 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.132         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [11]
                                                         0.055      19.187 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      19.187         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [13]
 CLMA_98_13/COUT                   td                    0.083      19.270 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.270         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [15]
 CLMA_98_17/Y1                     td                    0.318      19.588 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.762      21.350         ISP/judge_single2_inst/feature_inst/_N697
                                                         0.351      21.701 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_8/gateop_A2/Cout
                                                         0.000      21.701         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt21.co [18]
 CLMA_94_8/Y3                      td                    0.272      21.973 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.627      22.600         _N135            
                                                         0.351      22.951 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      22.951         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [5]
 CLMA_102_4/COUT                   td                    0.083      23.034 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.034         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [7]
                                                         0.055      23.089 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      23.089         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [9]
 CLMA_102_8/COUT                   td                    0.083      23.172 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.172         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [11]
 CLMA_102_12/Y1                    td                    0.318      23.490 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.772      25.262         ISP/judge_single2_inst/feature_inst/_N742
 CLMS_94_9/COUT                    td                    0.345      25.607 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.607         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [14]
                                                         0.057      25.664 f       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      25.664         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [18]
 CLMS_94_13/Y3                     td                    0.272      25.936 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.853      26.789         _N134            
                                                         0.307      27.096 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_0/gateop_A2/Cout
                                                         0.000      27.096         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [1]
 CLMA_106_1/COUT                   td                    0.083      27.179 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.179         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [3]
                                                         0.055      27.234 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_4/gateop_A2/Cout
                                                         0.000      27.234         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [5]
 CLMA_106_5/COUT                   td                    0.083      27.317 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.317         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [7]
                                                         0.055      27.372 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Cout
                                                         0.000      27.372         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [9]
 CLMA_106_9/COUT                   td                    0.083      27.455 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.455         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [11]
 CLMA_106_13/Y0                    td                    0.173      27.628 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        1.051      28.679         ISP/judge_single2_inst/feature_inst/_N790
 CLMA_98_4/COUT                    td                    0.262      28.941 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.941         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [14]
                                                         0.055      28.996 f       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      28.996         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [18]
 CLMA_98_8/Y3                      td                    0.272      29.268 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.778      30.046         _N133            
                                                         0.307      30.353 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_0/gateop_A2/Cout
                                                         0.000      30.353         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [1]
 CLMA_114_0/COUT                   td                    0.083      30.436 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.436         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [3]
                                                         0.055      30.491 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      30.491         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [5]
 CLMA_114_4/COUT                   td                    0.083      30.574 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.574         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [7]
                                                         0.055      30.629 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      30.629         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [9]
 CLMA_114_8/COUT                   td                    0.083      30.712 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.712         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [11]
                                                         0.055      30.767 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      30.767         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [13]
 CLMA_114_12/COUT                  td                    0.083      30.850 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.850         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [15]
 CLMA_114_16/Y1                    td                    0.318      31.168 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        2.446      33.614         ISP/judge_single2_inst/feature_inst/_N844
                                                         0.351      33.965 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_8/gateop_A2/Cout
                                                         0.000      33.965         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [18]
 CLMA_106_20/Y3                    td                    0.272      34.237 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.807      35.044         _N132            
                                                         0.307      35.351 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      35.351         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [1]
 CLMA_118_0/COUT                   td                    0.083      35.434 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.434         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [3]
                                                         0.055      35.489 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      35.489         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [5]
 CLMA_118_4/COUT                   td                    0.083      35.572 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.572         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [7]
                                                         0.055      35.627 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      35.627         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [9]
 CLMA_118_8/COUT                   td                    0.083      35.710 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.710         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [11]
 CLMA_118_12/Y0                    td                    0.173      35.883 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        1.758      37.641         ISP/judge_single2_inst/feature_inst/_N888
 CLMA_106_4/COUT                   td                    0.262      37.903 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.903         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [14]
                                                         0.055      37.958 f       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      37.958         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [18]
 CLMA_106_8/Y3                     td                    0.272      38.230 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.645      38.875         _N131            
                                                         0.351      39.226 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      39.226         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [5]
 CLMS_114_5/COUT                   td                    0.083      39.309 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.309         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [7]
                                                         0.057      39.366 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      39.366         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [9]
 CLMS_114_9/COUT                   td                    0.083      39.449 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.449         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [11]
 CLMS_114_13/Y1                    td                    0.318      39.767 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.605      41.372         ISP/judge_single2_inst/feature_inst/_N938
 CLMS_114_29/COUT                  td                    0.345      41.717 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.717         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [14]
                                                         0.057      41.774 f       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_8/gateop_A2/Cout
                                                         0.000      41.774         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [18]
 CLMS_114_33/Y3                    td                    0.272      42.046 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.849      42.895         _N130            
                                                         0.351      43.246 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      43.246         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [9]
 CLMA_114_48/COUT                  td                    0.083      43.329 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.329         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [11]
                                                         0.055      43.384 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_12/gateop_A2/Cout
                                                         0.000      43.384         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [13]
 CLMA_114_52/COUT                  td                    0.083      43.467 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.467         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [15]
                                                         0.055      43.522 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_16/gateop_A2/Cout
                                                         0.000      43.522         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [17]
 CLMA_114_56/Y2                    td                    0.173      43.695 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        1.310      45.005         ISP/judge_single2_inst/feature_inst/_N992
                                                         0.225      45.230 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      45.230         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [18]
 CLMS_114_77/Y3                    td                    0.272      45.502 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.142      46.644         _N129            
                                                         0.307      46.951 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      46.951         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [1]
 CLMS_114_41/COUT                  td                    0.083      47.034 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.034         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [3]
                                                         0.057      47.091 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      47.091         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [5]
 CLMS_114_45/COUT                  td                    0.083      47.174 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.174         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [7]
                                                         0.057      47.231 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Cout
                                                         0.000      47.231         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [9]
 CLMS_114_49/COUT                  td                    0.083      47.314 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.314         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [11]
                                                         0.057      47.371 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_12/gateop_A2/Cout
                                                         0.000      47.371         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [13]
 CLMS_114_53/COUT                  td                    0.083      47.454 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.454         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [15]
                                                         0.057      47.511 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_16/gateop_A2/Cout
                                                         0.000      47.511         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [17]
 CLMS_114_57/Y3                    td                    0.315      47.826 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.728      49.554         ISP/judge_single2_inst/feature_inst/_N1042
                                                         0.307      49.861 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      49.861         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [18]
 CLMA_114_36/Y3                    td                    0.272      50.133 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.800      50.933         _N128            
                                                         0.307      51.240 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_0/gateop_A2/Cout
                                                         0.000      51.240         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [1]
 CLMA_106_41/COUT                  td                    0.083      51.323 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.323         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [3]
                                                         0.055      51.378 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      51.378         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [5]
 CLMA_106_45/COUT                  td                    0.083      51.461 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.461         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [7]
 CLMA_106_49/Y0                    td                    0.173      51.634 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Y0
                                   net (fanout=3)        2.697      54.331         ISP/judge_single2_inst/feature_inst/_N1080
                                                         0.267      54.598 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_4/gateop_A2/Cout
                                                         0.000      54.598         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [10]
 CLMA_106_33/COUT                  td                    0.083      54.681 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.681         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [14]
                                                         0.055      54.736 f       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      54.736         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [18]
 CLMA_106_37/Y3                    td                    0.272      55.008 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.482      55.490         _N127            
                                                         0.351      55.841 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Cout
                                                         0.000      55.841         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [5]
 CLMA_106_44/COUT                  td                    0.083      55.924 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.924         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [7]
                                                         0.055      55.979 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Cout
                                                         0.000      55.979         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [9]
 CLMA_106_48/COUT                  td                    0.083      56.062 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.062         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [11]
                                                         0.055      56.117 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_12/gateop_A2/Cout
                                                         0.000      56.117         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [13]
 CLMA_106_52/COUT                  td                    0.083      56.200 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.200         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [15]
                                                         0.055      56.255 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_16/gateop_A2/Cout
                                                         0.000      56.255         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [17]
 CLMA_106_56/COUT                  td                    0.083      56.338 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.338         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [19]
 CLMA_106_64/Y0                    td                    0.173      56.511 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        1.912      58.423         ISP/judge_single2_inst/feature_inst/_N1141
 CLMA_106_36/Y3                    td                    0.324      58.747 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.867      59.614         _N126            
                                                         0.351      59.965 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Cout
                                                         0.000      59.965         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [9]
 CLMS_102_49/COUT                  td                    0.083      60.048 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.048         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [11]
                                                         0.057      60.105 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_12/gateop_A2/Cout
                                                         0.000      60.105         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [13]
 CLMS_102_53/COUT                  td                    0.083      60.188 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.188         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [15]
                                                         0.057      60.245 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_16/gateop_A2/Cout
                                                         0.000      60.245         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [17]
 CLMS_102_57/Y3                    td                    0.315      60.560 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.541      62.101         ISP/judge_single2_inst/feature_inst/_N1189
                                                         0.307      62.408 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      62.408         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [18]
 CLMA_98_41/Y3                     td                    0.272      62.680 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.715      63.395         _N125            
                                                         0.307      63.702 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_0/gateop_A2/Cout
                                                         0.000      63.702         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [1]
 CLMA_102_40/COUT                  td                    0.083      63.785 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.785         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [3]
 CLMA_102_44/Y1                    td                    0.318      64.103 f       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        1.669      65.772         ISP/judge_single2_inst/feature_inst/_N1224
 CLMA_98_32/COUT                   td                    0.345      66.117 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      66.117         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [6]
                                                         0.055      66.172 f       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_4/gateop_A2/Cout
                                                         0.000      66.172         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [10]
 CLMA_98_36/COUT                   td                    0.083      66.255 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      66.255         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [14]
                                                         0.055      66.310 f       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      66.310         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [18]
 CLMA_98_40/Y3                     td                    0.272      66.582 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.489      67.071         _N124            
                                                         0.351      67.422 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_4/gateop_A2/Cout
                                                         0.000      67.422         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [5]
 CLMS_94_45/COUT                   td                    0.083      67.505 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.505         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [7]
                                                         0.057      67.562 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      67.562         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [9]
 CLMS_94_49/COUT                   td                    0.083      67.645 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.645         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [11]
                                                         0.057      67.702 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Cout
                                                         0.000      67.702         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [13]
 CLMS_94_53/COUT                   td                    0.083      67.785 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.785         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [15]
                                                         0.057      67.842 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_16/gateop_A2/Cout
                                                         0.000      67.842         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [17]
 CLMS_94_57/Y3                     td                    0.305      68.147 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.209      69.356         ISP/judge_single2_inst/feature_inst/_N1287
                                                         0.307      69.663 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      69.663         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [18]
 CLMA_98_53/Y3                     td                    0.272      69.935 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.725      70.660         _N123            
                                                         0.307      70.967 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      70.967         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [1]
 CLMA_90_41/Y3                     td                    0.315      71.282 f       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Y1
                                   net (fanout=3)        1.765      73.047         ISP/judge_single2_inst/feature_inst/_N1320
                                                         0.307      73.354 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_0/gateop_A2/Cout
                                                         0.000      73.354         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [2]
 CLMA_98_44/COUT                   td                    0.083      73.437 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.437         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [6]
                                                         0.055      73.492 f       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_4/gateop_A2/Cout
                                                         0.000      73.492         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [10]
 CLMA_98_48/COUT                   td                    0.083      73.575 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.575         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [14]
                                                         0.055      73.630 f       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      73.630         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [18]
 CLMA_98_52/Y3                     td                    0.272      73.902 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.443      75.345         _N122            
                                                         0.307      75.652 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      75.652         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [5]
 CLMA_90_40/COUT                   td                    0.083      75.735 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      75.735         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [7]
                                                         0.055      75.790 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      75.790         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [9]
 CLMA_90_44/COUT                   td                    0.083      75.873 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      75.873         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [11]
                                                         0.055      75.928 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Cout
                                                         0.000      75.928         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [13]
 CLMA_90_48/COUT                   td                    0.083      76.011 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.011         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [15]
                                                         0.055      76.066 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_16/gateop_A2/Cout
                                                         0.000      76.066         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [17]
 CLMA_90_52/COUT                   td                    0.083      76.149 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.149         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [19]
 CLMA_90_56/Y1                     td                    0.305      76.454 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.890      78.344         ISP/judge_single2_inst/feature_inst/_N1387
 CLMA_94_48/Y3                     td                    0.408      78.752 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.233      79.985         _N121            
                                                         0.351      80.336 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000      80.336         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [9]
 CLMA_86_44/COUT                   td                    0.083      80.419 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.419         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [11]
                                                         0.055      80.474 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Cout
                                                         0.000      80.474         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [13]
 CLMA_86_48/COUT                   td                    0.083      80.557 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.557         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [15]
                                                         0.055      80.612 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_16/gateop_A2/Cout
                                                         0.000      80.612         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [17]
 CLMA_86_52/COUT                   td                    0.083      80.695 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.695         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [19]
 CLMA_86_56/Y1                     td                    0.318      81.013 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.054      82.067         ISP/judge_single2_inst/feature_inst/_N1436
 CLMA_82_41/Y3                     td                    0.408      82.475 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.283      83.758         _N120            
                                                         0.307      84.065 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_0/gateop_A2/Cout
                                                         0.000      84.065         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [1]
 CLMS_86_37/COUT                   td                    0.083      84.148 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      84.148         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [3]
                                                         0.057      84.205 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_4/gateop_A2/Cout
                                                         0.000      84.205         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [5]
 CLMS_86_41/Y2                     td                    0.158      84.363 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_6/gateop_A2/Y0
                                   net (fanout=3)        1.214      85.577         ISP/judge_single2_inst/feature_inst/_N1470
 CLMA_78_44/COUT                   td                    0.262      85.839 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.839         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [6]
                                                         0.055      85.894 f       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_4/gateop_A2/Cout
                                                         0.000      85.894         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [10]
 CLMA_78_48/COUT                   td                    0.083      85.977 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.977         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [14]
                                                         0.055      86.032 f       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000      86.032         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [18]
 CLMA_78_52/Y3                     td                    0.272      86.304 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.947      87.251         _N119            
                                                         0.307      87.558 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000      87.558         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [1]
 CLMA_70_33/COUT                   td                    0.083      87.641 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.641         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [3]
                                                         0.055      87.696 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000      87.696         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [5]
 CLMA_70_37/Y2                     td                    0.173      87.869 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Y0
                                   net (fanout=3)        1.459      89.328         ISP/judge_single2_inst/feature_inst/_N1519
 CLMS_66_41/COUT                   td                    0.262      89.590 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.590         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [6]
                                                         0.057      89.647 f       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_4/gateop_A2/Cout
                                                         0.000      89.647         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [10]
 CLMS_66_45/COUT                   td                    0.083      89.730 f       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.730         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [14]
                                                         0.057      89.787 f       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000      89.787         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [18]
 CLMS_66_49/Y3                     td                    0.272      90.059 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.323      91.382         _N118            
 CLMA_70_8/COUT                    td                    0.342      91.724 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.724         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [11]
                                                         0.055      91.779 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_12/gateop_A2/Cout
                                                         0.000      91.779         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [13]
 CLMA_70_12/COUT                   td                    0.083      91.862 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.862         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [15]
                                                         0.055      91.917 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_16/gateop_A2/Cout
                                                         0.000      91.917         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [17]
 CLMA_70_16/COUT                   td                    0.083      92.000 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.000         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [19]
 CLMA_70_20/Y1                     td                    0.305      92.305 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_20/gateop_A2/Y1
                                   net (fanout=5)        0.782      93.087         ISP/judge_single2_inst/feature_inst/_N1583
 CLMA_70_32/Y3                     td                    0.408      93.495 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       0.611      94.106         _N117            
 CLMS_66_17/Y2                     td                    0.308      94.414 r       ISP/judge_single2_inst/feature_inst/N34_sel3[18]/gateop_perm/Z
                                   net (fanout=3)        1.033      95.447         ISP/judge_single2_inst/feature_inst/_N1630
                                                         0.307      95.754 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000      95.754         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [18]
 CLMS_86_9/Y3                      td                    0.272      96.026 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       1.367      97.393         _N116            
 CLMA_58_0/Y3                      td                    0.221      97.614 r       ISP/judge_single2_inst/feature_inst/N34_sel2[1]/gateop_perm/Z
                                   net (fanout=3)        0.516      98.130         ISP/judge_single2_inst/feature_inst/_N1662
                                                         0.225      98.355 r       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_0/gateop_A2/Cout
                                                         0.000      98.355         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt1.co [2]
 CLMS_66_1/COUT                    td                    0.083      98.438 f       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.438         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt1.co [6]
                                                         0.057      98.495 f       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_4/gateop_A2/Cout
                                                         0.000      98.495         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt1.co [10]
 CLMS_66_5/COUT                    td                    0.083      98.578 f       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.578         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt1.co [14]
                                                         0.057      98.635 f       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_8/gateop_A2/Cout
                                                         0.000      98.635         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt1.co [18]
 CLMS_66_9/Y3                      td                    0.272      98.907 r       ISP/judge_single2_inst/feature_inst/N34_lt1.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.666      99.573         _N115            
 CLMS_46_1/Y3                      td                    0.221      99.794 r       ISP/judge_single2_inst/feature_inst/N34_sel1[0]/gateop_perm/Z
                                   net (fanout=1)        0.478     100.272         ISP/judge_single2_inst/feature_inst/_N1710
                                                         0.351     100.623 r       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_0/gateop_A2/Cout
                                                         0.000     100.623         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [2]
 CLMA_58_1/COUT                    td                    0.083     100.706 r       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.706         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [6]
                                                         0.055     100.761 f       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_4/gateop_A2/Cout
                                                         0.000     100.761         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [10]
 CLMA_58_5/COUT                    td                    0.083     100.844 r       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000     100.844         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [14]
                                                         0.055     100.899 f       ISP/judge_single2_inst/feature_inst/N34_lt0.lt_8/gateop_A2/Cout
                                                         0.000     100.899         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt0.co [18]
                                                                           f       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/Cin

 Data arrival time                                                 100.899         Logic Levels: 114
                                                                                   Logic: 34.756ns(36.603%), Route: 60.198ns(63.397%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      16.258 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.258         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      16.299 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      17.193         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.193 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      18.618         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339      18.957 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319      19.276         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      19.276 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.309      20.585         video_clk        
 CLMA_58_9/CLK                                                             r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.583      21.168                          
 clock uncertainty                                      -0.150      21.018                          

 Setup time                                             -0.250      20.768                          

 Data required time                                                 20.768                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.768                          
 Data arrival time                                                -100.899                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -80.131                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/feature_inst/b1[11]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I11
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.161  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.945
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.470       5.945         video_clk        
 CLMA_130_84/CLK                                                           r       ISP/judge_single2_inst/feature_inst/b1[11]/opit_0_inv_A2Q21/CLK

 CLMA_130_84/Q3                    tco                   0.206       6.151 f       ISP/judge_single2_inst/feature_inst/b1[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        1.788       7.939         ISP/judge_single2_inst/feature_inst/b1 [11]
 APM_110_12/P[19]                  td                    2.044       9.983 f       ISP/judge_single2_inst/feature_inst/N24_1/gopapm/P[19]
                                   net (fanout=3)        1.825      11.808         ISP/judge_single2_inst/feature_inst/_N51
 CLMS_102_33/Y2                    td                    0.132      11.940 r       ISP/judge_single2_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        1.667      13.607         ISP/judge_single2_inst/feature_inst/N24 [19]
 CLMA_90_0/Y0                      td                    0.226      13.833 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Y0
                                   net (fanout=1)        0.951      14.784         ISP/judge_single2_inst/feature_inst/_N608
 CLMA_98_25/Y3                     td                    0.221      15.005 r       ISP/judge_single2_inst/feature_inst/N34_sel23[0]/gateop/F
                                   net (fanout=3)        1.426      16.431         ISP/judge_single2_inst/feature_inst/_N632
                                                         0.351      16.782 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_0/gateop_A2/Cout
                                                         0.000      16.782         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [2]
 CLMA_94_12/COUT                   td                    0.083      16.865 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.865         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [6]
                                                         0.055      16.920 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_4/gateop_A2/Cout
                                                         0.000      16.920         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [10]
 CLMA_94_16/COUT                   td                    0.083      17.003 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.003         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [14]
                                                         0.055      17.058 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      17.058         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [18]
 CLMA_94_20/Y3                     td                    0.264      17.322 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.238      18.560         _N136            
                                                         0.351      18.911 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      18.911         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [5]
 CLMA_98_5/COUT                    td                    0.083      18.994 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.994         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [7]
                                                         0.055      19.049 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      19.049         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [9]
 CLMA_98_9/COUT                    td                    0.083      19.132 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.132         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [11]
                                                         0.055      19.187 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      19.187         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [13]
 CLMA_98_13/COUT                   td                    0.083      19.270 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.270         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [15]
 CLMA_98_17/Y1                     td                    0.318      19.588 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.762      21.350         ISP/judge_single2_inst/feature_inst/_N697
                                                         0.351      21.701 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_8/gateop_A2/Cout
                                                         0.000      21.701         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt21.co [18]
 CLMA_94_8/Y3                      td                    0.272      21.973 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.627      22.600         _N135            
                                                         0.351      22.951 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      22.951         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [5]
 CLMA_102_4/COUT                   td                    0.083      23.034 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.034         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [7]
                                                         0.055      23.089 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      23.089         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [9]
 CLMA_102_8/COUT                   td                    0.083      23.172 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.172         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [11]
 CLMA_102_12/Y1                    td                    0.318      23.490 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.772      25.262         ISP/judge_single2_inst/feature_inst/_N742
 CLMS_94_9/COUT                    td                    0.345      25.607 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.607         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [14]
                                                         0.057      25.664 f       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      25.664         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [18]
 CLMS_94_13/Y3                     td                    0.272      25.936 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.853      26.789         _N134            
                                                         0.307      27.096 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_0/gateop_A2/Cout
                                                         0.000      27.096         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [1]
 CLMA_106_1/COUT                   td                    0.083      27.179 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.179         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [3]
                                                         0.055      27.234 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_4/gateop_A2/Cout
                                                         0.000      27.234         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [5]
 CLMA_106_5/COUT                   td                    0.083      27.317 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.317         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [7]
                                                         0.055      27.372 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Cout
                                                         0.000      27.372         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [9]
 CLMA_106_9/COUT                   td                    0.083      27.455 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.455         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [11]
 CLMA_106_13/Y0                    td                    0.173      27.628 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        1.051      28.679         ISP/judge_single2_inst/feature_inst/_N790
 CLMA_98_4/COUT                    td                    0.262      28.941 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.941         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [14]
                                                         0.055      28.996 f       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      28.996         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [18]
 CLMA_98_8/Y3                      td                    0.272      29.268 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.778      30.046         _N133            
                                                         0.307      30.353 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_0/gateop_A2/Cout
                                                         0.000      30.353         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [1]
 CLMA_114_0/COUT                   td                    0.083      30.436 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.436         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [3]
                                                         0.055      30.491 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      30.491         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [5]
 CLMA_114_4/COUT                   td                    0.083      30.574 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.574         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [7]
                                                         0.055      30.629 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      30.629         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [9]
 CLMA_114_8/COUT                   td                    0.083      30.712 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.712         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [11]
                                                         0.055      30.767 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      30.767         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [13]
 CLMA_114_12/COUT                  td                    0.083      30.850 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.850         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [15]
 CLMA_114_16/Y1                    td                    0.318      31.168 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        2.446      33.614         ISP/judge_single2_inst/feature_inst/_N844
                                                         0.351      33.965 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_8/gateop_A2/Cout
                                                         0.000      33.965         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [18]
 CLMA_106_20/Y3                    td                    0.272      34.237 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.807      35.044         _N132            
                                                         0.307      35.351 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      35.351         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [1]
 CLMA_118_0/COUT                   td                    0.083      35.434 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.434         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [3]
                                                         0.055      35.489 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      35.489         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [5]
 CLMA_118_4/COUT                   td                    0.083      35.572 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.572         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [7]
                                                         0.055      35.627 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      35.627         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [9]
 CLMA_118_8/COUT                   td                    0.083      35.710 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.710         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [11]
 CLMA_118_12/Y0                    td                    0.173      35.883 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        1.758      37.641         ISP/judge_single2_inst/feature_inst/_N888
 CLMA_106_4/COUT                   td                    0.262      37.903 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.903         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [14]
                                                         0.055      37.958 f       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      37.958         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [18]
 CLMA_106_8/Y3                     td                    0.272      38.230 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.645      38.875         _N131            
                                                         0.351      39.226 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      39.226         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [5]
 CLMS_114_5/COUT                   td                    0.083      39.309 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.309         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [7]
                                                         0.057      39.366 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      39.366         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [9]
 CLMS_114_9/COUT                   td                    0.083      39.449 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.449         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [11]
 CLMS_114_13/Y1                    td                    0.318      39.767 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.605      41.372         ISP/judge_single2_inst/feature_inst/_N938
 CLMS_114_29/COUT                  td                    0.345      41.717 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.717         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [14]
                                                         0.057      41.774 f       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_8/gateop_A2/Cout
                                                         0.000      41.774         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [18]
 CLMS_114_33/Y3                    td                    0.272      42.046 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.849      42.895         _N130            
                                                         0.351      43.246 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      43.246         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [9]
 CLMA_114_48/COUT                  td                    0.083      43.329 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.329         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [11]
                                                         0.055      43.384 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_12/gateop_A2/Cout
                                                         0.000      43.384         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [13]
 CLMA_114_52/COUT                  td                    0.083      43.467 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.467         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [15]
                                                         0.055      43.522 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_16/gateop_A2/Cout
                                                         0.000      43.522         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [17]
 CLMA_114_56/Y2                    td                    0.173      43.695 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        1.310      45.005         ISP/judge_single2_inst/feature_inst/_N992
                                                         0.225      45.230 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      45.230         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [18]
 CLMS_114_77/Y3                    td                    0.272      45.502 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.142      46.644         _N129            
                                                         0.307      46.951 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      46.951         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [1]
 CLMS_114_41/COUT                  td                    0.083      47.034 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.034         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [3]
                                                         0.057      47.091 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      47.091         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [5]
 CLMS_114_45/COUT                  td                    0.083      47.174 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.174         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [7]
                                                         0.057      47.231 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Cout
                                                         0.000      47.231         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [9]
 CLMS_114_49/COUT                  td                    0.083      47.314 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.314         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [11]
                                                         0.057      47.371 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_12/gateop_A2/Cout
                                                         0.000      47.371         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [13]
 CLMS_114_53/COUT                  td                    0.083      47.454 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.454         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [15]
                                                         0.057      47.511 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_16/gateop_A2/Cout
                                                         0.000      47.511         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [17]
 CLMS_114_57/Y3                    td                    0.315      47.826 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.728      49.554         ISP/judge_single2_inst/feature_inst/_N1042
                                                         0.307      49.861 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      49.861         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [18]
 CLMA_114_36/Y3                    td                    0.272      50.133 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.800      50.933         _N128            
                                                         0.307      51.240 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_0/gateop_A2/Cout
                                                         0.000      51.240         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [1]
 CLMA_106_41/COUT                  td                    0.083      51.323 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.323         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [3]
                                                         0.055      51.378 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      51.378         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [5]
 CLMA_106_45/COUT                  td                    0.083      51.461 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.461         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [7]
 CLMA_106_49/Y0                    td                    0.173      51.634 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Y0
                                   net (fanout=3)        2.697      54.331         ISP/judge_single2_inst/feature_inst/_N1080
                                                         0.267      54.598 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_4/gateop_A2/Cout
                                                         0.000      54.598         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [10]
 CLMA_106_33/COUT                  td                    0.083      54.681 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.681         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [14]
                                                         0.055      54.736 f       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      54.736         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [18]
 CLMA_106_37/Y3                    td                    0.272      55.008 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.482      55.490         _N127            
                                                         0.351      55.841 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Cout
                                                         0.000      55.841         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [5]
 CLMA_106_44/COUT                  td                    0.083      55.924 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.924         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [7]
                                                         0.055      55.979 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Cout
                                                         0.000      55.979         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [9]
 CLMA_106_48/COUT                  td                    0.083      56.062 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.062         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [11]
                                                         0.055      56.117 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_12/gateop_A2/Cout
                                                         0.000      56.117         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [13]
 CLMA_106_52/COUT                  td                    0.083      56.200 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.200         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [15]
                                                         0.055      56.255 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_16/gateop_A2/Cout
                                                         0.000      56.255         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [17]
 CLMA_106_56/COUT                  td                    0.083      56.338 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.338         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [19]
 CLMA_106_64/Y0                    td                    0.173      56.511 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        1.912      58.423         ISP/judge_single2_inst/feature_inst/_N1141
 CLMA_106_36/Y3                    td                    0.324      58.747 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.867      59.614         _N126            
                                                         0.351      59.965 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Cout
                                                         0.000      59.965         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [9]
 CLMS_102_49/COUT                  td                    0.083      60.048 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.048         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [11]
                                                         0.057      60.105 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_12/gateop_A2/Cout
                                                         0.000      60.105         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [13]
 CLMS_102_53/COUT                  td                    0.083      60.188 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.188         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [15]
                                                         0.057      60.245 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_16/gateop_A2/Cout
                                                         0.000      60.245         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [17]
 CLMS_102_57/Y3                    td                    0.315      60.560 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.541      62.101         ISP/judge_single2_inst/feature_inst/_N1189
                                                         0.307      62.408 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      62.408         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [18]
 CLMA_98_41/Y3                     td                    0.272      62.680 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.715      63.395         _N125            
                                                         0.307      63.702 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_0/gateop_A2/Cout
                                                         0.000      63.702         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [1]
 CLMA_102_40/COUT                  td                    0.083      63.785 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.785         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [3]
 CLMA_102_44/Y1                    td                    0.318      64.103 f       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        1.669      65.772         ISP/judge_single2_inst/feature_inst/_N1224
 CLMA_98_32/COUT                   td                    0.345      66.117 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      66.117         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [6]
                                                         0.055      66.172 f       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_4/gateop_A2/Cout
                                                         0.000      66.172         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [10]
 CLMA_98_36/COUT                   td                    0.083      66.255 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      66.255         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [14]
                                                         0.055      66.310 f       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      66.310         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [18]
 CLMA_98_40/Y3                     td                    0.272      66.582 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.489      67.071         _N124            
                                                         0.351      67.422 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_4/gateop_A2/Cout
                                                         0.000      67.422         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [5]
 CLMS_94_45/COUT                   td                    0.083      67.505 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.505         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [7]
                                                         0.057      67.562 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      67.562         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [9]
 CLMS_94_49/COUT                   td                    0.083      67.645 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.645         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [11]
                                                         0.057      67.702 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Cout
                                                         0.000      67.702         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [13]
 CLMS_94_53/COUT                   td                    0.083      67.785 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.785         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [15]
                                                         0.057      67.842 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_16/gateop_A2/Cout
                                                         0.000      67.842         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [17]
 CLMS_94_57/Y3                     td                    0.305      68.147 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.209      69.356         ISP/judge_single2_inst/feature_inst/_N1287
                                                         0.307      69.663 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      69.663         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [18]
 CLMA_98_53/Y3                     td                    0.272      69.935 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.725      70.660         _N123            
                                                         0.307      70.967 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      70.967         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [1]
 CLMA_90_41/Y3                     td                    0.315      71.282 f       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Y1
                                   net (fanout=3)        1.765      73.047         ISP/judge_single2_inst/feature_inst/_N1320
                                                         0.307      73.354 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_0/gateop_A2/Cout
                                                         0.000      73.354         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [2]
 CLMA_98_44/COUT                   td                    0.083      73.437 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.437         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [6]
                                                         0.055      73.492 f       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_4/gateop_A2/Cout
                                                         0.000      73.492         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [10]
 CLMA_98_48/COUT                   td                    0.083      73.575 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.575         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [14]
                                                         0.055      73.630 f       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      73.630         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [18]
 CLMA_98_52/Y3                     td                    0.272      73.902 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.443      75.345         _N122            
                                                         0.307      75.652 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      75.652         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [5]
 CLMA_90_40/COUT                   td                    0.083      75.735 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      75.735         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [7]
                                                         0.055      75.790 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      75.790         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [9]
 CLMA_90_44/COUT                   td                    0.083      75.873 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      75.873         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [11]
                                                         0.055      75.928 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Cout
                                                         0.000      75.928         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [13]
 CLMA_90_48/COUT                   td                    0.083      76.011 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.011         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [15]
                                                         0.055      76.066 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_16/gateop_A2/Cout
                                                         0.000      76.066         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [17]
 CLMA_90_52/COUT                   td                    0.083      76.149 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.149         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [19]
 CLMA_90_56/Y1                     td                    0.305      76.454 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.890      78.344         ISP/judge_single2_inst/feature_inst/_N1387
 CLMA_94_48/Y3                     td                    0.408      78.752 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.233      79.985         _N121            
                                                         0.351      80.336 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000      80.336         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [9]
 CLMA_86_44/COUT                   td                    0.083      80.419 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.419         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [11]
                                                         0.055      80.474 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Cout
                                                         0.000      80.474         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [13]
 CLMA_86_48/COUT                   td                    0.083      80.557 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.557         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [15]
                                                         0.055      80.612 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_16/gateop_A2/Cout
                                                         0.000      80.612         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [17]
 CLMA_86_52/COUT                   td                    0.083      80.695 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.695         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [19]
 CLMA_86_56/Y1                     td                    0.318      81.013 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.054      82.067         ISP/judge_single2_inst/feature_inst/_N1436
 CLMA_82_41/Y3                     td                    0.408      82.475 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.283      83.758         _N120            
                                                         0.307      84.065 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_0/gateop_A2/Cout
                                                         0.000      84.065         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [1]
 CLMS_86_37/COUT                   td                    0.083      84.148 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      84.148         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [3]
                                                         0.057      84.205 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_4/gateop_A2/Cout
                                                         0.000      84.205         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [5]
 CLMS_86_41/Y2                     td                    0.158      84.363 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_6/gateop_A2/Y0
                                   net (fanout=3)        1.214      85.577         ISP/judge_single2_inst/feature_inst/_N1470
 CLMA_78_44/COUT                   td                    0.262      85.839 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.839         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [6]
                                                         0.055      85.894 f       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_4/gateop_A2/Cout
                                                         0.000      85.894         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [10]
 CLMA_78_48/COUT                   td                    0.083      85.977 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.977         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [14]
                                                         0.055      86.032 f       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000      86.032         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [18]
 CLMA_78_52/Y3                     td                    0.272      86.304 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.947      87.251         _N119            
                                                         0.307      87.558 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000      87.558         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [1]
 CLMA_70_33/COUT                   td                    0.083      87.641 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.641         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [3]
                                                         0.055      87.696 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000      87.696         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [5]
 CLMA_70_37/Y2                     td                    0.173      87.869 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Y0
                                   net (fanout=3)        1.459      89.328         ISP/judge_single2_inst/feature_inst/_N1519
 CLMS_66_41/COUT                   td                    0.262      89.590 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.590         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [6]
                                                         0.057      89.647 f       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_4/gateop_A2/Cout
                                                         0.000      89.647         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [10]
 CLMS_66_45/COUT                   td                    0.083      89.730 f       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.730         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [14]
                                                         0.057      89.787 f       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000      89.787         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [18]
 CLMS_66_49/Y3                     td                    0.272      90.059 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.323      91.382         _N118            
 CLMA_70_8/COUT                    td                    0.342      91.724 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.724         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [11]
                                                         0.055      91.779 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_12/gateop_A2/Cout
                                                         0.000      91.779         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [13]
 CLMA_70_12/COUT                   td                    0.083      91.862 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.862         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [15]
                                                         0.055      91.917 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_16/gateop_A2/Cout
                                                         0.000      91.917         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [17]
 CLMA_70_16/COUT                   td                    0.083      92.000 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.000         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [19]
 CLMA_70_20/Y1                     td                    0.305      92.305 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_20/gateop_A2/Y1
                                   net (fanout=5)        0.782      93.087         ISP/judge_single2_inst/feature_inst/_N1583
 CLMA_70_32/Y3                     td                    0.408      93.495 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       0.611      94.106         _N117            
 CLMS_66_17/Y2                     td                    0.308      94.414 r       ISP/judge_single2_inst/feature_inst/N34_sel3[18]/gateop_perm/Z
                                   net (fanout=3)        1.033      95.447         ISP/judge_single2_inst/feature_inst/_N1630
                                                         0.307      95.754 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000      95.754         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [18]
 CLMS_86_9/Y3                      td                    0.272      96.026 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       1.367      97.393         _N116            
 CLMA_58_0/Y3                      td                    0.221      97.614 r       ISP/judge_single2_inst/feature_inst/N34_sel2[1]/gateop_perm/Z
                                   net (fanout=3)        0.404      98.018         ISP/judge_single2_inst/feature_inst/_N1662
 CLMA_66_0/COUT                    td                    0.348      98.366 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.366         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [4]
                                                         0.055      98.421 f       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_5/gateop_A2/Cout
                                                         0.000      98.421         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [6]
 CLMA_66_4/COUT                    td                    0.083      98.504 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.504         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [8]
                                                         0.055      98.559 f       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_9/gateop_A2/Cout
                                                         0.000      98.559         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [10]
 CLMA_66_8/COUT                    td                    0.083      98.642 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.642         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [12]
                                                         0.055      98.697 f       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_13/gateop_A2/Cout
                                                         0.000      98.697         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [14]
 CLMA_66_12/COUT                   td                    0.083      98.780 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.780         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [16]
                                                         0.055      98.835 f       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_17/gateop_A2/Cout
                                                         0.000      98.835         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [18]
 CLMA_66_16/COUT                   td                    0.083      98.918 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.918         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [20]
 CLMA_66_20/Y1                     td                    0.305      99.223 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_21/gateop_A2/Y1
                                   net (fanout=1)        0.648      99.871         ISP/judge_single2_inst/feature_inst/_N1707
 CLMA_58_20/Y0                     td                    0.171     100.042 r       ISP/judge_single2_inst/feature_inst/N34_sel1[21]/gateop_perm/Z
                                   net (fanout=1)        0.482     100.524         ISP/judge_single2_inst/feature_inst/_N1731
 CLMA_58_9/D1                                                              r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I11

 Data arrival time                                                 100.524         Logic Levels: 115
                                                                                   Logic: 34.507ns(36.485%), Route: 60.072ns(63.515%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      16.258 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.258         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      16.299 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      17.193         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.193 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      18.618         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339      18.957 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319      19.276         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      19.276 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.309      20.585         video_clk        
 CLMA_58_9/CLK                                                             r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.583      21.168                          
 clock uncertainty                                      -0.150      21.018                          

 Setup time                                             -0.241      20.777                          

 Data required time                                                 20.777                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.777                          
 Data arrival time                                                -100.524                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -79.747                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single2_inst/feature_inst/b1[11]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I01
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.161  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.945
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.470       5.945         video_clk        
 CLMA_130_84/CLK                                                           r       ISP/judge_single2_inst/feature_inst/b1[11]/opit_0_inv_A2Q21/CLK

 CLMA_130_84/Q3                    tco                   0.206       6.151 f       ISP/judge_single2_inst/feature_inst/b1[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=8)        1.788       7.939         ISP/judge_single2_inst/feature_inst/b1 [11]
 APM_110_12/P[19]                  td                    2.044       9.983 f       ISP/judge_single2_inst/feature_inst/N24_1/gopapm/P[19]
                                   net (fanout=3)        1.825      11.808         ISP/judge_single2_inst/feature_inst/_N51
 CLMS_102_33/Y2                    td                    0.132      11.940 r       ISP/judge_single2_inst/feature_inst/feature_inst[19]/gateop_perm/Z
                                   net (fanout=2)        1.667      13.607         ISP/judge_single2_inst/feature_inst/N24 [19]
 CLMA_90_0/Y0                      td                    0.226      13.833 r       ISP/judge_single2_inst/feature_inst/N34_sub23.fsub_1/gateop_A2/Y0
                                   net (fanout=1)        0.951      14.784         ISP/judge_single2_inst/feature_inst/_N608
 CLMA_98_25/Y3                     td                    0.221      15.005 r       ISP/judge_single2_inst/feature_inst/N34_sel23[0]/gateop/F
                                   net (fanout=3)        1.426      16.431         ISP/judge_single2_inst/feature_inst/_N632
                                                         0.351      16.782 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_0/gateop_A2/Cout
                                                         0.000      16.782         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [2]
 CLMA_94_12/COUT                   td                    0.083      16.865 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      16.865         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [6]
                                                         0.055      16.920 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_4/gateop_A2/Cout
                                                         0.000      16.920         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [10]
 CLMA_94_16/COUT                   td                    0.083      17.003 r       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.003         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [14]
                                                         0.055      17.058 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_8/gateop_A2/Cout
                                                         0.000      17.058         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt22.co [18]
 CLMA_94_20/Y3                     td                    0.264      17.322 f       ISP/judge_single2_inst/feature_inst/N34_lt22.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.238      18.560         _N136            
                                                         0.351      18.911 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_4/gateop_A2/Cout
                                                         0.000      18.911         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [5]
 CLMA_98_5/COUT                    td                    0.083      18.994 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.994         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [7]
                                                         0.055      19.049 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_8/gateop_A2/Cout
                                                         0.000      19.049         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [9]
 CLMA_98_9/COUT                    td                    0.083      19.132 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.132         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [11]
                                                         0.055      19.187 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_12/gateop_A2/Cout
                                                         0.000      19.187         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [13]
 CLMA_98_13/COUT                   td                    0.083      19.270 r       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      19.270         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub22.co [15]
 CLMA_98_17/Y1                     td                    0.318      19.588 f       ISP/judge_single2_inst/feature_inst/N34_sub22.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        1.762      21.350         ISP/judge_single2_inst/feature_inst/_N697
                                                         0.351      21.701 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_8/gateop_A2/Cout
                                                         0.000      21.701         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt21.co [18]
 CLMA_94_8/Y3                      td                    0.272      21.973 r       ISP/judge_single2_inst/feature_inst/N34_lt21.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.627      22.600         _N135            
                                                         0.351      22.951 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_4/gateop_A2/Cout
                                                         0.000      22.951         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [5]
 CLMA_102_4/COUT                   td                    0.083      23.034 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.034         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [7]
                                                         0.055      23.089 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_8/gateop_A2/Cout
                                                         0.000      23.089         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [9]
 CLMA_102_8/COUT                   td                    0.083      23.172 r       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      23.172         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub21.co [11]
 CLMA_102_12/Y1                    td                    0.318      23.490 f       ISP/judge_single2_inst/feature_inst/N34_sub21.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.772      25.262         ISP/judge_single2_inst/feature_inst/_N742
 CLMS_94_9/COUT                    td                    0.345      25.607 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      25.607         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [14]
                                                         0.057      25.664 f       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_8/gateop_A2/Cout
                                                         0.000      25.664         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt20.co [18]
 CLMS_94_13/Y3                     td                    0.272      25.936 r       ISP/judge_single2_inst/feature_inst/N34_lt20.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.853      26.789         _N134            
                                                         0.307      27.096 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_0/gateop_A2/Cout
                                                         0.000      27.096         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [1]
 CLMA_106_1/COUT                   td                    0.083      27.179 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.179         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [3]
                                                         0.055      27.234 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_4/gateop_A2/Cout
                                                         0.000      27.234         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [5]
 CLMA_106_5/COUT                   td                    0.083      27.317 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.317         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [7]
                                                         0.055      27.372 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_8/gateop_A2/Cout
                                                         0.000      27.372         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [9]
 CLMA_106_9/COUT                   td                    0.083      27.455 r       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      27.455         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub20.co [11]
 CLMA_106_13/Y0                    td                    0.173      27.628 f       ISP/judge_single2_inst/feature_inst/N34_sub20.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        1.051      28.679         ISP/judge_single2_inst/feature_inst/_N790
 CLMA_98_4/COUT                    td                    0.262      28.941 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      28.941         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [14]
                                                         0.055      28.996 f       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_8/gateop_A2/Cout
                                                         0.000      28.996         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt19.co [18]
 CLMA_98_8/Y3                      td                    0.272      29.268 r       ISP/judge_single2_inst/feature_inst/N34_lt19.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.778      30.046         _N133            
                                                         0.307      30.353 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_0/gateop_A2/Cout
                                                         0.000      30.353         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [1]
 CLMA_114_0/COUT                   td                    0.083      30.436 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.436         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [3]
                                                         0.055      30.491 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_4/gateop_A2/Cout
                                                         0.000      30.491         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [5]
 CLMA_114_4/COUT                   td                    0.083      30.574 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.574         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [7]
                                                         0.055      30.629 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_8/gateop_A2/Cout
                                                         0.000      30.629         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [9]
 CLMA_114_8/COUT                   td                    0.083      30.712 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.712         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [11]
                                                         0.055      30.767 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_12/gateop_A2/Cout
                                                         0.000      30.767         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [13]
 CLMA_114_12/COUT                  td                    0.083      30.850 r       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      30.850         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub19.co [15]
 CLMA_114_16/Y1                    td                    0.318      31.168 f       ISP/judge_single2_inst/feature_inst/N34_sub19.fsub_16/gateop_A2/Y1
                                   net (fanout=3)        2.446      33.614         ISP/judge_single2_inst/feature_inst/_N844
                                                         0.351      33.965 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_8/gateop_A2/Cout
                                                         0.000      33.965         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt18.co [18]
 CLMA_106_20/Y3                    td                    0.272      34.237 r       ISP/judge_single2_inst/feature_inst/N34_lt18.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.807      35.044         _N132            
                                                         0.307      35.351 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_0/gateop_A2/Cout
                                                         0.000      35.351         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [1]
 CLMA_118_0/COUT                   td                    0.083      35.434 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.434         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [3]
                                                         0.055      35.489 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_4/gateop_A2/Cout
                                                         0.000      35.489         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [5]
 CLMA_118_4/COUT                   td                    0.083      35.572 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.572         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [7]
                                                         0.055      35.627 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_8/gateop_A2/Cout
                                                         0.000      35.627         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [9]
 CLMA_118_8/COUT                   td                    0.083      35.710 r       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      35.710         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub18.co [11]
 CLMA_118_12/Y0                    td                    0.173      35.883 f       ISP/judge_single2_inst/feature_inst/N34_sub18.fsub_12/gateop_A2/Y0
                                   net (fanout=3)        1.758      37.641         ISP/judge_single2_inst/feature_inst/_N888
 CLMA_106_4/COUT                   td                    0.262      37.903 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      37.903         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [14]
                                                         0.055      37.958 f       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_8/gateop_A2/Cout
                                                         0.000      37.958         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt17.co [18]
 CLMA_106_8/Y3                     td                    0.272      38.230 r       ISP/judge_single2_inst/feature_inst/N34_lt17.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.645      38.875         _N131            
                                                         0.351      39.226 r       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_4/gateop_A2/Cout
                                                         0.000      39.226         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [5]
 CLMS_114_5/COUT                   td                    0.083      39.309 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.309         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [7]
                                                         0.057      39.366 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_8/gateop_A2/Cout
                                                         0.000      39.366         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [9]
 CLMS_114_9/COUT                   td                    0.083      39.449 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      39.449         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub17.co [11]
 CLMS_114_13/Y1                    td                    0.318      39.767 f       ISP/judge_single2_inst/feature_inst/N34_sub17.fsub_12/gateop_A2/Y1
                                   net (fanout=3)        1.605      41.372         ISP/judge_single2_inst/feature_inst/_N938
 CLMS_114_29/COUT                  td                    0.345      41.717 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      41.717         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [14]
                                                         0.057      41.774 f       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_8/gateop_A2/Cout
                                                         0.000      41.774         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt16.co [18]
 CLMS_114_33/Y3                    td                    0.272      42.046 r       ISP/judge_single2_inst/feature_inst/N34_lt16.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.849      42.895         _N130            
                                                         0.351      43.246 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_8/gateop_A2/Cout
                                                         0.000      43.246         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [9]
 CLMA_114_48/COUT                  td                    0.083      43.329 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.329         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [11]
                                                         0.055      43.384 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_12/gateop_A2/Cout
                                                         0.000      43.384         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [13]
 CLMA_114_52/COUT                  td                    0.083      43.467 r       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      43.467         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [15]
                                                         0.055      43.522 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_16/gateop_A2/Cout
                                                         0.000      43.522         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub16.co [17]
 CLMA_114_56/Y2                    td                    0.173      43.695 f       ISP/judge_single2_inst/feature_inst/N34_sub16.fsub_18/gateop_A2/Y0
                                   net (fanout=3)        1.310      45.005         ISP/judge_single2_inst/feature_inst/_N992
                                                         0.225      45.230 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_8/gateop_A2/Cout
                                                         0.000      45.230         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt15.co [18]
 CLMS_114_77/Y3                    td                    0.272      45.502 r       ISP/judge_single2_inst/feature_inst/N34_lt15.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.142      46.644         _N129            
                                                         0.307      46.951 r       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_0/gateop_A2/Cout
                                                         0.000      46.951         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [1]
 CLMS_114_41/COUT                  td                    0.083      47.034 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.034         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [3]
                                                         0.057      47.091 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_4/gateop_A2/Cout
                                                         0.000      47.091         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [5]
 CLMS_114_45/COUT                  td                    0.083      47.174 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.174         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [7]
                                                         0.057      47.231 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_8/gateop_A2/Cout
                                                         0.000      47.231         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [9]
 CLMS_114_49/COUT                  td                    0.083      47.314 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.314         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [11]
                                                         0.057      47.371 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_12/gateop_A2/Cout
                                                         0.000      47.371         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [13]
 CLMS_114_53/COUT                  td                    0.083      47.454 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      47.454         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [15]
                                                         0.057      47.511 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_16/gateop_A2/Cout
                                                         0.000      47.511         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub15.co [17]
 CLMS_114_57/Y3                    td                    0.315      47.826 f       ISP/judge_single2_inst/feature_inst/N34_sub15.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.728      49.554         ISP/judge_single2_inst/feature_inst/_N1042
                                                         0.307      49.861 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_8/gateop_A2/Cout
                                                         0.000      49.861         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt14.co [18]
 CLMA_114_36/Y3                    td                    0.272      50.133 r       ISP/judge_single2_inst/feature_inst/N34_lt14.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.800      50.933         _N128            
                                                         0.307      51.240 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_0/gateop_A2/Cout
                                                         0.000      51.240         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [1]
 CLMA_106_41/COUT                  td                    0.083      51.323 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.323         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [3]
                                                         0.055      51.378 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_4/gateop_A2/Cout
                                                         0.000      51.378         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [5]
 CLMA_106_45/COUT                  td                    0.083      51.461 r       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      51.461         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub14.co [7]
 CLMA_106_49/Y0                    td                    0.173      51.634 f       ISP/judge_single2_inst/feature_inst/N34_sub14.fsub_8/gateop_A2/Y0
                                   net (fanout=3)        2.697      54.331         ISP/judge_single2_inst/feature_inst/_N1080
                                                         0.267      54.598 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_4/gateop_A2/Cout
                                                         0.000      54.598         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [10]
 CLMA_106_33/COUT                  td                    0.083      54.681 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      54.681         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [14]
                                                         0.055      54.736 f       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_8/gateop_A2/Cout
                                                         0.000      54.736         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt13.co [18]
 CLMA_106_37/Y3                    td                    0.272      55.008 r       ISP/judge_single2_inst/feature_inst/N34_lt13.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.482      55.490         _N127            
                                                         0.351      55.841 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_4/gateop_A2/Cout
                                                         0.000      55.841         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [5]
 CLMA_106_44/COUT                  td                    0.083      55.924 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      55.924         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [7]
                                                         0.055      55.979 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_8/gateop_A2/Cout
                                                         0.000      55.979         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [9]
 CLMA_106_48/COUT                  td                    0.083      56.062 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.062         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [11]
                                                         0.055      56.117 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_12/gateop_A2/Cout
                                                         0.000      56.117         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [13]
 CLMA_106_52/COUT                  td                    0.083      56.200 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.200         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [15]
                                                         0.055      56.255 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_16/gateop_A2/Cout
                                                         0.000      56.255         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [17]
 CLMA_106_56/COUT                  td                    0.083      56.338 r       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      56.338         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub13.co [19]
 CLMA_106_64/Y0                    td                    0.173      56.511 f       ISP/judge_single2_inst/feature_inst/N34_sub13.fsub_20/gateop_A2/Y0
                                   net (fanout=3)        1.912      58.423         ISP/judge_single2_inst/feature_inst/_N1141
 CLMA_106_36/Y3                    td                    0.324      58.747 r       ISP/judge_single2_inst/feature_inst/N34_lt12.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.867      59.614         _N126            
                                                         0.351      59.965 r       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_8/gateop_A2/Cout
                                                         0.000      59.965         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [9]
 CLMS_102_49/COUT                  td                    0.083      60.048 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.048         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [11]
                                                         0.057      60.105 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_12/gateop_A2/Cout
                                                         0.000      60.105         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [13]
 CLMS_102_53/COUT                  td                    0.083      60.188 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      60.188         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [15]
                                                         0.057      60.245 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_16/gateop_A2/Cout
                                                         0.000      60.245         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub12.co [17]
 CLMS_102_57/Y3                    td                    0.315      60.560 f       ISP/judge_single2_inst/feature_inst/N34_sub12.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.541      62.101         ISP/judge_single2_inst/feature_inst/_N1189
                                                         0.307      62.408 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_8/gateop_A2/Cout
                                                         0.000      62.408         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt11.co [18]
 CLMA_98_41/Y3                     td                    0.272      62.680 r       ISP/judge_single2_inst/feature_inst/N34_lt11.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.715      63.395         _N125            
                                                         0.307      63.702 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_0/gateop_A2/Cout
                                                         0.000      63.702         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [1]
 CLMA_102_40/COUT                  td                    0.083      63.785 r       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      63.785         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub11.co [3]
 CLMA_102_44/Y1                    td                    0.318      64.103 f       ISP/judge_single2_inst/feature_inst/N34_sub11.fsub_4/gateop_A2/Y1
                                   net (fanout=3)        1.669      65.772         ISP/judge_single2_inst/feature_inst/_N1224
 CLMA_98_32/COUT                   td                    0.345      66.117 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      66.117         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [6]
                                                         0.055      66.172 f       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_4/gateop_A2/Cout
                                                         0.000      66.172         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [10]
 CLMA_98_36/COUT                   td                    0.083      66.255 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      66.255         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [14]
                                                         0.055      66.310 f       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_8/gateop_A2/Cout
                                                         0.000      66.310         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt10.co [18]
 CLMA_98_40/Y3                     td                    0.272      66.582 r       ISP/judge_single2_inst/feature_inst/N34_lt10.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.489      67.071         _N124            
                                                         0.351      67.422 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_4/gateop_A2/Cout
                                                         0.000      67.422         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [5]
 CLMS_94_45/COUT                   td                    0.083      67.505 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.505         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [7]
                                                         0.057      67.562 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_8/gateop_A2/Cout
                                                         0.000      67.562         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [9]
 CLMS_94_49/COUT                   td                    0.083      67.645 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.645         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [11]
                                                         0.057      67.702 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_12/gateop_A2/Cout
                                                         0.000      67.702         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [13]
 CLMS_94_53/COUT                   td                    0.083      67.785 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      67.785         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [15]
                                                         0.057      67.842 f       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_16/gateop_A2/Cout
                                                         0.000      67.842         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub10.co [17]
 CLMS_94_57/Y3                     td                    0.305      68.147 r       ISP/judge_single2_inst/feature_inst/N34_sub10.fsub_18/gateop_A2/Y1
                                   net (fanout=3)        1.209      69.356         ISP/judge_single2_inst/feature_inst/_N1287
                                                         0.307      69.663 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_8/gateop_A2/Cout
                                                         0.000      69.663         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt9.co [18]
 CLMA_98_53/Y3                     td                    0.272      69.935 r       ISP/judge_single2_inst/feature_inst/N34_lt9.lt_10/gateop_A2/Y1
                                   net (fanout=23)       0.725      70.660         _N123            
                                                         0.307      70.967 r       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_0/gateop_A2/Cout
                                                         0.000      70.967         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub9.co [1]
 CLMA_90_41/Y3                     td                    0.315      71.282 f       ISP/judge_single2_inst/feature_inst/N34_sub9.fsub_2/gateop_A2/Y1
                                   net (fanout=3)        1.765      73.047         ISP/judge_single2_inst/feature_inst/_N1320
                                                         0.307      73.354 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_0/gateop_A2/Cout
                                                         0.000      73.354         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [2]
 CLMA_98_44/COUT                   td                    0.083      73.437 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.437         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [6]
                                                         0.055      73.492 f       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_4/gateop_A2/Cout
                                                         0.000      73.492         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [10]
 CLMA_98_48/COUT                   td                    0.083      73.575 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      73.575         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [14]
                                                         0.055      73.630 f       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_8/gateop_A2/Cout
                                                         0.000      73.630         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt8.co [18]
 CLMA_98_52/Y3                     td                    0.272      73.902 r       ISP/judge_single2_inst/feature_inst/N34_lt8.lt_10/gateop_A2/Y1
                                   net (fanout=23)       1.443      75.345         _N122            
                                                         0.307      75.652 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_4/gateop_A2/Cout
                                                         0.000      75.652         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [5]
 CLMA_90_40/COUT                   td                    0.083      75.735 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      75.735         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [7]
                                                         0.055      75.790 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_8/gateop_A2/Cout
                                                         0.000      75.790         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [9]
 CLMA_90_44/COUT                   td                    0.083      75.873 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      75.873         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [11]
                                                         0.055      75.928 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_12/gateop_A2/Cout
                                                         0.000      75.928         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [13]
 CLMA_90_48/COUT                   td                    0.083      76.011 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.011         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [15]
                                                         0.055      76.066 f       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_16/gateop_A2/Cout
                                                         0.000      76.066         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [17]
 CLMA_90_52/COUT                   td                    0.083      76.149 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      76.149         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub8.co [19]
 CLMA_90_56/Y1                     td                    0.305      76.454 r       ISP/judge_single2_inst/feature_inst/N34_sub8.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.890      78.344         ISP/judge_single2_inst/feature_inst/_N1387
 CLMA_94_48/Y3                     td                    0.408      78.752 r       ISP/judge_single2_inst/feature_inst/N34_lt7.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.233      79.985         _N121            
                                                         0.351      80.336 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_8/gateop_A2/Cout
                                                         0.000      80.336         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [9]
 CLMA_86_44/COUT                   td                    0.083      80.419 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.419         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [11]
                                                         0.055      80.474 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_12/gateop_A2/Cout
                                                         0.000      80.474         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [13]
 CLMA_86_48/COUT                   td                    0.083      80.557 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.557         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [15]
                                                         0.055      80.612 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_16/gateop_A2/Cout
                                                         0.000      80.612         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [17]
 CLMA_86_52/COUT                   td                    0.083      80.695 r       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      80.695         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub7.co [19]
 CLMA_86_56/Y1                     td                    0.318      81.013 f       ISP/judge_single2_inst/feature_inst/N34_sub7.fsub_20/gateop_A2/Y1
                                   net (fanout=3)        1.054      82.067         ISP/judge_single2_inst/feature_inst/_N1436
 CLMA_82_41/Y3                     td                    0.408      82.475 r       ISP/judge_single2_inst/feature_inst/N34_lt6.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.283      83.758         _N120            
                                                         0.307      84.065 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_0/gateop_A2/Cout
                                                         0.000      84.065         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [1]
 CLMS_86_37/COUT                   td                    0.083      84.148 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      84.148         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [3]
                                                         0.057      84.205 f       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_4/gateop_A2/Cout
                                                         0.000      84.205         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub6.co [5]
 CLMS_86_41/Y2                     td                    0.158      84.363 r       ISP/judge_single2_inst/feature_inst/N34_sub6.fsub_6/gateop_A2/Y0
                                   net (fanout=3)        1.214      85.577         ISP/judge_single2_inst/feature_inst/_N1470
 CLMA_78_44/COUT                   td                    0.262      85.839 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.839         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [6]
                                                         0.055      85.894 f       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_4/gateop_A2/Cout
                                                         0.000      85.894         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [10]
 CLMA_78_48/COUT                   td                    0.083      85.977 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      85.977         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [14]
                                                         0.055      86.032 f       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_8/gateop_A2/Cout
                                                         0.000      86.032         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt5.co [18]
 CLMA_78_52/Y3                     td                    0.272      86.304 r       ISP/judge_single2_inst/feature_inst/N34_lt5.lt_10/gateop_A2/Y1
                                   net (fanout=24)       0.947      87.251         _N119            
                                                         0.307      87.558 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_0/gateop_A2/Cout
                                                         0.000      87.558         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [1]
 CLMA_70_33/COUT                   td                    0.083      87.641 r       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      87.641         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [3]
                                                         0.055      87.696 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_4/gateop_A2/Cout
                                                         0.000      87.696         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub5.co [5]
 CLMA_70_37/Y2                     td                    0.173      87.869 f       ISP/judge_single2_inst/feature_inst/N34_sub5.fsub_6/gateop_A2/Y0
                                   net (fanout=3)        1.459      89.328         ISP/judge_single2_inst/feature_inst/_N1519
 CLMS_66_41/COUT                   td                    0.262      89.590 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.590         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [6]
                                                         0.057      89.647 f       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_4/gateop_A2/Cout
                                                         0.000      89.647         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [10]
 CLMS_66_45/COUT                   td                    0.083      89.730 f       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_6/gateop_A2/Cout
                                   net (fanout=1)        0.000      89.730         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [14]
                                                         0.057      89.787 f       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_8/gateop_A2/Cout
                                                         0.000      89.787         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt4.co [18]
 CLMS_66_49/Y3                     td                    0.272      90.059 r       ISP/judge_single2_inst/feature_inst/N34_lt4.lt_10/gateop_A2/Y1
                                   net (fanout=24)       1.323      91.382         _N118            
 CLMA_70_8/COUT                    td                    0.342      91.724 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_10/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.724         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [11]
                                                         0.055      91.779 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_12/gateop_A2/Cout
                                                         0.000      91.779         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [13]
 CLMA_70_12/COUT                   td                    0.083      91.862 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_14/gateop_A2/Cout
                                   net (fanout=1)        0.000      91.862         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [15]
                                                         0.055      91.917 f       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_16/gateop_A2/Cout
                                                         0.000      91.917         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [17]
 CLMA_70_16/COUT                   td                    0.083      92.000 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_18/gateop_A2/Cout
                                   net (fanout=1)        0.000      92.000         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub4.co [19]
 CLMA_70_20/Y1                     td                    0.305      92.305 r       ISP/judge_single2_inst/feature_inst/N34_sub4.fsub_20/gateop_A2/Y1
                                   net (fanout=5)        0.782      93.087         ISP/judge_single2_inst/feature_inst/_N1583
 CLMA_70_32/Y3                     td                    0.408      93.495 r       ISP/judge_single2_inst/feature_inst/N34_lt3.lt_10/gateop_A2/Y1
                                   net (fanout=48)       0.611      94.106         _N117            
 CLMS_66_17/Y2                     td                    0.308      94.414 r       ISP/judge_single2_inst/feature_inst/N34_sel3[18]/gateop_perm/Z
                                   net (fanout=3)        1.033      95.447         ISP/judge_single2_inst/feature_inst/_N1630
                                                         0.307      95.754 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_8/gateop_A2/Cout
                                                         0.000      95.754         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_lt2.co [18]
 CLMS_86_9/Y3                      td                    0.272      96.026 r       ISP/judge_single2_inst/feature_inst/N34_lt2.lt_10/gateop_A2/Y1
                                   net (fanout=27)       1.367      97.393         _N116            
 CLMA_58_0/Y3                      td                    0.221      97.614 r       ISP/judge_single2_inst/feature_inst/N34_sel2[1]/gateop_perm/Z
                                   net (fanout=3)        0.404      98.018         ISP/judge_single2_inst/feature_inst/_N1662
 CLMA_66_0/COUT                    td                    0.348      98.366 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.366         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [4]
                                                         0.055      98.421 f       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_5/gateop_A2/Cout
                                                         0.000      98.421         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [6]
 CLMA_66_4/COUT                    td                    0.083      98.504 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_7/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.504         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [8]
                                                         0.055      98.559 f       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_9/gateop_A2/Cout
                                                         0.000      98.559         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [10]
 CLMA_66_8/COUT                    td                    0.083      98.642 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.642         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [12]
                                                         0.055      98.697 f       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_13/gateop_A2/Cout
                                                         0.000      98.697         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [14]
 CLMA_66_12/COUT                   td                    0.083      98.780 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      98.780         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [16]
                                                         0.055      98.835 f       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_17/gateop_A2/Cout
                                                         0.000      98.835         ISP/judge_single2_inst/feature_inst/ISP/judge_single2_inst/feature_inst/N34_sub1.co [18]
 CLMA_66_16/Y3                     td                    0.305      99.140 r       ISP/judge_single2_inst/feature_inst/N34_sub1.fsub_19/gateop_A2/Y1
                                   net (fanout=1)        0.649      99.789         ISP/judge_single2_inst/feature_inst/_N1705
 CLMS_54_17/Y1                     td                    0.167      99.956 r       ISP/judge_single2_inst/feature_inst/N34_sel1[19]/gateop_perm/Z
                                   net (fanout=1)        0.476     100.432         ISP/judge_single2_inst/feature_inst/_N1729
 CLMA_58_9/C1                                                              r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/I01

 Data arrival time                                                 100.432         Logic Levels: 114
                                                                                   Logic: 34.420ns(36.428%), Route: 60.067ns(63.572%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        15.384      15.384 r                        
 B5                                                      0.000      15.384 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.477         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      16.258 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.258         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      16.299 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      17.193         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.193 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      18.618         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339      18.957 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319      19.276         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      19.276 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.309      20.585         video_clk        
 CLMA_58_9/CLK                                                             r       ISP/judge_single2_inst/feature_inst/t11[0]/opit_0_inv_A2Q1/CLK
 clock pessimism                                         0.583      21.168                          
 clock uncertainty                                      -0.150      21.018                          

 Setup time                                             -0.150      20.868                          

 Data required time                                                 20.868                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.868                          
 Data arrival time                                                -100.432                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -79.564                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_1[5]/opit_0_inv/CLK
Endpoint    : ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_2[5]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.980
  Launch Clock Delay      :  5.200
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.308       5.200         video_clk        
 CLMA_46_120/CLK                                                           r       ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_1[5]/opit_0_inv/CLK

 CLMA_46_120/Q1                    tco                   0.198       5.398 r       ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_1[5]/opit_0_inv/Q
                                   net (fanout=1)        0.157       5.555         ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_1 [5]
 CLMA_46_124/M0                                                            r       ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_2[5]/opit_0_inv/D

 Data arrival time                                                   5.555         Logic Levels: 0  
                                                                                   Logic: 0.198ns(55.775%), Route: 0.157ns(44.225%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.505       5.980         video_clk        
 CLMA_46_124/CLK                                                           r       ISP/Pretreatment_inst/delay_0_inst/o_rgb_1_2[5]/opit_0_inv/CLK
 clock pessimism                                        -0.583       5.397                          
 clock uncertainty                                       0.000       5.397                          

 Hold time                                              -0.003       5.394                          

 Data required time                                                  5.394                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.394                          
 Data arrival time                                                  -5.555                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.161                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single1_inst/handle_inst/area_colour_11_inst/s[19]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single1_inst/handle_inst/area_colour_11_inst/s1[19]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.218  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.001
  Launch Clock Delay      :  5.200
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.308       5.200         video_clk        
 CLMA_38_244/CLK                                                           r       ISP/judge_single1_inst/handle_inst/area_colour_11_inst/s[19]/opit_0_inv_A2Q21/CLK

 CLMA_38_244/Q3                    tco                   0.197       5.397 f       ISP/judge_single1_inst/handle_inst/area_colour_11_inst/s[19]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.248       5.645         ISP/judge_single1_inst/handle_inst/area_colour_11_inst/s [19]
 CLMA_38_252/CD                                                            f       ISP/judge_single1_inst/handle_inst/area_colour_11_inst/s1[19]/opit_0_inv/D

 Data arrival time                                                   5.645         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.270%), Route: 0.248ns(55.730%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.526       6.001         video_clk        
 CLMA_38_252/CLK                                                           r       ISP/judge_single1_inst/handle_inst/area_colour_11_inst/s1[19]/opit_0_inv/CLK
 clock pessimism                                        -0.583       5.418                          
 clock uncertainty                                       0.000       5.418                          

 Hold time                                               0.027       5.445                          

 Data required time                                                  5.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.445                          
 Data arrival time                                                  -5.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.200                          
====================================================================================================

====================================================================================================

Startpoint  : ISP/judge_single1_inst/handle_inst/area_colour_4_inst/s[5]/opit_0_inv_A2Q21/CLK
Endpoint    : ISP/judge_single1_inst/handle_inst/area_colour_4_inst/s1[5]/opit_0_inv/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.016
  Launch Clock Delay      :  5.211
  Clock Pessimism Removal :  -0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.319       5.211         video_clk        
 CLMA_26_244/CLK                                                           r       ISP/judge_single1_inst/handle_inst/area_colour_4_inst/s[5]/opit_0_inv_A2Q21/CLK

 CLMA_26_244/Q1                    tco                   0.198       5.409 r       ISP/judge_single1_inst/handle_inst/area_colour_4_inst/s[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.241       5.650         ISP/judge_single1_inst/handle_inst/area_colour_4_inst/s [5]
 CLMS_26_249/M1                                                            r       ISP/judge_single1_inst/handle_inst/area_colour_4_inst/s1[5]/opit_0_inv/D

 Data arrival time                                                   5.650         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.103%), Route: 0.241ns(54.897%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389       4.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368       4.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.541       6.016         video_clk        
 CLMS_26_249/CLK                                                           r       ISP/judge_single1_inst/handle_inst/area_colour_4_inst/s1[5]/opit_0_inv/CLK
 clock pessimism                                        -0.583       5.433                          
 clock uncertainty                                       0.000       5.433                          

 Hold time                                              -0.003       5.430                          

 Data required time                                                  5.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.430                          
 Data arrival time                                                  -5.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.220                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[2]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.429  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.148
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514   19035.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[16]             tco                   1.319   19037.312 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[42]
                                   net (fanout=1)        1.436   19038.748         rd_burst_data[42]
 DRM_34_64/DB0[2]                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[2]

 Data arrival time                                               19038.748         Logic Levels: 0  
                                                                                   Logic: 1.319ns(47.877%), Route: 1.436ns(52.123%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.256   19035.156         video_clk        
 DRM_34_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.416   19035.572                          
 clock uncertainty                                      -0.150   19035.422                          

 Setup time                                             -0.054   19035.368                          

 Data required time                                              19035.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.368                          
 Data arrival time                                              -19038.748                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[3]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.429  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.148
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514   19035.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[17]             tco                   1.329   19037.322 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[43]
                                   net (fanout=1)        1.272   19038.594         rd_burst_data[43]
 DRM_34_64/DB0[3]                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[3]

 Data arrival time                                               19038.594         Logic Levels: 0  
                                                                                   Logic: 1.329ns(51.096%), Route: 1.272ns(48.904%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.256   19035.156         video_clk        
 DRM_34_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.416   19035.572                          
 clock uncertainty                                      -0.150   19035.422                          

 Setup time                                             -0.054   19035.368                          

 Data required time                                              19035.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.368                          
 Data arrival time                                              -19038.594                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.226                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[5]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.429  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.148
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514   19035.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_P5[19]             tco                   1.323   19037.316 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/RDATA_1[45]
                                   net (fanout=1)        1.244   19038.560         rd_burst_data[45]
 DRM_34_64/DB0[5]                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DB0[5]

 Data arrival time                                               19038.560         Logic Levels: 0  
                                                                                   Logic: 1.323ns(51.539%), Route: 1.244ns(48.461%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.256   19035.156         video_clk        
 DRM_34_64/CLKB[0]                                                         r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.416   19035.572                          
 clock uncertainty                                      -0.150   19035.422                          

 Setup time                                             -0.054   19035.368                          

 Data required time                                              19035.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.368                          
 Data arrival time                                              -19038.560                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.192                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.361  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.936
  Launch Clock Delay      :  5.159
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.264   19235.159         ntclkbufg_1      
 CLMA_30_77/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/CLK

 CLMA_30_77/Q2                     tco                   0.198   19235.357 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.140   19235.497         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [5]
 CLMA_30_76/M3                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/D

 Data arrival time                                               19235.497         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.461   19235.936         video_clk        
 CLMA_30_76/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[5]/opit_0/CLK
 clock pessimism                                        -0.416   19235.520                          
 clock uncertainty                                       0.150   19235.670                          

 Hold time                                              -0.003   19235.667                          

 Data required time                                              19235.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.667                          
 Data arrival time                                              -19235.497                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.170                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.361  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.936
  Launch Clock Delay      :  5.159
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.264   19235.159         ntclkbufg_1      
 CLMA_30_77/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_30_77/Q0                     tco                   0.198   19235.357 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.140   19235.497         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [6]
 CLMA_30_76/M2                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D

 Data arrival time                                               19235.497         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.461   19235.936         video_clk        
 CLMA_30_76/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/CLK
 clock pessimism                                        -0.416   19235.520                          
 clock uncertainty                                       0.150   19235.670                          

 Hold time                                              -0.003   19235.667                          

 Data required time                                              19235.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.667                          
 Data arrival time                                              -19235.497                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.170                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.366  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.936
  Launch Clock Delay      :  5.154
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.259   19235.154         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK

 CLMS_26_69/Q1                     tco                   0.197   19235.351 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.278   19235.629         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [3]
 CLMA_30_76/AD                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D

 Data arrival time                                               19235.629         Logic Levels: 0  
                                                                                   Logic: 0.197ns(41.474%), Route: 0.278ns(58.526%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.461   19235.936         video_clk        
 CLMA_30_76/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK
 clock pessimism                                        -0.416   19235.520                          
 clock uncertainty                                       0.150   19235.670                          

 Hold time                                               0.028   19235.698                          

 Data required time                                              19235.698                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.698                          
 Data arrival time                                              -19235.629                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.069                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.128  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.212
  Launch Clock Delay      :  5.924
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.445       5.924         ntclkbufg_1      
 CLMA_38_68/CLK                                                            r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_38_68/Q0                     tco                   0.206       6.130 f       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.329       7.459         s00_axi_awvalid  
 HMEMC_16_1/SRB_IOL42_LRS                                                  f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWVALID_1

 Data arrival time                                                   7.459         Logic Levels: 0  
                                                                                   Logic: 0.206ns(13.420%), Route: 1.329ns(86.580%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.317      15.212         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.584      15.796                          
 clock uncertainty                                      -0.150      15.646                          

 Setup time                                             -5.134      10.512                          

 Data required time                                                 10.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.512                          
 Data arrival time                                                  -7.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.053                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.184  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.212
  Launch Clock Delay      :  5.980
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.501       5.980         ntclkbufg_1      
 CLMA_42_121/CLK                                                           r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_42_121/Q0                    tco                   0.209       6.189 r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.060       7.249         s00_axi_arvalid  
 HMEMC_16_1/SRB_IOL34_TX_DATA[4]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARVALID_1

 Data arrival time                                                   7.249         Logic Levels: 0  
                                                                                   Logic: 0.209ns(16.470%), Route: 1.060ns(83.530%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.317      15.212         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.584      15.796                          
 clock uncertainty                                      -0.150      15.646                          

 Setup time                                             -5.135      10.511                          

 Data required time                                                 10.511                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.511                          
 Data arrival time                                                  -7.249                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.262                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.203
  Launch Clock Delay      :  5.993
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       5.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.890       6.883 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=5)        1.000       7.883         s00_axi_wready   
 CLMA_30_77/Y1                     td                    0.221       8.104 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=2)        0.484       8.588         u_aq_axi_master/N5
                                                         0.221       8.809 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[0]/opit_0_inv_A2Q20/Cout
                                                         0.000       8.809         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N9155
 CLMA_30_97/Y3                     td                    0.305       9.114 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.677       9.791         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N69 [3]
 CLMS_46_117/Y0                    td                    0.139       9.930 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N70[3]/gateop_perm/Z
                                   net (fanout=2)        0.870      10.800         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [3]
                                                         0.355      11.155 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.fsub_4/gateop_A2/Cout
                                                         0.000      11.155         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [5]
 CLMS_38_117/COUT                  td                    0.083      11.238 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      11.238         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [7]
 CLMS_38_121/CIN                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  11.238         Logic Levels: 4  
                                                                                   Logic: 2.214ns(42.212%), Route: 3.031ns(57.788%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.308      15.203         ntclkbufg_1      
 CLMS_38_121/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.584      15.787                          
 clock uncertainty                                      -0.150      15.637                          

 Setup time                                             -0.110      15.527                          

 Data required time                                                 15.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.527                          
 Data arrival time                                                 -11.238                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.289                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[22]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[22]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.993
  Launch Clock Delay      :  5.201
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.306       5.201         ntclkbufg_1      
 CLMA_30_112/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[22]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_112/Q3                    tco                   0.198       5.399 r       u_aq_axi_master/reg_rd_adrs[22]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.258       5.657         s00_axi_araddr[22]
 HMEMC_16_1/SRB_IOL36_LRS                                                  r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[22]

 Data arrival time                                                   5.657         Logic Levels: 0  
                                                                                   Logic: 0.198ns(43.421%), Route: 0.258ns(56.579%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       5.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.584       5.409                          
 clock uncertainty                                       0.000       5.409                          

 Hold time                                               0.117       5.526                          

 Data required time                                                  5.526                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.526                          
 Data arrival time                                                  -5.657                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.131                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[16]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[16]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.993
  Launch Clock Delay      :  5.201
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.306       5.201         ntclkbufg_1      
 CLMA_30_112/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[16]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_112/Q1                    tco                   0.197       5.398 f       u_aq_axi_master/reg_rd_adrs[16]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.247       5.645         s00_axi_araddr[16]
 HMEMC_16_1/SRB_IOL36_TS_CTRL[0]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[16]

 Data arrival time                                                   5.645         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.369%), Route: 0.247ns(55.631%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       5.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.584       5.409                          
 clock uncertainty                                       0.000       5.409                          

 Hold time                                               0.103       5.512                          

 Data required time                                                  5.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.512                          
 Data arrival time                                                  -5.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.133                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[19]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.208  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.993
  Launch Clock Delay      :  5.201
  Clock Pessimism Removal :  -0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.306       5.201         ntclkbufg_1      
 CLMA_30_112/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_112/Q0                    tco                   0.197       5.398 f       u_aq_axi_master/reg_rd_adrs[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.345       5.743         s00_axi_araddr[19]
 HMEMC_16_1/SRB_IOL36_TS_CTRL[2]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[19]

 Data arrival time                                                   5.743         Logic Levels: 0  
                                                                                   Logic: 0.197ns(36.347%), Route: 0.345ns(63.653%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.514       5.993         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.584       5.409                          
 clock uncertainty                                       0.000       5.409                          

 Hold time                                               0.113       5.522                          

 Data required time                                                  5.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.522                          
 Data arrival time                                                  -5.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.221                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.980  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.199
  Launch Clock Delay      :  3.219
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.490       3.219         cmos_pclk_g      
 CLMA_50_105/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q/CLK

 CLMA_50_105/Q2                    tco                   0.209       3.428 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q/Q
                                   net (fanout=1)        0.635       4.063         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [3]
 CLMS_38_117/M2                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/D

 Data arrival time                                                   4.063         Logic Levels: 0  
                                                                                   Logic: 0.209ns(24.763%), Route: 0.635ns(75.237%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.304      15.199         ntclkbufg_1      
 CLMS_38_117/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      15.199                          
 clock uncertainty                                      -0.150      15.049                          

 Setup time                                             -0.027      15.022                          

 Data required time                                                 15.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.022                          
 Data arrival time                                                  -4.063                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.959                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.958  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.171
  Launch Clock Delay      :  3.213
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.484       3.213         cmos_pclk_g      
 CLMA_54_96/CLK                                                            r       cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/CLK

 CLMA_54_96/Q3                     tco                   0.206       3.419 f       cmos_write_req_gen_m0/read_addr_index[1]/opit_0_inv/Q
                                   net (fanout=1)        0.522       3.941         read_addr_index[1]
 CLMA_38_92/M2                                                             f       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/D

 Data arrival time                                                   3.941         Logic Levels: 0  
                                                                                   Logic: 0.206ns(28.297%), Route: 0.522ns(71.703%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.276      15.171         ntclkbufg_1      
 CLMA_38_92/CLK                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_addr_index_d0[1]/opit_0_inv/CLK
 clock pessimism                                         0.000      15.171                          
 clock uncertainty                                      -0.150      15.021                          

 Setup time                                             -0.035      14.986                          

 Data required time                                                 14.986                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.986                          
 Data arrival time                                                  -3.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.045                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.986  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.200
  Launch Clock Delay      :  3.214
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.485       3.214         cmos_pclk_g      
 CLMA_50_100/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK

 CLMA_50_100/Q0                    tco                   0.206       3.420 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.538       3.958         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [2]
 CLMA_42_120/M2                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/D

 Data arrival time                                                   3.958         Logic Levels: 0  
                                                                                   Logic: 0.206ns(27.688%), Route: 0.538ns(72.312%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.305      15.200         ntclkbufg_1      
 CLMA_42_120/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.000      15.200                          
 clock uncertainty                                      -0.150      15.050                          

 Setup time                                             -0.035      15.015                          

 Data required time                                                 15.015                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.015                          
 Data arrival time                                                  -3.958                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.057                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.168  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.977
  Launch Clock Delay      :  2.809
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.298       2.809         cmos_pclk_g      
 CLMA_50_109/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/CLK

 CLMA_50_109/Q1                    tco                   0.197       3.006 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.235       3.241         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [8]
 CLMA_54_108/AD                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/D

 Data arrival time                                                   3.241         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.602%), Route: 0.235ns(54.398%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.498       5.977         ntclkbufg_1      
 CLMA_54_108/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[8]/opit_0/CLK
 clock pessimism                                         0.000       5.977                          
 clock uncertainty                                       0.150       6.127                          

 Hold time                                               0.028       6.155                          

 Data required time                                                  6.155                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.155                          
 Data arrival time                                                  -3.241                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.914                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.173  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.977
  Launch Clock Delay      :  2.804
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.293       2.804         cmos_pclk_g      
 CLMA_50_105/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_50_105/Q3                    tco                   0.197       3.001 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.248       3.249         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr [6]
 CLMA_54_108/CD                                                            f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/D

 Data arrival time                                                   3.249         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.270%), Route: 0.248ns(55.730%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.498       5.977         ntclkbufg_1      
 CLMA_54_108/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr1[6]/opit_0/CLK
 clock pessimism                                         0.000       5.977                          
 clock uncertainty                                       0.150       6.127                          

 Hold time                                               0.027       6.154                          

 Data required time                                                  6.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.154                          
 Data arrival time                                                  -3.249                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.905                          
====================================================================================================

====================================================================================================

Startpoint  : cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    3.169  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.967
  Launch Clock Delay      :  2.798
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781       0.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041       0.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.287       2.798         cmos_pclk_g      
 CLMS_54_97/CLK                                                            r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/CLK

 CLMS_54_97/Q1                     tco                   0.198       2.996 r       cmos_write_req_gen_m0/write_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.240       3.236         write_req        
 CLMA_58_96/M1                                                             r       frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/D

 Data arrival time                                                   3.236         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.205%), Route: 0.240ns(54.795%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.488       5.967         ntclkbufg_1      
 CLMA_58_96/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/write_req_d0/opit_0_inv/CLK
 clock pessimism                                         0.000       5.967                          
 clock uncertainty                                       0.150       6.117                          

 Hold time                                              -0.003       6.114                          

 Data required time                                                  6.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.114                          
 Data arrival time                                                  -3.236                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.878                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.196
  Launch Clock Delay      :  5.957
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    0.898     200.983 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.983         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047     201.030 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029     202.059         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.059 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651     203.710         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389     204.099 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368     204.467         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     204.467 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.482     205.949         video_clk        
 CLMA_38_100/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_38_100/Q1                    tco                   0.206     206.155 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.923     207.078         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
 CLMA_30_137/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/D

 Data arrival time                                                 207.078         Logic Levels: 0  
                                                                                   Logic: 0.206ns(18.246%), Route: 0.923ns(81.754%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781     200.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041     200.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894     201.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     201.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425     203.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342     203.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319     203.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     203.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.301     205.196         ntclkbufg_1      
 CLMA_30_137/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/CLK
 clock pessimism                                         0.416     205.612                          
 clock uncertainty                                      -0.150     205.462                          

 Setup time                                             -0.035     205.427                          

 Data required time                                                205.427                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.427                          
 Data arrival time                                                -207.078                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.651                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.338  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.203
  Launch Clock Delay      :  5.957
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    0.898     200.983 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.983         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047     201.030 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029     202.059         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.059 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651     203.710         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389     204.099 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368     204.467         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     204.467 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.482     205.949         video_clk        
 CLMA_38_100/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_38_100/Q0                    tco                   0.206     206.155 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.808     206.963         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
 CLMA_38_124/M3                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/D

 Data arrival time                                                 206.963         Logic Levels: 0  
                                                                                   Logic: 0.206ns(20.316%), Route: 0.808ns(79.684%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781     200.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041     200.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894     201.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     201.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425     203.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342     203.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319     203.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     203.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.308     205.203         ntclkbufg_1      
 CLMA_38_124/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[4]/opit_0/CLK
 clock pessimism                                         0.416     205.619                          
 clock uncertainty                                      -0.150     205.469                          

 Setup time                                             -0.035     205.434                          

 Data required time                                                205.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.434                          
 Data arrival time                                                -206.963                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.529                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.337  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.199
  Launch Clock Delay      :  5.952
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                       199.992     199.992 r                        
 B5                                                      0.000     199.992 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.085         sys_clk          
 IOBD_0_298/DIN                    td                    0.898     200.983 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.983         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047     201.030 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029     202.059         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     202.059 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651     203.710         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389     204.099 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368     204.467         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     204.467 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.477     205.944         video_clk        
 CLMA_38_96/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_38_96/Q1                     tco                   0.206     206.150 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.767     206.917         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
 CLMA_38_116/M2                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/D

 Data arrival time                                                 206.917         Logic Levels: 0  
                                                                                   Logic: 0.206ns(21.172%), Route: 0.767ns(78.828%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       200.000     200.000 r                        
 B5                                                      0.000     200.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     200.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781     200.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     200.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041     200.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894     201.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000     201.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425     203.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342     203.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319     203.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000     203.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.304     205.199         ntclkbufg_1      
 CLMA_38_116/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.416     205.615                          
 clock uncertainty                                      -0.150     205.465                          

 Setup time                                             -0.035     205.430                          

 Data required time                                                205.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                205.430                          
 Data arrival time                                                -206.917                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.487                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.979
  Launch Clock Delay      :  5.177
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.285       5.177         video_clk        
 CLMA_38_100/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q/CLK

 CLMA_38_100/Q2                    tco                   0.198       5.375 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[6]/opit_0_L5Q/Q
                                   net (fanout=1)        0.346       5.721         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
 CLMA_38_116/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/D

 Data arrival time                                                   5.721         Logic Levels: 0  
                                                                                   Logic: 0.198ns(36.397%), Route: 0.346ns(63.603%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.500       5.979         ntclkbufg_1      
 CLMA_38_116/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.416       5.563                          
 clock uncertainty                                       0.150       5.713                          

 Hold time                                              -0.003       5.710                          

 Data required time                                                  5.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.710                          
 Data arrival time                                                  -5.721                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.011                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.371  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.980
  Launch Clock Delay      :  5.193
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.301       5.193         video_clk        
 CLMA_30_109/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_30_109/Q3                    tco                   0.198       5.391 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[10]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.345       5.736         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [10]
 CLMS_26_109/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/D

 Data arrival time                                                   5.736         Logic Levels: 0  
                                                                                   Logic: 0.198ns(36.464%), Route: 0.345ns(63.536%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.501       5.980         ntclkbufg_1      
 CLMS_26_109/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[10]/opit_0/CLK
 clock pessimism                                        -0.416       5.564                          
 clock uncertainty                                       0.150       5.714                          

 Hold time                                              -0.003       5.711                          

 Data required time                                                  5.711                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.711                          
 Data arrival time                                                  -5.736                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.025                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.381  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.990
  Launch Clock Delay      :  5.193
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339       3.573 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319       3.892         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.892 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.301       5.193         video_clk        
 CLMA_30_109/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/CLK

 CLMA_30_109/Q0                    tco                   0.198       5.391 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.448       5.839         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [8]
 CLMS_26_129/M2                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/D

 Data arrival time                                                   5.839         Logic Levels: 0  
                                                                                   Logic: 0.198ns(30.650%), Route: 0.448ns(69.350%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.511       5.990         ntclkbufg_1      
 CLMS_26_129/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[8]/opit_0/CLK
 clock pessimism                                        -0.416       5.574                          
 clock uncertainty                                       0.150       5.724                          

 Hold time                                              -0.003       5.721                          

 Data required time                                                  5.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.721                          
 Data arrival time                                                  -5.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.118                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[8]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.936
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.460       5.936         ntclkbufg_0      
 CLMA_26_48/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_26_48/Q0                     tco                   0.209       6.145 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.652       6.797         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4]
 CLMA_38_56/Y2                     td                    0.308       7.105 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.524       7.629         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N23487
 CLMA_30_48/Y3                     td                    0.135       7.764 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.638       8.402         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_30_89/Y1                     td                    0.143       8.545 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[3]_3/gateop_perm/Z
                                   net (fanout=40)       1.381       9.926         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N19863
 CLMA_42_0/Y1                      td                    0.221      10.147 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[8]/gateop_perm/Z
                                   net (fanout=1)        0.773      10.920         u_ipsl_hmic_h_top/ddrc_paddr [8]
 HMEMC_16_1/SRB_IOL4_TX_DATA[0]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[8]

 Data arrival time                                                  10.920         Logic Levels: 4  
                                                                                   Logic: 1.016ns(20.385%), Route: 3.968ns(79.615%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.201         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -1.263      24.529                          

 Data required time                                                 24.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.529                          
 Data arrival time                                                 -10.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.609                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[7]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.936
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.460       5.936         ntclkbufg_0      
 CLMA_26_48/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_26_48/Q0                     tco                   0.209       6.145 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.652       6.797         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4]
 CLMA_38_56/Y2                     td                    0.308       7.105 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.524       7.629         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N23487
 CLMA_30_48/Y3                     td                    0.135       7.764 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.638       8.402         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_30_89/Y1                     td                    0.143       8.545 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[3]_3/gateop_perm/Z
                                   net (fanout=40)       1.355       9.900         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N19863
 CLMA_42_0/Y0                      td                    0.171      10.071 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[7]/gateop_perm/Z
                                   net (fanout=1)        0.663      10.734         u_ipsl_hmic_h_top/ddrc_paddr [7]
 HMEMC_16_1/SRB_IOL4_TX_DATA[1]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[7]

 Data arrival time                                                  10.734         Logic Levels: 4  
                                                                                   Logic: 0.966ns(20.133%), Route: 3.832ns(79.867%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.201         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -1.393      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                 -10.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.665                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[3]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.936
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.460       5.936         ntclkbufg_0      
 CLMA_26_48/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_26_48/Q0                     tco                   0.209       6.145 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=167)      0.652       6.797         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [4]
 CLMA_38_56/Y2                     td                    0.308       7.105 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.524       7.629         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N23487
 CLMA_30_48/Y3                     td                    0.135       7.764 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.638       8.402         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_30_89/Y1                     td                    0.143       8.545 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[3]_3/gateop_perm/Z
                                   net (fanout=40)       1.390       9.935         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N19863
 CLMA_46_0/Y2                      td                    0.227      10.162 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_7[3]/gateop_perm/Z
                                   net (fanout=1)        0.786      10.948         u_ipsl_hmic_h_top/ddrc_paddr [3]
 HMEMC_16_1/SRB_IOL4_TX_DATA[4]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[3]

 Data arrival time                                                  10.948         Logic Levels: 4  
                                                                                   Logic: 1.022ns(20.391%), Route: 3.990ns(79.609%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.201         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Setup time                                             -1.176      24.616                          

 Data required time                                                 24.616                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.616                          
 Data arrival time                                                 -10.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.668                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.926
  Launch Clock Delay      :  5.146
  Clock Pessimism Removal :  -0.779

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.253       5.146         ntclkbufg_0      
 CLMA_38_48/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[0]/opit_0_inv/CLK

 CLMA_38_48/Q0                     tco                   0.198       5.344 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.140       5.484         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d [0]
 CLMA_38_48/M2                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[1]/opit_0_inv/D

 Data arrival time                                                   5.484         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.450       5.926         ntclkbufg_0      
 CLMA_38_48/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/dll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.779       5.147                          
 clock uncertainty                                       0.000       5.147                          

 Hold time                                              -0.003       5.144                          

 Data required time                                                  5.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.144                          
 Data arrival time                                                  -5.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[4]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[4]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.958
  Launch Clock Delay      :  5.178
  Clock Pessimism Removal :  -0.779

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.285       5.178         ntclkbufg_0      
 CLMA_46_20/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[4]/opit_0_inv/CLK

 CLMA_46_20/Q0                     tco                   0.198       5.376 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1[4]/opit_0_inv/Q
                                   net (fanout=1)        0.142       5.518         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d1 [4]
 CLMA_46_20/M2                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[4]/opit_0_inv/D

 Data arrival time                                                   5.518         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.482       5.958         ntclkbufg_0      
 CLMA_46_20/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[4]/opit_0_inv/CLK
 clock pessimism                                        -0.779       5.179                          
 clock uncertainty                                       0.000       5.179                          

 Hold time                                              -0.003       5.176                          

 Data required time                                                  5.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.176                          
 Data arrival time                                                  -5.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.916
  Launch Clock Delay      :  5.137
  Clock Pessimism Removal :  -0.779

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.244       5.137         ntclkbufg_0      
 CLMA_38_64/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2/opit_0_inv/CLK

 CLMA_38_64/Q0                     tco                   0.198       5.335 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2/opit_0_inv/Q
                                   net (fanout=5)        0.142       5.477         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d2
 CLMA_38_64/M2                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3/opit_0_inv/D

 Data arrival time                                                   5.477         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.440       5.916         ntclkbufg_0      
 CLMA_38_64/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d3/opit_0_inv/CLK
 clock pessimism                                        -0.779       5.137                          
 clock uncertainty                                       0.000       5.137                          

 Hold time                                              -0.003       5.134                          

 Data required time                                                  5.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.134                          
 Data arrival time                                                  -5.477                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.855  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.155
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.888      21.963         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_68/Y0                     td                    0.308      22.271 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.725      22.996         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_38_40/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.996         Logic Levels: 1  
                                                                                   Logic: 1.599ns(49.782%), Route: 1.613ns(50.218%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.262      25.155         ntclkbufg_0      
 CLMA_38_40/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.639                          
 clock uncertainty                                      -0.150      25.489                          

 Setup time                                             -0.223      25.266                          

 Data required time                                                 25.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.266                          
 Data arrival time                                                 -22.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.855  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.155
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.888      21.963         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_68/Y0                     td                    0.308      22.271 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.725      22.996         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_38_40/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.996         Logic Levels: 1  
                                                                                   Logic: 1.599ns(49.782%), Route: 1.613ns(50.218%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.262      25.155         ntclkbufg_0      
 CLMA_38_40/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.639                          
 clock uncertainty                                      -0.150      25.489                          

 Setup time                                             -0.223      25.266                          

 Data required time                                                 25.266                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.266                          
 Data arrival time                                                 -22.996                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.841  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.141
  Launch Clock Delay      :  4.784
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      15.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      16.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      17.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      17.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      18.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.075 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.888      21.963         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_42_68/Y0                     td                    0.308      22.271 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.575      22.846         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N77
 CLMA_38_52/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.846         Logic Levels: 1  
                                                                                   Logic: 1.599ns(52.221%), Route: 1.463ns(47.779%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.248      25.141         ntclkbufg_0      
 CLMA_38_52/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.484      25.625                          
 clock uncertainty                                      -0.150      25.475                          

 Setup time                                             -0.223      25.252                          

 Data required time                                                 25.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.252                          
 Data arrival time                                                 -22.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.406                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.282  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.927
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.987      25.148 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.511      25.659         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_26_64/C0                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  25.659         Logic Levels: 0  
                                                                                   Logic: 0.987ns(65.888%), Route: 0.511ns(34.112%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.451      25.927         ntclkbufg_0      
 CLMA_26_64/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.484      25.443                          
 clock uncertainty                                       0.150      25.593                          

 Hold time                                              -0.072      25.521                          

 Data required time                                                 25.521                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.521                          
 Data arrival time                                                 -25.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.282  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.927
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.987      25.148 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.635      25.783         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMS_26_57/B4                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  25.783         Logic Levels: 0  
                                                                                   Logic: 0.987ns(60.851%), Route: 0.635ns(39.149%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.451      25.927         ntclkbufg_0      
 CLMS_26_57/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.484      25.443                          
 clock uncertainty                                       0.150      25.593                          

 Hold time                                              -0.047      25.546                          

 Data required time                                                 25.546                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.546                          
 Data arrival time                                                 -25.783                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.237                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.288  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.933
  Launch Clock Delay      :  4.161
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350      23.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      23.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.046      25.207 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        0.767      25.974         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_30_72/M0                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  25.974         Logic Levels: 0  
                                                                                   Logic: 1.046ns(57.694%), Route: 0.767ns(42.306%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898      20.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047      21.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029      22.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      22.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651      23.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390      24.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      24.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.457      25.933         ntclkbufg_0      
 CLMA_30_72/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.484      25.449                          
 clock uncertainty                                       0.150      25.599                          

 Hold time                                              -0.003      25.596                          

 Data required time                                                 25.596                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.596                          
 Data arrival time                                                 -25.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.378                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.221
  Launch Clock Delay      :  4.843
  Clock Pessimism Removal :  0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       4.843         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.436       5.279 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.279         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.279         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       3.374 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       3.415 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       4.309         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       4.309 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       5.734         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.084 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.448         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       6.661 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       6.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.623       7.344                          
 clock uncertainty                                      -0.150       7.194                          

 Setup time                                             -0.065       7.129                          

 Data required time                                                  7.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.129                          
 Data arrival time                                                  -5.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.864
  Launch Clock Delay      :  4.211
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       3.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       3.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.211         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.361       4.572 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.572         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.572         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       4.864         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.623       4.241                          
 clock uncertainty                                       0.000       4.241                          

 Hold time                                              -0.043       4.198                          

 Data required time                                                  4.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.198                          
 Data arrival time                                                  -4.572                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.288  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.933
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.457       5.933         ntclkbufg_0      
 CLMA_30_49/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMA_30_49/Q0                     tco                   0.209       6.142 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.624       6.766         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMA_26_68/Y2                     td                    0.227       6.993 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/gateop_perm/Z
                                   net (fanout=1)        0.481       7.474         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   7.474         Logic Levels: 1  
                                                                                   Logic: 0.436ns(28.293%), Route: 1.105ns(71.707%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.051       9.444                          

 Data required time                                                  9.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.444                          
 Data arrival time                                                  -7.474                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.970                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.923
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.447       5.923         ntclkbufg_0      
 CLMA_30_64/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_64/Q0                     tco                   0.209       6.132 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.592       6.724         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   6.724         Logic Levels: 0  
                                                                                   Logic: 0.209ns(26.092%), Route: 0.592ns(73.908%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.541       8.954                          

 Data required time                                                  8.954                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.954                          
 Data arrival time                                                  -6.724                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.230                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.288  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.161
  Launch Clock Delay      :  5.933
  Clock Pessimism Removal :  0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.457       5.933         ntclkbufg_0      
 CLMA_30_73/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMA_30_73/Q0                     tco                   0.209       6.142 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.351       6.493         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   6.493         Logic Levels: 0  
                                                                                   Logic: 0.209ns(37.321%), Route: 0.351ns(62.679%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       5.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       5.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       6.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       6.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       8.234         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.350       8.584 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       8.948         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.161         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.161 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.161         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.484       9.645                          
 clock uncertainty                                      -0.150       9.495                          

 Setup time                                             -0.588       8.907                          

 Data required time                                                  8.907                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.907                          
 Data arrival time                                                  -6.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.414                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.147
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.254       5.147         ntclkbufg_0      
 CLMA_26_64/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK

 CLMA_26_64/Q2                     tco                   0.197       5.344 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.361       5.705         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   5.705         Logic Levels: 0  
                                                                                   Logic: 0.197ns(35.305%), Route: 0.361ns(64.695%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.529       4.979                          

 Data required time                                                  4.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.979                          
 Data arrival time                                                  -5.705                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.726                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.853  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.153
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.260       5.153         ntclkbufg_0      
 CLMA_30_73/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMA_30_73/Q0                     tco                   0.197       5.350 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.277       5.627         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   5.627         Logic Levels: 0  
                                                                                   Logic: 0.197ns(41.561%), Route: 0.277ns(58.439%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.416       4.866                          

 Data required time                                                  4.866                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.866                          
 Data arrival time                                                  -5.627                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.761                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  5.147
  Clock Pessimism Removal :  -0.484

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.254       5.147         ntclkbufg_0      
 CLMA_26_56/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_26_56/Q0                     tco                   0.197       5.344 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_h[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.462       5.806         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
 HMEMC_16_1/SRB_IOL23_IODLY_CTRL[0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_H[0]

 Data arrival time                                                   5.806         Logic Levels: 0  
                                                                                   Logic: 0.197ns(29.894%), Route: 0.462ns(70.106%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.121 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.540         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.784         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.784 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.784         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.484       4.300                          
 clock uncertainty                                       0.150       4.450                          

 Hold time                                               0.529       4.979                          

 Data required time                                                  4.979                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.979                          
 Data arrival time                                                  -5.806                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.827                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/ack_in/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.568  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.115
  Launch Clock Delay      :  5.941
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.465       5.941         ntclkbufg_0      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_76/Q0                     tco                   0.206       6.147 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=84)       4.724      10.871         nt_ddr_init_done 
 CLMA_126_344/RS                                                           f       i2c_config_m0/i2c_master_top_m0/ack_in/opit_0_inv/RS

 Data arrival time                                                  10.871         Logic Levels: 0  
                                                                                   Logic: 0.206ns(4.178%), Route: 4.724ns(95.822%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.306      23.115         sys_clk_g        
 CLMA_126_344/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/ack_in/opit_0_inv/CLK
 clock pessimism                                         0.258      23.373                          
 clock uncertainty                                      -0.050      23.323                          

 Recovery time                                          -0.212      23.111                          

 Data required time                                                 23.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.111                          
 Data arrival time                                                 -10.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.240                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/shift/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.568  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.115
  Launch Clock Delay      :  5.941
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.465       5.941         ntclkbufg_0      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_76/Q0                     tco                   0.206       6.147 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=84)       4.724      10.871         nt_ddr_init_done 
 CLMA_126_344/RS                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/shift/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.871         Logic Levels: 0  
                                                                                   Logic: 0.206ns(4.178%), Route: 4.724ns(95.822%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.306      23.115         sys_clk_g        
 CLMA_126_344/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/shift/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.258      23.373                          
 clock uncertainty                                      -0.050      23.323                          

 Recovery time                                          -0.212      23.111                          

 Data required time                                                 23.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.111                          
 Data arrival time                                                 -10.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.240                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -2.568  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.115
  Launch Clock Delay      :  5.941
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.465       5.941         ntclkbufg_0      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_76/Q0                     tco                   0.206       6.147 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=84)       4.724      10.871         nt_ddr_init_done 
 CLMA_126_344/RS                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.871         Logic Levels: 0  
                                                                                   Logic: 0.206ns(4.178%), Route: 4.724ns(95.822%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.306      23.115         sys_clk_g        
 CLMA_126_344/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_txd/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.258      23.373                          
 clock uncertainty                                      -0.050      23.323                          

 Recovery time                                          -0.212      23.111                          

 Data required time                                                 23.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.111                          
 Data arrival time                                                 -10.871                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.240                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5/opit_0_inv_L5Q/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.877  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.542
  Launch Clock Delay      :  5.161
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.268       5.161         ntclkbufg_0      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_76/Q0                     tco                   0.198       5.359 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=84)       2.810       8.169         nt_ddr_init_done 
 CLMS_114_297/RS                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5/opit_0_inv_L5Q/RS

 Data arrival time                                                   8.169         Logic Levels: 0  
                                                                                   Logic: 0.198ns(6.582%), Route: 2.810ns(93.418%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.475       3.542         sys_clk_g        
 CLMS_114_297/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5/opit_0_inv_L5Q/CLK
 clock pessimism                                        -0.258       3.284                          
 clock uncertainty                                       0.050       3.334                          

 Removal time                                           -0.195       3.139                          

 Data required time                                                  3.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.139                          
 Data arrival time                                                  -8.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.030                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_4/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.877  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.542
  Launch Clock Delay      :  5.161
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.268       5.161         ntclkbufg_0      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_76/Q0                     tco                   0.198       5.359 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=84)       2.810       8.169         nt_ddr_init_done 
 CLMS_114_297/RS                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_4/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.169         Logic Levels: 0  
                                                                                   Logic: 0.198ns(6.582%), Route: 2.810ns(93.418%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.475       3.542         sys_clk_g        
 CLMS_114_297/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_4/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.284                          
 clock uncertainty                                       0.050       3.334                          

 Removal time                                           -0.195       3.139                          

 Data required time                                                  3.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.139                          
 Data arrival time                                                  -8.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.030                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.877  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.542
  Launch Clock Delay      :  5.161
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.268       5.161         ntclkbufg_0      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_76/Q0                     tco                   0.198       5.359 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=84)       2.810       8.169         nt_ddr_init_done 
 CLMS_114_297/RS                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.169         Logic Levels: 0  
                                                                                   Logic: 0.198ns(6.582%), Route: 2.810ns(93.418%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.475       3.542         sys_clk_g        
 CLMS_114_297/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.284                          
 clock uncertainty                                       0.050       3.334                          

 Removal time                                           -0.195       3.139                          

 Data required time                                                  3.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.139                          
 Data arrival time                                                  -8.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.030                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.801
  Launch Clock Delay      :  5.967
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.488       5.967         ntclkbufg_1      
 CLMA_58_96/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_96/Q0                     tco                   0.209       6.176 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.584       6.760         frame_read_write_m0/write_fifo_aclr
 CLMS_38_105/RS                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/RS

 Data arrival time                                                   6.760         Logic Levels: 0  
                                                                                   Logic: 0.209ns(26.356%), Route: 0.584ns(73.644%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.290      12.801         cmos_pclk_g      
 CLMS_38_105/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[1]/opit_0/CLK
 clock pessimism                                         0.000      12.801                          
 clock uncertainty                                      -0.050      12.751                          

 Recovery time                                          -0.223      12.528                          

 Data required time                                                 12.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.528                          
 Data arrival time                                                  -6.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.768                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.801
  Launch Clock Delay      :  5.967
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.488       5.967         ntclkbufg_1      
 CLMA_58_96/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_96/Q0                     tco                   0.209       6.176 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.584       6.760         frame_read_write_m0/write_fifo_aclr
 CLMS_38_105/RS                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/RS

 Data arrival time                                                   6.760         Logic Levels: 0  
                                                                                   Logic: 0.209ns(26.356%), Route: 0.584ns(73.644%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.290      12.801         cmos_pclk_g      
 CLMS_38_105/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr1[3]/opit_0/CLK
 clock pessimism                                         0.000      12.801                          
 clock uncertainty                                      -0.050      12.751                          

 Recovery time                                          -0.223      12.528                          

 Data required time                                                 12.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.528                          
 Data arrival time                                                  -6.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.768                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RS
Path Group  : coms_pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -3.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.801
  Launch Clock Delay      :  5.967
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.488       5.967         ntclkbufg_1      
 CLMA_58_96/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_96/Q0                     tco                   0.209       6.176 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.584       6.760         frame_read_write_m0/write_fifo_aclr
 CLMS_38_105/RS                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/RS

 Data arrival time                                                   6.760         Logic Levels: 0  
                                                                                   Logic: 0.209ns(26.356%), Route: 0.584ns(73.644%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                          10.000      10.000 r                        
 J17                                                     0.000      10.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063      10.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.781      10.844 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.844         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.041      10.885 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626      11.511         _N14             
 USCM_74_107/CLK_USCM              td                    0.000      11.511 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.290      12.801         cmos_pclk_g      
 CLMS_38_105/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[1]/opit_0/CLK
 clock pessimism                                         0.000      12.801                          
 clock uncertainty                                      -0.050      12.751                          

 Recovery time                                          -0.223      12.528                          

 Data required time                                                 12.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.528                          
 Data arrival time                                                  -6.760                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.768                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.963  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.223
  Launch Clock Delay      :  5.186
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.291       5.186         ntclkbufg_1      
 CLMA_58_96/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_96/Q0                     tco                   0.198       5.384 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.369       5.753         frame_read_write_m0/write_fifo_aclr
 CLMA_50_105/RSCO                  td                    0.092       5.845 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.845         _N265            
 CLMA_50_109/RSCI                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.845         Logic Levels: 1  
                                                                                   Logic: 0.290ns(44.006%), Route: 0.369ns(55.994%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.494       3.223         cmos_pclk_g      
 CLMA_50_109/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.223                          
 clock uncertainty                                       0.050       3.273                          

 Removal time                                            0.000       3.273                          

 Data required time                                                  3.273                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.273                          
 Data arrival time                                                  -5.845                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.572                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.963  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.223
  Launch Clock Delay      :  5.186
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.291       5.186         ntclkbufg_1      
 CLMA_58_96/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_96/Q0                     tco                   0.198       5.384 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.369       5.753         frame_read_write_m0/write_fifo_aclr
 CLMA_50_105/RSCO                  td                    0.092       5.845 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       5.845         _N265            
 CLMA_50_109/RSCI                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.845         Logic Levels: 1  
                                                                                   Logic: 0.290ns(44.006%), Route: 0.369ns(55.994%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.494       3.223         cmos_pclk_g      
 CLMA_50_109/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wptr[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.000       3.223                          
 clock uncertainty                                       0.050       3.273                          

 Removal time                                            0.000       3.273                          

 Data required time                                                  3.273                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.273                          
 Data arrival time                                                  -5.845                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.572                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RS
Path Group  : coms_pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -1.975  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.211
  Launch Clock Delay      :  5.186
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.291       5.186         ntclkbufg_1      
 CLMA_58_96/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_96/Q0                     tco                   0.198       5.384 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.360       5.744         frame_read_write_m0/write_fifo_aclr
 CLMA_46_96/RSCO                   td                    0.092       5.836 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.836         _N280            
 CLMA_46_100/RSCI                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   5.836         Logic Levels: 1  
                                                                                   Logic: 0.290ns(44.615%), Route: 0.360ns(55.385%)
----------------------------------------------------------------------------------------------------

 Clock coms_pclk (rising edge)                           0.000       0.000 r                        
 J17                                                     0.000       0.000 r       cmos_pclk (port) 
                                   net (fanout=1)        0.063       0.063         cmos_pclk        
 IOBS_152_173/DIN                  td                    0.898       0.961 r       cmos_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         cmos_pclk_ibuf/ntD
 IOL_151_173/INCK                  td                    0.047       1.008 r       cmos_pclk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N14             
 USCM_74_107/CLK_USCM              td                    0.000       1.729 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=69)       1.482       3.211         cmos_pclk_g      
 CLMA_46_100/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000       3.211                          
 clock uncertainty                                       0.050       3.261                          

 Removal time                                            0.000       3.261                          

 Data required time                                                  3.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.261                          
 Data arrival time                                                  -5.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.575                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.400  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.154
  Launch Clock Delay      :  5.970
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.491   19035.970         ntclkbufg_1      
 CLMA_38_136/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q0                    tco                   0.209   19036.179 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       0.980   19037.159         frame_read_write_m0/read_fifo_aclr
 CLMS_38_81/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/RS

 Data arrival time                                               19037.159         Logic Levels: 0  
                                                                                   Logic: 0.209ns(17.578%), Route: 0.980ns(82.422%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.262   19035.162         video_clk        
 CLMS_38_81/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[4]/opit_0/CLK
 clock pessimism                                         0.416   19035.578                          
 clock uncertainty                                      -0.150   19035.428                          

 Recovery time                                          -0.223   19035.205                          

 Data required time                                              19035.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.205                          
 Data arrival time                                              -19037.159                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.954                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.400  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.154
  Launch Clock Delay      :  5.970
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.491   19035.970         ntclkbufg_1      
 CLMA_38_136/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q0                    tco                   0.209   19036.179 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       0.980   19037.159         frame_read_write_m0/read_fifo_aclr
 CLMS_38_81/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RS

 Data arrival time                                               19037.159         Logic Levels: 0  
                                                                                   Logic: 0.209ns(17.578%), Route: 0.980ns(82.422%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.262   19035.162         video_clk        
 CLMS_38_81/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/CLK
 clock pessimism                                         0.416   19035.578                          
 clock uncertainty                                      -0.150   19035.428                          

 Recovery time                                          -0.223   19035.205                          

 Data required time                                              19035.205                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.205                          
 Data arrival time                                              -19037.159                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.954                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.398  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.156
  Launch Clock Delay      :  5.970
  Clock Pessimism Removal :  0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19030.000   19030.000 r                        
 B5                                                      0.000   19030.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19030.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19031.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19032.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19032.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19033.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393   19034.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368   19034.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19034.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.491   19035.970         ntclkbufg_1      
 CLMA_38_136/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q0                    tco                   0.209   19036.179 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       0.888   19037.067         frame_read_write_m0/read_fifo_aclr
 CLMA_30_76/RS                                                             r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/RS

 Data arrival time                                               19037.067         Logic Levels: 0  
                                                                                   Logic: 0.209ns(19.052%), Route: 0.888ns(80.948%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19030.008   19030.008 r                        
 B5                                                      0.000   19030.008 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19030.101         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19030.882 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19030.882         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19030.923 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19031.817         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19031.817 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19033.242         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.339   19033.581 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.319   19033.900         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19033.900 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.264   19035.164         video_clk        
 CLMA_30_76/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1[3]/opit_0/CLK
 clock pessimism                                         0.416   19035.580                          
 clock uncertainty                                      -0.150   19035.430                          

 Recovery time                                          -0.223   19035.207                          

 Data required time                                              19035.207                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19035.207                          
 Data arrival time                                              -19037.067                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.860                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.362  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.967
  Launch Clock Delay      :  5.189
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.294   19235.189         ntclkbufg_1      
 CLMA_38_136/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q0                    tco                   0.198   19235.387 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       0.638   19236.025         frame_read_write_m0/read_fifo_aclr
 CLMS_26_97/RSCO                   td                    0.092   19236.117 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000   19236.117         _N222            
 CLMS_26_101/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                               19236.117         Logic Levels: 1  
                                                                                   Logic: 0.290ns(31.250%), Route: 0.638ns(68.750%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.492   19235.967         video_clk        
 CLMS_26_101/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.416   19235.551                          
 clock uncertainty                                       0.150   19235.701                          

 Removal time                                            0.000   19235.701                          

 Data required time                                              19235.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.701                          
 Data arrival time                                              -19236.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.416                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.362  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.967
  Launch Clock Delay      :  5.189
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.294   19235.189         ntclkbufg_1      
 CLMA_38_136/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q0                    tco                   0.198   19235.387 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       0.638   19236.025         frame_read_write_m0/read_fifo_aclr
 CLMS_26_97/RSCO                   td                    0.092   19236.117 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000   19236.117         _N222            
 CLMS_26_101/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                               19236.117         Logic Levels: 1  
                                                                                   Logic: 0.290ns(31.250%), Route: 0.638ns(68.750%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.492   19235.967         video_clk        
 CLMS_26_101/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.416   19235.551                          
 clock uncertainty                                       0.150   19235.701                          

 Removal time                                            0.000   19235.701                          

 Data required time                                              19235.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.701                          
 Data arrival time                                              -19236.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.416                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.352  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.957
  Launch Clock Delay      :  5.189
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781   19230.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041   19230.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894   19231.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19231.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425   19233.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342   19233.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319   19233.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000   19233.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.294   19235.189         ntclkbufg_1      
 CLMA_38_136/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q0                    tco                   0.198   19235.387 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       0.666   19236.053         frame_read_write_m0/read_fifo_aclr
 CLMA_38_96/RSCO                   td                    0.092   19236.145 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000   19236.145         _N229            
 CLMA_38_100/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                               19236.145         Logic Levels: 1  
                                                                                   Logic: 0.290ns(30.335%), Route: 0.666ns(69.665%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                     19230.000   19230.000 r                        
 B5                                                      0.000   19230.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093   19230.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898   19230.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000   19230.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047   19231.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029   19232.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000   19232.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651   19233.718         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.389   19234.107 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.368   19234.475         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000   19234.475 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=5049)     1.482   19235.957         video_clk        
 CLMA_38_100/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.416   19235.541                          
 clock uncertainty                                       0.150   19235.691                          

 Removal time                                            0.000   19235.691                          

 Data required time                                              19235.691                          
----------------------------------------------------------------------------------------------------
 Data required time                                              19235.691                          
 Data arrival time                                              -19236.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.454                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.154
  Launch Clock Delay      :  5.970
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.491       5.970         ntclkbufg_1      
 CLMA_38_136/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q0                    tco                   0.206       6.176 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       1.271       7.447         frame_read_write_m0/read_fifo_aclr
 CLMS_26_69/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.447         Logic Levels: 0  
                                                                                   Logic: 0.206ns(13.947%), Route: 1.271ns(86.053%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.259      15.154         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.584      15.738                          
 clock uncertainty                                      -0.150      15.588                          

 Recovery time                                          -0.212      15.376                          

 Data required time                                                 15.376                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.376                          
 Data arrival time                                                  -7.447                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.929                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.154
  Launch Clock Delay      :  5.970
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.491       5.970         ntclkbufg_1      
 CLMA_38_136/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q0                    tco                   0.206       6.176 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       1.271       7.447         frame_read_write_m0/read_fifo_aclr
 CLMS_26_69/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.447         Logic Levels: 0  
                                                                                   Logic: 0.206ns(13.947%), Route: 1.271ns(86.053%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.259      15.154         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.584      15.738                          
 clock uncertainty                                      -0.150      15.588                          

 Recovery time                                          -0.212      15.376                          

 Data required time                                                 15.376                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.376                          
 Data arrival time                                                  -7.447                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.929                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.154
  Launch Clock Delay      :  5.970
  Clock Pessimism Removal :  0.584

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.491       5.970         ntclkbufg_1      
 CLMA_38_136/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q0                    tco                   0.206       6.176 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       1.271       7.447         frame_read_write_m0/read_fifo_aclr
 CLMS_26_69/RS                                                             f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.447         Logic Levels: 0  
                                                                                   Logic: 0.206ns(13.947%), Route: 1.271ns(86.053%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      10.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      10.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      11.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      11.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      13.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342      13.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319      13.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000      13.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.259      15.154         ntclkbufg_1      
 CLMS_26_69/CLK                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.584      15.738                          
 clock uncertainty                                      -0.150      15.588                          

 Recovery time                                          -0.212      15.376                          

 Data required time                                                 15.376                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.376                          
 Data arrival time                                                  -7.447                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.929                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.967
  Launch Clock Delay      :  5.186
  Clock Pessimism Removal :  -0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.291       5.186         ntclkbufg_1      
 CLMA_58_96/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_58_96/Q0                     tco                   0.198       5.384 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=52)       0.375       5.759         frame_read_write_m0/write_fifo_aclr
 CLMA_42_104/RSCO                  td                    0.092       5.851 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/RSOUT
                                   net (fanout=1)        0.000       5.851         _N276            
 CLMA_42_108/RSCI                                                          r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.851         Logic Levels: 1  
                                                                                   Logic: 0.290ns(43.609%), Route: 0.375ns(56.391%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.488       5.967         ntclkbufg_1      
 CLMA_42_108/CLK                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.742       5.225                          
 clock uncertainty                                       0.000       5.225                          

 Removal time                                            0.000       5.225                          

 Data required time                                                  5.225                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.225                          
 Data arrival time                                                  -5.851                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.626                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.977
  Launch Clock Delay      :  5.189
  Clock Pessimism Removal :  -0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.294       5.189         ntclkbufg_1      
 CLMA_38_136/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q0                    tco                   0.198       5.387 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       0.401       5.788         frame_read_write_m0/read_fifo_aclr
 CLMA_30_133/RSCO                  td                    0.092       5.880 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.880         _N262            
 CLMA_30_137/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/RS

 Data arrival time                                                   5.880         Logic Levels: 1  
                                                                                   Logic: 0.290ns(41.968%), Route: 0.401ns(58.032%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.498       5.977         ntclkbufg_1      
 CLMA_30_137/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[5]/opit_0/CLK
 clock pessimism                                        -0.742       5.235                          
 clock uncertainty                                       0.000       5.235                          

 Removal time                                            0.000       5.235                          

 Data required time                                                  5.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.235                          
 Data arrival time                                                  -5.880                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.645                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.977
  Launch Clock Delay      :  5.189
  Clock Pessimism Removal :  -0.742

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.342       3.576 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.319       3.895         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       3.895 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.294       5.189         ntclkbufg_1      
 CLMA_38_136/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_38_136/Q0                    tco                   0.198       5.387 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       0.401       5.788         frame_read_write_m0/read_fifo_aclr
 CLMA_30_133/RSCO                  td                    0.092       5.880 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RSOUT
                                   net (fanout=4)        0.000       5.880         _N262            
 CLMA_30_137/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/RS

 Data arrival time                                                   5.880         Logic Levels: 1  
                                                                                   Logic: 0.290ns(41.968%), Route: 0.401ns(58.032%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.393       4.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.368       4.479         ui_clk           
 USCM_74_104/CLK_USCM              td                    0.000       4.479 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=356)      1.498       5.977         ntclkbufg_1      
 CLMA_30_137/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr1[7]/opit_0/CLK
 clock pessimism                                        -0.742       5.235                          
 clock uncertainty                                       0.000       5.235                          

 Removal time                                            0.000       5.235                          

 Data required time                                                  5.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.235                          
 Data arrival time                                                  -5.880                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.645                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.198
  Launch Clock Delay      :  5.936
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.460       5.936         ntclkbufg_0      
 CLMA_42_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_84/Q1                     tco                   0.206       6.142 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       1.568       7.710         u_ipsl_hmic_h_top/global_reset_n
 CLMA_42_0/RS                                                              f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/RS

 Data arrival time                                                   7.710         Logic Levels: 0  
                                                                                   Logic: 0.206ns(11.612%), Route: 1.568ns(88.388%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.305      25.198         ntclkbufg_0      
 CLMA_42_0/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[1]/opit_0_inv/CLK
 clock pessimism                                         0.741      25.939                          
 clock uncertainty                                      -0.150      25.789                          

 Recovery time                                          -0.212      25.577                          

 Data required time                                                 25.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.577                          
 Data arrival time                                                  -7.710                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.867                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[0]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.936
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.460       5.936         ntclkbufg_0      
 CLMA_42_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_84/Q1                     tco                   0.206       6.142 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       1.550       7.692         u_ipsl_hmic_h_top/global_reset_n
 CLMS_38_1/RS                                                              f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[0]/opit_0_inv/RS

 Data arrival time                                                   7.692         Logic Levels: 0  
                                                                                   Logic: 0.206ns(11.731%), Route: 1.550ns(88.269%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.201         ntclkbufg_0      
 CLMS_38_1/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[0]/opit_0_inv/CLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Recovery time                                          -0.212      25.580                          

 Data required time                                                 25.580                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.580                          
 Data arrival time                                                  -7.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.888                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[2]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.201
  Launch Clock Delay      :  5.936
  Clock Pessimism Removal :  0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.460       5.936         ntclkbufg_0      
 CLMA_42_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_84/Q1                     tco                   0.206       6.142 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       1.550       7.692         u_ipsl_hmic_h_top/global_reset_n
 CLMS_38_1/RS                                                              f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[2]/opit_0_inv/RS

 Data arrival time                                                   7.692         Logic Levels: 0  
                                                                                   Logic: 0.206ns(11.731%), Route: 1.550ns(88.269%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781      20.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041      20.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000      21.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425      23.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340      23.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      23.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000      23.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.201         ntclkbufg_0      
 CLMS_38_1/CLK                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_synced[2]/opit_0_inv/CLK
 clock pessimism                                         0.741      25.942                          
 clock uncertainty                                      -0.150      25.792                          

 Recovery time                                          -0.212      25.580                          

 Data required time                                                 25.580                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.580                          
 Data arrival time                                                  -7.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.888                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.945
  Launch Clock Delay      :  5.156
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.263       5.156         ntclkbufg_0      
 CLMA_42_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_84/Q1                     tco                   0.197       5.353 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.263       5.616         u_ipsl_hmic_h_top/global_reset_n
 CLMA_42_92/RS                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.616         Logic Levels: 0  
                                                                                   Logic: 0.197ns(42.826%), Route: 0.263ns(57.174%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.469       5.945         ntclkbufg_0      
 CLMA_42_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/presetn/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.753       5.192                          
 clock uncertainty                                       0.000       5.192                          

 Removal time                                           -0.186       5.006                          

 Data required time                                                  5.006                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.006                          
 Data arrival time                                                  -5.616                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.610                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_preset/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.927
  Launch Clock Delay      :  5.156
  Clock Pessimism Removal :  -0.753

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.263       5.156         ntclkbufg_0      
 CLMA_42_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_84/Q1                     tco                   0.197       5.353 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.263       5.616         u_ipsl_hmic_h_top/global_reset_n
 CLMA_42_77/RS                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_preset/opit_0_inv/RS

 Data arrival time                                                   5.616         Logic Levels: 0  
                                                                                   Logic: 0.197ns(42.826%), Route: 0.263ns(57.174%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.451       5.927         ntclkbufg_0      
 CLMA_42_77/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_preset/opit_0_inv/CLK
 clock pessimism                                        -0.753       5.174                          
 clock uncertainty                                       0.000       5.174                          

 Removal time                                           -0.186       4.988                          

 Data required time                                                  4.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.988                          
 Data arrival time                                                  -5.616                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.628                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.953
  Launch Clock Delay      :  5.156
  Clock Pessimism Removal :  -0.741

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       1.809 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.425       3.234         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.340       3.574 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       3.893         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       3.893 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.263       5.156         ntclkbufg_0      
 CLMA_42_84/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_42_84/Q1                     tco                   0.198       5.354 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.365       5.719         u_ipsl_hmic_h_top/global_reset_n
 CLMS_38_97/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.719         Logic Levels: 0  
                                                                                   Logic: 0.198ns(35.169%), Route: 0.365ns(64.831%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.477       5.953         ntclkbufg_0      
 CLMS_38_97/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.741       5.212                          
 clock uncertainty                                       0.000       5.212                          

 Removal time                                           -0.195       5.017                          

 Data required time                                                  5.017                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.017                          
 Data arrival time                                                  -5.719                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.702                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.465       5.941         ntclkbufg_0      
 CLMA_26_76/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMA_26_76/Q0                     tco                   0.206       6.147 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=84)       4.675      10.822         nt_ddr_init_done 
 IOL_151_365/DO                    td                    0.081      10.903 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.903         ddr_init_done_obuf/ntO
 IOBS_152_365/PAD                  td                    1.972      12.875 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.040      12.915         ddr_init_done    
 E11                                                                       f       ddr_init_done (port)

 Data arrival time                                                  12.915         Logic Levels: 2  
                                                                                   Logic: 2.259ns(32.392%), Route: 4.715ns(67.608%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.651       3.718         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.390       4.108 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.476         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_106/CLK_USCM              td                    0.000       4.476 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.465       5.941         ntclkbufg_0      
 CLMS_26_77/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMS_26_77/Q1                     tco                   0.206       6.147 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        2.653       8.800         nt_ddrphy_rst_done
 IOL_151_6/DO                      td                    0.081       8.881 f       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.881         ddrphy_rst_done_obuf/ntO
 IOBD_152_6/PAD                    td                    1.972      10.853 f       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.045      10.898         ddrphy_rst_done  
 N13                                                                       f       ddrphy_rst_done (port)

 Data arrival time                                                  10.898         Logic Levels: 2  
                                                                                   Logic: 2.259ns(45.572%), Route: 2.698ns(54.428%)
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L5Q_perm/CLK
Endpoint    : cmos_scl (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N64             
 USCM_74_105/CLK_USCM              td                    0.000       2.067 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=191)      1.477       3.544         sys_clk_g        
 CLMA_130_316/CLK                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L5Q_perm/CLK

 CLMA_130_316/Q0                   tco                   0.206       3.750 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        1.352       5.102         i2c_config_m0/scl_padoen_o
 IOL_151_209/TO                    td                    0.081       5.183 f       i2c_config_m0.i2c_scl_tri/opit_1/T
                                   net (fanout=1)        0.000       5.183         i2c_config_m0.i2c_scl_tri/ntT
 IOBR_152_209/PAD                  tse                   2.029       7.212 f       i2c_config_m0.i2c_scl_tri/opit_0/IO
                                   net (fanout=1)        0.029       7.241         nt_cmos_scl      
 J14                                                                       f       cmos_scl (port)  

 Data arrival time                                                   7.241         Logic Levels: 2  
                                                                                   Logic: 2.316ns(62.645%), Route: 1.381ns(37.355%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.395       0.429 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.429         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.429         Logic Levels: 1  
                                                                                   Logic: 0.395ns(92.075%), Route: 0.034ns(7.925%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.395       0.430 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.430         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.430         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.860%), Route: 0.035ns(8.140%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.395       0.431 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.431         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.431         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.647%), Route: 0.036ns(8.353%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 15.000 sec
Action report_timing: CPU time elapsed is 13.781 sec
Current time: Wed Jul 20 21:09:57 2022
Action report_timing: Peak memory pool usage is 625,647,616 bytes
Report timing is finished successfully.
