
ubuntu-preinstalled/fuser:     file format elf32-littlearm


Disassembly of section .init:

00000e0c <.init>:
 e0c:	push	{r3, lr}
 e10:	bl	2388 <__snprintf_chk@plt+0x1278>
 e14:	pop	{r3, pc}

Disassembly of section .plt:

00000e18 <__getdelim@plt-0x14>:
     e18:	push	{lr}		; (str lr, [sp, #-4]!)
     e1c:	ldr	lr, [pc, #4]	; e28 <__getdelim@plt-0x4>
     e20:	add	lr, pc, lr
     e24:	ldr	pc, [lr, #8]!
     e28:	andeq	r5, r1, r8, lsr #1

00000e2c <__getdelim@plt>:
     e2c:	add	ip, pc, #0, 12
     e30:	add	ip, ip, #86016	; 0x15000
     e34:	ldr	pc, [ip, #168]!	; 0xa8

00000e38 <strcmp@plt>:
     e38:	add	ip, pc, #0, 12
     e3c:	add	ip, ip, #86016	; 0x15000
     e40:	ldr	pc, [ip, #160]!	; 0xa0

00000e44 <__cxa_finalize@plt>:
     e44:	add	ip, pc, #0, 12
     e48:	add	ip, ip, #86016	; 0x15000
     e4c:	ldr	pc, [ip, #152]!	; 0x98

00000e50 <strtol@plt>:
     e50:			; <UNDEFINED> instruction: 0xe7fd4778
     e54:	add	ip, pc, #0, 12
     e58:	add	ip, ip, #86016	; 0x15000
     e5c:	ldr	pc, [ip, #140]!	; 0x8c

00000e60 <getpwuid@plt>:
     e60:	add	ip, pc, #0, 12
     e64:	add	ip, ip, #86016	; 0x15000
     e68:	ldr	pc, [ip, #132]!	; 0x84

00000e6c <__isoc99_fscanf@plt>:
     e6c:	add	ip, pc, #0, 12
     e70:	add	ip, ip, #86016	; 0x15000
     e74:	ldr	pc, [ip, #124]!	; 0x7c

00000e78 <fflush@plt>:
     e78:	add	ip, pc, #0, 12
     e7c:	add	ip, ip, #86016	; 0x15000
     e80:	ldr	pc, [ip, #116]!	; 0x74

00000e84 <memmove@plt>:
     e84:	add	ip, pc, #0, 12
     e88:	add	ip, ip, #86016	; 0x15000
     e8c:	ldr	pc, [ip, #108]!	; 0x6c

00000e90 <free@plt>:
     e90:	add	ip, pc, #0, 12
     e94:	add	ip, ip, #86016	; 0x15000
     e98:	ldr	pc, [ip, #100]!	; 0x64

00000e9c <gai_strerror@plt>:
     e9c:	add	ip, pc, #0, 12
     ea0:	add	ip, ip, #86016	; 0x15000
     ea4:	ldr	pc, [ip, #92]!	; 0x5c

00000ea8 <fgets@plt>:
     ea8:	add	ip, pc, #0, 12
     eac:	add	ip, ip, #86016	; 0x15000
     eb0:	ldr	pc, [ip, #84]!	; 0x54

00000eb4 <memcpy@plt>:
     eb4:	add	ip, pc, #0, 12
     eb8:	add	ip, ip, #86016	; 0x15000
     ebc:	ldr	pc, [ip, #76]!	; 0x4c

00000ec0 <memcmp@plt>:
     ec0:	add	ip, pc, #0, 12
     ec4:	add	ip, ip, #86016	; 0x15000
     ec8:	ldr	pc, [ip, #68]!	; 0x44

00000ecc <dcgettext@plt>:
     ecc:	add	ip, pc, #0, 12
     ed0:	add	ip, ip, #86016	; 0x15000
     ed4:	ldr	pc, [ip, #60]!	; 0x3c

00000ed8 <strdup@plt>:
     ed8:	add	ip, pc, #0, 12
     edc:	add	ip, ip, #86016	; 0x15000
     ee0:	ldr	pc, [ip, #52]!	; 0x34

00000ee4 <__stack_chk_fail@plt>:
     ee4:	add	ip, pc, #0, 12
     ee8:	add	ip, ip, #86016	; 0x15000
     eec:	ldr	pc, [ip, #44]!	; 0x2c

00000ef0 <textdomain@plt>:
     ef0:	add	ip, pc, #0, 12
     ef4:	add	ip, ip, #86016	; 0x15000
     ef8:	ldr	pc, [ip, #36]!	; 0x24

00000efc <rawmemchr@plt>:
     efc:	add	ip, pc, #0, 12
     f00:	add	ip, ip, #86016	; 0x15000
     f04:	ldr	pc, [ip, #28]!

00000f08 <__fxstat64@plt>:
     f08:	add	ip, pc, #0, 12
     f0c:	add	ip, ip, #86016	; 0x15000
     f10:	ldr	pc, [ip, #20]!

00000f14 <readlink@plt>:
     f14:	add	ip, pc, #0, 12
     f18:	add	ip, ip, #86016	; 0x15000
     f1c:	ldr	pc, [ip, #12]!

00000f20 <__memcpy_chk@plt>:
     f20:	add	ip, pc, #0, 12
     f24:	add	ip, ip, #86016	; 0x15000
     f28:	ldr	pc, [ip, #4]!

00000f2c <fwrite@plt>:
     f2c:	add	ip, pc, #0, 12
     f30:	add	ip, ip, #20, 20	; 0x14000
     f34:	ldr	pc, [ip, #4092]!	; 0xffc

00000f38 <opendir@plt>:
     f38:	add	ip, pc, #0, 12
     f3c:	add	ip, ip, #20, 20	; 0x14000
     f40:	ldr	pc, [ip, #4084]!	; 0xff4

00000f44 <__asprintf_chk@plt>:
     f44:	add	ip, pc, #0, 12
     f48:	add	ip, ip, #20, 20	; 0x14000
     f4c:	ldr	pc, [ip, #4076]!	; 0xfec

00000f50 <malloc@plt>:
     f50:	add	ip, pc, #0, 12
     f54:	add	ip, ip, #20, 20	; 0x14000
     f58:	ldr	pc, [ip, #4068]!	; 0xfe4

00000f5c <__libc_start_main@plt>:
     f5c:	add	ip, pc, #0, 12
     f60:	add	ip, ip, #20, 20	; 0x14000
     f64:	ldr	pc, [ip, #4060]!	; 0xfdc

00000f68 <strerror@plt>:
     f68:	add	ip, pc, #0, 12
     f6c:	add	ip, ip, #20, 20	; 0x14000
     f70:	ldr	pc, [ip, #4052]!	; 0xfd4

00000f74 <__gmon_start__@plt>:
     f74:	add	ip, pc, #0, 12
     f78:	add	ip, ip, #20, 20	; 0x14000
     f7c:	ldr	pc, [ip, #4044]!	; 0xfcc

00000f80 <mempcpy@plt>:
     f80:	add	ip, pc, #0, 12
     f84:	add	ip, ip, #20, 20	; 0x14000
     f88:	ldr	pc, [ip, #4036]!	; 0xfc4

00000f8c <kill@plt>:
     f8c:	add	ip, pc, #0, 12
     f90:	add	ip, ip, #20, 20	; 0x14000
     f94:	ldr	pc, [ip, #4028]!	; 0xfbc

00000f98 <__ctype_b_loc@plt>:
     f98:	add	ip, pc, #0, 12
     f9c:	add	ip, ip, #20, 20	; 0x14000
     fa0:	ldr	pc, [ip, #4020]!	; 0xfb4

00000fa4 <getcwd@plt>:
     fa4:	add	ip, pc, #0, 12
     fa8:	add	ip, ip, #20, 20	; 0x14000
     fac:	ldr	pc, [ip, #4012]!	; 0xfac

00000fb0 <getpid@plt>:
     fb0:	add	ip, pc, #0, 12
     fb4:	add	ip, ip, #20, 20	; 0x14000
     fb8:	ldr	pc, [ip, #4004]!	; 0xfa4

00000fbc <exit@plt>:
     fbc:	add	ip, pc, #0, 12
     fc0:	add	ip, ip, #20, 20	; 0x14000
     fc4:	ldr	pc, [ip, #3996]!	; 0xf9c

00000fc8 <strlen@plt>:
     fc8:	add	ip, pc, #0, 12
     fcc:	add	ip, ip, #20, 20	; 0x14000
     fd0:	ldr	pc, [ip, #3988]!	; 0xf94

00000fd4 <strchr@plt>:
     fd4:	add	ip, pc, #0, 12
     fd8:	add	ip, ip, #20, 20	; 0x14000
     fdc:	ldr	pc, [ip, #3980]!	; 0xf8c

00000fe0 <__errno_location@plt>:
     fe0:	add	ip, pc, #0, 12
     fe4:	add	ip, ip, #20, 20	; 0x14000
     fe8:	ldr	pc, [ip, #3972]!	; 0xf84

00000fec <__sprintf_chk@plt>:
     fec:	add	ip, pc, #0, 12
     ff0:	add	ip, ip, #20, 20	; 0x14000
     ff4:	ldr	pc, [ip, #3964]!	; 0xf7c

00000ff8 <__cxa_atexit@plt>:
     ff8:			; <UNDEFINED> instruction: 0xe7fd4778
     ffc:	add	ip, pc, #0, 12
    1000:	add	ip, ip, #20, 20	; 0x14000
    1004:	ldr	pc, [ip, #3952]!	; 0xf70

00001008 <__isoc99_sscanf@plt>:
    1008:	add	ip, pc, #0, 12
    100c:	add	ip, ip, #20, 20	; 0x14000
    1010:	ldr	pc, [ip, #3944]!	; 0xf68

00001014 <memset@plt>:
    1014:	add	ip, pc, #0, 12
    1018:	add	ip, ip, #20, 20	; 0x14000
    101c:	ldr	pc, [ip, #3936]!	; 0xf60

00001020 <__printf_chk@plt>:
    1020:	add	ip, pc, #0, 12
    1024:	add	ip, ip, #20, 20	; 0x14000
    1028:	ldr	pc, [ip, #3928]!	; 0xf58

0000102c <__fprintf_chk@plt>:
    102c:			; <UNDEFINED> instruction: 0xe7fd4778
    1030:	add	ip, pc, #0, 12
    1034:	add	ip, ip, #20, 20	; 0x14000
    1038:	ldr	pc, [ip, #3916]!	; 0xf4c

0000103c <fclose@plt>:
    103c:	add	ip, pc, #0, 12
    1040:	add	ip, ip, #20, 20	; 0x14000
    1044:	ldr	pc, [ip, #3908]!	; 0xf44

00001048 <rpmatch@plt>:
    1048:	add	ip, pc, #0, 12
    104c:	add	ip, ip, #20, 20	; 0x14000
    1050:	ldr	pc, [ip, #3900]!	; 0xf3c

00001054 <setlocale@plt>:
    1054:	add	ip, pc, #0, 12
    1058:	add	ip, ip, #20, 20	; 0x14000
    105c:	ldr	pc, [ip, #3892]!	; 0xf34

00001060 <readdir64@plt>:
    1060:	add	ip, pc, #0, 12
    1064:	add	ip, ip, #20, 20	; 0x14000
    1068:	ldr	pc, [ip, #3884]!	; 0xf2c

0000106c <putc@plt>:
    106c:			; <UNDEFINED> instruction: 0xe7fd4778
    1070:	add	ip, pc, #0, 12
    1074:	add	ip, ip, #20, 20	; 0x14000
    1078:	ldr	pc, [ip, #3872]!	; 0xf20

0000107c <fopen64@plt>:
    107c:	add	ip, pc, #0, 12
    1080:	add	ip, ip, #20, 20	; 0x14000
    1084:	ldr	pc, [ip, #3864]!	; 0xf18

00001088 <strpbrk@plt>:
    1088:	add	ip, pc, #0, 12
    108c:	add	ip, ip, #20, 20	; 0x14000
    1090:	ldr	pc, [ip, #3856]!	; 0xf10

00001094 <freeaddrinfo@plt>:
    1094:	add	ip, pc, #0, 12
    1098:	add	ip, ip, #20, 20	; 0x14000
    109c:	ldr	pc, [ip, #3848]!	; 0xf08

000010a0 <getaddrinfo@plt>:
    10a0:	add	ip, pc, #0, 12
    10a4:	add	ip, ip, #20, 20	; 0x14000
    10a8:	ldr	pc, [ip, #3840]!	; 0xf00

000010ac <inet_ntop@plt>:
    10ac:	add	ip, pc, #0, 12
    10b0:	add	ip, ip, #20, 20	; 0x14000
    10b4:	ldr	pc, [ip, #3832]!	; 0xef8

000010b8 <socket@plt>:
    10b8:	add	ip, pc, #0, 12
    10bc:	add	ip, ip, #20, 20	; 0x14000
    10c0:	ldr	pc, [ip, #3824]!	; 0xef0

000010c4 <bindtextdomain@plt>:
    10c4:	add	ip, pc, #0, 12
    10c8:	add	ip, ip, #20, 20	; 0x14000
    10cc:	ldr	pc, [ip, #3816]!	; 0xee8

000010d0 <__xstat64@plt>:
    10d0:			; <UNDEFINED> instruction: 0xe7fd4778
    10d4:	add	ip, pc, #0, 12
    10d8:	add	ip, ip, #20, 20	; 0x14000
    10dc:	ldr	pc, [ip, #3804]!	; 0xedc

000010e0 <abort@plt>:
    10e0:	add	ip, pc, #0, 12
    10e4:	add	ip, ip, #20, 20	; 0x14000
    10e8:	ldr	pc, [ip, #3796]!	; 0xed4

000010ec <close@plt>:
    10ec:	add	ip, pc, #0, 12
    10f0:	add	ip, ip, #20, 20	; 0x14000
    10f4:	ldr	pc, [ip, #3788]!	; 0xecc

000010f8 <__lxstat64@plt>:
    10f8:	add	ip, pc, #0, 12
    10fc:	add	ip, ip, #20, 20	; 0x14000
    1100:	ldr	pc, [ip, #3780]!	; 0xec4

00001104 <closedir@plt>:
    1104:	add	ip, pc, #0, 12
    1108:	add	ip, ip, #20, 20	; 0x14000
    110c:	ldr	pc, [ip, #3772]!	; 0xebc

00001110 <__snprintf_chk@plt>:
    1110:	add	ip, pc, #0, 12
    1114:	add	ip, ip, #20, 20	; 0x14000
    1118:	ldr	pc, [ip, #3764]!	; 0xeb4

Disassembly of section .text:

0000111c <.text>:
    111c:	svcmi	0x00f0e92d
    1120:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    1124:	strmi	r8, [pc], -r6, lsl #22
    1128:	bpl	ff83f4ac <_IO_stdin_used@@Base+0xff83b3e0>
    112c:	addvc	pc, r0, #1325400064	; 0x4f000000
    1130:	bne	ff73f4b4 <_IO_stdin_used@@Base+0xff73b3e8>
    1134:			; <UNDEFINED> instruction: 0xf8df447d
    1138:	ldrsbtlt	r4, [r7], #172	; 0xac
    113c:	blge	d12328 <_IO_stdin_used@@Base+0xd0e25c>
    1140:	movwls	r4, #50300	; 0xc47c
    1144:			; <UNDEFINED> instruction: 0xf8df4618
    1148:	stmiapl	fp!, {r4, r6, r7, r9, fp, ip, sp}^
    114c:	bpl	ff33f4d0 <_IO_stdin_used@@Base+0xff33b404>
    1150:	cmnls	r5, #1769472	; 0x1b0000
    1154:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1158:	mcr	7, 5, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    115c:	bne	ff03f4e0 <_IO_stdin_used@@Base+0xff03b414>
    1160:	ldrbtmi	r2, [sp], #-6
    1164:			; <UNDEFINED> instruction: 0xf7ff4479
    1168:			; <UNDEFINED> instruction: 0xf8dfef76
    116c:			; <UNDEFINED> instruction: 0x46201ab8
    1170:			; <UNDEFINED> instruction: 0xf7ff4479
    1174:	strtmi	lr, [r0], -r8, lsr #31
    1178:	bmi	feb3f4fc <_IO_stdin_used@@Base+0xfeb3b430>
    117c:	mrc	7, 5, APSR_nzcv, cr8, cr15, {7}
    1180:	ldrls	r4, [r5], #-1148	; 0xfffffb84
    1184:	blx	fe13d192 <_IO_stdin_used@@Base+0xfe1390c6>
    1188:			; <UNDEFINED> instruction: 0xf1054603
    118c:	stmib	sp, {r5}^
    1190:			; <UNDEFINED> instruction: 0xf0023110
    1194:			; <UNDEFINED> instruction: 0xf8dffdf5
    1198:	ldrbtmi	r0, [r8], #-2708	; 0xfffff56c
    119c:			; <UNDEFINED> instruction: 0xff84f002
    11a0:	beq	fe33f524 <_IO_stdin_used@@Base+0xfe33b458>
    11a4:			; <UNDEFINED> instruction: 0xf0024478
    11a8:			; <UNDEFINED> instruction: 0xf1b8ff7f
    11ac:	vpmax.f32	d16, d0, d1
    11b0:			; <UNDEFINED> instruction: 0xf8df8650
    11b4:			; <UNDEFINED> instruction: 0xf04f3a80
    11b8:			; <UNDEFINED> instruction: 0xf8df0900
    11bc:			; <UNDEFINED> instruction: 0xee092a7c
    11c0:	ldrbtmi	r9, [fp], #-2704	; 0xfffff570
    11c4:	tstcc	r0, #872415232	; 0x34000000
    11c8:			; <UNDEFINED> instruction: 0xf8df447a
    11cc:			; <UNDEFINED> instruction: 0xee09aa70
    11d0:	vmov	s16, r9
    11d4:			; <UNDEFINED> instruction: 0xf8df3a10
    11d8:	ldrbtmi	r3, [sl], #2664	; 0xa68
    11dc:	ldrbtmi	r4, [fp], #-1739	; 0xfffff935
    11e0:			; <UNDEFINED> instruction: 0xf1029306
    11e4:	movwls	r0, #62216	; 0xf308
    11e8:	strcs	r2, [r1, #-777]	; 0xfffffcf7
    11ec:	bcc	fe43ca14 <_IO_stdin_used@@Base+0xfe438948>
    11f0:			; <UNDEFINED> instruction: 0xf8cd920e
    11f4:			; <UNDEFINED> instruction: 0xf8579014
    11f8:	stmdavc	r3!, {r0, r2, r5, lr}
    11fc:			; <UNDEFINED> instruction: 0xf0402b2d
    1200:	stmdavc	r6!, {r0, r1, r2, r4, r5, r6, r8, pc}^
    1204:	svclt	0x00182e2d
    1208:			; <UNDEFINED> instruction: 0xf0004623
    120c:	mcrcs	0, 0, r8, cr0, cr12, {7}
    1210:	msrhi	CPSR_x, r0, asr #32
    1214:	strmi	r3, [r8, #1281]!	; 0x501
    1218:			; <UNDEFINED> instruction: 0xf8dfdced
    121c:			; <UNDEFINED> instruction: 0xf8cd4a28
    1220:	ldrbtmi	fp, [ip], #-20	; 0xffffffec
    1224:	blcs	1b8b8 <_IO_stdin_used@@Base+0x177ec>
    1228:	eorshi	pc, pc, r1
    122c:	ldreq	r9, [r8], -r5, lsl #22
    1230:	ldrhi	pc, [r7, -r0, lsl #2]!
    1234:	ldreq	r9, [r9], r5, lsl #22
    1238:	strle	r4, [r7, #-1562]	; 0xfffff9e6
    123c:	movteq	pc, #4131	; 0x1023	; <UNPREDICTABLE>
    1240:	addslt	r0, fp, #38273024	; 0x2480000
    1244:	movwls	fp, #24408	; 0x5f58
    1248:	andshi	pc, r8, r1, lsl #2
    124c:	bcc	fe43cab8 <_IO_stdin_used@@Base+0xfe4389ec>
    1250:	bcs	43cabc <_IO_stdin_used@@Base+0x4389f0>
    1254:			; <UNDEFINED> instruction: 0xf0414213
    1258:	blcs	21340 <_IO_stdin_used@@Base+0x1d274>
    125c:	strhi	pc, [r4], -r0
    1260:	bcc	43cacc <_IO_stdin_used@@Base+0x438a00>
    1264:			; <UNDEFINED> instruction: 0xf8dfb9eb
    1268:	ldrbtmi	r0, [r8], #-2528	; 0xfffff620
    126c:	smlalbblt	r6, r9, r1, r8
    1270:	andscc	r9, r0, r0, lsl fp
    1274:	ldmibcs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1278:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    127c:	movwls	r9, #6929	; 0x1b11
    1280:	ldc2l	0, cr15, [r6], #-8
    1284:	stmibeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1288:	stmiavs	r1, {r3, r4, r5, r6, sl, lr}^
    128c:	blls	42d7b8 <_IO_stdin_used@@Base+0x4296ec>
    1290:			; <UNDEFINED> instruction: 0xf8df3010
    1294:	movwls	r2, #2496	; 0x9c0
    1298:	blls	452488 <_IO_stdin_used@@Base+0x44e3bc>
    129c:			; <UNDEFINED> instruction: 0xf0029301
    12a0:			; <UNDEFINED> instruction: 0xf8dffc67
    12a4:	ldrbtmi	r3, [fp], #-2484	; 0xfffff64c
    12a8:			; <UNDEFINED> instruction: 0xb12c681c
    12ac:	stmdbvs	r4!, {r5, r9, sl, lr}
    12b0:	stcl	7, cr15, [lr, #1020]!	; 0x3fc
    12b4:	mvnsle	r2, r0, lsl #24
    12b8:	stmibcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    12bc:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    12c0:	andsvs	r6, sl, ip, asr r8
    12c4:	strtmi	fp, [r0], -ip, lsr #2
    12c8:			; <UNDEFINED> instruction: 0xf7ff6924
    12cc:	stccs	13, cr14, [r0], {226}	; 0xe2
    12d0:			; <UNDEFINED> instruction: 0xf8dfd1f9
    12d4:	andcs	r3, r0, #140, 18	; 0x230000
    12d8:	ldmvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    12dc:	qsublt	r6, sl, ip
    12e0:	stmibvs	r4!, {r5, r9, sl, lr}^
    12e4:	ldcl	7, cr15, [r4, #1020]	; 0x3fc
    12e8:	mvnsle	r2, r0, lsl #24
    12ec:	ldmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    12f0:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    12f4:			; <UNDEFINED> instruction: 0x609a68dc
    12f8:	strtmi	fp, [r0], -ip, lsr #2
    12fc:			; <UNDEFINED> instruction: 0xf7ff69e4
    1300:	stccs	13, cr14, [r0], {200}	; 0xc8
    1304:			; <UNDEFINED> instruction: 0xf8dfd1f9
    1308:	andcs	r3, r0, #96, 18	; 0x180000
    130c:	ldmdbvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    1310:	sbcsvs	r6, sl, r8, asr r9
    1314:	andeq	lr, r0, #331776	; 0x51000
    1318:	andls	r9, sp, ip, lsl #2
    131c:	ldrbthi	pc, [r0], #64	; 0x40	; <UNPREDICTABLE>
    1320:	stmdbmi	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1324:			; <UNDEFINED> instruction: 0xf104447c
    1328:			; <UNDEFINED> instruction: 0xf0020020
    132c:	ldmib	r4, {r0, r1, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    1330:			; <UNDEFINED> instruction: 0xf0010104
    1334:	ldmib	r4, {r0, r3, r6, r9, sl, fp, ip, sp, lr, pc}^
    1338:			; <UNDEFINED> instruction: 0xf0010104
    133c:	ldmib	r4, {r0, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    1340:			; <UNDEFINED> instruction: 0xf0010104
    1344:	stmdbvs	r4!, {r0, r1, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    1348:	strtmi	fp, [r0], -ip, lsr #2
    134c:			; <UNDEFINED> instruction: 0xf7ff69a4
    1350:	stccs	13, cr14, [r0], {160}	; 0xa0
    1354:			; <UNDEFINED> instruction: 0xf8dfd1f9
    1358:	andcs	r3, r0, #24, 18	; 0x60000
    135c:	ldmdbvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1360:			; <UNDEFINED> instruction: 0xb12c611a
    1364:	stmdbvs	r4!, {r5, r9, sl, lr}
    1368:	ldc	7, cr15, [r2, #1020]	; 0x3fc
    136c:	mvnsle	r2, r0, lsl #24
    1370:	stmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1374:	bls	14937c <_IO_stdin_used@@Base+0x1452b0>
    1378:			; <UNDEFINED> instruction: 0xf002447b
    137c:	andls	r0, pc, #8, 4	; 0x80000000
    1380:			; <UNDEFINED> instruction: 0x6158699a
    1384:	bcs	25ba4 <_IO_stdin_used@@Base+0x21ad8>
    1388:	strbhi	pc, [r1, -r0]	; <UNPREDICTABLE>
    138c:	stmiacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1390:			; <UNDEFINED> instruction: 0xf8dd4604
    1394:	ldrbtmi	sl, [fp], #-84	; 0xffffffac
    1398:	andls	r9, sl, r4, lsl r0
    139c:	bcc	fe43cbc8 <_IO_stdin_used@@Base+0xfe438afc>
    13a0:	ldmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    13a4:	andseq	lr, r2, sp, asr #19
    13a8:	andsls	r4, r1, fp, ror r4
    13ac:	bcc	43cbd8 <_IO_stdin_used@@Base+0x438b0c>
    13b0:			; <UNDEFINED> instruction: 0xf0039b05
    13b4:	vst1.8	{d0-d3}, [r3 :128], r0
    13b8:	andsls	r7, r0, #128, 6
    13bc:	blls	425ff4 <_IO_stdin_used@@Base+0x421f28>
    13c0:			; <UNDEFINED> instruction: 0xf0002b00
    13c4:	blls	1a1a90 <_IO_stdin_used@@Base+0x19d9c4>
    13c8:	stccs	15, cr6, [r0, #-116]	; 0xffffff8c
    13cc:	ldrbhi	pc, [lr], -r0	; <UNPREDICTABLE>
    13d0:	strtmi	r9, [fp], -sl, lsl #20
    13d4:	ldmdbvs	fp, {r0, r3, r4, r6, r9, fp, ip, sp, lr}^
    13d8:	svclt	0x00082900
    13dc:	blcs	9be8 <_IO_stdin_used@@Base+0x5b1c>
    13e0:	blls	3f5bc8 <_IO_stdin_used@@Base+0x3f1afc>
    13e4:	blcs	25c14 <_IO_stdin_used@@Base+0x21b48>
    13e8:	mvnhi	pc, #64	; 0x40
    13ec:	svcvs	0x005b9b06
    13f0:	blcs	26010 <_IO_stdin_used@@Base+0x21f44>
    13f4:	blls	3f5b88 <_IO_stdin_used@@Base+0x3f1abc>
    13f8:			; <UNDEFINED> instruction: 0xf0002b00
    13fc:	blls	4a23ac <_IO_stdin_used@@Base+0x49e2e0>
    1400:	andeq	pc, r1, r3, lsl #1
    1404:	stmiavc	r3!, {r4, r5, r6, r8, sp, lr, pc}
    1408:			; <UNDEFINED> instruction: 0xf43f2b00
    140c:	blls	32d02c <_IO_stdin_used@@Base+0x328f60>
    1410:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
    1414:	strbthi	pc, [r3], r0	; <UNPREDICTABLE>
    1418:	ldrmi	r1, [r9], r6, lsr #25
    141c:			; <UNDEFINED> instruction: 0xf859e004
    1420:	stmdbcs	r0, {r4, r8, r9, sl, fp, ip}
    1424:	ldrbhi	pc, [fp], r0	; <UNPREDICTABLE>
    1428:			; <UNDEFINED> instruction: 0xf7ff4630
    142c:	stmdacs	r0, {r1, r2, r8, sl, fp, sp, lr, pc}
    1430:			; <UNDEFINED> instruction: 0xf899d1f5
    1434:	cdpge	0, 7, cr12, cr4, cr12, {0}
    1438:	stmdacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    143c:	ldrtmi	r2, [r0], -r3, lsl #4
    1440:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    1444:	andgt	pc, r0, sp, asr #17
    1448:	ldcl	7, cr15, [r0, #1020]	; 0x3fc
    144c:			; <UNDEFINED> instruction: 0xf89d4633
    1450:	mcrcs	1, 0, r6, cr0, cr1, {6}
    1454:	mrcge	4, 6, APSR_nzcv, cr14, cr15, {1}
    1458:			; <UNDEFINED> instruction: 0xf1a63301
    145c:	bcs	10c1d34 <_IO_stdin_used@@Base+0x10bdc68>
    1460:	rscshi	pc, fp, r0, lsl #4
    1464:			; <UNDEFINED> instruction: 0xf012e8df
    1468:	rscseq	r0, r9, r2, lsr #10
    146c:	ldrsbteq	r0, [r9], #4
    1470:	ldrshteq	r0, [r9], #9
    1474:	ldrshteq	r0, [r9], #9
    1478:	ldrshteq	r0, [r9], #9
    147c:	ldrshteq	r0, [r9], #9
    1480:	ldrshteq	r0, [r9], #9
    1484:	ldrshteq	r0, [r9], #9
    1488:	ldrshteq	r0, [r9], #9
    148c:	ldrshteq	r0, [r9], #9
    1490:	ldrsheq	r0, [r7], #9
    1494:	ldrshteq	r0, [r9], #9
    1498:	ldrsheq	r0, [sp, #-9]
    149c:	ldrshteq	r0, [r9], #9
    14a0:	ldrshteq	r0, [r9], #9
    14a4:	ldrshteq	r0, [r9], #9
    14a8:	ldrshteq	r0, [r9], #9
    14ac:	rscseq	r0, r9, r9, asr r1
    14b0:	ldrshteq	r0, [r9], #9
    14b4:	ldrshteq	r0, [r9], #9
    14b8:	ldrshteq	r0, [r9], #9
    14bc:	ldrshteq	r0, [r9], #9
    14c0:	ldrsheq	r0, [r6, #-9]
    14c4:	ldrsheq	r0, [sp], #9
    14c8:	ldrshteq	r0, [r9], #9
    14cc:	ldrsbteq	r0, [r9], #7
    14d0:	cmpeq	r3, ip, asr #13
    14d4:	ldrsheq	r0, [r0, #-9]
    14d8:	sbcseq	r0, sp, sp, lsr r1
    14dc:	rscseq	r0, r9, sl, lsl r1
    14e0:	ldrshteq	r0, [r9], #9
    14e4:	ldrsheq	r0, [r7, -r9]
    14e8:	ldrsheq	r0, [r4, -r9]
    14ec:	tsteq	lr, r1, lsl r1
    14f0:			; <UNDEFINED> instruction: 0xf7ff2078
    14f4:	strmi	lr, [r6], -lr, lsr #26
    14f8:			; <UNDEFINED> instruction: 0xf43f2800
    14fc:	blls	16cf30 <_IO_stdin_used@@Base+0x168e64>
    1500:	tstvc	r3, pc, lsr #2
    1504:	strbvs	r2, [r3, -r0, lsl #6]
    1508:			; <UNDEFINED> instruction: 0xf7ff4620
    150c:	stmdacs	r0, {r2, r5, r6, r8, sl, fp, sp, lr, pc}
    1510:	addmi	fp, r4, #24, 30	; 0x60
    1514:	mcrrne	0, 7, sp, r2, cr10
    1518:			; <UNDEFINED> instruction: 0x1768f8df
    151c:	ldrbtmi	r9, [r9], #-10
    1520:	andls	r4, r8, #16, 12	; 0x1000000
    1524:	stc	7, cr15, [r8], {255}	; 0xff
    1528:	blls	2a7d50 <_IO_stdin_used@@Base+0x2a3c84>
    152c:	cmnle	fp, r0, lsl #16
    1530:	teqvc	r2, r1, lsl #4
    1534:	ldmdbvc	r1!, {r3, r4, ip, sp, lr}
    1538:	svceq	0x0084f01b
    153c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1540:	eorle	r6, r3, r3, lsr r7
    1544:			; <UNDEFINED> instruction: 0xf0402900
    1548:	strtmi	r8, [r0], -r6, ror #12
    154c:	stcl	7, cr15, [r4], {255}	; 0xff
    1550:	bne	43cdb8 <_IO_stdin_used@@Base+0x438cec>
    1554:	eorsvs	r4, r0, sl, asr r6
    1558:			; <UNDEFINED> instruction: 0xf0014630
    155c:	stmdblt	r8, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    1560:	svceq	0x0004f01b
    1564:	blls	375730 <_IO_stdin_used@@Base+0x371664>
    1568:			; <UNDEFINED> instruction: 0x4630465a
    156c:	tsteq	r4, r3, lsl #2	; <UNPREDICTABLE>
    1570:			; <UNDEFINED> instruction: 0xf856f002
    1574:			; <UNDEFINED> instruction: 0x3018f8da
    1578:	blls	1ae1ac <_IO_stdin_used@@Base+0x1aa0e0>
    157c:	ldrdlt	r6, [r3, -fp]
    1580:			; <UNDEFINED> instruction: 0xf8df675e
    1584:	ldrbtmi	r3, [fp], #-1796	; 0xfffff8fc
    1588:			; <UNDEFINED> instruction: 0xe64361de
    158c:	tstle	r9, r1, lsl #18
    1590:	usatcs	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    1594:	ldrtmi	r4, [r0], -r3, lsr #12
    1598:			; <UNDEFINED> instruction: 0xf7ff447a
    159c:	stmdacs	r0, {r2, r4, r6, r7, sl, fp, sp, lr, pc}
    15a0:	blls	3f8d48 <_IO_stdin_used@@Base+0x3f4c7c>
    15a4:	mrc	6, 0, r4, cr9, cr0, {1}
    15a8:	vmov	r2, s19
    15ac:	movwls	r1, #2576	; 0xa10
    15b0:			; <UNDEFINED> instruction: 0xf0029b0e
    15b4:			; <UNDEFINED> instruction: 0xf8daf84f
    15b8:	blcs	d620 <_IO_stdin_used@@Base+0x9554>
    15bc:			; <UNDEFINED> instruction: 0xf8cad1dd
    15c0:	bfi	r6, r8, #0, #27
    15c4:	bicle	r2, r0, r2, lsl #18
    15c8:			; <UNDEFINED> instruction: 0x26c4f8df
    15cc:	tstcs	r1, r3, lsr #12
    15d0:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    15d4:	ldc	7, cr15, [r6], #1020	; 0x3fc
    15d8:	stclle	8, cr2, [fp]
    15dc:	ssatcc	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    15e0:	mrc	6, 0, r4, cr9, cr0, {1}
    15e4:	ldrbtmi	r2, [fp], #-2704	; 0xfffff570
    15e8:	bne	43ce54 <_IO_stdin_used@@Base+0x438d88>
    15ec:	streq	pc, [ip], #-259	; 0xfffffefd
    15f0:	strls	r3, [r0], #-772	; 0xfffffcfc
    15f4:			; <UNDEFINED> instruction: 0xf82ef002
    15f8:			; <UNDEFINED> instruction: 0xf8dfe7bc
    15fc:			; <UNDEFINED> instruction: 0x4610169c
    1600:	ldrbtmi	r9, [r9], #-776	; 0xfffffcf8
    1604:	ldc	7, cr15, [r8], {255}	; 0xff
    1608:	eorsle	r2, r6, r0, lsl #16
    160c:	ldr	r9, [r3, r5, lsl #18]
    1610:	cdp	2, 0, cr2, cr9, cr1, {0}
    1614:			; <UNDEFINED> instruction: 0xf8132a90
    1618:	cdpcs	15, 0, cr6, cr0, cr1, {0}
    161c:	svcge	0x001df47f
    1620:			; <UNDEFINED> instruction: 0xf04be5f8
    1624:	ldrb	r0, [r6, r4, lsl #22]!
    1628:			; <UNDEFINED> instruction: 0x1670f8df
    162c:	movwls	r4, #42512	; 0xa610
    1630:	andls	r4, r8, #2030043136	; 0x79000000
    1634:	stc	7, cr15, [r0], {255}	; 0xff
    1638:	blls	2a7e60 <_IO_stdin_used@@Base+0x2a3d94>
    163c:	bicsle	r2, ip, r0, lsl #16
    1640:	teqvc	r2, r2, lsl #4
    1644:	ldmdbvc	r1!, {r3, r4, ip, sp, lr}
    1648:	blls	37b428 <_IO_stdin_used@@Base+0x37735c>
    164c:	mrc	6, 0, r4, cr8, cr0, {1}
    1650:	bvs	687e98 <_IO_stdin_used@@Base+0x683dcc>
    1654:			; <UNDEFINED> instruction: 0xffb0f001
    1658:			; <UNDEFINED> instruction: 0xf7ffe78c
    165c:	ldmdavs	r9!, {r1, r2, r3, r4, r7, sl, fp, sp, lr, pc}
    1660:			; <UNDEFINED> instruction: 0xf8336803
    1664:			; <UNDEFINED> instruction: 0xf4133016
    1668:			; <UNDEFINED> instruction: 0xf0006310
    166c:	stclne	6, cr8, [r0], #-60	; 0xffffffc4
    1670:	stc2	0, cr15, [ip], #8
    1674:	beq	fe43ce9c <_IO_stdin_used@@Base+0xfe438dd0>
    1678:	blls	23adb0 <_IO_stdin_used@@Base+0x236ce4>
    167c:	andsvc	r7, r8, r0, lsr r1
    1680:	smmlar	r9, r1, r9, r7
    1684:	blvc	fe03e7b8 <_IO_stdin_used@@Base+0xfe03a6ec>
    1688:			; <UNDEFINED> instruction: 0xf04be7c5
    168c:	strb	r0, [r2, r1, lsl #22]
    1690:	bleq	103d7c4 <_IO_stdin_used@@Base+0x10396f8>
    1694:			; <UNDEFINED> instruction: 0xf04be7bf
    1698:	ldr	r0, [ip, r0, lsr #22]!
    169c:	strmi	r3, [r8, #1281]!	; 0x501
    16a0:	strhi	pc, [fp], -r0, asr #6
    16a4:	eormi	pc, r5, r7, asr r8	; <UNPREDICTABLE>
    16a8:	ldrbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    16ac:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    16b0:	bl	ff0bf6b4 <_IO_stdin_used@@Base+0xff0bb5e8>
    16b4:			; <UNDEFINED> instruction: 0xf0002800
    16b8:			; <UNDEFINED> instruction: 0xf8df83c8
    16bc:	strtmi	r1, [r0], -r8, ror #11
    16c0:			; <UNDEFINED> instruction: 0xf7ff4479
    16c4:	stmdacs	r0, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    16c8:	ldrbhi	pc, [r9, #-0]!	; <UNPREDICTABLE>
    16cc:	ldrbne	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    16d0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    16d4:	bl	fec3f6d8 <_IO_stdin_used@@Base+0xfec3b60c>
    16d8:			; <UNDEFINED> instruction: 0xf0402800
    16dc:	andls	r8, r5, pc, lsr #11
    16e0:			; <UNDEFINED> instruction: 0xf002e598
    16e4:	andcs	pc, r0, r7, lsr #24
    16e8:	strbcs	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    16ec:	strcc	pc, [r8, #-2271]!	; 0xfffff721
    16f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    16f4:	blls	1d5b764 <_IO_stdin_used@@Base+0x1d57698>
    16f8:			; <UNDEFINED> instruction: 0xf040405a
    16fc:			; <UNDEFINED> instruction: 0xb0778598
    1700:	blhi	1bc9fc <_IO_stdin_used@@Base+0x1b8930>
    1704:	svchi	0x00f0e8bd
    1708:	bleq	23d83c <_IO_stdin_used@@Base+0x239770>
    170c:			; <UNDEFINED> instruction: 0xf04be783
    1710:	usada8	r0, r0, fp, r0
    1714:	bleq	bd848 <_IO_stdin_used@@Base+0xb977c>
    1718:			; <UNDEFINED> instruction: 0xf001e77d
    171c:	andcs	pc, r0, fp, lsr #29
    1720:			; <UNDEFINED> instruction: 0xf04be7e2
    1724:	ldrb	r0, [r6, -r0, lsl #23]!
    1728:			; <UNDEFINED> instruction: 0xf0039b05
    172c:			; <UNDEFINED> instruction: 0xf0130601
    1730:	movwls	r0, #33538	; 0x8302
    1734:	eorhi	pc, r4, #0
    1738:	blcs	2838c <_IO_stdin_used@@Base+0x242c0>
    173c:	subhi	pc, r2, #0
    1740:	strbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1744:	andsls	r2, r3, #268435456	; 0x10000000
    1748:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    174c:	tstcs	r1, r6, lsl #24
    1750:	strbcs	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1754:	stmdavs	r3!, {r3, r5, fp, sp, lr}
    1758:			; <UNDEFINED> instruction: 0xf7ff447a
    175c:	stmdavs	r0!, {r1, r3, r5, r6, sl, fp, sp, lr, pc}
    1760:	ldc	7, cr15, [r2], #-1020	; 0xfffffc04
    1764:	mcrrne	15, 2, r6, r4, cr5
    1768:			; <UNDEFINED> instruction: 0xf0002d00
    176c:			; <UNDEFINED> instruction: 0xf8df8092
    1770:	strcs	r9, [r1, -r8, asr #10]
    1774:	ldrbtmi	r9, [r9], #2821	; 0xb05
    1778:	ldrdlt	pc, [r4], #-141	; 0xffffff73
    177c:			; <UNDEFINED> instruction: 0xf0039a0a
    1780:	cdp	8, 0, cr0, cr8, cr1, {2}
    1784:	ldmdblt	r6, {r4, r9, fp, ip, pc}
    1788:	blcs	2013c <_IO_stdin_used@@Base+0x1c070>
    178c:			; <UNDEFINED> instruction: 0xf1b8d17a
    1790:	andle	r0, sl, r0, lsl #30
    1794:			; <UNDEFINED> instruction: 0xf1bb6868
    1798:	andle	r0, r3, r0, lsl #30
    179c:	ldrdcc	pc, [r8], -fp
    17a0:	andle	r4, r2, r3, lsl #5
    17a4:	bl	173f7a8 <_IO_stdin_used@@Base+0x173b6dc>
    17a8:	ldccs	6, cr4, [r4], {131}	; 0x83
    17ac:	msrhi	SP_abt, r0
    17b0:			; <UNDEFINED> instruction: 0xf0402e00
    17b4:	bvc	1ae1dc0 <_IO_stdin_used@@Base+0x1addcf4>
    17b8:			; <UNDEFINED> instruction: 0xf0402b00
    17bc:			; <UNDEFINED> instruction: 0xf8df8148
    17c0:	strdcs	r1, [r1], -ip
    17c4:	ldrbtmi	r6, [r9], #-2090	; 0xfffff7d6
    17c8:	stc	7, cr15, [sl], #-1020	; 0xfffffc04
    17cc:	ldrbtcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    17d0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    17d4:			; <UNDEFINED> instruction: 0xf7ff6818
    17d8:			; <UNDEFINED> instruction: 0x2e00eb50
    17dc:	rschi	pc, r2, r0
    17e0:	strbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    17e4:			; <UNDEFINED> instruction: 0xf85a7a69
    17e8:	stmdbcs	r2, {r0, r1, ip, sp, lr}
    17ec:			; <UNDEFINED> instruction: 0xf0006838
    17f0:	stmdbcs	r3, {r0, r1, r2, r5, r7, r8, pc}
    17f4:	orrshi	pc, ip, r0
    17f8:			; <UNDEFINED> instruction: 0xf0002901
    17fc:	bvc	aa1ea8 <_IO_stdin_used@@Base+0xa9dddc>
    1800:	svceq	0x0004f012
    1804:			; <UNDEFINED> instruction: 0x232ebf08
    1808:			; <UNDEFINED> instruction: 0xf012d004
    180c:	svclt	0x00140f20
    1810:	cmncs	r6, #402653185	; 0x18000001
    1814:	svceq	0x0008f012
    1818:	ldrbtcs	fp, [r2], #-3860	; 0xfffff0ec
    181c:			; <UNDEFINED> instruction: 0xf012242e
    1820:	strls	r0, [r0], #-3841	; 0xfffff0ff
    1824:	cmncs	r3, r4, lsl pc
    1828:			; <UNDEFINED> instruction: 0xf012212e
    182c:			; <UNDEFINED> instruction: 0xf0020f02
    1830:	svclt	0x00140212
    1834:	strtcs	r2, [lr], #-1125	; 0xfffffb9b
    1838:			; <UNDEFINED> instruction: 0xf8df2a10
    183c:	stmib	sp, {r3, r7, sl, sp}^
    1840:			; <UNDEFINED> instruction: 0xf04f1401
    1844:	svclt	0x000c0101
    1848:	strtcs	r2, [lr], #-1133	; 0xfffffb93
    184c:	strls	r4, [r3], #-1146	; 0xfffffb86
    1850:	bl	ffbbf854 <_IO_stdin_used@@Base+0xffbbb788>
    1854:	ldrbeq	r9, [fp], -r5, lsl #22
    1858:	addshi	pc, r5, r0, asr #2
    185c:			; <UNDEFINED> instruction: 0xf1bb683c
    1860:			; <UNDEFINED> instruction: 0xf0000f00
    1864:			; <UNDEFINED> instruction: 0xf8df80bc
    1868:	strtmi	r2, [r0], -r0, ror #8
    186c:	ldrdcc	pc, [r0], -fp
    1870:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1874:	bl	ff73f878 <_IO_stdin_used@@Base+0xff73b7ac>
    1878:			; <UNDEFINED> instruction: 0xf0402e00
    187c:	andcs	r8, r1, #132	; 0x84
    1880:			; <UNDEFINED> instruction: 0x46374634
    1884:	vstrcs.16	s12, [r0, #-218]	; 0xffffff26	; <UNPREDICTABLE>
    1888:	svcge	0x007df47f
    188c:	sublt	pc, r4, sp, asr #17
    1890:	blls	2260c0 <_IO_stdin_used@@Base+0x221ff4>
    1894:	svclt	0x00183b00
    1898:	cdpcs	3, 0, cr2, cr0, cr1, {0}
    189c:	orrhi	pc, r5, r0, asr #32
    18a0:	tstmi	r3, #20, 20	; 0x14000
    18a4:	tstls	r4, #8, 30
    18a8:			; <UNDEFINED> instruction: 0xf8dfd007
    18ac:	andcs	r3, sl, r4, lsl #8
    18b0:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    18b4:			; <UNDEFINED> instruction: 0xf7ff6829
    18b8:	blls	3fc830 <_IO_stdin_used@@Base+0x3f8764>
    18bc:			; <UNDEFINED> instruction: 0xf43f2b00
    18c0:	blls	1acf1c <_IO_stdin_used@@Base+0x1a8e50>
    18c4:			; <UNDEFINED> instruction: 0xf7ff6f1d
    18c8:	andls	lr, r8, r4, ror fp
    18cc:			; <UNDEFINED> instruction: 0xf0002d00
    18d0:	cdp	4, 1, cr8, cr9, cr3, {4}
    18d4:	movwcs	fp, #2576	; 0xa10
    18d8:	movwls	r9, #54293	; 0xd415
    18dc:	eorsge	pc, r8, sp, asr #17
    18e0:	blls	21b9a0 <_IO_stdin_used@@Base+0x2178d4>
    18e4:	umaalle	r4, r3, lr, r2
    18e8:	blcs	2029c <_IO_stdin_used@@Base+0x1c1d0>
    18ec:	blls	335df4 <_IO_stdin_used@@Base+0x331d28>
    18f0:	bvc	aedd44 <_IO_stdin_used@@Base+0xae9c78>
    18f4:	ldrle	r0, [fp, #-1689]!	; 0xfffff967
    18f8:	ldrbeq	r9, [sl], r5, lsl #22
    18fc:	adcshi	pc, r6, r0, asr #2
    1900:			; <UNDEFINED> instruction: 0xf10d9f0e
    1904:	blmi	ffb83e9c <_IO_stdin_used@@Base+0xffb7fdd0>
    1908:	andcs	sl, r0, #6656	; 0x1a00
    190c:	andcs	pc, r0, r9, asr #17
    1910:	strtmi	r6, [r8], r2, lsr #32
    1914:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    1918:	b	febbf91c <_IO_stdin_used@@Base+0xfebbb850>
    191c:	blmi	ffad44b4 <_IO_stdin_used@@Base+0xffad03e8>
    1920:	ldmpl	pc!, {r0, r3, r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
    1924:	andge	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    1928:	stmdavs	r0!, {r0, r3, sp, lr, pc}
    192c:	blcs	29f940 <_IO_stdin_used@@Base+0x29b874>
    1930:	teqhi	r7, r0	; <UNPREDICTABLE>
    1934:	bl	fe23f938 <_IO_stdin_used@@Base+0xfe23b86c>
    1938:	vmlal.s8	q1, d0, d0
    193c:	andcs	r8, r5, #142	; 0x8e
    1940:	andcs	r4, r0, r9, asr r6
    1944:			; <UNDEFINED> instruction: 0xf7ff683d
    1948:	ldrtmi	lr, [r3], -r2, asr #21
    194c:	strmi	r2, [r2], -r1, lsl #2
    1950:			; <UNDEFINED> instruction: 0xf7ff4628
    1954:	ldmdavs	r8!, {r1, r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    1958:	b	fe3bf95c <_IO_stdin_used@@Base+0xfe3bb890>
    195c:	ldrdcc	pc, [r0], -sl
    1960:	strbmi	r2, [r9], -sl, lsl #4
    1964:			; <UNDEFINED> instruction: 0xf7ff4620
    1968:	stmdacs	r0, {r1, r5, r6, r9, fp, sp, lr, pc}
    196c:			; <UNDEFINED> instruction: 0x4645dadd
    1970:	vstrcs.16	s12, [r0, #-218]	; 0xffffff26	; <UNPREDICTABLE>
    1974:	ldflsd	f5, [r5], {180}	; 0xb4
    1978:	ldrsbtge	pc, [r8], -sp	; <UNPREDICTABLE>
    197c:	bls	3685cc <_IO_stdin_used@@Base+0x364500>
    1980:	tstls	r2, #1275068416	; 0x4c000000
    1984:	stmdbvs	ip!, {r1, r4, r5, r8, sl, sp, lr, pc}
    1988:	stccs	8, cr6, [r0], {56}	; 0x38
    198c:	adcshi	pc, r8, r0
    1990:	bcs	43d1f8 <_IO_stdin_used@@Base+0x43912c>
    1994:	tstcs	r1, r3, lsr #12
    1998:			; <UNDEFINED> instruction: 0xf7ff2400
    199c:	strtmi	lr, [r7], -sl, asr #22
    19a0:	strb	r2, [pc, -r1, lsl #4]!
    19a4:	ldreq	r7, [sl, -fp, lsr #20]
    19a8:	adchi	pc, r1, r0, lsl #2
    19ac:			; <UNDEFINED> instruction: 0xf10007df
    19b0:			; <UNDEFINED> instruction: 0x079c8095
    19b4:	addhi	pc, sl, r0, lsl #2
    19b8:			; <UNDEFINED> instruction: 0xf10006d8
    19bc:	blls	161d04 <_IO_stdin_used@@Base+0x15dc38>
    19c0:	strbeq	pc, [r0], #-19	; 0xffffffed	; <UNPREDICTABLE>
    19c4:	andcs	fp, r1, #4, 30
    19c8:			; <UNDEFINED> instruction: 0xf43f4627
    19cc:	blmi	fee2d740 <_IO_stdin_used@@Base+0xfee29674>
    19d0:	andvc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    19d4:			; <UNDEFINED> instruction: 0xf1bb683c
    19d8:			; <UNDEFINED> instruction: 0xf47f0f00
    19dc:	ldmibmi	ip!, {r2, r6, r8, r9, sl, fp, sp, pc}
    19e0:	ldrbmi	r2, [r8], -r5, lsl #4
    19e4:			; <UNDEFINED> instruction: 0xf7ff4479
    19e8:	bmi	feebc3b8 <_IO_stdin_used@@Base+0xfeeb82ec>
    19ec:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    19f0:	strtmi	r4, [r0], -r3, lsl #12
    19f4:	bl	73f9f8 <_IO_stdin_used@@Base+0x73b92c>
    19f8:	mcrcs	7, 0, lr, cr0, cr14, {1}
    19fc:	adcshi	pc, r7, r0, asr #32
    1a00:			; <UNDEFINED> instruction: 0xf43f2f00
    1a04:	ldccs	14, cr10, [r4], {216}	; 0xd8
    1a08:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    1a0c:	mrcge	4, 6, APSR_nzcv, cr3, cr15, {1}
    1a10:			; <UNDEFINED> instruction: 0xf85a4ba7
    1a14:	ldmdavs	r9!, {r0, r1, ip, sp, lr}
    1a18:			; <UNDEFINED> instruction: 0xf7ff2020
    1a1c:	strbmi	lr, [fp], -sl, lsr #22
    1a20:			; <UNDEFINED> instruction: 0xf1092b13
    1a24:	ldmible	r6!, {r0, r8, fp}^
    1a28:			; <UNDEFINED> instruction: 0xf43f2e00
    1a2c:	ldmdavs	ip!, {r2, r6, r7, r9, sl, fp, sp, pc}
    1a30:	svceq	0x0000f1bb
    1a34:	bmi	fea35bf4 <_IO_stdin_used@@Base+0xfea31b28>
    1a38:			; <UNDEFINED> instruction: 0xf8db4620
    1a3c:	mrscs	r3, (UNDEF: 1)
    1a40:			; <UNDEFINED> instruction: 0xf7ff447a
    1a44:	bvc	1afc624 <_IO_stdin_used@@Base+0x1af8558>
    1a48:			; <UNDEFINED> instruction: 0xf43f2b00
    1a4c:	stmibmi	r3!, {r3, r4, r5, r7, r9, sl, fp, sp, pc}
    1a50:	ldrbtmi	r2, [r9], #-1
    1a54:	b	ff93fa58 <_IO_stdin_used@@Base+0xff93b98c>
    1a58:			; <UNDEFINED> instruction: 0x4645e6b8
    1a5c:	stmdavs	r0!, {r7, r9, sl, lr}
    1a60:	b	5bfa64 <_IO_stdin_used@@Base+0x5bb998>
    1a64:	svceq	0x0000f1b8
    1a68:	stmdavs	lr!, {r1, r7, ip, lr, pc}
    1a6c:	bne	fe43d2d4 <_IO_stdin_used@@Base+0xfe439208>
    1a70:			; <UNDEFINED> instruction: 0xf7ff4630
    1a74:	stmdacs	r0, {r2, r3, r7, r9, fp, sp, lr, pc}
    1a78:	movwcs	fp, #8100	; 0x1fa4
    1a7c:			; <UNDEFINED> instruction: 0xf6bf930d
    1a80:	stcls	15, cr10, [lr], {119}	; 0x77
    1a84:	blmi	fe28a2a0 <_IO_stdin_used@@Base+0xfe2861d4>
    1a88:	cdp	0, 1, cr2, cr9, cr0, {0}
    1a8c:	stmiapl	r7!, {r4, r7, r9, fp, ip}^
    1a90:			; <UNDEFINED> instruction: 0xf7ff683c
    1a94:	stmdavs	fp!, {r2, r3, r4, r9, fp, sp, lr, pc}
    1a98:	andsls	r9, r6, r7, lsl r3
    1a9c:	b	fe83faa0 <_IO_stdin_used@@Base+0xfe83b9d4>
    1aa0:			; <UNDEFINED> instruction: 0xf7ff6800
    1aa4:	ldmib	sp, {r1, r5, r6, r9, fp, sp, lr, pc}^
    1aa8:			; <UNDEFINED> instruction: 0x46012316
    1aac:	tstls	r0, r0, lsr #12
    1ab0:			; <UNDEFINED> instruction: 0xf7ff2101
    1ab4:			; <UNDEFINED> instruction: 0xe75beabe
    1ab8:	andcs	r4, sl, sp, ror fp
    1abc:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1ac0:	andvc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1ac4:			; <UNDEFINED> instruction: 0xf7ff6839
    1ac8:	sbfx	lr, r4, #21, #5
    1acc:	rsbcs	r4, r5, r8, ror fp
    1ad0:	andvc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1ad4:			; <UNDEFINED> instruction: 0xf7ff6839
    1ad8:	ldrb	lr, [r0, -ip, asr #21]!
    1adc:	rsbcs	r4, r3, r4, ror fp
    1ae0:	andvc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1ae4:			; <UNDEFINED> instruction: 0xf7ff6839
    1ae8:	bvc	afc600 <_IO_stdin_used@@Base+0xaf8534>
    1aec:	blmi	1c3b878 <_IO_stdin_used@@Base+0x1c377ac>
    1af0:			; <UNDEFINED> instruction: 0xf85a2072
    1af4:	ldmdavs	r9!, {r0, r1, ip, sp, lr}
    1af8:	b	feebfafc <_IO_stdin_used@@Base+0xfeebba30>
    1afc:	ldrb	r7, [r5, -fp, lsr #20]
    1b00:	ldmdami	r7!, {r0, r1, r9, sl, lr}^
    1b04:	tstcs	r1, r4, lsl #4
    1b08:			; <UNDEFINED> instruction: 0x46274478
    1b0c:	b	3bfb10 <_IO_stdin_used@@Base+0x3bba44>
    1b10:	ldrt	r2, [r7], r1, lsl #4
    1b14:	andcs	r4, r5, #1884160	; 0x1cc000
    1b18:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    1b1c:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b20:	tstcs	r1, r1, ror sl
    1b24:			; <UNDEFINED> instruction: 0x4603447a
    1b28:			; <UNDEFINED> instruction: 0xf7ff4620
    1b2c:	strb	lr, [r2], -r2, lsl #21
    1b30:	stmdami	lr!, {r0, r1, r9, sl, lr}^
    1b34:	tstcs	r1, r7, lsl #4
    1b38:			; <UNDEFINED> instruction: 0xf7ff4478
    1b3c:			; <UNDEFINED> instruction: 0xe689e9f8
    1b40:	stmdami	fp!, {r0, r1, r9, sl, lr}^
    1b44:	tstcs	r1, r7, lsl #4
    1b48:			; <UNDEFINED> instruction: 0xf7ff4478
    1b4c:			; <UNDEFINED> instruction: 0xe681e9f0
    1b50:	stmdami	r8!, {r0, r1, r9, sl, lr}^
    1b54:	ldrbtmi	r2, [r8], #-519	; 0xfffffdf9
    1b58:	stmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b5c:	blmi	153b54c <_IO_stdin_used@@Base+0x1537480>
    1b60:			; <UNDEFINED> instruction: 0xf85a206d
    1b64:	ldmdavs	r9!, {r0, r1, ip, sp, lr}
    1b68:	b	fe0bfb6c <_IO_stdin_used@@Base+0xfe0bbaa0>
    1b6c:	ldccs	7, cr14, [r4], {39}	; 0x27
    1b70:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    1b74:	svcge	0x004cf47f
    1b78:			; <UNDEFINED> instruction: 0xf85a4b4d
    1b7c:	ldrb	r7, [r6, -r3]
    1b80:	svcvs	0x001d9b06
    1b84:	cfmadd32cs	mvax1, mvfx4, mvfx0, mvfx11
    1b88:	rsbhi	pc, sl, #0
    1b8c:			; <UNDEFINED> instruction: 0xf0002d00
    1b90:	blls	4e25ac <_IO_stdin_used@@Base+0x4de4e0>
    1b94:	blmi	11ae7c8 <_IO_stdin_used@@Base+0x11aa6fc>
    1b98:	andsls	r2, r4, #268435456	; 0x10000000
    1b9c:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1ba0:			; <UNDEFINED> instruction: 0x4645e5d4
    1ba4:	ldmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ba8:	bls	1bb738 <_IO_stdin_used@@Base+0x1b766c>
    1bac:	bcs	1d7fc <_IO_stdin_used@@Base+0x19730>
    1bb0:	mcrge	4, 4, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    1bb4:			; <UNDEFINED> instruction: 0xf43f2b00
    1bb8:	ldrbt	sl, [r6], -r0, lsl #29
    1bbc:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bc0:	str	r9, [r6], r8
    1bc4:	blmi	eb0144 <_IO_stdin_used@@Base+0xeac078>
    1bc8:	andsls	r2, r3, #0, 4
    1bcc:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1bd0:	blls	2bb2c8 <_IO_stdin_used@@Base+0x2b71fc>
    1bd4:	andeq	pc, r1, r3, lsl #1
    1bd8:	movwcs	lr, #5510	; 0x1586
    1bdc:	blmi	d26834 <_IO_stdin_used@@Base+0xd22768>
    1be0:	stmdbmi	r5, {r0, sl, sp}^
    1be4:	ldrls	r2, [r3], #-517	; 0xfffffdfb
    1be8:			; <UNDEFINED> instruction: 0xf85a2000
    1bec:	ldrbtmi	r5, [r9], #-3
    1bf0:			; <UNDEFINED> instruction: 0xf7ff682c
    1bf4:	stmdbmi	r1, {r2, r3, r5, r6, r8, fp, sp, lr, pc}^
    1bf8:	ldrbtmi	r2, [r9], #-788	; 0xfffffcec
    1bfc:	mrscs	r9, (UNDEF: 17)
    1c00:	strtmi	r4, [r0], -r2, lsl #12
    1c04:	b	53fc08 <_IO_stdin_used@@Base+0x53bb3c>
    1c08:	svclt	0x0000e5a0
    1c0c:	muleq	r1, r8, sp
    1c10:	andeq	r4, r1, r8, asr #29
    1c14:	andeq	r3, r0, r4, lsr #18
    1c18:	andeq	r0, r0, ip, lsl #2
    1c1c:	andeq	r5, r1, r6, lsr #1
    1c20:	ldrdeq	r3, [r0], -r0
    1c24:	andeq	r3, r0, r0, ror #17
    1c28:	andeq	r4, r1, ip, asr #26
    1c2c:	andeq	r2, r0, r7, lsl #27
    1c30:	andeq	r1, r0, r9, lsr #5
    1c34:	andeq	r5, r1, r6, asr #32
    1c38:	andeq	r5, r1, r0, asr #32
    1c3c:	andeq	r5, r1, lr, lsr #32
    1c40:	andeq	r5, r1, sl, lsr #32
    1c44:	andeq	r4, r1, r6, ror #31
    1c48:	muleq	r1, lr, pc	; <UNPREDICTABLE>
    1c4c:	andeq	r3, r0, r6, ror r6
    1c50:	andeq	r4, r1, r0, lsl #31
    1c54:	andeq	r3, r0, r0, lsl #16
    1c58:	andeq	r4, r1, r2, ror #30
    1c5c:	andeq	r4, r1, sl, asr #30
    1c60:	andeq	r4, r1, r0, lsr pc
    1c64:	andeq	r4, r1, r6, lsl pc
    1c68:	strdeq	r4, [r1], -ip
    1c6c:	andeq	r4, r1, r4, ror #29
    1c70:	andeq	r4, r1, ip, lsr #29
    1c74:	muleq	r1, r0, lr
    1c78:	andeq	r3, r0, sl, lsr #18
    1c7c:	strdeq	r3, [r0], -ip
    1c80:	andeq	r3, r0, sl, lsr #12
    1c84:	ldrdeq	r3, [r0], -r2
    1c88:	andeq	r4, r1, r2, lsl #25
    1c8c:	andeq	r3, r0, ip, ror #10
    1c90:	andeq	r3, r0, sl, lsr r5
    1c94:	andeq	r4, r1, r2, lsr #24
    1c98:	muleq	r0, sl, r4
    1c9c:	andeq	r3, r0, r8, ror #8
    1ca0:	andeq	r3, r0, r2, asr #4
    1ca4:	ldrdeq	r3, [r0], -r8
    1ca8:	andeq	r3, r0, sl, asr #7
    1cac:	ldrdeq	r4, [r1], -ip
    1cb0:	andeq	r0, r0, r0, lsl r1
    1cb4:	andeq	r3, r0, ip, ror #9
    1cb8:	andeq	r3, r0, lr, ror #3
    1cbc:	muleq	r0, r6, r4
    1cc0:	andeq	r0, r0, r0, lsr #2
    1cc4:	andeq	r3, r0, r8, lsr r4
    1cc8:	andeq	r3, r0, r2, lsr #8
    1ccc:	andeq	r0, r0, r8, lsl r1
    1cd0:	andeq	r3, r0, r4, ror #4
    1cd4:	andeq	r3, r0, r6, ror #4
    1cd8:	andeq	r3, r0, r4, lsl r2
    1cdc:	andeq	r3, r0, r2, lsl r2
    1ce0:	muleq	r0, r4, r1
    1ce4:	andeq	r3, r0, lr, lsr #2
    1ce8:	andeq	r3, r0, r0, lsr r1
    1cec:	andeq	r3, r0, r4, asr #2
    1cf0:	andeq	r3, r0, r4, lsr #2
    1cf4:	andeq	r3, r0, lr, lsl r1
    1cf8:	andeq	r3, r0, r2, lsr r0
    1cfc:	andeq	r2, r0, sl, lsr sl
    1d00:			; <UNDEFINED> instruction: 0xf8df6a1b
    1d04:	ldrbtmi	r0, [r8], #-1496	; 0xfffffa28
    1d08:			; <UNDEFINED> instruction: 0xf7ff9313
    1d0c:			; <UNDEFINED> instruction: 0xee08e916
    1d10:	stmdacs	r0, {r4, r9, fp}
    1d14:	addshi	pc, sl, #0
    1d18:	stmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d1c:	strbcc	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    1d20:	mcr	4, 0, r4, cr9, cr11, {3}
    1d24:			; <UNDEFINED> instruction: 0xf8df3a10
    1d28:	ldrbtmi	r3, [fp], #-1468	; 0xfffffa44
    1d2c:	bcc	fe43d558 <_IO_stdin_used@@Base+0xfe43948c>
    1d30:	ldrcc	pc, [r4, #2271]!	; 0x8df
    1d34:	mcr	4, 0, r4, cr10, cr11, {3}
    1d38:			; <UNDEFINED> instruction: 0xf8df3a10
    1d3c:	ldrbtmi	r3, [fp], #-1456	; 0xfffffa50
    1d40:	bcc	fe43d570 <_IO_stdin_used@@Base+0xfe4394a4>
    1d44:	cdp	0, 1, cr9, cr8, cr14, {0}
    1d48:			; <UNDEFINED> instruction: 0xf7ff0a10
    1d4c:	stmdacs	r0, {r1, r3, r7, r8, fp, sp, lr, pc}
    1d50:	orrshi	pc, r6, r0
    1d54:	blcc	c21068 <_IO_stdin_used@@Base+0xc1cf9c>
    1d58:	ldmle	r4!, {r0, r3, r8, r9, fp, sp}^
    1d5c:	andcs	r3, sl, #19
    1d60:			; <UNDEFINED> instruction: 0xf7ff2100
    1d64:	blls	3bbf4c <_IO_stdin_used@@Base+0x3b7e80>
    1d68:	strmi	r4, [r7], -r3, lsl #5
    1d6c:	ldcge	0, cr13, [r9], {235}	; 0xeb
    1d70:	cfmsub32	mvax0, mvfx4, mvfx9, mvfx3
    1d74:	tstcs	r1, r0, lsl sl
    1d78:			; <UNDEFINED> instruction: 0xf7ff4620
    1d7c:	stmdacs	r0, {r2, r5, r6, r7, fp, sp, lr, pc}
    1d80:	eorhi	pc, r1, #192, 4
    1d84:	stmdavs	r0!, {r1, r3, r4, r8, sl, fp, sp, pc}
    1d88:			; <UNDEFINED> instruction: 0xf0024629
    1d8c:	stmdacs	r0, {r0, r2, r4, r7, r8, fp, ip, sp, lr, pc}
    1d90:	andshi	pc, ip, #64	; 0x40
    1d94:			; <UNDEFINED> instruction: 0xf7ff6820
    1d98:			; <UNDEFINED> instruction: 0xf8d5e87c
    1d9c:	mrc	0, 0, fp, cr9, cr8, {0}
    1da0:			; <UNDEFINED> instruction: 0x46381a90
    1da4:	ldc2l	0, cr15, [r2]
    1da8:	strbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    1dac:	sxtab16mi	r4, r0, r9, ror #8
    1db0:			; <UNDEFINED> instruction: 0xf0004638
    1db4:			; <UNDEFINED> instruction: 0xf8dffceb
    1db8:	ldrbtmi	r1, [r9], #-1340	; 0xfffffac4
    1dbc:	ldrtmi	r4, [r8], -r1, lsl #13
    1dc0:	stc2l	0, cr15, [r4]
    1dc4:			; <UNDEFINED> instruction: 0xf1b84682
    1dc8:			; <UNDEFINED> instruction: 0xf0000f00
    1dcc:	ldmib	r8, {r0, r3, r5, r6, r7, r8, pc}^
    1dd0:	stmib	sp, {sl, ip, sp}^
    1dd4:			; <UNDEFINED> instruction: 0xf1b9340a
    1dd8:			; <UNDEFINED> instruction: 0xf0000f00
    1ddc:	ldmib	r9, {r1, r2, r5, r6, r7, r8, pc}^
    1de0:	stmib	sp, {sl, ip, sp}^
    1de4:			; <UNDEFINED> instruction: 0xf1ba3408
    1de8:			; <UNDEFINED> instruction: 0xf0000f00
    1dec:	ldmib	sl, {r0, r1, r5, r6, r7, r8, pc}^
    1df0:	stmib	sp, {sl, ip, sp}^
    1df4:	blls	34ee14 <_IO_stdin_used@@Base+0x34ad48>
    1df8:	rsbsle	r2, r2, r0, lsl #22
    1dfc:	eorsls	pc, ip, sp, asr #17
    1e00:	subhi	pc, r8, sp, asr #17
    1e04:	ldmib	sp, {r0, r2, r3, sl, fp, ip, pc}^
    1e08:	ldmib	sp, {r1, r3, r9, sl, ip, lr}^
    1e0c:	and	r8, ip, r8, lsl #18
    1e10:	ldrdeq	lr, [r6, -sp]
    1e14:	svclt	0x00084299
    1e18:			; <UNDEFINED> instruction: 0xd0544290
    1e1c:	svclt	0x0008429e
    1e20:	umaalle	r4, r8, r5, r2
    1e24:			; <UNDEFINED> instruction: 0x2c006924
    1e28:	ldmib	r4, {r0, r1, r2, r4, r6, ip, lr, pc}^
    1e2c:	strbmi	r2, [fp, #-770]	; 0xfffffcfe
    1e30:	strbmi	fp, [r2, #-3848]	; 0xfffff0f8
    1e34:	stmdavs	r0!, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
    1e38:	ldrbmi	r2, [sl], -r2, lsl #6
    1e3c:	rsbscc	r4, r0, r9, lsr r6
    1e40:	stc2	0, cr15, [r8]
    1e44:	movwcs	lr, #10708	; 0x29d4
    1e48:	movwcs	lr, #6114	; 0x17e2
    1e4c:			; <UNDEFINED> instruction: 0xf7ff9305
    1e50:	stmibvs	fp!, {r0, r5, r6, r7, r8, fp, ip, sp, pc}
    1e54:			; <UNDEFINED> instruction: 0xf0002b00
    1e58:	movwcs	r8, #552	; 0x228
    1e5c:	cdp	2, 0, cr2, cr9, cr9, {0}
    1e60:	movwls	r3, #23056	; 0x5a10
    1e64:	bcs	fe43d68c <_IO_stdin_used@@Base+0xfe4395c0>
    1e68:	streq	pc, [ip], #2271	; 0x8df
    1e6c:	stmdavs	r1, {r3, r4, r5, r6, sl, lr}
    1e70:	blls	42e39c <_IO_stdin_used@@Base+0x42a2d0>
    1e74:			; <UNDEFINED> instruction: 0xf8df3010
    1e78:	movwls	r2, #1156	; 0x484
    1e7c:	blls	45306c <_IO_stdin_used@@Base+0x44efa0>
    1e80:			; <UNDEFINED> instruction: 0xf0019301
    1e84:			; <UNDEFINED> instruction: 0xf8dffd83
    1e88:	ldrbtmi	r0, [r8], #-1144	; 0xfffffb88
    1e8c:	stmdbcs	r0, {r0, r6, fp, sp, lr}
    1e90:	stmibge	r6!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
    1e94:	andscc	r9, r0, r0, lsl fp
    1e98:	strbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1e9c:	ldrbtmi	r9, [sl], #-768	; 0xfffffd00
    1ea0:	movwls	r9, #6929	; 0x1b11
    1ea4:	ldc2l	0, cr15, [r2, #-4]!
    1ea8:	ldmiblt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1eac:	cdp	2, 0, cr2, cr9, cr1, {0}
    1eb0:			; <UNDEFINED> instruction: 0xf7ff2a10
    1eb4:	stmdavs	r0!, {r4, r5, r7, r8, r9, fp, ip, sp, pc}
    1eb8:	ldrbmi	r2, [sl], -r1, lsl #6
    1ebc:	rsbscc	r4, r0, r9, lsr r6
    1ec0:	stc2l	0, cr15, [r8, #-0]
    1ec4:	stmdavs	r0!, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    1ec8:	ldrbmi	r2, [sl], -r8, lsl #6
    1ecc:	rsbscc	r4, r0, r9, lsr r6
    1ed0:	stc2l	0, cr15, [r0, #-0]
    1ed4:	movwcs	lr, #10708	; 0x29d4
    1ed8:			; <UNDEFINED> instruction: 0xf8dde7a0
    1edc:			; <UNDEFINED> instruction: 0xf8dd903c
    1ee0:	blls	322008 <_IO_stdin_used@@Base+0x31df3c>
    1ee4:	rsbsle	r2, r1, r0, lsl #22
    1ee8:	ldrcc	pc, [ip], #-2271	; 0xfffff721
    1eec:	ldrbtmi	r9, [fp], #-3596	; 0xfffff1f4
    1ef0:	strbmi	r9, [r3], -pc, lsl #6
    1ef4:			; <UNDEFINED> instruction: 0x461f46b8
    1ef8:	ldmib	sp, {r1, r2, r3, sp, lr, pc}^
    1efc:	adcmi	r2, fp, #402653184	; 0x18000000
    1f00:	adcmi	fp, r2, #8, 30
    1f04:	ldmib	sp, {r2, r6, ip, lr, pc}^
    1f08:	adcmi	r2, fp, #671088640	; 0x28000000
    1f0c:	adcmi	fp, r2, #8, 30
    1f10:	ldmibvs	r6!, {r1, r2, r5, ip, lr, pc}
    1f14:	subsle	r2, r6, r0, lsl #28
    1f18:	strmi	lr, [r2, #-2518]	; 0xfffff62a
    1f1c:	movwcs	lr, #35293	; 0x89dd
    1f20:	svclt	0x000842ab
    1f24:	mvnle	r4, r2, lsr #5
    1f28:	svceq	0x0000f1b9
    1f2c:	addhi	pc, r1, r0
    1f30:	movwcs	lr, #2521	; 0x9d9
    1f34:	svclt	0x000842ab
    1f38:	bicsle	r4, lr, r2, lsr #5
    1f3c:			; <UNDEFINED> instruction: 0x0118e9d9
    1f40:	movwcs	lr, #18902	; 0x49d6
    1f44:	svclt	0x00084299
    1f48:			; <UNDEFINED> instruction: 0xd1d64290
    1f4c:	movwcs	r6, #10288	; 0x2830
    1f50:			; <UNDEFINED> instruction: 0x4641465a
    1f54:			; <UNDEFINED> instruction: 0xf0003070
    1f58:	ldmib	r6, {r0, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    1f5c:	strb	r4, [ip, r2, lsl #10]
    1f60:	rsbsle	r2, r1, r0, lsl #30
    1f64:	movwcs	lr, #2519	; 0x9d7
    1f68:	svclt	0x000842ab
    1f6c:	bicsle	r4, r0, r2, lsr #5
    1f70:			; <UNDEFINED> instruction: 0x0118e9d7
    1f74:	movwcs	lr, #18902	; 0x49d6
    1f78:	svclt	0x00084299
    1f7c:			; <UNDEFINED> instruction: 0xd1c84290
    1f80:	movwcs	r6, #6192	; 0x1830
    1f84:			; <UNDEFINED> instruction: 0x4641465a
    1f88:			; <UNDEFINED> instruction: 0xf0003070
    1f8c:	strb	pc, [r0, r3, ror #25]	; <UNPREDICTABLE>
    1f90:	svceq	0x0000f1ba
    1f94:	ldmib	sl, {r0, r6, ip, lr, pc}^
    1f98:	adcmi	r2, fp, #0, 6
    1f9c:	adcmi	fp, r2, #8, 30
    1fa0:	ldmib	sl, {r0, r4, r5, r7, r8, ip, lr, pc}^
    1fa4:	ldmib	r6, {r3, r4, r8}^
    1fa8:	addsmi	r2, r9, #4, 6	; 0x10000000
    1fac:	addsmi	fp, r0, #8, 30
    1fb0:	ldmdavs	r0!, {r0, r3, r5, r7, r8, ip, lr, pc}
    1fb4:	ldrbmi	r2, [sl], -r8, lsl #6
    1fb8:	rsbscc	r4, r0, r1, asr #12
    1fbc:	stc2l	0, cr15, [sl], {0}
    1fc0:	strmi	lr, [r2, #-2518]	; 0xfffff62a
    1fc4:			; <UNDEFINED> instruction: 0x463be79f
    1fc8:	ldrmi	r4, [r8], r7, asr #12
    1fcc:	svceq	0x0000f1ba
    1fd0:	ldrbmi	sp, [r0], -r2
    1fd4:	svc	0x005cf7fe
    1fd8:	svceq	0x0000f1b8
    1fdc:	strbmi	sp, [r0], -r2
    1fe0:	svc	0x0056f7fe
    1fe4:	svceq	0x0000f1b9
    1fe8:	strbmi	sp, [r8], -r2
    1fec:	svc	0x0050f7fe
    1ff0:			; <UNDEFINED> instruction: 0x46389b10
    1ff4:	vstrls	s18, [ip, #-68]	; 0xffffffbc
    1ff8:			; <UNDEFINED> instruction: 0x9c0d9913
    1ffc:	ldrbmi	r9, [fp], -r2, lsl #6
    2000:	strtmi	r9, [sl], -r3, lsl #4
    2004:	strtmi	r9, [r1], -r0, lsl #2
    2008:	ldc2l	0, cr15, [r4, #-0]
    200c:			; <UNDEFINED> instruction: 0x462a465b
    2010:	ldrtmi	r4, [r8], -r1, lsr #12
    2014:	cdp2	0, 13, cr15, cr4, cr0, {0}
    2018:	mrc	6, 0, lr, cr10, cr5, {4}
    201c:			; <UNDEFINED> instruction: 0x46401a10
    2020:	blx	fed3e02a <_IO_stdin_used@@Base+0xfed39f5e>
    2024:	strmi	lr, [r2, #-2518]	; 0xfffff62a
    2028:	stmdacs	r0, {r1, r7, r9, sl, lr}
    202c:	svcge	0x006bf43f
    2030:	stmdbls	pc, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    2034:			; <UNDEFINED> instruction: 0xf0004640
    2038:	ldmib	r6, {r0, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}^
    203c:	strmi	r4, [r1], r2, lsl #10
    2040:			; <UNDEFINED> instruction: 0xf43f2800
    2044:			; <UNDEFINED> instruction: 0xe773af5a
    2048:	bne	fe43d8b8 <_IO_stdin_used@@Base+0xfe4397ec>
    204c:			; <UNDEFINED> instruction: 0xf0004640
    2050:			; <UNDEFINED> instruction: 0x4607fb9d
    2054:			; <UNDEFINED> instruction: 0xf43f2800
    2058:	ldmib	r6, {r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}^
    205c:	str	r4, [r1, r2, lsl #10]
    2060:	rsc	fp, r6, r5, lsr #18
    2064:	blcs	1c5d8 <_IO_stdin_used@@Base+0x1850c>
    2068:	addshi	pc, r7, r0
    206c:	bcs	209dc <_IO_stdin_used@@Base+0x1c910>
    2070:	blls	4f6858 <_IO_stdin_used@@Base+0x4f278c>
    2074:			; <UNDEFINED> instruction: 0xf0402b00
    2078:	movwcs	r8, #4294	; 0x10c6
    207c:	str	r9, [r2, #788]!	; 0x314
    2080:	beq	43d8e8 <_IO_stdin_used@@Base+0x43981c>
    2084:	ldmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2088:	stmdblt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    208c:	blcs	28cd0 <_IO_stdin_used@@Base+0x24c04>
    2090:	stmibge	ip!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    2094:	svc	0x008cf7fe
    2098:	strbt	r9, [pc], #-1293	; 20a0 <__snprintf_chk@plt+0xf90>
    209c:	tstls	r4, #16, 22	; 0x4000
    20a0:	cfmulsge	mvf14, mvf10, mvf11
    20a4:	ldrtmi	r2, [r0], -r0, lsl #10
    20a8:			; <UNDEFINED> instruction: 0xf0016035
    20ac:	stmibvs	r4!, {r0, r5, r6, r8, fp, ip, sp, lr, pc}
    20b0:	rsble	r2, r2, r0, lsl #24
    20b4:	subshi	pc, r4, #14614528	; 0xdf0000
    20b8:	subsls	pc, r4, #14614528	; 0xdf0000
    20bc:	subsge	pc, r4, #14614528	; 0xdf0000
    20c0:			; <UNDEFINED> instruction: 0xf8dd44f8
    20c4:	ldrbtmi	fp, [r9], #84	; 0x54
    20c8:			; <UNDEFINED> instruction: 0x960644fa
    20cc:	svcvs	0x0063e004
    20d0:	ldrmi	r4, [ip], -r5, lsr #12
    20d4:	suble	r2, pc, r0, lsl #22
    20d8:	blcs	2056c <_IO_stdin_used@@Base+0x1c4a0>
    20dc:	stmdavs	r7!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    20e0:	movtlt	r7, #47163	; 0xb83b
    20e4:			; <UNDEFINED> instruction: 0x46034638
    20e8:	ldmdavc	sl, {r0, ip, sp}^
    20ec:	mvnsle	r2, r0, lsl #20
    20f0:	stceq	8, cr15, [r1], {16}
    20f4:	tstle	r0, pc, lsr #16
    20f8:	andle	r4, lr, #-268435447	; 0xf0000009
    20fc:	andsvc	r4, r8, r0, lsl r6
    2100:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    2104:	eoreq	pc, pc, #-2147483608	; 0x80000028
    2108:	blx	fec92b8c <_IO_stdin_used@@Base+0xfec8eac0>
    210c:	b	13feb1c <_IO_stdin_used@@Base+0x13faa50>
    2110:	svclt	0x00281252
    2114:	bcs	a91c <_IO_stdin_used@@Base+0x6850>
    2118:	blls	1b68e4 <_IO_stdin_used@@Base+0x1b2818>
    211c:	ldmdblt	r6, {r1, r2, r3, r4, fp, sp, lr}
    2120:	ldmdavs	r6!, {r1, r3, sp, lr, pc}^
    2124:	ldmdavs	r0!, {r1, r2, r6, r8, ip, sp, pc}
    2128:			; <UNDEFINED> instruction: 0xf7fe4639
    212c:	stmdacs	r0, {r1, r2, r7, r9, sl, fp, sp, lr, pc}
    2130:	svcvs	0x0063d1f7
    2134:	strb	r4, [ip, r5, lsr #12]
    2138:	andcs	r4, r5, #121856	; 0x1dc00
    213c:	andcs	r4, r0, r1, asr #12
    2140:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2144:			; <UNDEFINED> instruction: 0xf7fe681e
    2148:	stmdavs	r3!, {r1, r6, r7, r9, sl, fp, sp, lr, pc}
    214c:	strmi	r2, [r2], -r1, lsl #2
    2150:			; <UNDEFINED> instruction: 0xf7fe4630
    2154:	tstlt	sp, lr, ror #30
    2158:	strbvs	r6, [fp, -r3, ror #30]!
    215c:			; <UNDEFINED> instruction: 0x3018f8d9
    2160:			; <UNDEFINED> instruction: 0x201cf8da
    2164:	svcvs	0x006342a3
    2168:			; <UNDEFINED> instruction: 0xf8c9bf08
    216c:	adcmi	r3, r2, #24
    2170:			; <UNDEFINED> instruction: 0xf8cad1af
    2174:			; <UNDEFINED> instruction: 0xe7ac501c
    2178:	ldmdavs	r4!, {r1, r2, r9, sl, fp, ip, pc}
    217c:			; <UNDEFINED> instruction: 0xf43f2c00
    2180:			; <UNDEFINED> instruction: 0x4625a859
    2184:	stmdavs	r8!, {r2, r5, r6, fp, sp, lr}
    2188:	mcr	7, 4, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    218c:			; <UNDEFINED> instruction: 0xf7fe4628
    2190:	stccs	14, cr14, [r0], {128}	; 0x80
    2194:			; <UNDEFINED> instruction: 0xf7ffd1f5
    2198:	tstls	r4, #5046272	; 0x4d0000
    219c:	blt	ffa001a0 <_IO_stdin_used@@Base+0xff9fc0d4>
    21a0:	strcs	r2, [r0], #-768	; 0xfffffd00
    21a4:	strcc	lr, [sl], #-2509	; 0xfffff633
    21a8:	movwcs	lr, #1557	; 0x615
    21ac:	stmib	sp, {sl, sp}^
    21b0:	ldr	r3, [r8], -r8, lsl #8
    21b4:	strcs	r2, [r0], #-768	; 0xfffffd00
    21b8:	strcc	lr, [r6], #-2509	; 0xfffff633
    21bc:	movwcs	lr, #9755	; 0x261b
    21c0:			; <UNDEFINED> instruction: 0xf7ff9305
    21c4:			; <UNDEFINED> instruction: 0xf04fb827
    21c8:	strb	r0, [r8, #2816]!	; 0xb00
    21cc:			; <UNDEFINED> instruction: 0xf04f6820
    21d0:			; <UNDEFINED> instruction: 0xf7fe0b00
    21d4:	strb	lr, [r2, #3678]!	; 0xe5e
    21d8:			; <UNDEFINED> instruction: 0xf7ff950d
    21dc:	vldrls	d11, [r5, #-828]	; 0xfffffcc4
    21e0:	blmi	134a9fc <_IO_stdin_used@@Base+0x1346930>
    21e4:	stmdbmi	sp, {sp}^
    21e8:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    21ec:			; <UNDEFINED> instruction: 0xf7fe681d
    21f0:	strls	lr, [r0], #-3694	; 0xfffff192
    21f4:	ldmdavs	fp!, {r0, r8, sp}
    21f8:	strtmi	r4, [r8], -r2, lsl #12
    21fc:	svc	0x0018f7fe
    2200:			; <UNDEFINED> instruction: 0xf0002000
    2204:	movwcs	pc, #6913	; 0x1b01	; <UNPREDICTABLE>
    2208:			; <UNDEFINED> instruction: 0xf7ff9314
    220c:	andls	fp, sl, #626688	; 0x99000
    2210:			; <UNDEFINED> instruction: 0xf7ff9212
    2214:			; <UNDEFINED> instruction: 0x4630b8f0
    2218:	mrc	7, 1, APSR_nzcv, cr10, cr14, {7}
    221c:	movwcs	r4, #2368	; 0x940
    2220:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2224:			; <UNDEFINED> instruction: 0xf7fe4618
    2228:			; <UNDEFINED> instruction: 0xf000ee52
    222c:			; <UNDEFINED> instruction: 0xf7fefaed
    2230:	bls	43dba0 <_IO_stdin_used@@Base+0x439ad4>
    2234:	andsls	r4, r4, #19922944	; 0x1300000
    2238:	bllt	cc023c <_IO_stdin_used@@Base+0xcbc170>
    223c:	andcs	r4, r5, #933888	; 0xe4000
    2240:	ldrbtmi	r2, [r9], #-0
    2244:	mcr	7, 2, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    2248:	blx	ff7be250 <_IO_stdin_used@@Base+0xff7ba184>
    224c:	andcs	r9, r5, #5376	; 0x1500
    2250:	ldmdbmi	r5!, {r0, r4, r5, r8, r9, fp, lr}
    2254:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    2258:			; <UNDEFINED> instruction: 0xf7fe681c
    225c:	andls	lr, r5, r8, lsr lr
    2260:	mrc	7, 5, APSR_nzcv, cr14, cr14, {7}
    2264:			; <UNDEFINED> instruction: 0xf7fe6800
    2268:	bls	17dc70 <_IO_stdin_used@@Base+0x179ba4>
    226c:	strmi	r2, [r3], -r1, lsl #2
    2270:			; <UNDEFINED> instruction: 0xf7fe4620
    2274:	ldrdcs	lr, [r1], -lr	; <UNPREDICTABLE>
    2278:	mcr	7, 5, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    227c:	andcs	r4, r5, #704512	; 0xac000
    2280:	ldrbtmi	r2, [r9], #-0
    2284:	mcr	7, 1, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    2288:	blx	fefbe290 <_IO_stdin_used@@Base+0xfefba1c4>
    228c:			; <UNDEFINED> instruction: 0x469b9c15
    2290:	strmi	r4, [fp], -r1, lsr #16
    2294:	tstcs	r1, r6, lsr #20
    2298:	ldrbtmi	r5, [sl], #-2080	; 0xfffff7e0
    229c:	stmdavs	r0, {r9, sl, ip, pc}
    22a0:	mcr	7, 6, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    22a4:			; <UNDEFINED> instruction: 0xf0004658
    22a8:	stmdbmi	r2!, {r0, r1, r2, r3, r5, r7, r9, fp, ip, sp, lr, pc}
    22ac:	andcs	r2, r0, r5, lsl #4
    22b0:			; <UNDEFINED> instruction: 0xf7fe4479
    22b4:			; <UNDEFINED> instruction: 0xf000ee0c
    22b8:	ldmdbmi	pc, {r0, r1, r2, r5, r7, r9, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    22bc:	andcs	r2, r0, r5, lsl #4
    22c0:			; <UNDEFINED> instruction: 0xf7fe4479
    22c4:			; <UNDEFINED> instruction: 0xf000ee04
    22c8:	ldmdbmi	ip, {r0, r1, r2, r3, r4, r7, r9, fp, ip, sp, lr, pc}
    22cc:	andcs	r2, r0, r5, lsl #4
    22d0:			; <UNDEFINED> instruction: 0xf7fe4479
    22d4:			; <UNDEFINED> instruction: 0xf000edfc
    22d8:	svclt	0x0000fa97
    22dc:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    22e0:	andeq	r2, r0, r4, ror #29
    22e4:	andeq	r2, r0, r6, ror #29
    22e8:	andeq	r2, r0, r4, ror #29
    22ec:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    22f0:	andeq	r2, r0, r8, ror #28
    22f4:	andeq	r2, r0, lr, asr lr
    22f8:	muleq	r1, ip, r3
    22fc:	andeq	r2, r0, r4, ror sl
    2300:	andeq	r4, r1, lr, ror r3
    2304:	strdeq	r2, [r0], -sl
    2308:	andeq	r2, r0, r6, lsr #26
    230c:	andeq	r2, r0, r4, ror sl
    2310:	andeq	r4, r1, r2, asr #2
    2314:	andeq	r4, r1, r0, asr #2
    2318:	andeq	r0, r0, r0, lsl r1
    231c:	strdeq	r2, [r0], -r6
    2320:			; <UNDEFINED> instruction: 0x000028b2
    2324:	andeq	r2, r0, r2, ror #16
    2328:	andeq	r2, r0, sl, lsl #19
    232c:	ldrdeq	r2, [r0], -lr
    2330:	andeq	r2, r0, r2, lsr #16
    2334:	andeq	r2, r0, r4, ror #16
    2338:			; <UNDEFINED> instruction: 0x000027b0
    233c:	andeq	r2, r0, r0, asr #17
    2340:	bleq	3e484 <_IO_stdin_used@@Base+0x3a3b8>
    2344:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2348:	strbtmi	fp, [sl], -r2, lsl #24
    234c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2350:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2354:	ldrmi	sl, [sl], #776	; 0x308
    2358:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    235c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2360:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2364:			; <UNDEFINED> instruction: 0xf85a4b06
    2368:	stmdami	r6, {r0, r1, ip, sp}
    236c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2370:	ldcl	7, cr15, [r4, #1016]!	; 0x3f8
    2374:	mrc	7, 5, APSR_nzcv, cr4, cr14, {7}
    2378:	andeq	r3, r1, r8, asr fp
    237c:	andeq	r0, r0, r0, lsl #2
    2380:	andeq	r0, r0, ip, lsl r1
    2384:	andeq	r0, r0, r4, lsr #2
    2388:	ldr	r3, [pc, #20]	; 23a4 <__snprintf_chk@plt+0x1294>
    238c:	ldr	r2, [pc, #20]	; 23a8 <__snprintf_chk@plt+0x1298>
    2390:	add	r3, pc, r3
    2394:	ldr	r2, [r3, r2]
    2398:	cmp	r2, #0
    239c:	bxeq	lr
    23a0:	b	f74 <__gmon_start__@plt>
    23a4:	andeq	r3, r1, r8, lsr fp
    23a8:	andeq	r0, r0, r4, lsl r1
    23ac:	blmi	1d43cc <_IO_stdin_used@@Base+0x1d0300>
    23b0:	bmi	1d3598 <_IO_stdin_used@@Base+0x1cf4cc>
    23b4:	addmi	r4, r3, #2063597568	; 0x7b000000
    23b8:	andle	r4, r3, sl, ror r4
    23bc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    23c0:	ldrmi	fp, [r8, -r3, lsl #2]
    23c4:	svclt	0x00004770
    23c8:	andeq	r3, r1, r4, asr lr
    23cc:	andeq	r3, r1, r0, asr lr
    23d0:	andeq	r3, r1, r4, lsl fp
    23d4:	andeq	r0, r0, r8, lsl #2
    23d8:	stmdbmi	r9, {r3, fp, lr}
    23dc:	bmi	2535c4 <_IO_stdin_used@@Base+0x24f4f8>
    23e0:	bne	2535cc <_IO_stdin_used@@Base+0x24f500>
    23e4:	svceq	0x00cb447a
    23e8:			; <UNDEFINED> instruction: 0x01a1eb03
    23ec:	andle	r1, r3, r9, asr #32
    23f0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    23f4:	ldrmi	fp, [r8, -r3, lsl #2]
    23f8:	svclt	0x00004770
    23fc:	andeq	r3, r1, r8, lsr #28
    2400:	andeq	r3, r1, r4, lsr #28
    2404:	andeq	r3, r1, r8, ror #21
    2408:	andeq	r0, r0, ip, lsr #2
    240c:	blmi	2af834 <_IO_stdin_used@@Base+0x2ab768>
    2410:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2414:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2418:	blmi	2709cc <_IO_stdin_used@@Base+0x26c900>
    241c:	ldrdlt	r5, [r3, -r3]!
    2420:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2424:			; <UNDEFINED> instruction: 0xf7fe6818
    2428:			; <UNDEFINED> instruction: 0xf7ffed0e
    242c:	blmi	1c2330 <_IO_stdin_used@@Base+0x1be264>
    2430:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2434:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2438:	strdeq	r3, [r1], -r2
    243c:			; <UNDEFINED> instruction: 0x00013ab8
    2440:	andeq	r0, r0, r4, lsl #2
    2444:	ldrdeq	r3, [r1], -lr
    2448:	ldrdeq	r3, [r1], -r2
    244c:	svclt	0x0000e7c4
    2450:	push	{r1, r2, r4, r5, r8, r9, fp, lr}
    2454:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    2458:			; <UNDEFINED> instruction: 0xb12c681c
    245c:	stmdbvs	r4!, {r5, r9, sl, lr}
    2460:	ldc	7, cr15, [r6, #-1016]	; 0xfffffc08
    2464:	mvnsle	r2, r0, lsl #24
    2468:	andcs	r4, r0, #50176	; 0xc400
    246c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2470:			; <UNDEFINED> instruction: 0xb12c601a
    2474:	stmdbvs	r4!, {r5, r9, sl, lr}
    2478:	stc	7, cr15, [sl, #-1016]	; 0xfffffc08
    247c:	mvnsle	r2, r0, lsl #24
    2480:	andcs	r4, r0, #44, 22	; 0xb000
    2484:	ldmvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    2488:	qsublt	r6, sl, ip
    248c:	stmibvs	r4!, {r5, r9, sl, lr}^
    2490:	ldcl	7, cr15, [lr], #1016	; 0x3f8
    2494:	mvnsle	r2, r0, lsl #24
    2498:	andcs	r4, r0, #39936	; 0x9c00
    249c:	ldmvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    24a0:			; <UNDEFINED> instruction: 0xb12c609a
    24a4:	stmibvs	r4!, {r5, r9, sl, lr}^
    24a8:	ldcl	7, cr15, [r2], #1016	; 0x3f8
    24ac:	mvnsle	r2, r0, lsl #24
    24b0:	andcs	r4, r0, #34816	; 0x8800
    24b4:	ldmdbvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    24b8:	ldrdlt	r6, [ip, -sl]!
    24bc:	stmibvs	r4!, {r5, r9, sl, lr}
    24c0:	stcl	7, cr15, [r6], #1016	; 0x3f8
    24c4:	mvnsle	r2, r0, lsl #24
    24c8:	andcs	r4, r0, #29696	; 0x7400
    24cc:	ldmdbvs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    24d0:			; <UNDEFINED> instruction: 0xb12c611a
    24d4:	stmdbvs	r4!, {r5, r9, sl, lr}
    24d8:	ldcl	7, cr15, [sl], {254}	; 0xfe
    24dc:	mvnsle	r2, r0, lsl #24
    24e0:	movwcs	r4, #3864	; 0xf18
    24e4:	ldmibvs	sp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    24e8:	biclt	r6, sp, fp, ror r1
    24ec:	ldmib	r5, {r3, r4, r5, r7, r9, sl, lr}^
    24f0:			; <UNDEFINED> instruction: 0x61bb431c
    24f4:			; <UNDEFINED> instruction: 0x4626b154
    24f8:	ldmdbvs	r0!, {r2, r5, r6, r8, fp, sp, lr}
    24fc:			; <UNDEFINED> instruction: 0xf7feb108
    2500:	ldrtmi	lr, [r0], -r8, asr #25
    2504:	stcl	7, cr15, [r4], {254}	; 0xfe
    2508:	mvnsle	r2, r0, lsl #24
    250c:			; <UNDEFINED> instruction: 0xf7fe6828
    2510:	strtmi	lr, [r8], -r0, asr #25
    2514:	ldc	7, cr15, [ip], #1016	; 0x3f8
    2518:			; <UNDEFINED> instruction: 0x5018f8d8
    251c:	mvnle	r2, r0, lsl #26
    2520:	andcs	r4, r0, #9216	; 0x2400
    2524:	bicsvs	r4, sl, fp, ror r4
    2528:	ldrhhi	lr, [r0, #141]!	; 0x8d
    252c:			; <UNDEFINED> instruction: 0x00013db2
    2530:	muleq	r1, ip, sp
    2534:	andeq	r3, r1, r4, lsl #27
    2538:	andeq	r3, r1, ip, ror #26
    253c:	andeq	r3, r1, r4, asr sp
    2540:	andeq	r3, r1, ip, lsr sp
    2544:	andeq	r3, r1, r4, lsr #26
    2548:	andeq	r3, r1, r4, ror #25
    254c:	bmi	fe1d4b6c <_IO_stdin_used@@Base+0xfe1d0aa0>
    2550:	svcmi	0x00f0e92d
    2554:			; <UNDEFINED> instruction: 0xf5ad4479
    2558:	addlt	r5, r9, r0, lsl #26
    255c:			; <UNDEFINED> instruction: 0xf50d588a
    2560:	tstcc	ip, #0, 6
    2564:	andsvs	r6, sl, r2, lsl r8
    2568:	andeq	pc, r0, #79	; 0x4f
    256c:			; <UNDEFINED> instruction: 0xf0002800
    2570:	stmdavc	r3, {r2, r5, r7, pc}
    2574:	blcs	13f7c <_IO_stdin_used@@Base+0xfeb0>
    2578:	addshi	pc, pc, r0
    257c:			; <UNDEFINED> instruction: 0xf0402b2f
    2580:	ldclmi	0, cr8, [fp, #-692]!	; 0xfffffd4c
    2584:	strcc	r4, [r1, #-1149]	; 0xfffffb83
    2588:	stccc	8, cr15, [r1], {5}
    258c:	blcs	205a0 <_IO_stdin_used@@Base+0x1c4d4>
    2590:	addhi	pc, ip, r0
    2594:	ldrsblt	pc, [ip, #143]	; 0x8f	; <UNPREDICTABLE>
    2598:	beq	53e6dc <_IO_stdin_used@@Base+0x53a610>
    259c:	ldrbtmi	r4, [fp], #2678	; 0xa76
    25a0:	andls	r4, r3, #2046820352	; 0x7a000000
    25a4:	addpl	pc, r0, #46137344	; 0x2c00000
    25a8:	blcs	be6db4 <_IO_stdin_used@@Base+0xbe2ce8>
    25ac:	sadd16mi	fp, r9, r8
    25b0:			; <UNDEFINED> instruction: 0xf818d105
    25b4:	stmdbcs	pc!, {r0, r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
    25b8:	stmdbcs	r0, {r0, r1, r3, r4, r5, r6, r7, ip, lr, pc}
    25bc:	strbmi	sp, [r4], -fp, rrx
    25c0:			; <UNDEFINED> instruction: 0xf8144626
    25c4:	blcs	121d0 <_IO_stdin_used@@Base+0xe104>
    25c8:	blcs	bf2230 <_IO_stdin_used@@Base+0xbee164>
    25cc:	strbmi	sp, [r4, #-504]	; 0xfffffe08
    25d0:	bl	fe93675c <_IO_stdin_used@@Base+0xfe932690>
    25d4:			; <UNDEFINED> instruction: 0xf1b90908
    25d8:			; <UNDEFINED> instruction: 0xf0000f01
    25dc:			; <UNDEFINED> instruction: 0xf1b98093
    25e0:	svclt	0x00080f02
    25e4:			; <UNDEFINED> instruction: 0xf000292e
    25e8:			; <UNDEFINED> instruction: 0xf81580a0
    25ec:	blcs	bd15f8 <_IO_stdin_used@@Base+0xbcd52c>
    25f0:			; <UNDEFINED> instruction: 0x232fbf1c
    25f4:	blcc	80610 <_IO_stdin_used@@Base+0x7c544>
    25f8:	ldcl	7, cr15, [r2], #1016	; 0x3f8
    25fc:	bl	168e08 <_IO_stdin_used@@Base+0x164d3c>
    2600:	addsmi	r0, r3, #603979776	; 0x24000000
    2604:	ldmdale	r6, {r0, r1, r2, r9, sl, lr}^
    2608:	strtmi	r4, [r8], -sl, asr #12
    260c:			; <UNDEFINED> instruction: 0xf04f4641
    2610:			; <UNDEFINED> instruction: 0xf7fe0900
    2614:	strbmi	lr, [sl, #3254]	; 0xcb6
    2618:			; <UNDEFINED> instruction: 0xf8804605
    261c:	vaddl.s8	<illegal reg q12.5>, d0, d0
    2620:			; <UNDEFINED> instruction: 0xf50d809d
    2624:	vst2.32	{d21-d22}, [pc], r0
    2628:			; <UNDEFINED> instruction: 0xf1085280
    262c:			; <UNDEFINED> instruction: 0x46580818
    2630:	andls	pc, r0, r7, asr #17
    2634:			; <UNDEFINED> instruction: 0xf7fe4641
    2638:	cdpne	12, 0, cr14, cr3, cr14, {3}
    263c:	strtmi	sp, [r0], -sl, ror #22
    2640:	andls	pc, r3, r8, lsl #16
    2644:			; <UNDEFINED> instruction: 0xf7fe9302
    2648:	blls	bd950 <_IO_stdin_used@@Base+0xb9884>
    264c:			; <UNDEFINED> instruction: 0xf5b2181a
    2650:	ldmdale	r0!, {r7, r8, r9, sl, fp, ip, lr}
    2654:	stcge	6, cr4, [r5], {33}	; 0x21
    2658:	stmiane	r0!, {r1, r6, sl, fp, ip}^
    265c:			; <UNDEFINED> instruction: 0xf7fe9302
    2660:	blls	bd6b0 <_IO_stdin_used@@Base+0xb95e4>
    2664:	strtmi	r4, [r0], -r1, asr #12
    2668:	vmin.s8	d20, d1, d10
    266c:			; <UNDEFINED> instruction: 0xf7fe0301
    2670:			; <UNDEFINED> instruction: 0xf898ec58
    2674:	blcs	bce67c <_IO_stdin_used@@Base+0xbca5b0>
    2678:			; <UNDEFINED> instruction: 0xf10bbf08
    267c:	strmi	r0, [r0], r1, lsl #10
    2680:			; <UNDEFINED> instruction: 0xf10bd003
    2684:	addsmi	r0, sp, #67108864	; 0x4000000
    2688:			; <UNDEFINED> instruction: 0xf898d861
    268c:			; <UNDEFINED> instruction: 0xf10a3000
    2690:	blcs	11294 <_IO_stdin_used@@Base+0xd1c8>
    2694:	blmi	e76cc0 <_IO_stdin_used@@Base+0xe72bf4>
    2698:	movwcc	r4, #5243	; 0x147b
    269c:	stmdble	r5, {r0, r2, r3, r4, r7, r9, lr}
    26a0:	stccc	8, cr15, [r1], {21}
    26a4:	svclt	0x00082b2f
    26a8:	ldrbcc	pc, [pc, #261]!	; 27b5 <__snprintf_chk@plt+0x16a5>	; <UNPREDICTABLE>
    26ac:	movwcs	r4, #2100	; 0x834
    26b0:	ldrbtmi	r7, [r8], #-43	; 0xffffffd5
    26b4:			; <UNDEFINED> instruction: 0x2324e002
    26b8:	andcs	r6, r0, fp, lsr r0
    26bc:			; <UNDEFINED> instruction: 0xf50d4931
    26c0:	bmi	a972c8 <_IO_stdin_used@@Base+0xa931fc>
    26c4:	ldrbtmi	r3, [r9], #-796	; 0xfffffce4
    26c8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    26cc:	subsmi	r6, r1, sl, lsl r8
    26d0:			; <UNDEFINED> instruction: 0xf50dd147
    26d4:	andlt	r5, r9, r0, lsl #26
    26d8:	svchi	0x00f0e8bd
    26dc:			; <UNDEFINED> instruction: 0xf44f4c2a
    26e0:	ldrbtmi	r5, [ip], #-384	; 0xfffffe80
    26e4:			; <UNDEFINED> instruction: 0xf7fe4620
    26e8:	stmdacs	r0, {r1, r2, r3, r4, r6, sl, fp, sp, lr, pc}
    26ec:	strtmi	sp, [r0], -r5, ror #1
    26f0:			; <UNDEFINED> instruction: 0xf7fe2100
    26f4:			; <UNDEFINED> instruction: 0xf898ec04
    26f8:	strmi	r3, [r5], -r0
    26fc:			; <UNDEFINED> instruction: 0xf47f2b00
    2700:	strb	sl, [r8, r9, asr #30]
    2704:			; <UNDEFINED> instruction: 0xf47f292e
    2708:			; <UNDEFINED> instruction: 0x46a0af70
    270c:			; <UNDEFINED> instruction: 0xf47f2b00
    2710:	strb	sl, [r0, ip, asr #30]
    2714:	blcs	59c808 <_IO_stdin_used@@Base+0x59873c>
    2718:	ldmdavc	r3!, {r0, r1, r2, r3, r6, r7, r8, ip, lr, pc}^
    271c:			; <UNDEFINED> instruction: 0xf04f46a0
    2720:	blcs	4f78 <_IO_stdin_used@@Base+0xeac>
    2724:	svcge	0x0041f47f
    2728:			; <UNDEFINED> instruction: 0xf898e7b5
    272c:	bcs	b8a738 <_IO_stdin_used@@Base+0xb8666c>
    2730:	svcge	0x005bf47f
    2734:	andcc	r9, r1, #12288	; 0x3000
    2738:	stmible	r6!, {r0, r2, r4, r7, r9, lr}^
    273c:	ldrmi	r1, [r5], -sl, ror #28
    2740:			; <UNDEFINED> instruction: 0xf8153a01
    2744:	stmdbcs	pc!, {r0, sl, fp, ip}	; <UNPREDICTABLE>
    2748:			; <UNDEFINED> instruction: 0x46a0d1f9
    274c:	mcrne	7, 3, lr, cr11, cr14, {6}
    2750:			; <UNDEFINED> instruction: 0xf813461d
    2754:	bcs	bcdb60 <_IO_stdin_used@@Base+0xbc9a94>
    2758:			; <UNDEFINED> instruction: 0xe796d1fa
    275c:	eorsvs	r2, fp, r8, lsr #6
    2760:			; <UNDEFINED> instruction: 0xf7fee7ab
    2764:	svclt	0x0000ebc0
    2768:	andeq	r3, r1, r8, ror r9
    276c:	andeq	r0, r0, ip, lsl #2
    2770:	andeq	r3, r1, r8, lsr #25
    2774:	andeq	r3, r1, lr, lsl #25
    2778:	andeq	r3, r1, ip, lsl #25
    277c:	muleq	r1, r4, fp
    2780:	andeq	r3, r1, sl, ror fp
    2784:	andeq	r3, r1, r6, lsl #16
    2788:	andeq	r3, r1, sl, asr #22
    278c:	blmi	6d4ffc <_IO_stdin_used@@Base+0x6d0f30>
    2790:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    2794:	ldmpl	r3, {r0, r2, r9, sl, lr}^
    2798:	rsbcs	fp, r8, r6, asr #1
    279c:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
    27a0:			; <UNDEFINED> instruction: 0xf04f9345
    27a4:			; <UNDEFINED> instruction: 0xf7fe0300
    27a8:			; <UNDEFINED> instruction: 0x4604ebd4
    27ac:	stmib	sp, {r3, r7, r8, ip, sp, pc}^
    27b0:	stcge	6, cr5, [r5, #-4]
    27b4:	vst1.8	{d20-d21}, [pc :64], r2
    27b8:	ldrmi	r7, [r9], -r0, lsl #7
    27bc:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    27c0:	andcs	r9, r1, #0, 4
    27c4:	stc	7, cr15, [r4], #1016	; 0x3f8
    27c8:	strtmi	r4, [r8], -r1, lsr #12
    27cc:	ldc2l	0, cr15, [r4], #-4
    27d0:	bmi	330d18 <_IO_stdin_used@@Base+0x32cc4c>
    27d4:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    27d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    27dc:	subsmi	r9, sl, r5, asr #22
    27e0:	strtmi	sp, [r0], -r7, lsl #2
    27e4:	ldcllt	0, cr11, [r0, #-280]!	; 0xfffffee8
    27e8:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    27ec:	bl	14407ec <_IO_stdin_used@@Base+0x143c720>
    27f0:			; <UNDEFINED> instruction: 0xf7fee7ef
    27f4:	svclt	0x0000eb78
    27f8:	andeq	r3, r1, ip, lsr r7
    27fc:	andeq	r0, r0, ip, lsl #2
    2800:	muleq	r0, lr, r9
    2804:	strdeq	r3, [r1], -r6
    2808:	strlt	r4, [r8, #-3099]	; 0xfffff3e5
    280c:	cmnlt	r8, #124, 8	; 0x7c000000
    2810:			; <UNDEFINED> instruction: 0x46034d1a
    2814:	tstcs	r1, sl, lsl sl
    2818:	ldrbtmi	r5, [sl], #-2404	; 0xfffff69c
    281c:			; <UNDEFINED> instruction: 0xf7fe6820
    2820:	ldmdbmi	r8, {r3, sl, fp, sp, lr, pc}
    2824:	andcs	r2, r0, r5, lsl #4
    2828:	ldrbtmi	r6, [r9], #-2085	; 0xfffff7db
    282c:	bl	13c082c <_IO_stdin_used@@Base+0x13bc760>
    2830:	strmi	r2, [r2], -r1, lsl #2
    2834:			; <UNDEFINED> instruction: 0xf7fe4628
    2838:	ldmdbmi	r3, {r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    283c:	andcs	r2, r0, r5, lsl #4
    2840:	stmdavs	r5!, {r0, r3, r4, r5, r6, sl, lr}
    2844:	bl	10c0844 <_IO_stdin_used@@Base+0x10bc778>
    2848:	strmi	r2, [r2], -r1, lsl #2
    284c:			; <UNDEFINED> instruction: 0xf7fe4628
    2850:	stmdbmi	lr, {r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    2854:	andcs	r2, r0, r5, lsl #4
    2858:	stmdavs	r4!, {r0, r3, r4, r5, r6, sl, lr}
    285c:	bl	dc085c <_IO_stdin_used@@Base+0xdbc790>
    2860:	strmi	r2, [r2], -r1, lsl #2
    2864:			; <UNDEFINED> instruction: 0xf7fe4620
    2868:	andcs	lr, r1, r4, ror #23
    286c:	bl	fe9c086c <_IO_stdin_used@@Base+0xfe9bc7a0>
    2870:	stmiapl	r4!, {r1, r8, r9, fp, lr}^
    2874:	svclt	0x0000e7d5
    2878:	andeq	r3, r1, r0, asr #13
    287c:	andeq	r0, r0, r0, lsl r1
    2880:	andeq	r2, r0, sl, asr #2
    2884:	andeq	r1, r0, lr, lsr r9
    2888:	andeq	r1, r0, r0, lsr sp
    288c:	andeq	r1, r0, ip, ror sp
    2890:	tstcs	r2, r0, lsr r5
    2894:	addslt	r4, sp, r8, lsr #24
    2898:	andcs	r4, r0, #40, 22	; 0xa000
    289c:			; <UNDEFINED> instruction: 0x4608447c
    28a0:	stmiapl	r3!, {r0, r1, r2, r5, r8, sl, fp, lr}^
    28a4:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    28a8:			; <UNDEFINED> instruction: 0xf04f931b
    28ac:			; <UNDEFINED> instruction: 0xf7fe0300
    28b0:	cdpne	12, 0, cr14, cr4, cr4, {0}
    28b4:	strbtmi	sp, [sl], -sl, lsr #22
    28b8:	andcs	r4, r3, r1, lsr #12
    28bc:	bl	9408bc <_IO_stdin_used@@Base+0x93c7f0>
    28c0:			; <UNDEFINED> instruction: 0x4620b970
    28c4:	ldc	7, cr15, [r2], {254}	; 0xfe
    28c8:	ldrdeq	lr, [r0, -sp]
    28cc:	blmi	6d5148 <_IO_stdin_used@@Base+0x6d107c>
    28d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    28d4:	blls	6dc944 <_IO_stdin_used@@Base+0x6d8878>
    28d8:	qsuble	r4, sl, sl
    28dc:	ldclt	0, cr11, [r0, #-116]!	; 0xffffff8c
    28e0:	andcs	r4, r5, #25600	; 0x6400
    28e4:	andcs	r4, r0, r9, lsl r9
    28e8:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    28ec:			; <UNDEFINED> instruction: 0xf7fe681d
    28f0:	smlattcs	r1, lr, sl, lr
    28f4:	strtmi	r4, [r8], -r2, lsl #12
    28f8:	bl	fe6c08f8 <_IO_stdin_used@@Base+0xfe6bc82c>
    28fc:			; <UNDEFINED> instruction: 0xf7fe4620
    2900:			; <UNDEFINED> instruction: 0xf04febf6
    2904:			; <UNDEFINED> instruction: 0xf04f30ff
    2908:			; <UNDEFINED> instruction: 0xe7df31ff
    290c:	andcs	r4, r5, #14336	; 0x3800
    2910:	andcs	r4, r0, pc, lsl #18
    2914:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    2918:			; <UNDEFINED> instruction: 0xf7fe681c
    291c:	ldrdcs	lr, [r1, -r8]
    2920:	strtmi	r4, [r0], -r2, lsl #12
    2924:	bl	fe140924 <_IO_stdin_used@@Base+0xfe13c858>
    2928:	rscscc	pc, pc, pc, asr #32
    292c:	mvnscc	pc, pc, asr #32
    2930:			; <UNDEFINED> instruction: 0xf7fee7cc
    2934:	svclt	0x0000ead8
    2938:	andeq	r3, r1, r0, lsr r6
    293c:	andeq	r0, r0, ip, lsl #2
    2940:	andeq	r3, r1, r8, lsr #12
    2944:	strdeq	r3, [r1], -ip
    2948:	andeq	r0, r0, r0, lsl r1
    294c:	andeq	r1, r0, lr, ror #26
    2950:	andeq	r1, r0, r2, lsr #26
    2954:	svcmi	0x00f0e92d
    2958:	stc	6, cr4, [sp, #-576]!	; 0xfffffdc0
    295c:	ldrmi	r8, [fp], r2, lsl #22
    2960:			; <UNDEFINED> instruction: 0x46074a5a
    2964:			; <UNDEFINED> instruction: 0x460e4b5a
    2968:	stmdavs	r4, {r1, r3, r4, r5, r6, sl, lr}
    296c:	ldrdge	pc, [r4, #-143]!	; 0xffffff71
    2970:	ldmpl	r3, {r0, r5, r7, ip, sp, pc}^
    2974:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
    2978:			; <UNDEFINED> instruction: 0xf04f931f
    297c:	ldmdblt	ip, {r8, r9}
    2980:	stmdbvs	r5!, {r0, r1, r2, r4, sp, lr, pc}^
    2984:	strtmi	fp, [ip], -sp, lsr #3
    2988:	adcsmi	r6, r5, #2424832	; 0x250000
    298c:	bvc	8f7178 <_IO_stdin_used@@Base+0x8f30ac>
    2990:	movweq	lr, #14923	; 0x3a4b
    2994:	bmi	141f228 <_IO_stdin_used@@Base+0x141b15c>
    2998:	ldrbtmi	r4, [sl], #-2893	; 0xfffff4b3
    299c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    29a0:	subsmi	r9, sl, pc, lsl fp
    29a4:	addhi	pc, pc, r0, asr #32
    29a8:	ldc	0, cr11, [sp], #132	; 0x84
    29ac:	pop	{r1, r8, r9, fp, pc}
    29b0:			; <UNDEFINED> instruction: 0x20188ff0
    29b4:	b	ff3409b4 <_IO_stdin_used@@Base+0xff33c8e8>
    29b8:	stmdacs	r0, {r0, r7, r9, sl, lr}
    29bc:	bmi	11f6b78 <_IO_stdin_used@@Base+0x11f2aac>
    29c0:	andvs	r2, r6, r0, lsl #10
    29c4:			; <UNDEFINED> instruction: 0xf8c04633
    29c8:	ldrbtmi	r8, [sl], #-4
    29cc:	andlt	pc, r8, r0, lsl #17
    29d0:	subvc	r2, r5, #1073741824	; 0x40000000
    29d4:	stmib	r9, {r2, fp, sp, pc}^
    29d8:	strls	r5, [r4, #-1284]	; 0xfffffafc
    29dc:	b	fecc09dc <_IO_stdin_used@@Base+0xfecbc910>
    29e0:	sfmle	f4, 4, [lr], {168}	; 0xa8
    29e4:	stccs	6, cr2, [r0], {-0}
    29e8:			; <UNDEFINED> instruction: 0xf8c4d042
    29ec:	stmdals	r4, {r2, r4, ip, pc}
    29f0:			; <UNDEFINED> instruction: 0xf7feb108
    29f4:	vmlscs.f32	s28, s0, s28
    29f8:	ldrtmi	sp, [r0], -sp, asr #1
    29fc:	bl	7c09fc <_IO_stdin_used@@Base+0x7bc930>
    2a00:	ldmdbmi	r7!, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    2a04:	ldrbtmi	r9, [r9], #-2052	; 0xfffff7fc
    2a08:	bl	e40a08 <_IO_stdin_used@@Base+0xe3c93c>
    2a0c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    2a10:	ldmdbmi	r4!, {r3, r5, r6, r7, ip, lr, pc}
    2a14:	ldrbtmi	sl, [r9], #-2565	; 0xfffff5fb
    2a18:	b	a40a18 <_IO_stdin_used@@Base+0xa3c94c>
    2a1c:	mvnle	r2, r1, lsl #16
    2a20:			; <UNDEFINED> instruction: 0xf7fe2041
    2a24:			; <UNDEFINED> instruction: 0xf8c9ea96
    2a28:	stmdacs	r0, {r4}
    2a2c:	blmi	bb6da0 <_IO_stdin_used@@Base+0xbb2cd4>
    2a30:	beq	4fee6c <_IO_stdin_used@@Base+0x4fada0>
    2a34:	ldrbtmi	r4, [fp], #-1664	; 0xfffff980
    2a38:	bcc	43e260 <_IO_stdin_used@@Base+0x43a194>
    2a3c:	svclt	0x0001f81a
    2a40:	svceq	0x0000f1bb
    2a44:			; <UNDEFINED> instruction: 0xf7fed00f
    2a48:	stmdavs	r2, {r3, r5, r7, r9, fp, sp, lr, pc}
    2a4c:	andscs	pc, fp, r2, lsr r8	; <UNPREDICTABLE>
    2a50:	ldrle	r0, [r0, #-1107]	; 0xfffffbad
    2a54:	andlt	pc, r0, r8, lsl #17
    2a58:			; <UNDEFINED> instruction: 0xf8d93501
    2a5c:	bl	2aa4 <__snprintf_chk@plt+0x1994>
    2a60:	ldccs	8, cr0, [pc, #-20]!	; 2a54 <__snprintf_chk@plt+0x1944>
    2a64:	movwcs	sp, #3562	; 0xdea
    2a68:	andcc	pc, r0, r8, lsl #17
    2a6c:			; <UNDEFINED> instruction: 0xd1bc2c00
    2a70:	andls	pc, r0, r7, asr #17
    2a74:	ldccs	7, cr14, [fp, #-748]!	; 0xfffffd14
    2a78:			; <UNDEFINED> instruction: 0x4640dcf3
    2a7c:	bcc	43e2e4 <_IO_stdin_used@@Base+0x43a218>
    2a80:	rscscc	pc, pc, #79	; 0x4f
    2a84:			; <UNDEFINED> instruction: 0xf8cd2101
    2a88:	strcc	fp, [r4, #-0]
    2a8c:	b	febc0a8c <_IO_stdin_used@@Base+0xfebbc9c0>
    2a90:			; <UNDEFINED> instruction: 0x0010f8d9
    2a94:	stmdaeq	r5, {r8, r9, fp, sp, lr, pc}
    2a98:	blmi	53c9e0 <_IO_stdin_used@@Base+0x538914>
    2a9c:	ldmdbmi	r4, {r0, r2, r9, sp}
    2aa0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2aa4:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    2aa8:	b	440aa8 <_IO_stdin_used@@Base+0x43c9dc>
    2aac:			; <UNDEFINED> instruction: 0xf7fe9003
    2ab0:	stmdavs	r0, {r3, r4, r7, r9, fp, sp, lr, pc}
    2ab4:	b	1640ab4 <_IO_stdin_used@@Base+0x163c9e8>
    2ab8:	tstcs	r1, r3, lsl #20
    2abc:	strtmi	r4, [r0], -r3, lsl #12
    2ac0:	b	fedc0ac0 <_IO_stdin_used@@Base+0xfedbc9f4>
    2ac4:			; <UNDEFINED> instruction: 0xf7fee767
    2ac8:	svclt	0x0000ea0e
    2acc:	andeq	r3, r1, r4, ror #10
    2ad0:	andeq	r0, r0, ip, lsl #2
    2ad4:	andeq	r3, r1, r8, asr r5
    2ad8:	andeq	r3, r1, r2, lsr r5
    2adc:	andeq	r1, r0, r6, ror #25
    2ae0:			; <UNDEFINED> instruction: 0x00001cba
    2ae4:	andeq	r1, r0, lr, lsr #25
    2ae8:	muleq	r0, lr, ip
    2aec:	andeq	r0, r0, r0, lsl r1
    2af0:	ldrdeq	r1, [r0], -ip
    2af4:	svcmi	0x00f0e92d
    2af8:	cfstr32pl	mvfx15, [r8, #692]	; 0x2b4
    2afc:	strmi	fp, [ip], r7, lsl #1
    2b00:	mcrmi	6, 5, r4, cr4, cr7, {0}
    2b04:	strgt	lr, [r6, -sp, asr #19]
    2b08:			; <UNDEFINED> instruction: 0xf8dfac16
    2b0c:	ldrbtmi	ip, [lr], #-652	; 0xfffffd74
    2b10:	strmi	r4, [r5], -r2, lsr #31
    2b14:			; <UNDEFINED> instruction: 0x960044fc
    2b18:			; <UNDEFINED> instruction: 0xf50d9404
    2b1c:			; <UNDEFINED> instruction: 0xf85c5688
    2b20:	ldrcc	r7, [r4], -r7
    2b24:			; <UNDEFINED> instruction: 0x3c1c4a9e
    2b28:	eorsvs	r6, r7, pc, lsr r8
    2b2c:	streq	pc, [r0, -pc, asr #32]
    2b30:	strpl	pc, [sl], sp, lsl #10
    2b34:			; <UNDEFINED> instruction: 0x469b447a
    2b38:			; <UNDEFINED> instruction: 0x462b6836
    2b3c:	tstcs	r1, r0, lsr #12
    2b40:			; <UNDEFINED> instruction: 0xf7fe960a
    2b44:	blmi	fe5fd34c <_IO_stdin_used@@Base+0xfe5f9280>
    2b48:	movwls	r4, #33915	; 0x847b
    2b4c:	blle	180cb54 <_IO_stdin_used@@Base+0x1808a88>
    2b50:			; <UNDEFINED> instruction: 0xf8539b04
    2b54:			; <UNDEFINED> instruction: 0xf7fe0c1c
    2b58:			; <UNDEFINED> instruction: 0x4682e9f0
    2b5c:			; <UNDEFINED> instruction: 0xf1ba6820
    2b60:			; <UNDEFINED> instruction: 0xf0000f00
    2b64:	blge	aa2f34 <_IO_stdin_used@@Base+0xa9ee68>
    2b68:			; <UNDEFINED> instruction: 0xf7fe9309
    2b6c:	blmi	fe3bd1bc <_IO_stdin_used@@Base+0xfe3b90f0>
    2b70:	movwls	r4, #21627	; 0x547b
    2b74:	ldrbtmi	r4, [fp], #-2957	; 0xfffff473
    2b78:	ldrbmi	r9, [r0], -ip, lsl #6
    2b7c:	b	1c40b7c <_IO_stdin_used@@Base+0x1c3cab0>
    2b80:	suble	r2, r3, r0, lsl #16
    2b84:	blcc	c21e98 <_IO_stdin_used@@Base+0xc1ddcc>
    2b88:	ldmle	r6!, {r0, r3, r8, r9, fp, sp}^
    2b8c:			; <UNDEFINED> instruction: 0xf50d9b04
    2b90:	bls	160dc0 <_IO_stdin_used@@Base+0x15ccf4>
    2b94:			; <UNDEFINED> instruction: 0xf1a34986
    2b98:	strls	r0, [r1, #-2328]	; 0xfffff6e8
    2b9c:	tsteq	r3, #0, 2	; <UNPREDICTABLE>
    2ba0:	andls	r4, r2, #2030043136	; 0x79000000
    2ba4:	strbmi	r9, [r0], -r3, lsl #6
    2ba8:	vst4.8	{d25,d27,d29,d31}, [pc], r0
    2bac:			; <UNDEFINED> instruction: 0xf6405380
    2bb0:	andcs	r7, r1, #-1073741761	; 0xc000003f
    2bb4:	b	feb40bb4 <_IO_stdin_used@@Base+0xfeb3cae8>
    2bb8:	strbmi	r4, [r9], -r0, asr #12
    2bbc:	blx	1f3ebc8 <_IO_stdin_used@@Base+0x1f3aafc>
    2bc0:	eorsle	r2, r7, r0, lsl #16
    2bc4:	b	340bc4 <_IO_stdin_used@@Base+0x33caf8>
    2bc8:	strmi	r6, [r4], -r3, lsl #16
    2bcc:	svclt	0x00182b02
    2bd0:	sbcsle	r2, r2, r4, lsl fp
    2bd4:	andcs	r9, r5, #8, 28	; 0x80
    2bd8:	andcs	r4, r0, r6, ror fp
    2bdc:	ldmpl	r3!, {r1, r2, r4, r5, r6, r8, fp, lr}^
    2be0:	ldmdavs	lr, {r0, r3, r4, r5, r6, sl, lr}
    2be4:	ldmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2be8:	stmdavs	r0!, {r1, r9, sl, lr}
    2bec:			; <UNDEFINED> instruction: 0xf7fe920b
    2bf0:	bls	2fd2e8 <_IO_stdin_used@@Base+0x2f921c>
    2bf4:	strmi	r2, [r3], -r1, lsl #2
    2bf8:	movwls	r4, #1584	; 0x630
    2bfc:			; <UNDEFINED> instruction: 0xf7fe4643
    2c00:			; <UNDEFINED> instruction: 0x4650ea18
    2c04:	b	b40c04 <_IO_stdin_used@@Base+0xb3cb38>
    2c08:			; <UNDEFINED> instruction: 0xd1bb2800
    2c0c:			; <UNDEFINED> instruction: 0xf7fe4650
    2c10:	stmdbmi	sl!, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}^
    2c14:	orrpl	pc, r8, #54525952	; 0x3400000
    2c18:	tstcc	r4, #96, 20	; 0x60000
    2c1c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    2c20:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    2c24:			; <UNDEFINED> instruction: 0xf0404051
    2c28:			; <UNDEFINED> instruction: 0xf50d80b3
    2c2c:	andlt	r5, r7, r8, lsl #27
    2c30:	svchi	0x00f0e8bd
    2c34:	ldmdb	r3, {r2, r8, r9, fp, ip, pc}^
    2c38:			; <UNDEFINED> instruction: 0xf50d6706
    2c3c:	movwcc	r5, #33674	; 0x838a
    2c40:	strcc	lr, [r0], #-2515	; 0xfffff62d
    2c44:	svclt	0x000842a7
    2c48:			; <UNDEFINED> instruction: 0xf000429e
    2c4c:	blls	1a2e70 <_IO_stdin_used@@Base+0x19eda4>
    2c50:			; <UNDEFINED> instruction: 0xf8cdb313
    2c54:	stcls	0, cr9, [r6], {44}	; 0x2c
    2c58:	ldrdls	pc, [r4], -sp	; <UNPREDICTABLE>
    2c5c:	movwcs	lr, #10708	; 0x29d4
    2c60:	svclt	0x000842bb
    2c64:			; <UNDEFINED> instruction: 0xd11242b2
    2c68:	strbmi	r4, [r1], -sl, asr #12
    2c6c:			; <UNDEFINED> instruction: 0xf7fe2003
    2c70:	stmdacs	r0, {r2, r6, r9, fp, sp, lr, pc}
    2c74:			; <UNDEFINED> instruction: 0xf8d9d13e
    2c78:	stmdavs	r0!, {r4, ip, sp}
    2c7c:			; <UNDEFINED> instruction: 0xf100061a
    2c80:	strbtle	r0, [r5], #-112	; 0xffffff90
    2c84:	ldrbmi	r2, [sl], -r4, lsl #6
    2c88:			; <UNDEFINED> instruction: 0xf7ff4629
    2c8c:	stmdbvs	r4!, {r0, r1, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    2c90:	mvnle	r2, r0, lsl #24
    2c94:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
    2c98:			; <UNDEFINED> instruction: 0x9c079b07
    2c9c:	strb	fp, [ip, -r3, lsr #18]!
    2ca0:			; <UNDEFINED> instruction: 0x2c0069a4
    2ca4:	svcge	0x0069f43f
    2ca8:	movwcs	lr, #10708	; 0x29d4
    2cac:	svclt	0x0008429f
    2cb0:			; <UNDEFINED> instruction: 0xd1f54296
    2cb4:			; <UNDEFINED> instruction: 0x0118e9d9
    2cb8:	movweq	lr, #6736	; 0x1a50
    2cbc:	strbmi	sp, [r9], -r6, lsl #2
    2cc0:			; <UNDEFINED> instruction: 0xf0014640
    2cc4:	stmiblt	r0, {r0, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
    2cc8:			; <UNDEFINED> instruction: 0x0118e9d9
    2ccc:	movwcs	lr, #18900	; 0x49d4
    2cd0:	svclt	0x0008428b
    2cd4:	mvnle	r4, r2, lsl #5
    2cd8:	strbmi	r9, [r1], -r9, lsl #20
    2cdc:			; <UNDEFINED> instruction: 0xf7fe2003
    2ce0:	teqlt	r0, #12, 20	; 0xc000
    2ce4:	rsbscc	r6, r0, r0, lsr #16
    2ce8:	ldrbmi	r2, [sl], -r4, lsl #6
    2cec:			; <UNDEFINED> instruction: 0xf7ff4629
    2cf0:			; <UNDEFINED> instruction: 0xe7d5fe31
    2cf4:	rsbscc	r6, r0, r0, lsr #16
    2cf8:	blmi	bbcc10 <_IO_stdin_used@@Base+0xbb8b44>
    2cfc:	stmdbls	ip, {r0, r2, r9, sp}
    2d00:	ldrmi	r2, [ip], r0
    2d04:			; <UNDEFINED> instruction: 0xf8539b08
    2d08:	ldmdavs	fp, {r2, r3, ip, sp}
    2d0c:			; <UNDEFINED> instruction: 0xf7fe930d
    2d10:	ldrdls	lr, [fp], -lr	; <UNPREDICTABLE>
    2d14:	stmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d18:			; <UNDEFINED> instruction: 0xf7fe6800
    2d1c:	blls	37d1bc <_IO_stdin_used@@Base+0x3790f0>
    2d20:	strmi	r9, [r1], -fp, lsl #20
    2d24:	tstls	r0, r8, lsl r6
    2d28:	tstcs	r1, r3, asr #12
    2d2c:	stmib	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d30:	blls	27cc10 <_IO_stdin_used@@Base+0x278b44>
    2d34:	ldmdbvs	fp, {r5, fp, sp, lr}
    2d38:			; <UNDEFINED> instruction: 0x061b3070
    2d3c:			; <UNDEFINED> instruction: 0x2324d5d4
    2d40:			; <UNDEFINED> instruction: 0x4629465a
    2d44:	mcr2	7, 0, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    2d48:			; <UNDEFINED> instruction: 0xf7fee7aa
    2d4c:	strb	lr, [r0, -r2, lsr #17]!
    2d50:	ldrbmi	r2, [sl], -r4, lsr #6
    2d54:			; <UNDEFINED> instruction: 0xf7ff4629
    2d58:			; <UNDEFINED> instruction: 0xe798fdfd
    2d5c:	stccs	12, cr9, [r0], {10}
    2d60:	svcge	0x0075f43f
    2d64:			; <UNDEFINED> instruction: 0x0118e9d9
    2d68:	bvs	93ad7c <_IO_stdin_used@@Base+0x936cb0>
    2d6c:			; <UNDEFINED> instruction: 0xf43f2c00
    2d70:	ldmib	r4, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, pc}^
    2d74:	addmi	r2, fp, #4, 6	; 0x10000000
    2d78:	addmi	fp, r2, #8, 30
    2d7c:	ldmib	r4, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    2d80:	ldmib	r4, {r1, r2, r8, r9, sl, sp, lr}^
    2d84:	stmib	r9, {r1, r8, r9, sp}^
    2d88:	stmib	r9, {r8, r9, sl, sp, lr}^
    2d8c:	smmla	lr, r8, r3, r2
    2d90:	stmia	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d94:	andeq	r1, r0, lr, asr #23
    2d98:			; <UNDEFINED> instruction: 0x000133b8
    2d9c:	andeq	r0, r0, ip, lsl #2
    2da0:	andeq	r1, r0, r8, lsr #12
    2da4:	andeq	r3, r1, r4, lsl #7
    2da8:	andeq	r1, r0, ip, ror #22
    2dac:	andeq	r1, r0, sl, ror fp
    2db0:	andeq	r1, r0, r0, asr #22
    2db4:	andeq	r0, r0, r0, lsl r1
    2db8:	andeq	r1, r0, r0, lsl fp
    2dbc:			; <UNDEFINED> instruction: 0x000132b0
    2dc0:	svcmi	0x00f0e92d
    2dc4:	stc	6, cr4, [sp, #-560]!	; 0xfffffdd0
    2dc8:	ldrmi	r8, [r7], -r2, lsl #22
    2dcc:	mrrcmi	6, 1, r4, r2, cr14
    2dd0:	pkhtbmi	r4, r6, r2, asr #20
    2dd4:	mcr	4, 0, r4, cr8, cr12, {3}
    2dd8:			; <UNDEFINED> instruction: 0xf5ad0a10
    2ddc:	ldrbtmi	r5, [sl], #-3328	; 0xfffff300
    2de0:	ldrbtmi	fp, [r3], -pc, lsl #1
    2de4:	ldmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    2de8:	stmib	sp, {r0, r8, sp}^
    2dec:			; <UNDEFINED> instruction: 0xf1a9c704
    2df0:	svcmi	0x004b051c
    2df4:	strtmi	r9, [r8], -r2, lsl #12
    2df8:	ldrbtmi	r4, [pc], #-3658	; 2e00 <__snprintf_chk@plt+0x1cf0>
    2dfc:			; <UNDEFINED> instruction: 0xf50d9400
    2e00:	ldrtcc	r5, [r4], #-1024	; 0xfffffc00
    2e04:	ldmdavs	r6!, {r1, r2, r3, r4, r5, r7, r8, fp, ip, lr}
    2e08:			; <UNDEFINED> instruction: 0xf04f6026
    2e0c:			; <UNDEFINED> instruction: 0xf7fe0600
    2e10:	stmdacs	r0, {r1, r3, r4, r7, fp, sp, lr, pc}
    2e14:	stmdbmi	r4, {r2, r3, r5, r8, r9, fp, ip, lr, pc}^
    2e18:	ldceq	8, cr15, [ip], {89}	; 0x59
    2e1c:			; <UNDEFINED> instruction: 0xf7fe4479
    2e20:	strmi	lr, [r2], lr, lsr #18
    2e24:			; <UNDEFINED> instruction: 0xf1ba6828
    2e28:	rsbsle	r0, r0, r0, lsl #30
    2e2c:	ldmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e30:	ldrsbtlt	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    2e34:	ldmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    2e38:			; <UNDEFINED> instruction: 0xf1a944fb
    2e3c:	and	r0, ip, r4, lsl r5
    2e40:	ldreq	pc, [r8], -r9, lsr #3
    2e44:	ldreq	pc, [r0], #-425	; 0xfffffe57
    2e48:	ldrbmi	r4, [r9], -fp, lsr #12
    2e4c:			; <UNDEFINED> instruction: 0x46404632
    2e50:			; <UNDEFINED> instruction: 0xf7fe9400
    2e54:	stmdacs	r3, {r1, r3, r4, r6, r7, fp, sp, lr, pc}
    2e58:			; <UNDEFINED> instruction: 0x4652d01c
    2e5c:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    2e60:			; <UNDEFINED> instruction: 0xf7fe4640
    2e64:	stmdacs	r0, {r1, r5, fp, sp, lr, pc}
    2e68:	ldrbmi	sp, [r0], -sl, ror #3
    2e6c:	stmia	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e70:			; <UNDEFINED> instruction: 0xf50d492f
    2e74:	bmi	ad7a7c <_IO_stdin_used@@Base+0xad39b0>
    2e78:	ldrbtmi	r3, [r9], #-820	; 0xfffffccc
    2e7c:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    2e80:	subsmi	r6, r1, sl, lsl r8
    2e84:			; <UNDEFINED> instruction: 0xf50dd146
    2e88:	andlt	r5, pc, r0, lsl #26
    2e8c:	blhi	be188 <_IO_stdin_used@@Base+0xba0bc>
    2e90:	svchi	0x00f0e8bd
    2e94:			; <UNDEFINED> instruction: 0x3606e959
    2e98:	bl	18caa0 <_IO_stdin_used@@Base+0x1889d4>
    2e9c:	blls	10c6b0 <_IO_stdin_used@@Base+0x1085e4>
    2ea0:	mrc	1, 0, fp, cr8, cr3, {5}
    2ea4:			; <UNDEFINED> instruction: 0x461d1a10
    2ea8:	pushvs	{r0, sp, lr, pc}
    2eac:	ldmib	r5, {r0, r2, r7, r8, ip, sp, pc}^
    2eb0:	addsmi	r2, pc, #134217728	; 0x8000000
    2eb4:	addsmi	fp, r6, #8, 30
    2eb8:	stmdavs	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2ebc:	bls	8bb04 <_IO_stdin_used@@Base+0x87a38>
    2ec0:	tstls	r3, r0, ror r0
    2ec4:	stc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    2ec8:	stmdbls	r3, {r0, r2, r3, r5, r8, fp, sp, lr}
    2ecc:	mvnle	r2, r0, lsl #26
    2ed0:	blcs	29aec <_IO_stdin_used@@Base+0x25a20>
    2ed4:			; <UNDEFINED> instruction: 0x461dd0b1
    2ed8:	stmibvs	sp!, {r1, sp, lr, pc}
    2edc:	adcle	r2, ip, r0, lsl #26
    2ee0:	movwcs	lr, #10709	; 0x29d5
    2ee4:	svclt	0x0008429f
    2ee8:			; <UNDEFINED> instruction: 0xd1f64296
    2eec:	ldrdeq	lr, [r4, -r5]
    2ef0:	movwcs	lr, #2516	; 0x9d4
    2ef4:	svclt	0x00084299
    2ef8:			; <UNDEFINED> instruction: 0xd1ee4290
    2efc:	tstcs	r0, #40, 16	; 0x280000
    2f00:	bne	43e768 <_IO_stdin_used@@Base+0x43a69c>
    2f04:	rsbscc	r9, r0, r2, lsl #20
    2f08:	stc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
    2f0c:			; <UNDEFINED> instruction: 0xf7fde7e5
    2f10:	str	lr, [sp, r0, asr #31]!
    2f14:	svc	0x00e6f7fd
    2f18:	andeq	r1, r0, r8, lsr r9
    2f1c:	andeq	r1, r0, lr, ror r3
    2f20:	ldrdeq	r3, [r1], -r2
    2f24:	andeq	r0, r0, ip, lsl #2
    2f28:	andeq	r1, r0, r4, lsr #17
    2f2c:	ldrdeq	r1, [r0], -ip
    2f30:	andeq	r3, r1, r2, asr r0
    2f34:	mvnsmi	lr, #737280	; 0xb4000
    2f38:			; <UNDEFINED> instruction: 0xf8d04606
    2f3c:	addlt	r9, r3, r0
    2f40:	ldrsbthi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    2f44:	ldrmi	r4, [r7], -sp, lsl #12
    2f48:			; <UNDEFINED> instruction: 0xf1b944f8
    2f4c:	andle	r0, r9, r0, lsl #30
    2f50:	and	r4, r1, fp, asr #12
    2f54:			; <UNDEFINED> instruction: 0xb12b695b
    2f58:	adcmi	r7, ip, #92, 20	; 0x5c000
    2f5c:	strdlt	sp, [r3], -sl
    2f60:	mvnshi	lr, #12386304	; 0xbd0000
    2f64:			; <UNDEFINED> instruction: 0xf7fd2018
    2f68:			; <UNDEFINED> instruction: 0x4604eff4
    2f6c:	subvc	fp, r5, #112, 2
    2f70:	ldrtmi	r2, [r8], -r0, lsl #6
    2f74:	andsls	pc, r4, r4, asr #17
    2f78:	stmib	r4, {r2, r4, r5, sp, lr}^
    2f7c:	eorvc	r3, r3, #0, 6
    2f80:	svc	0x00aaf7fd
    2f84:	andlt	r6, r3, r0, lsr #2
    2f88:	mvnshi	lr, #12386304	; 0xbd0000
    2f8c:	andcs	r4, r5, #12, 22	; 0x3000
    2f90:			; <UNDEFINED> instruction: 0xf858490c
    2f94:	ldrbtmi	r3, [r9], #-3
    2f98:			; <UNDEFINED> instruction: 0xf7fd681c
    2f9c:	mulls	r1, r8, pc	; <UNPREDICTABLE>
    2fa0:	ldmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2fa4:			; <UNDEFINED> instruction: 0xf7fd6800
    2fa8:	bls	7ef30 <_IO_stdin_used@@Base+0x7ae64>
    2fac:	strmi	r2, [r3], -r1, lsl #2
    2fb0:	andlt	r4, r3, r0, lsr #12
    2fb4:	mvnsmi	lr, #12386304	; 0xbd0000
    2fb8:	ldmdalt	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2fbc:	andeq	r2, r1, r4, lsl #31
    2fc0:	andeq	r0, r0, r0, lsl r1
    2fc4:	andeq	r1, r0, sl, ror #13
    2fc8:	ldrbmi	lr, [r0, sp, lsr #18]!
    2fcc:	stmdbmi	r3, {r0, r3, r7, r9, sl, lr}^
    2fd0:	cfstr32pl	mvfx15, [r1, #-692]	; 0xfffffd4c
    2fd4:	addlt	r4, ip, r2, asr #20
    2fd8:			; <UNDEFINED> instruction: 0xf50d4479
    2fdc:			; <UNDEFINED> instruction: 0x332c5301
    2fe0:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    2fe4:			; <UNDEFINED> instruction: 0xf04f601a
    2fe8:	b	14037f0 <_IO_stdin_used@@Base+0x13ff724>
    2fec:	tstle	pc, r9, lsl #6
    2ff0:			; <UNDEFINED> instruction: 0xf50d493c
    2ff4:	bmi	e97c00 <_IO_stdin_used@@Base+0xe93b34>
    2ff8:	ldrbtmi	r3, [r9], #-812	; 0xfffffcd4
    2ffc:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    3000:	subsmi	r6, r1, sl, lsl r8
    3004:			; <UNDEFINED> instruction: 0xf50dd167
    3008:	andlt	r5, ip, r1, lsl #26
    300c:			; <UNDEFINED> instruction: 0x87f0e8bd
    3010:			; <UNDEFINED> instruction: 0x46824935
    3014:	ldrbtmi	r4, [r9], #-2101	; 0xfffff7cb
    3018:			; <UNDEFINED> instruction: 0xf7fe4478
    301c:			; <UNDEFINED> instruction: 0x4607e830
    3020:	rscle	r2, r5, r0, lsl #16
    3024:	ldrdhi	pc, [r8], #143	; 0x8f
    3028:			; <UNDEFINED> instruction: 0x466dae1b
    302c:			; <UNDEFINED> instruction: 0x463a44f8
    3030:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    3034:			; <UNDEFINED> instruction: 0xf7fd4630
    3038:	stmdacs	r0, {r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    303c:	ldmdavc	r3!, {r0, r1, r2, r6, ip, lr, pc}
    3040:	rscsle	r2, r4, r3, lsr #22
    3044:	ldrtmi	r4, [r0], -r1, asr #12
    3048:	ldmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    304c:	rscle	r2, lr, r0, lsl #16
    3050:	strtmi	r2, [r9], -r0, lsl #6
    3054:	ldrtmi	r7, [r0], -r3
    3058:			; <UNDEFINED> instruction: 0xf82ef001
    305c:	mvnle	r2, r0, lsl #16
    3060:	svceq	0x0000f1b9
    3064:			; <UNDEFINED> instruction: 0x464cd014
    3068:	stmdbvs	r4!, {r0, sp, lr, pc}
    306c:	ldmib	r5, {r2, r7, r8, ip, sp, pc}^
    3070:	ldmib	r4, {r8}^
    3074:	addsmi	r2, r9, #134217728	; 0x8000000
    3078:	addsmi	fp, r0, #8, 30
    307c:	stmdavs	r0!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3080:	tstcs	r2, r2, lsr r6
    3084:			; <UNDEFINED> instruction: 0xf7ff3070
    3088:	stmdbvs	r4!, {r0, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    308c:	mvnle	r2, r0, lsl #24
    3090:	svceq	0x0000f1ba
    3094:	ldrbmi	sp, [r4], -fp, asr #1
    3098:	stmibvs	r4!, {r1, sp, lr, pc}
    309c:	sbcle	r2, r6, r0, lsl #24
    30a0:	ldrdeq	lr, [r0, -r5]
    30a4:	movwcs	lr, #10708	; 0x29d4
    30a8:	svclt	0x00084299
    30ac:			; <UNDEFINED> instruction: 0xd1f44290
    30b0:			; <UNDEFINED> instruction: 0x0118e9d5
    30b4:	movwcs	lr, #18900	; 0x49d4
    30b8:	svclt	0x00084299
    30bc:			; <UNDEFINED> instruction: 0xd1ec4290
    30c0:	ldrtmi	r6, [r2], -r0, lsr #16
    30c4:	rsbscc	r2, r0, r2, lsl #2
    30c8:			; <UNDEFINED> instruction: 0xff34f7ff
    30cc:	ldrtmi	lr, [r8], -r5, ror #15
    30d0:	svc	0x00b4f7fd
    30d4:			; <UNDEFINED> instruction: 0xf7fde78c
    30d8:	svclt	0x0000ef06
    30dc:	strdeq	r2, [r1], -r4
    30e0:	andeq	r0, r0, ip, lsl #2
    30e4:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    30e8:	andeq	r1, r0, sl, lsr #13
    30ec:	andeq	r1, r0, r4, lsl r7
    30f0:	andeq	r1, r0, r8, lsl r7
    30f4:	mvnsmi	lr, #737280	; 0xb4000
    30f8:	stmdbmi	r4, {r3, r7, r9, sl, lr}^
    30fc:	cfstr32pl	mvfx15, [r1, #-692]	; 0xfffffd4c
    3100:	addlt	r4, sp, r3, asr #20
    3104:			; <UNDEFINED> instruction: 0xf50d4479
    3108:			; <UNDEFINED> instruction: 0x332c5301
    310c:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    3110:			; <UNDEFINED> instruction: 0xf04f601a
    3114:	b	140391c <_IO_stdin_used@@Base+0x13ff850>
    3118:	tstle	pc, r8, lsl #6
    311c:			; <UNDEFINED> instruction: 0xf50d493d
    3120:	bmi	ed7d2c <_IO_stdin_used@@Base+0xed3c60>
    3124:	ldrbtmi	r3, [r9], #-812	; 0xfffffcd4
    3128:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    312c:	subsmi	r6, r1, sl, lsl r8
    3130:			; <UNDEFINED> instruction: 0xf50dd16a
    3134:	andlt	r5, sp, r1, lsl #26
    3138:	mvnshi	lr, #12386304	; 0xbd0000
    313c:			; <UNDEFINED> instruction: 0x46814936
    3140:	ldrbtmi	r4, [r9], #-2102	; 0xfffff7ca
    3144:			; <UNDEFINED> instruction: 0xf7fd4478
    3148:			; <UNDEFINED> instruction: 0x4607ef9a
    314c:	rscle	r2, r5, r0, lsl #16
    3150:			; <UNDEFINED> instruction: 0x466dae1b
    3154:	vst1.8	{d20-d22}, [pc :256], sl
    3158:	ldrtmi	r5, [r0], -r0, lsl #2
    315c:	mcr	7, 5, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    3160:	suble	r2, sp, r0, lsl #16
    3164:	ldrtmi	r2, [r0], -r0, lsr #2
    3168:	svc	0x0034f7fd
    316c:	rscsle	r2, r1, r0, lsl #16
    3170:	andcs	r4, r0, #3145728	; 0x300000
    3174:	blcs	81188 <_IO_stdin_used@@Base+0x7d0bc>
    3178:	bcs	821288 <_IO_stdin_used@@Base+0x81d1bc>
    317c:			; <UNDEFINED> instruction: 0xf813d103
    3180:	bcs	80ed8c <_IO_stdin_used@@Base+0x80acc0>
    3184:			; <UNDEFINED> instruction: 0x4629d0fb
    3188:			; <UNDEFINED> instruction: 0xf0004630
    318c:	stmdacs	r0, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3190:			; <UNDEFINED> instruction: 0xf1b8d1e0
    3194:	andsle	r0, r4, r0, lsl #30
    3198:	and	r4, r1, r4, asr #12
    319c:	orrlt	r6, r4, r4, lsr #18
    31a0:	ldrdeq	lr, [r0, -r5]
    31a4:	movwcs	lr, #10708	; 0x29d4
    31a8:	svclt	0x00084299
    31ac:			; <UNDEFINED> instruction: 0xd1f54290
    31b0:	ldrtmi	r6, [r2], -r0, lsr #16
    31b4:	rsbscc	r2, r0, r3, lsl #2
    31b8:	mrc2	7, 5, pc, cr12, cr15, {7}
    31bc:			; <UNDEFINED> instruction: 0x2c006924
    31c0:			; <UNDEFINED> instruction: 0xf1b9d1ee
    31c4:	sbcle	r0, r5, r0, lsl #30
    31c8:	and	r4, r2, ip, asr #12
    31cc:			; <UNDEFINED> instruction: 0x2c0069a4
    31d0:	ldmib	r5, {r6, r7, ip, lr, pc}^
    31d4:	ldmib	r4, {r8}^
    31d8:	addsmi	r2, r9, #134217728	; 0x8000000
    31dc:	addsmi	fp, r0, #8, 30
    31e0:	ldmib	r5, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    31e4:	ldmib	r4, {r3, r4, r8}^
    31e8:	addsmi	r2, r9, #4, 6	; 0x10000000
    31ec:	addsmi	fp, r0, #8, 30
    31f0:	stmdavs	r0!, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
    31f4:	tstcs	r3, r2, lsr r6
    31f8:			; <UNDEFINED> instruction: 0xf7ff3070
    31fc:			; <UNDEFINED> instruction: 0xe7e5fe9b
    3200:			; <UNDEFINED> instruction: 0xf7fd4638
    3204:	usada8	r9, ip, pc, lr	; <UNPREDICTABLE>
    3208:	mcr	7, 3, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    320c:	andeq	r2, r1, r8, asr #27
    3210:	andeq	r0, r0, ip, lsl #2
    3214:	andeq	r2, r1, r6, lsr #27
    3218:	andeq	r1, r0, lr, ror r5
    321c:	andeq	r1, r0, r4, lsl #12
    3220:	ldrbmi	lr, [r0, sp, lsr #18]!
    3224:	stmdbmi	sl, {r0, r3, r7, r9, sl, lr}^
    3228:	cfstr32pl	mvfx15, [r1, #-692]	; 0xfffffd4c
    322c:	addlt	r4, ip, r9, asr #20
    3230:			; <UNDEFINED> instruction: 0xf50d4479
    3234:			; <UNDEFINED> instruction: 0x332c5301
    3238:	stmpl	sl, {r0, r1, r2, r6, sl, fp, lr}
    323c:	ldmdavs	r2, {r2, r3, r4, r5, r6, sl, lr}
    3240:			; <UNDEFINED> instruction: 0xf04f601a
    3244:	b	1403a4c <_IO_stdin_used@@Base+0x13ff980>
    3248:	tstle	pc, r9, lsl #6
    324c:			; <UNDEFINED> instruction: 0xf50d4943
    3250:	bmi	1017e5c <_IO_stdin_used@@Base+0x1013d90>
    3254:	ldrbtmi	r3, [r9], #-812	; 0xfffffcd4
    3258:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    325c:	subsmi	r6, r1, sl, lsl r8
    3260:			; <UNDEFINED> instruction: 0xf50dd173
    3264:	andlt	r5, ip, r1, lsl #26
    3268:			; <UNDEFINED> instruction: 0x87f0e8bd
    326c:			; <UNDEFINED> instruction: 0x46824d3c
    3270:	ldrbtmi	r4, [sp], #-2364	; 0xfffff6c4
    3274:			; <UNDEFINED> instruction: 0x46284479
    3278:	svc	0x0000f7fd
    327c:	stmdacs	r0, {r7, r9, sl, lr}
    3280:	svcge	0x001bd059
    3284:	strbmi	r4, [r2], -sp, ror #12
    3288:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    328c:			; <UNDEFINED> instruction: 0xf7fd4638
    3290:	stmdacs	r0, {r2, r3, r9, sl, fp, sp, lr, pc}
    3294:			; <UNDEFINED> instruction: 0x2120d04b
    3298:			; <UNDEFINED> instruction: 0xf7fd4638
    329c:	stmdacs	r0, {r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    32a0:	mcrrne	0, 15, sp, r6, cr1
    32a4:	ldrtmi	r2, [r0], -r0, lsr #2
    32a8:	mrc	7, 4, APSR_nzcv, cr4, cr13, {7}
    32ac:	rscle	r2, sl, r0, lsl #16
    32b0:	strtmi	r2, [r9], -r0, lsl #6
    32b4:	ldrtmi	r7, [r0], -r3
    32b8:	cdp2	0, 15, cr15, cr14, cr0, {0}
    32bc:	mvnle	r2, r0, lsl #16
    32c0:	svceq	0x0000f1b9
    32c4:			; <UNDEFINED> instruction: 0x464cd014
    32c8:	stmdbvs	r4!, {r0, sp, lr, pc}
    32cc:	ldmib	r5, {r2, r7, r8, ip, sp, pc}^
    32d0:	ldmib	r4, {r8}^
    32d4:	addsmi	r2, r9, #134217728	; 0x8000000
    32d8:	addsmi	fp, r0, #8, 30
    32dc:	stmdavs	r0!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    32e0:	tstcs	r1, r2, lsr r6
    32e4:			; <UNDEFINED> instruction: 0xf7ff3070
    32e8:	stmdbvs	r4!, {r0, r2, r5, r9, sl, fp, ip, sp, lr, pc}
    32ec:	mvnle	r2, r0, lsl #24
    32f0:	svceq	0x0000f1ba
    32f4:	ldrbmi	sp, [r4], -r7, asr #1
    32f8:	stmibvs	r4!, {r1, sp, lr, pc}
    32fc:	sbcle	r2, r2, r0, lsl #24
    3300:	ldrdeq	lr, [r0, -r5]
    3304:	movwcs	lr, #10708	; 0x29d4
    3308:	svclt	0x00084299
    330c:			; <UNDEFINED> instruction: 0xd1f44290
    3310:			; <UNDEFINED> instruction: 0x0118e9d5
    3314:	movwcs	lr, #18900	; 0x49d4
    3318:	svclt	0x00084299
    331c:			; <UNDEFINED> instruction: 0xd1ec4290
    3320:	ldrtmi	r6, [r2], -r0, lsr #16
    3324:	rsbscc	r2, r0, r1, lsl #2
    3328:	mcr2	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    332c:	strbmi	lr, [r0], -r5, ror #15
    3330:	mcr	7, 4, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    3334:	stmdami	ip, {r1, r3, r7, r8, r9, sl, sp, lr, pc}
    3338:	bmi	314bec <_IO_stdin_used@@Base+0x310b20>
    333c:	stmdapl	r0!, {r0, r8, sp}
    3340:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    3344:	mrc	7, 3, APSR_nzcv, cr4, cr13, {7}
    3348:			; <UNDEFINED> instruction: 0xf7fde780
    334c:	svclt	0x0000edcc
    3350:	muleq	r1, ip, ip
    3354:	andeq	r0, r0, ip, lsl #2
    3358:	muleq	r1, r0, ip
    335c:	andeq	r2, r1, r6, ror ip
    3360:	andeq	r1, r0, r2, ror #9
    3364:	andeq	r1, r0, ip, asr #8
    3368:	andeq	r0, r0, r0, lsl r1
    336c:	andeq	r1, r0, r4, lsr #8
    3370:	mvnsmi	lr, #737280	; 0xb4000
    3374:	ldmdami	r7!, {r7, r9, sl, lr}
    3378:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    337c:	addlt	r4, r3, r6, lsr sp
    3380:	ldrbtmi	r4, [r8], #-2614	; 0xfffff5ca
    3384:	ldrbtmi	r4, [sp], #-2358	; 0xfffff6ca
    3388:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    338c:	stmpl	r2, {r0, r2, r4, r5, sl, fp, lr}
    3390:			; <UNDEFINED> instruction: 0x46284479
    3394:	ldmdavs	r2, {r2, r8, r9, ip, sp}
    3398:			; <UNDEFINED> instruction: 0xf04f601a
    339c:	ldrbtmi	r0, [ip], #-512	; 0xfffffe00
    33a0:	mcr	7, 3, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    33a4:	suble	r2, r4, r0, lsl #16
    33a8:	strmi	sl, [r7], -r1, lsl #28
    33ac:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    33b0:	vst1.8	{d20-d22}, [pc :256], sl
    33b4:	ldrtmi	r5, [r0], -r0, lsl #2
    33b8:	ldcl	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    33bc:			; <UNDEFINED> instruction: 0x2120b330
    33c0:			; <UNDEFINED> instruction: 0xf7fd4630
    33c4:	stmdacs	r0, {r3, r9, sl, fp, sp, lr, pc}
    33c8:	mcrrne	0, 15, sp, r4, cr2
    33cc:	strtmi	r2, [r0], -r0, lsr #2
    33d0:	mcr	7, 0, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    33d4:	rscle	r2, fp, r0, lsl #16
    33d8:	andls	pc, r0, r0, lsl #17
    33dc:			; <UNDEFINED> instruction: 0xf7fd2008
    33e0:			; <UNDEFINED> instruction: 0x4605edb8
    33e4:	rscle	r2, r3, r0, lsl #16
    33e8:			; <UNDEFINED> instruction: 0xf7fd4620
    33ec:	eorvs	lr, r8, r6, ror sp
    33f0:			; <UNDEFINED> instruction: 0xf8d8b348
    33f4:	ldrtmi	r3, [sl], -r0
    33f8:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    33fc:			; <UNDEFINED> instruction: 0xf8c84630
    3400:	rsbvs	r5, fp, r0
    3404:	ldcl	7, cr15, [r0, #-1012]	; 0xfffffc0c
    3408:	bicsle	r2, r8, r0, lsl #16
    340c:			; <UNDEFINED> instruction: 0xf7fd4638
    3410:	ldmdbmi	r5, {r1, r2, r4, r9, sl, fp, sp, lr, pc}
    3414:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    3418:	movwcc	r4, #18960	; 0x4a10
    341c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    3420:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    3424:	tstle	r2, r1, asr r0
    3428:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    342c:	pop	{r0, r1, ip, sp, pc}
    3430:	stmdami	lr, {r4, r5, r6, r7, r8, r9, pc}
    3434:	bmi	394ce8 <_IO_stdin_used@@Base+0x390c1c>
    3438:	stmdapl	r0!, {r0, r8, sp}
    343c:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    3440:	ldcl	7, cr15, [r6, #1012]!	; 0x3f4
    3444:	strtmi	lr, [r8], -r5, ror #15
    3448:	stc	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    344c:			; <UNDEFINED> instruction: 0xf7fde7b0
    3450:	svclt	0x0000ed4a
    3454:	andeq	r2, r1, sl, asr #22
    3458:	andeq	r1, r0, lr, asr #7
    345c:	andeq	r0, r0, ip, lsl #2
    3460:	andeq	r1, r0, r0, lsr r3
    3464:	andeq	r2, r1, lr, lsr #22
    3468:			; <UNDEFINED> instruction: 0x00012ab0
    346c:	andeq	r0, r0, r0, lsl r1
    3470:	andeq	r1, r0, r8, lsr #6
    3474:	andcs	fp, r5, #56, 10	; 0xe000000
    3478:	andcs	r4, r0, r5, lsl fp
    347c:	ldrbtmi	r4, [fp], #-3093	; 0xfffff3eb
    3480:	ldmdbpl	ip, {r0, r2, r4, r8, fp, lr}
    3484:	stmdavs	r5!, {r0, r3, r4, r5, r6, sl, lr}
    3488:	stc	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    348c:	tstcs	r1, r3, lsl fp
    3490:			; <UNDEFINED> instruction: 0x4602447b
    3494:			; <UNDEFINED> instruction: 0xf7fd4628
    3498:	ldmdbmi	r1, {r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    349c:	andcs	r2, r0, r5, lsl #4
    34a0:	stmdavs	r5!, {r0, r3, r4, r5, r6, sl, lr}
    34a4:	ldc	7, cr15, [r2, #-1012]	; 0xfffffc0c
    34a8:	strmi	r2, [r2], -r1, lsl #2
    34ac:			; <UNDEFINED> instruction: 0xf7fd4628
    34b0:	stmdbmi	ip, {r6, r7, r8, sl, fp, sp, lr, pc}
    34b4:	andcs	r2, r0, r5, lsl #4
    34b8:	stmdavs	r4!, {r0, r3, r4, r5, r6, sl, lr}
    34bc:	stc	7, cr15, [r6, #-1012]	; 0xfffffc0c
    34c0:	strmi	r2, [r2], -r1, lsl #2
    34c4:	pop	{r5, r9, sl, lr}
    34c8:			; <UNDEFINED> instruction: 0xf7fd4038
    34cc:	svclt	0x0000bdaf
    34d0:	andeq	r2, r1, lr, asr #20
    34d4:	andeq	r0, r0, r0, lsl r1
    34d8:	strdeq	r1, [r0], -r0
    34dc:	strdeq	r1, [r0], -r8
    34e0:	strdeq	r1, [r0], -r0
    34e4:	andeq	r1, r0, r8, lsl r3
    34e8:	ldrbmi	lr, [r0, sp, lsr #18]!
    34ec:	addlt	r4, r4, r4, lsl #12
    34f0:	strmi	r6, [sl], r0, lsl #16
    34f4:			; <UNDEFINED> instruction: 0xf82af7ff
    34f8:	ldrbtmi	r4, [lr], #-3627	; 0xfffff1d5
    34fc:	strmi	fp, [r5], -r0, lsr #6
    3500:	tstlt	r8, r0, lsr #16
    3504:	stcl	7, cr15, [r4], {253}	; 0xfd
    3508:			; <UNDEFINED> instruction: 0xf7fd4628
    350c:	eorvs	lr, r0, r6, ror #25
    3510:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    3514:	ldc2l	0, cr15, [r0]
    3518:	ldmiblt	r8!, {r0, r2, r9, sl, lr}
    351c:	ldmib	r4, {r5, sp}^
    3520:	ldmib	r4, {r1, r8, fp, pc}^
    3524:			; <UNDEFINED> instruction: 0xf7fd671a
    3528:	cmplt	r8, r4, lsl sp
    352c:	ldrdcc	pc, [r0], -sl
    3530:	stmib	r0, {r2, sp, lr}^
    3534:	stmib	r0, {r1, r8, fp, pc}^
    3538:	orrvs	r6, r3, r4, lsl #14
    353c:	andeq	pc, r0, sl, asr #17
    3540:	andlt	r4, r4, r8, lsr #12
    3544:			; <UNDEFINED> instruction: 0x87f0e8bd
    3548:	strb	r6, [r1, r0, lsr #16]!
    354c:	stcl	7, cr15, [r8, #-1012]	; 0xfffffc0c
    3550:	ldmpl	r3!, {r1, r2, r4, r8, r9, fp, lr}^
    3554:	stmdavs	r2, {r1, r2, r3, r4, fp, sp, lr}
    3558:	bcs	94d7c <_IO_stdin_used@@Base+0x90cb0>
    355c:	andeq	pc, r5, #79	; 0x4f
    3560:	ldmdbmi	r3, {r2, r4, ip, lr, pc}
    3564:			; <UNDEFINED> instruction: 0xf04f2000
    3568:	ldrbtmi	r3, [r9], #-1535	; 0xfffffa01
    356c:	stc	7, cr15, [lr], #1012	; 0x3f4
    3570:	movwls	r6, #14371	; 0x3823
    3574:	ldmdavs	r8!, {r1, ip, pc}
    3578:	ldcl	7, cr15, [r6], #1012	; 0x3f4
    357c:	movwcs	lr, #10717	; 0x29dd
    3580:	andls	r2, r0, r1, lsl #2
    3584:			; <UNDEFINED> instruction: 0xf7fd4630
    3588:			; <UNDEFINED> instruction: 0xe7d9ed54
    358c:	andcs	r4, r0, r9, lsl #18
    3590:	ldrbcc	pc, [pc, #79]!	; 35e7 <__snprintf_chk@plt+0x24d7>	; <UNPREDICTABLE>
    3594:			; <UNDEFINED> instruction: 0xf7fd4479
    3598:	stmdavs	r3!, {r1, r3, r4, r7, sl, fp, sp, lr, pc}
    359c:	strmi	r2, [r2], -r1, lsl #2
    35a0:			; <UNDEFINED> instruction: 0xf7fd4630
    35a4:	strb	lr, [fp, r6, asr #26]
    35a8:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    35ac:	andeq	r0, r0, r0, lsl r1
    35b0:	andeq	r1, r0, r2, ror r3
    35b4:	andeq	r1, r0, r0, lsr #6
    35b8:	svcmi	0x00f0e92d
    35bc:	addlt	r4, r3, r4, lsl r6
    35c0:	strmi	r4, [sl], r5, lsl #12
    35c4:			; <UNDEFINED> instruction: 0xf964f7ff
    35c8:	ldmib	r5, {r2, r4, r5, r8, r9, ip, sp, pc}^
    35cc:	strmi	r8, [r3], r2, lsl #18
    35d0:	bvs	93b5dc <_IO_stdin_used@@Base+0x937510>
    35d4:	ldmib	r4, {r2, r8, r9, ip, sp, pc}^
    35d8:	strbmi	r2, [fp, #-774]	; 0xfffffcfa
    35dc:	strbmi	fp, [r2, #-3848]	; 0xfffff0f8
    35e0:	ldmib	r4, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    35e4:	ldmib	r5, {r1, r8, r9, sl, sp, lr}^
    35e8:	addsmi	r2, pc, #1744830464	; 0x68000000
    35ec:	addsmi	fp, r6, #8, 30
    35f0:	eorcs	sp, r0, pc, ror #3
    35f4:			; <UNDEFINED> instruction: 0x6704e9d4
    35f8:			; <UNDEFINED> instruction: 0xf7fd9101
    35fc:	cmplt	r8, sl, lsr #25
    3600:	ldrdcc	pc, [r0], -sl
    3604:	andvs	r9, r5, r1, lsl #18
    3608:	andlt	pc, r8, r0, asr #17
    360c:	stmib	r0, {r0, r6, r7, sp, lr}^
    3610:	orrvs	r6, r3, r4, lsl #14
    3614:	andeq	pc, r0, sl, asr #17
    3618:	andlt	r2, r3, r0
    361c:	svchi	0x00f0e8bd
    3620:			; <UNDEFINED> instruction: 0x4604b5f8
    3624:	strmi	r6, [sp], -r3, lsl #19
    3628:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    362c:	svcmi	0x00c0f5b3
    3630:	ldmib	r0, {r2, r3, r8, r9, sl, fp, ip, sp, pc}^
    3634:	ldmib	r0, {r1, r3, r8, r9, sl, sp, lr}^
    3638:	andscs	r6, r8, r2, lsl #14
    363c:	stc	7, cr15, [r8], {253}	; 0xfd
    3640:	stmdavs	fp!, {r3, r5, r8, ip, sp, pc}
    3644:	stmib	r0, {r2, sp, lr}^
    3648:	tstvs	r3, r2, lsl #14
    364c:	andcs	r6, r0, r8, lsr #32
    3650:	svclt	0x0000bdf8
    3654:	svcmi	0x00f0e92d
    3658:			; <UNDEFINED> instruction: 0x4690b0b1
    365c:	movwls	r4, #19138	; 0x4ac2
    3660:	blmi	ff09508c <_IO_stdin_used@@Base+0xff090fc0>
    3664:	stmdavs	r4, {r1, r3, r4, r5, r6, sl, lr}
    3668:			; <UNDEFINED> instruction: 0x212f4606
    366c:			; <UNDEFINED> instruction: 0x462058d3
    3670:			; <UNDEFINED> instruction: 0x932f681b
    3674:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3678:	stc	7, cr15, [ip], #1012	; 0x3f4
    367c:	blmi	fef29f6c <_IO_stdin_used@@Base+0xfef25ea0>
    3680:	ldrbtmi	r9, [fp], #-517	; 0xfffffdfb
    3684:	stmdacs	r0, {r0, r1, r8, r9, ip, pc}
    3688:	addhi	pc, r3, r0
    368c:	strmi	r7, [r5], -r3, asr #16
    3690:	rsbsle	r2, lr, r0, lsl #22
    3694:			; <UNDEFINED> instruction: 0xf10d1e60
    3698:	andcs	r0, r0, #-1073741803	; 0xc0000015
    369c:	andcc	lr, r1, #4
    36a0:	svccc	0x0001f801
    36a4:	andle	r2, r5, r3, ror #20
    36a8:	svccc	0x0001f810
    36ac:	svclt	0x00182b00
    36b0:	mvnsle	r2, pc, lsr #22
    36b4:			; <UNDEFINED> instruction: 0xf10dab30
    36b8:	ldrmi	r0, [sl], #-2648	; 0xfffff5a8
    36bc:	ldrbmi	r2, [r0], -ip, lsr #2
    36c0:			; <UNDEFINED> instruction: 0xf8022700
    36c4:			; <UNDEFINED> instruction: 0xf7fd7c68
    36c8:	strmi	lr, [r4], -r6, lsl #25
    36cc:			; <UNDEFINED> instruction: 0xf0002800
    36d0:	ldrbmi	r8, [r0, #-148]	; 0xffffff6c
    36d4:	andvc	sp, r7, r4
    36d8:			; <UNDEFINED> instruction: 0xf7fd4650
    36dc:			; <UNDEFINED> instruction: 0x4607ebfe
    36e0:	blcs	21874 <_IO_stdin_used@@Base+0x1d7a8>
    36e4:	strcc	sp, [r1], #-106	; 0xffffff96
    36e8:	strtmi	r2, [r0], -ip, lsr #2
    36ec:	ldcl	7, cr15, [r2], #-1012	; 0xfffffc0c
    36f0:	cmplt	r0, r2, lsl #13
    36f4:			; <UNDEFINED> instruction: 0xf1004284
    36f8:	svclt	0x001c0a01
    36fc:	andvc	r2, r3, r0, lsl #6
    3700:	svclt	0x00087843
    3704:	stmdblt	r3, {sl, sp}
    3708:			; <UNDEFINED> instruction: 0xf10d469a
    370c:	eorcs	r0, r0, #40, 22	; 0xa000
    3710:	ldrbmi	r2, [r8], -r0, lsl #2
    3714:	ldcl	7, cr15, [lr], #-1012	; 0xfffffc0c
    3718:	svceq	0x0000f1b8
    371c:	movwcs	sp, #41032	; 0xa048
    3720:	ldmibmi	r4, {r0, r1, r3, r8, r9, ip, pc}
    3724:	ldrbtmi	r1, [r9], #-3176	; 0xfffff398
    3728:	bl	fe1c1724 <_IO_stdin_used@@Base+0xfe1bd658>
    372c:	svclt	0x000c2800
    3730:	movwcs	r2, #8961	; 0x2301
    3734:	svccs	0x0000930c
    3738:	blge	2778d4 <_IO_stdin_used@@Base+0x273808>
    373c:			; <UNDEFINED> instruction: 0x4639465a
    3740:			; <UNDEFINED> instruction: 0xf7fd2000
    3744:	strmi	lr, [r5], -lr, lsr #25
    3748:			; <UNDEFINED> instruction: 0xf0402800
    374c:	blls	263978 <_IO_stdin_used@@Base+0x25f8ac>
    3750:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, r7, r8, ip, sp, pc}^
    3754:	andle	r2, r1, r2, lsl #20
    3758:	teqle	r5, sl, lsl #20
    375c:			; <UNDEFINED> instruction: 0x4618695a
    3760:			; <UNDEFINED> instruction: 0xf7fd8855
    3764:			; <UNDEFINED> instruction: 0x4638ec98
    3768:	bl	fe4c1764 <_IO_stdin_used@@Base+0xfe4bd698>
    376c:	smlsdeq	sl, r4, sl, lr
    3770:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3774:	suble	r9, r8, r9, lsl #6
    3778:	ldrbmi	sl, [sl], -r9, lsl #22
    377c:			; <UNDEFINED> instruction: 0x46204651
    3780:	stc	7, cr15, [lr], {253}	; 0xfd
    3784:	stmdacs	r0, {r7, r9, sl, lr}
    3788:	addhi	pc, r4, r0
    378c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3790:			; <UNDEFINED> instruction: 0xf04fe001
    3794:	bmi	1e11b98 <_IO_stdin_used@@Base+0x1e0dacc>
    3798:	ldrbtmi	r4, [sl], #-2932	; 0xfffff48c
    379c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    37a0:	subsmi	r9, sl, pc, lsr #22
    37a4:	sbcshi	pc, sp, r0, asr #32
    37a8:	eorslt	r4, r1, r0, asr #12
    37ac:	svchi	0x00f0e8bd
    37b0:	svceq	0x0000f1b9
    37b4:	movwcs	sp, #8197	; 0x2005
    37b8:	ldr	r9, [r2, fp, lsl #6]!
    37bc:			; <UNDEFINED> instruction: 0x469a461c
    37c0:			; <UNDEFINED> instruction: 0xf8cde7a3
    37c4:	str	r9, [ip, ip, lsr #32]!
    37c8:	andcs	r9, r5, #768	; 0x300
    37cc:			; <UNDEFINED> instruction: 0xf04f4b6b
    37d0:	stmdbmi	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp}^
    37d4:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    37d8:			; <UNDEFINED> instruction: 0xf7fd681c
    37dc:	blls	27e5c4 <_IO_stdin_used@@Base+0x27a4f8>
    37e0:	ldmdavs	fp, {r0, r8, sp}^
    37e4:	strtmi	r4, [r0], -r2, lsl #12
    37e8:	stc	7, cr15, [r2], #-1012	; 0xfffffc0c
    37ec:			; <UNDEFINED> instruction: 0xf7fd9809
    37f0:			; <UNDEFINED> instruction: 0x4638ec52
    37f4:	bl	13417f0 <_IO_stdin_used@@Base+0x133d724>
    37f8:	ldrbmi	lr, [r0], -sp, asr #15
    37fc:			; <UNDEFINED> instruction: 0xf7fd46a2
    3800:	strmi	lr, [r7], -ip, ror #22
    3804:	ldrtmi	lr, [sp], -r1, lsl #15
    3808:	blt	1b7d6c4 <_IO_stdin_used@@Base+0x1b795f8>
    380c:	adclt	r2, sp, #20
    3810:	bl	fe7c180c <_IO_stdin_used@@Base+0xfe7bd740>
    3814:	bls	12fcfc <_IO_stdin_used@@Base+0x12bc30>
    3818:	strvs	lr, [r0, #-2496]	; 0xfffff640
    381c:	strvc	lr, [r2, -r0, asr #19]
    3820:	andsvs	r6, r0, r3, lsl r8
    3824:	bls	dbc38 <_IO_stdin_used@@Base+0xd7b6c>
    3828:	blmi	15af478 <_IO_stdin_used@@Base+0x15ab3ac>
    382c:	blgt	3d9b80 <_IO_stdin_used@@Base+0x3d5ab4>
    3830:	andeq	lr, pc, r7, lsl #17
    3834:			; <UNDEFINED> instruction: 0xf7fd2020
    3838:	strmi	lr, [r4], -ip, lsl #23
    383c:	ldm	r7, {r3, r5, r6, r8, ip, sp, pc}
    3840:	cps	#15
    3844:	svcls	0x00050c0c
    3848:	rsbvs	r6, r5, r6, lsr #32
    384c:	ldmdavs	lr!, {r8, sl, sp}
    3850:	eorsvs	r6, ip, r5, lsr #1
    3854:	andeq	lr, pc, ip, lsl #17
    3858:			; <UNDEFINED> instruction: 0xf04f61e6
    385c:	ldr	r0, [sl, r0, lsl #16]
    3860:	andcs	r9, r5, #768	; 0x300
    3864:	andcs	r4, r0, r5, asr #22
    3868:			; <UNDEFINED> instruction: 0xf04f4947
    386c:	stmiapl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip, sp}^
    3870:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    3874:	bl	ac1870 <_IO_stdin_used@@Base+0xabd7a4>
    3878:	strtmi	r4, [r8], -r2, lsl #12
    387c:			; <UNDEFINED> instruction: 0xf7fd9203
    3880:	bls	fe4c0 <_IO_stdin_used@@Base+0xfa3f4>
    3884:	strmi	r2, [r3], -r1, lsl #2
    3888:	movwls	r4, #1568	; 0x620
    388c:			; <UNDEFINED> instruction: 0xf7fd463b
    3890:			; <UNDEFINED> instruction: 0xe780ebd0
    3894:	ldrdlt	pc, [r4], -sp	; <UNPREDICTABLE>
    3898:	svceq	0x0000f1bb
    389c:	blx	fe5779cc <_IO_stdin_used@@Base+0xfe573900>
    38a0:	ssatmi	pc, #17, r5, lsl #21	; <UNPREDICTABLE>
    38a4:	stmib	sp, {r0, r2, r3, r4, r6, r9, sl, lr}^
    38a8:	blx	7ef8c8 <_IO_stdin_used@@Base+0x7eb7fc>
    38ac:	ldmib	sp, {r1, r3, r7, r9, fp, ip, sp, lr, pc}^
    38b0:	strtmi	r9, [r6], -r4, lsl #22
    38b4:	blcs	2bb94c <_IO_stdin_used@@Base+0x2b7880>
    38b8:	stmdbvs	fp!, {r5, r8, ip, lr, pc}^
    38bc:	movwcc	sl, #36626	; 0x8f12
    38c0:	stcmi	8, cr15, [r6], {51}	; 0x33
    38c4:	adclt	fp, r4, #100, 20	; 0x64000
    38c8:	suble	r2, r5, r0, lsl #28
    38cc:	stm	r7, {r0, r1, r2, r3, r8, r9, fp, lr, pc}
    38d0:	eorcs	r0, r0, pc
    38d4:	bl	f418d0 <_IO_stdin_used@@Base+0xf3d804>
    38d8:	cmnlt	r8, r4, lsl #13
    38dc:	muleq	pc, r7, r8	; <UNPREDICTABLE>
    38e0:	streq	pc, [ip, -ip, lsl #2]
    38e4:	ldrd	pc, [r0], -fp
    38e8:	bhi	3e020 <_IO_stdin_used@@Base+0x39f54>
    38ec:	andmi	pc, r8, ip, asr #17
    38f0:	andgt	pc, r0, fp, asr #17
    38f4:	andeq	lr, pc, r7, lsl #17
    38f8:	ands	pc, ip, ip, asr #17
    38fc:			; <UNDEFINED> instruction: 0xb1bd69ed
    3900:	blcs	9dab4 <_IO_stdin_used@@Base+0x999e8>
    3904:	stmdbvs	fp!, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}^
    3908:	ldmdahi	ip, {r2, r4, sp}^
    390c:	adclt	fp, r4, #100, 20	; 0x64000
    3910:	ldmdavs	pc, {r1, r2, r5, r7, r8, ip, sp, pc}^	; <UNPREDICTABLE>
    3914:	bl	741910 <_IO_stdin_used@@Base+0x73d844>
    3918:	rscle	r2, pc, r0, lsl #16
    391c:	ldrdcc	pc, [r0], -r9
    3920:	bhi	3e028 <_IO_stdin_used@@Base+0x39f5c>
    3924:	strmi	lr, [r2, -r0, asr #19]
    3928:			; <UNDEFINED> instruction: 0xf8c96103
    392c:	strb	r0, [r5, r0]!
    3930:	stmdalt	r6, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    3934:			; <UNDEFINED> instruction: 0xf7fd4658
    3938:	str	lr, [ip, -lr, lsr #23]!
    393c:	bl	241938 <_IO_stdin_used@@Base+0x23d86c>
    3940:	sbcsle	r2, fp, r0, lsl #16
    3944:	ldrdcc	pc, [r0], -r9
    3948:	bhi	3e050 <_IO_stdin_used@@Base+0x39f84>
    394c:	strmi	lr, [r2], -r0, asr #19
    3950:			; <UNDEFINED> instruction: 0xf8c96103
    3954:	ldrb	r0, [r1, r0]
    3958:	svcge	0x00124b0a
    395c:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    3960:			; <UNDEFINED> instruction: 0xf7fde7b4
    3964:	svclt	0x0000eac0
    3968:	andeq	r2, r1, r8, ror #16
    396c:	andeq	r0, r0, ip, lsl #2
    3970:	andeq	r2, r1, sl, asr #16
    3974:	andeq	r1, r0, sl, asr #3
    3978:	andeq	r2, r1, r2, lsr r7
    397c:	andeq	r0, r0, r0, lsl r1
    3980:	andeq	r1, r0, r2, asr #2
    3984:	andeq	r0, r0, r8, lsr #2
    3988:	andeq	r1, r0, r4, lsl #1
    398c:	svcmi	0x00f0e92d
    3990:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
    3994:	biccs	r8, r8, #4, 22	; 0x1000
    3998:	asrsgt	pc, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    399c:	stclmi	6, cr4, [ip, #-520]!	; 0xfffffdf8
    39a0:	ldrbtmi	r4, [ip], #1561	; 0x619
    39a4:	cfstr32pl	mvfx15, [r4, #-692]	; 0xfffffd4c
    39a8:	addlt	r4, r1, sp, ror r4
    39ac:	smladls	r5, r0, ip, sl
    39b0:	streq	pc, [ip], -r4, lsr #3
    39b4:	andls	r4, r1, #412	; 0x19c
    39b8:	strls	r4, [r0, #-1584]	; 0xfffff9d0
    39bc:	strpl	pc, [r3, #-1293]	; 0xfffffaf3
    39c0:	andvc	pc, r7, ip, asr r8	; <UNPREDICTABLE>
    39c4:	ldrcc	r2, [ip, #-513]!	; 0xfffffdff
    39c8:	eorvs	r6, pc, pc, lsr r8	; <UNPREDICTABLE>
    39cc:	streq	pc, [r0, -pc, asr #32]
    39d0:			; <UNDEFINED> instruction: 0xf7fd4d61
    39d4:	ldrbtmi	lr, [sp], #-2974	; 0xfffff462
    39d8:	vmlal.s8	q9, d0, d0
    39dc:	ldmdbmi	pc, {r2, r3, r7, pc}^	; <UNPREDICTABLE>
    39e0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    39e4:	bl	12c19e0 <_IO_stdin_used@@Base+0x12bd914>
    39e8:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    39ec:	addshi	pc, r5, r0
    39f0:			; <UNDEFINED> instruction: 0xf10d4b5b
    39f4:	ldrbtmi	r0, [fp], #-2300	; 0xfffff704
    39f8:	bcc	43f220 <_IO_stdin_used@@Base+0x43b154>
    39fc:	bls	43f264 <_IO_stdin_used@@Base+0x43b198>
    3a00:	ldreq	pc, [ip], -r4, lsr #3
    3a04:	andge	pc, r8, sp, asr #17
    3a08:	vst1.16	{d20-d22}, [pc :64], sl
    3a0c:	strbmi	r5, [r0], -r0, lsl #2
    3a10:	b	12c1a0c <_IO_stdin_used@@Base+0x12bd940>
    3a14:	rsble	r2, fp, r0, lsl #16
    3a18:	beq	9400b0 <_IO_stdin_used@@Base+0x93bfe4>
    3a1c:	ldreq	pc, [r8, #-420]	; 0xfffffe5c
    3a20:	streq	pc, [r0, -r4, lsr #3]!
    3a24:			; <UNDEFINED> instruction: 0x46524633
    3a28:	strbmi	r4, [r0], -r9, asr #12
    3a2c:	strls	r9, [r0, -r1, lsl #10]
    3a30:	b	ffac1a2c <_IO_stdin_used@@Base+0xffabd960>
    3a34:	mvnle	r2, r4, lsl #16
    3a38:	ldrtmi	r4, [sp], -r9, lsr #13
    3a3c:	movwcs	lr, #2521	; 0x9d9
    3a40:			; <UNDEFINED> instruction: 0xf8dd4657
    3a44:	stmib	sp, {r3, sp, pc}^
    3a48:	blls	14c658 <_IO_stdin_used@@Base+0x14858c>
    3a4c:	sbcsle	r2, r5, r0, lsl #22
    3a50:	blt	fe43f278 <_IO_stdin_used@@Base+0xfe43b1ac>
    3a54:	mcr	6, 0, r4, cr9, cr9, {5}
    3a58:	ssatmi	r8, #4, r0, lsl #20
    3a5c:			; <UNDEFINED> instruction: 0x465446b0
    3a60:	ldrmi	r4, [sp], -sl, lsr #13
    3a64:			; <UNDEFINED> instruction: 0xf8d9e006
    3a68:	addsmi	r3, r8, #0
    3a6c:	pushvs	{r0, r2, ip, lr, pc}
    3a70:	eorsle	r2, r6, r0, lsl #26
    3a74:	stmdacs	r0, {r3, r5, r6, fp, sp, lr}
    3a78:	stmiavs	r8!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3a7c:			; <UNDEFINED> instruction: 0xf8dab118
    3a80:	addsmi	r3, r8, #0
    3a84:	stmiavs	fp!, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}^
    3a88:	blvc	a300fc <_IO_stdin_used@@Base+0xa2c030>
    3a8c:	mulcc	r0, r8, r8
    3a90:			; <UNDEFINED> instruction: 0xd1ec4298
    3a94:			; <UNDEFINED> instruction: 0xf81b7b68
    3a98:	addsmi	r3, r8, #6912	; 0x1b00
    3a9c:	blvc	fea38240 <_IO_stdin_used@@Base+0xfea34174>
    3aa0:	ldccc	8, cr15, [sl], {27}
    3aa4:			; <UNDEFINED> instruction: 0xd1e24298
    3aa8:			; <UNDEFINED> instruction: 0xf81b7be8
    3aac:	addsmi	r3, r8, #6400	; 0x1900
    3ab0:	ldrdcs	sp, [r0], -sp	; <UNPREDICTABLE>
    3ab4:			; <UNDEFINED> instruction: 0xf7fd682e
    3ab8:	stmdacs	r0, {r2, r3, r6, r9, fp, sp, lr, pc}
    3abc:			; <UNDEFINED> instruction: 0xf50dd0d7
    3ac0:	pushvs	{r2, r8, r9, ip, lr}
    3ac4:	andvs	r3, r6, r8, lsr r3
    3ac8:	movwcs	lr, #2515	; 0x9d3
    3acc:	movwcs	lr, #10688	; 0x29c0
    3ad0:	movwcs	lr, #10717	; 0x29dd
    3ad4:	movwcs	lr, #18880	; 0x49c0
    3ad8:	eorvs	r6, r0, r3, lsr #16
    3adc:	stfcss	f6, [r0, #-524]	; 0xfffffdf4
    3ae0:	strtmi	sp, [r2], r8, asr #3
    3ae4:	bhi	43f350 <_IO_stdin_used@@Base+0x43b284>
    3ae8:	mrc	6, 0, r4, cr8, cr12, {2}
    3aec:			; <UNDEFINED> instruction: 0xe785ba90
    3af0:			; <UNDEFINED> instruction: 0xf7fd4658
    3af4:	ldmdbmi	fp, {r2, r5, r7, r9, fp, sp, lr, pc}
    3af8:	movwpl	pc, #13581	; 0x350d	; <UNPREDICTABLE>
    3afc:	teqcc	ip, #86016	; 0x15000
    3b00:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    3b04:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    3b08:	tstle	sp, r1, asr r0
    3b0c:	cfstr32pl	mvfx15, [r4, #-52]	; 0xffffffcc
    3b10:	ldc	0, cr11, [sp], #4
    3b14:	pop	{r2, r8, r9, fp, pc}
    3b18:	blmi	4e7ae0 <_IO_stdin_used@@Base+0x4e3a14>
    3b1c:	ldmdbmi	r3, {r0, r2, r9, sp}
    3b20:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    3b24:			; <UNDEFINED> instruction: 0xf7fd681c
    3b28:	ldrdls	lr, [r2], -r2
    3b2c:	b	1641b28 <_IO_stdin_used@@Base+0x163da5c>
    3b30:			; <UNDEFINED> instruction: 0xf7fd6800
    3b34:	bls	be3a4 <_IO_stdin_used@@Base+0xba2d8>
    3b38:	strmi	r2, [r3], -r1, lsl #2
    3b3c:	movwls	r4, #1568	; 0x620
    3b40:			; <UNDEFINED> instruction: 0xf7fd4633
    3b44:			; <UNDEFINED> instruction: 0xe7d6ea76
    3b48:	stmib	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b4c:	andeq	r2, r1, sl, lsr #10
    3b50:	andeq	r0, r0, ip, lsl #31
    3b54:	andeq	r0, r0, ip, lsl #2
    3b58:	strdeq	r2, [r1], -r6
    3b5c:	ldrdeq	r0, [r0], -lr
    3b60:	andeq	r0, r0, r2, ror pc
    3b64:	andeq	r2, r1, ip, asr #7
    3b68:	andeq	r0, r0, r0, lsl r1
    3b6c:	andeq	r0, r0, r2, lsr #28
    3b70:	svcmi	0x00f0e92d
    3b74:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    3b78:	strmi	r8, [lr], -r4, lsl #22
    3b7c:	ldrbtmi	r4, [ip], #-3192	; 0xfffff388
    3b80:	cfstr32pl	mvfx15, [r5, #-692]	; 0xfffffd4c
    3b84:	blge	aafdb8 <_IO_stdin_used@@Base+0xaabcec>
    3b88:	strls	sl, [fp, -r7, lsr #26]
    3b8c:	qsub16mi	r4, r8, r5
    3b90:	cdpmi	6, 7, cr9, cr5, cr9, {0}
    3b94:	movwls	r4, #42111	; 0xa47f
    3b98:	andls	r2, r1, #200, 6	; 0x20000003
    3b9c:	strls	r4, [r0], #-1561	; 0xfffff9e7
    3ba0:	strpl	pc, [r5], #-1293	; 0xfffffaf3
    3ba4:	andcs	r5, r1, #3112960	; 0x2f8000
    3ba8:	ldmdavs	r6!, {r2, r5, sl, ip, sp}
    3bac:			; <UNDEFINED> instruction: 0xf04f6026
    3bb0:			; <UNDEFINED> instruction: 0xf7fd0600
    3bb4:	blmi	1b7e674 <_IO_stdin_used@@Base+0x1b7a5a8>
    3bb8:	movwls	r4, #50299	; 0xc47b
    3bbc:	vmlal.s8	q9, d0, d0
    3bc0:	stmdbmi	fp!, {r1, r3, r4, r5, r7, pc}^
    3bc4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    3bc8:	b	1641bc4 <_IO_stdin_used@@Base+0x163daf8>
    3bcc:	beq	43f3f4 <_IO_stdin_used@@Base+0x43b328>
    3bd0:			; <UNDEFINED> instruction: 0xf0002800
    3bd4:	blmi	19e3e9c <_IO_stdin_used@@Base+0x19dfdd0>
    3bd8:	stmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    3bdc:	ldmvc	r2!, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
    3be0:	bleq	34028c <_IO_stdin_used@@Base+0x33c1c0>
    3be4:	mcr	4, 0, r4, cr8, cr11, {3}
    3be8:	vmov	r3, s17
    3bec:	vst1.8	{d18-d19}, [pc :64], r0
    3bf0:	strbmi	r5, [r0], -r0, lsl #2
    3bf4:	ldmdb	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3bf8:			; <UNDEFINED> instruction: 0xf0002800
    3bfc:			; <UNDEFINED> instruction: 0xf1a98098
    3c00:			; <UNDEFINED> instruction: 0xf1a90630
    3c04:			; <UNDEFINED> instruction: 0xf1a90328
    3c08:			; <UNDEFINED> instruction: 0xf1a90104
    3c0c:	ldrtmi	r0, [r2], -ip, lsr #14
    3c10:	movwvc	lr, #14797	; 0x39cd
    3c14:			; <UNDEFINED> instruction: 0xf1a94640
    3c18:			; <UNDEFINED> instruction: 0xf8cd0308
    3c1c:	stmib	sp, {r3, ip, pc}^
    3c20:	ldrbmi	r3, [fp], -r0, lsl #2
    3c24:	bne	fe43f48c <_IO_stdin_used@@Base+0xfe43b3c0>
    3c28:	stmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c2c:	bicsle	r2, ip, r7, lsl #16
    3c30:			; <UNDEFINED> instruction: 0xf1a99b0a
    3c34:	ldmib	fp, {r2, r3, r4, sl}^
    3c38:			; <UNDEFINED> instruction: 0xf1a30501
    3c3c:			; <UNDEFINED> instruction: 0xf8db0a3c
    3c40:	strtmi	r3, [r1], -ip
    3c44:			; <UNDEFINED> instruction: 0xf8499408
    3c48:			; <UNDEFINED> instruction: 0x46525c14
    3c4c:			; <UNDEFINED> instruction: 0x232e9306
    3c50:			; <UNDEFINED> instruction: 0xf8499d06
    3c54:	andcs	r0, sl, r8, lsl ip
    3c58:			; <UNDEFINED> instruction: 0xf8db60e5
    3c5c:			; <UNDEFINED> instruction: 0xf8495000
    3c60:	ldmdb	r9, {r2, r3, r4, sl, fp, ip, lr}^
    3c64:	stmib	sp, {r1, r3, r8, sl, lr}^
    3c68:			; <UNDEFINED> instruction: 0xf7fd4506
    3c6c:	blls	27e4f4 <_IO_stdin_used@@Base+0x27a428>
    3c70:	adcsle	r2, sl, r0, lsl #22
    3c74:	bhi	43f4a0 <_IO_stdin_used@@Base+0x43b3d4>
    3c78:	eorslt	pc, r4, sp, asr #17
    3c7c:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
    3c80:			; <UNDEFINED> instruction: 0xf8cd46bb
    3c84:	ldrmi	r9, [ip], -r0, lsr #32
    3c88:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
    3c8c:	and	r9, r5, ip, lsl #30
    3c90:	addsmi	r6, r3, #3276800	; 0x320000
    3c94:	stmibvs	r4!, {r0, r2, r3, ip, lr, pc}^
    3c98:	eorsle	r2, r8, r0, lsl #24
    3c9c:	streq	pc, [ip, #-260]	; 0xfffffefc
    3ca0:	ldrbmi	r2, [r2], -lr, lsr #6
    3ca4:	strtmi	r2, [r9], -sl
    3ca8:	b	41ca4 <_IO_stdin_used@@Base+0x3dbd8>
    3cac:	blcs	1de40 <_IO_stdin_used@@Base+0x19d74>
    3cb0:	stmiavs	r3!, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    3cb4:			; <UNDEFINED> instruction: 0xf8dbb11b
    3cb8:	addsmi	r2, r3, #0
    3cbc:	blmi	bb8470 <_IO_stdin_used@@Base+0xbb43a4>
    3cc0:			; <UNDEFINED> instruction: 0x46282210
    3cc4:			; <UNDEFINED> instruction: 0xf7fd58f9
    3cc8:	teqlt	r0, ip	; <illegal shifter operand>
    3ccc:	andscs	r4, r0, #40, 12	; 0x2800000
    3cd0:			; <UNDEFINED> instruction: 0xf7fd4641
    3cd4:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, fp, sp, lr, pc}
    3cd8:	ldrdcs	sp, [r0], -sp	; <UNPREDICTABLE>
    3cdc:			; <UNDEFINED> instruction: 0xf7fd6825
    3ce0:	stmdacs	r0, {r3, r4, r5, r8, fp, sp, lr, pc}
    3ce4:			; <UNDEFINED> instruction: 0xf50dd0d7
    3ce8:			; <UNDEFINED> instruction: 0xf8d95206
    3cec:	eorcc	r3, r0, #0
    3cf0:	andvs	r6, r5, r4, ror #19
    3cf4:	andne	lr, r0, #3440640	; 0x348000
    3cf8:			; <UNDEFINED> instruction: 0xf8c96183
    3cfc:	stmib	r0, {}^	; <UNPREDICTABLE>
    3d00:	ldmib	sp, {r1, r9, ip}^
    3d04:	stmib	r0, {r1, r2, r9, ip}^
    3d08:	sfmcs	f1, 4, [r0], {4}
    3d0c:	mnf<illegal precision>m	f5, f6
    3d10:	vst1.8	{d24-d25}, [pc :64], r0
    3d14:	mufe	f5, f0, f0
    3d18:			; <UNDEFINED> instruction: 0xf8dd2a10
    3d1c:			; <UNDEFINED> instruction: 0xf8dd9020
    3d20:			; <UNDEFINED> instruction: 0x4640b034
    3d24:	stmia	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d28:			; <UNDEFINED> instruction: 0xf47f2800
    3d2c:	cdp	15, 1, cr10, cr8, cr8, {3}
    3d30:			; <UNDEFINED> instruction: 0xf7fd0a10
    3d34:	ldmdbmi	r1, {r2, r7, r8, fp, sp, lr, pc}
    3d38:	movwpl	pc, #21773	; 0x550d	; <UNPREDICTABLE>
    3d3c:			; <UNDEFINED> instruction: 0x33244a0a
    3d40:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    3d44:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    3d48:	qaddle	r4, r1, r6
    3d4c:	cfstr32pl	mvfx15, [r5, #-52]	; 0xffffffcc
    3d50:	ldc	0, cr11, [sp], #44	; 0x2c
    3d54:	pop	{r2, r8, r9, fp, pc}
    3d58:			; <UNDEFINED> instruction: 0xf7fd8ff0
    3d5c:	svclt	0x0000e8c4
    3d60:	andeq	r0, r0, r6, lsr #28
    3d64:	andeq	r2, r1, r8, lsr r3
    3d68:	andeq	r0, r0, ip, lsl #2
    3d6c:	andeq	r2, r1, r4, lsl r3
    3d70:	strdeq	r0, [r0], -sl
    3d74:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3d78:	andeq	r0, r0, r8, lsr #2
    3d7c:	andeq	r2, r1, ip, lsl #3
    3d80:	svcmi	0x00f0e92d
    3d84:	cfstr32pl	mvfx15, [r2, #-692]	; 0xfffffd4c
    3d88:	addlt	r4, r7, r5, asr ip
    3d8c:	pkhtbmi	r4, r3, r5, asr #20
    3d90:	ldmdbmi	r5, {r2, r3, r4, r5, r6, sl, lr}^
    3d94:			; <UNDEFINED> instruction: 0xf50d4855
    3d98:			; <UNDEFINED> instruction: 0xf8cd5302
    3d9c:	tstcc	r4, #16
    3da0:	ldrbtmi	r5, [r9], #-2210	; 0xfffff75e
    3da4:	ldmdavs	r2, {r3, r4, r5, r6, sl, lr}
    3da8:			; <UNDEFINED> instruction: 0xf04f601a
    3dac:			; <UNDEFINED> instruction: 0xf7fd0200
    3db0:	blmi	13fe350 <_IO_stdin_used@@Base+0x13fa284>
    3db4:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    3db8:			; <UNDEFINED> instruction: 0xf8dfd07b
    3dbc:			; <UNDEFINED> instruction: 0xf10da138
    3dc0:	mcrge	8, 1, r0, cr5, cr8, {2}
    3dc4:	ldrteq	pc, [ip], #-424	; 0xfffffe58	; <UNPREDICTABLE>
    3dc8:			; <UNDEFINED> instruction: 0x460744fa
    3dcc:	vst1.8	{d20-d22}, [pc :256], sl
    3dd0:	ldrtmi	r5, [r0], -r0, lsl #2
    3dd4:	stmda	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3dd8:			; <UNDEFINED> instruction: 0xf1a8b1d0
    3ddc:			; <UNDEFINED> instruction: 0x46230538
    3de0:			; <UNDEFINED> instruction: 0x46304651
    3de4:			; <UNDEFINED> instruction: 0xf04f462a
    3de8:			; <UNDEFINED> instruction: 0xf8c40c00
    3dec:			; <UNDEFINED> instruction: 0xf7fdc000
    3df0:	stmdacs	r2, {r2, r3, r8, fp, sp, lr, pc}
    3df4:	stmdavs	r0!, {r0, r1, r2, r3, r4, ip, lr, pc}
    3df8:	rscle	r2, r7, r0, lsl #16
    3dfc:	stmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e00:	vst1.8	{d20-d22}, [pc :256], sl
    3e04:	ldrtmi	r5, [r0], -r0, lsl #2
    3e08:	stmda	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e0c:	mvnle	r2, r0, lsl #16
    3e10:			; <UNDEFINED> instruction: 0xf7fd4638
    3e14:	ldmdbmi	r8!, {r2, r4, r8, fp, sp, lr, pc}
    3e18:	movwpl	pc, #9485	; 0x250d	; <UNPREDICTABLE>
    3e1c:	tstcc	r4, #200704	; 0x31000
    3e20:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    3e24:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    3e28:	cmple	r7, r1, asr r0
    3e2c:	cfstr32pl	mvfx15, [r2, #-52]	; 0xffffffcc
    3e30:	pop	{r0, r1, r2, ip, sp, pc}
    3e34:			; <UNDEFINED> instruction: 0xf8d48ff0
    3e38:			; <UNDEFINED> instruction: 0xf1bbb000
    3e3c:	sbcle	r0, r5, r0, lsl #30
    3e40:	mulcc	r0, fp, r8
    3e44:	ldmdbeq	r0!, {r3, r5, r7, r8, ip, sp, lr, pc}
    3e48:	strbmi	r2, [r9], -r0, asr #22
    3e4c:			; <UNDEFINED> instruction: 0xf10bbf06
    3e50:	eorvs	r0, r0, r1
    3e54:			; <UNDEFINED> instruction: 0xf0004658
    3e58:	stmdacs	r0, {r0, r1, r2, r3, r5, r8, fp, ip, sp, lr, pc}
    3e5c:	eorcs	sp, r8, r5, lsr #22
    3e60:	ldmda	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e64:	andls	fp, r5, r8, lsl #6
    3e68:			; <UNDEFINED> instruction: 0xf7fd6820
    3e6c:	ldmib	r9, {r1, r2, r4, r5, fp, sp, lr, pc}^
    3e70:	stmib	sp, {r3, r4, r8, r9, sp}^
    3e74:	ldmib	r9, {r8, r9, sp}^
    3e78:	stmib	sp, {r8, r9, sp}^
    3e7c:	blls	14ca8c <_IO_stdin_used@@Base+0x1489c0>
    3e80:	andsvs	r4, r9, r1, lsl #12
    3e84:	andne	lr, r0, #3489792	; 0x354000
    3e88:	stcls	6, cr4, [r4, #-352]	; 0xfffffea0
    3e8c:			; <UNDEFINED> instruction: 0xbc00e9dd
    3e90:	andne	lr, r4, #3194880	; 0x30c000
    3e94:	stmib	r3, {r0, r2, r3, r5, fp, sp, lr}^
    3e98:	ldmib	sp, {r1, sl, fp, ip, sp, pc}^
    3e9c:	andsvs	fp, sp, #512	; 0x200
    3ea0:	stmib	r3, {r2, r8, sl, fp, ip, pc}^
    3ea4:	eorvs	fp, fp, r6, lsl #24
    3ea8:	ldrbmi	lr, [r8], -r8, lsr #15
    3eac:	svc	0x00f0f7fc
    3eb0:	ldcmi	7, cr14, [r2], {140}	; 0x8c
    3eb4:	ldmdbmi	r2, {r0, r2, r9, sp}
    3eb8:	ldrbtmi	r5, [r9], #-2331	; 0xfffff6e5
    3ebc:			; <UNDEFINED> instruction: 0xf7fd681c
    3ec0:	andls	lr, r4, r6, lsl #16
    3ec4:	stm	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ec8:			; <UNDEFINED> instruction: 0xf7fd6800
    3ecc:	bls	13e00c <_IO_stdin_used@@Base+0x139f40>
    3ed0:	strmi	r2, [r3], -r1, lsl #2
    3ed4:			; <UNDEFINED> instruction: 0xf7fd4620
    3ed8:	ldr	lr, [ip, ip, lsr #17]
    3edc:	stmda	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ee0:	andeq	r2, r1, ip, lsr r1
    3ee4:	andeq	r0, r0, ip, lsl #2
    3ee8:	andeq	r0, r0, lr, lsl r9
    3eec:	andeq	r0, r0, r8, asr ip
    3ef0:	andeq	r2, r1, r8, lsl r1
    3ef4:	andeq	r0, r0, r4, ror #24
    3ef8:	andeq	r2, r1, ip, lsr #1
    3efc:	andeq	r0, r0, r0, lsl r1
    3f00:	andeq	r0, r0, r2, asr fp
    3f04:	stmdavs	r4, {r3, r4, r5, r8, sl, ip, sp, pc}
    3f08:			; <UNDEFINED> instruction: 0x4605b15c
    3f0c:	stmdavs	r0!, {r0, r1, r5, r9, fp, sp, lr}
    3f10:			; <UNDEFINED> instruction: 0xf7fc602b
    3f14:			; <UNDEFINED> instruction: 0x4620efbe
    3f18:	svc	0x00baf7fc
    3f1c:	stccs	8, cr6, [r0], {44}	; 0x2c
    3f20:	ldfltd	f5, [r8, #-976]!	; 0xfffffc30
    3f24:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    3f28:			; <UNDEFINED> instruction: 0xf7ff3020
    3f2c:	svclt	0x0000bfeb
    3f30:	andeq	r2, r1, r2, ror #5
    3f34:	mvnsmi	lr, #737280	; 0xb4000
    3f38:	bmi	7973b4 <_IO_stdin_used@@Base+0x7932e8>
    3f3c:	blmi	795138 <_IO_stdin_used@@Base+0x79106c>
    3f40:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}^
    3f44:	svcmi	0x001db358
    3f48:	cfmulsmi	mvf2, mvf13, mvf0
    3f4c:	ldrsbtls	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3f50:			; <UNDEFINED> instruction: 0xf852447f
    3f54:	ldrbtmi	r8, [lr], #-3
    3f58:			; <UNDEFINED> instruction: 0xe01244f9
    3f5c:	svclt	0x00142c00
    3f60:			; <UNDEFINED> instruction: 0x4632463a
    3f64:	andcs	r4, r1, r8, lsl r9
    3f68:	strcc	r6, [r8, #-2155]	; 0xfffff795
    3f6c:			; <UNDEFINED> instruction: 0xf7fd4479
    3f70:			; <UNDEFINED> instruction: 0xf855e858
    3f74:			; <UNDEFINED> instruction: 0xf7fd0c04
    3f78:	strmi	lr, [r4], #-2088	; 0xfffff7d8
    3f7c:	strcc	r6, [r1], #-2152	; 0xfffff798
    3f80:			; <UNDEFINED> instruction: 0xf7fdb178
    3f84:	andcc	lr, r1, r2, lsr #16
    3f88:	ldmdacs	r0, {r5, sl, lr}^
    3f8c:			; <UNDEFINED> instruction: 0xf8d8d9e6
    3f90:	andcs	r1, sl, r0
    3f94:	stmda	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f98:	strbmi	r2, [sl], -r0, lsl #8
    3f9c:			; <UNDEFINED> instruction: 0xf852e7e2
    3fa0:			; <UNDEFINED> instruction: 0xf8d88003
    3fa4:	andcs	r1, sl, r0
    3fa8:	mvnsmi	lr, #12386304	; 0xbd0000
    3fac:	ldmdalt	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3fb0:	andeq	r2, r1, r8, asr #3
    3fb4:	andeq	r1, r1, ip, lsl #31
    3fb8:	andeq	r0, r0, r0, lsr #2
    3fbc:	andeq	r0, r0, r8, lsr #27
    3fc0:	ldrdeq	r0, [r0], -lr
    3fc4:	ldrdeq	r0, [r0], -ip
    3fc8:	muleq	r0, r0, sp
    3fcc:	strdlt	fp, [r3], r0
    3fd0:	strmi	r4, [lr], -r5, lsl #12
    3fd4:	svc	0x00e0f7fc
    3fd8:	svcmi	0x001e782b
    3fdc:	stmdavs	r2, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    3fe0:	andscs	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    3fe4:	ldrle	r0, [r9], #-1298	; 0xfffffaee
    3fe8:	andle	r2, pc, r3, asr fp	; <UNPREDICTABLE>
    3fec:	ldrbtmi	r4, [ip], #-3098	; 0xfffff3e6
    3ff0:	ldmdblt	r8, {r5, r6, fp, sp, lr}
    3ff4:	stmiavs	r0!, {r1, r3, r4, sp, lr, pc}^
    3ff8:			; <UNDEFINED> instruction: 0xb1b83408
    3ffc:			; <UNDEFINED> instruction: 0xf7fc4629
    4000:	stmdacs	r0, {r2, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    4004:	stmdavs	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4008:	ldcllt	0, cr11, [r0, #12]!
    400c:	blcs	12621c0 <_IO_stdin_used@@Base+0x125e0f4>
    4010:	stmiavc	fp!, {r2, r3, r5, r6, r7, r8, ip, lr, pc}
    4014:	svclt	0x00082b47
    4018:	strb	r3, [r7, r3, lsl #10]!
    401c:	andcs	r4, sl, #40, 12	; 0x2800000
    4020:	andlt	r2, r3, r0, lsl #2
    4024:	ldrhtmi	lr, [r0], #141	; 0x8d
    4028:	svclt	0x0012f7fc
    402c:	andcs	r4, r5, #11264	; 0x2c00
    4030:	andcs	r4, r0, fp, lsl #18
    4034:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    4038:			; <UNDEFINED> instruction: 0xf7fc681c
    403c:	strtmi	lr, [fp], -r8, asr #30
    4040:	strls	r2, [r0], -r1, lsl #2
    4044:	strtmi	r4, [r0], -r2, lsl #12
    4048:	svc	0x00f2f7fc
    404c:			; <UNDEFINED> instruction: 0xf7fc2001
    4050:	svclt	0x0000efb6
    4054:	strdeq	r1, [r1], -r0
    4058:	andeq	r2, r1, r6, lsl r1
    405c:	andeq	r0, r0, r0, lsl r1
    4060:	andeq	r0, r0, lr, asr #25
    4064:	mvnsmi	lr, #737280	; 0xb4000
    4068:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    406c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    4070:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    4074:	mcr	7, 6, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    4078:	blne	1d95274 <_IO_stdin_used@@Base+0x1d911a8>
    407c:	strhle	r1, [sl], -r6
    4080:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    4084:	svccc	0x0004f855
    4088:	strbmi	r3, [sl], -r1, lsl #8
    408c:	ldrtmi	r4, [r8], -r1, asr #12
    4090:	adcmi	r4, r6, #152, 14	; 0x2600000
    4094:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4098:	svclt	0x000083f8
    409c:	andeq	r1, r1, r6, asr sp
    40a0:	andeq	r1, r1, ip, asr #26
    40a4:	svclt	0x00004770
    40a8:	tstcs	r0, r2, lsl #22
    40ac:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    40b0:	svclt	0x00a2f7fc
    40b4:	andeq	r1, r1, r4, asr pc
    40b8:	strmi	r4, [r1], -sl, lsl #12
    40bc:			; <UNDEFINED> instruction: 0xf7fd2003
    40c0:	svclt	0x0000b807

Disassembly of section .fini:

000040c4 <.fini>:
    40c4:	push	{r3, lr}
    40c8:	pop	{r3, pc}
