Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot sha256_tb_axi_behav xil_defaultlib.sha256_tb_axi -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package xil_defaultlib.axi_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.sha256_pkg
Compiling architecture fsm of entity xil_defaultlib.sha256_cu [sha256_cu_default]
Compiling architecture arch of entity xil_defaultlib.sha256_exp_unit [sha256_exp_unit_default]
Compiling architecture behav of entity xil_defaultlib.fa [fa_default]
Compiling architecture struct of entity xil_defaultlib.csa [csa_default]
Compiling architecture arch of entity xil_defaultlib.sha256_core [sha256_core_default]
Compiling architecture struct of entity xil_defaultlib.sha256 [sha256_default]
Compiling architecture fsm of entity xil_defaultlib.sha256_ctrl_axi [sha256_ctrl_axi_default]
Compiling architecture sim of entity xil_defaultlib.sha256_tb_axi
Built simulation snapshot sha256_tb_axi_behav
