/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [12:0] _02_;
  wire [25:0] _03_;
  reg [17:0] _04_;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire [13:0] celloutsig_0_18z;
  wire [11:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [40:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [15:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire [21:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(celloutsig_1_1z[13] | celloutsig_1_6z[2]);
  assign celloutsig_0_30z = ~((celloutsig_0_3z | in_data[88]) & celloutsig_0_2z[2]);
  assign celloutsig_0_14z = celloutsig_0_10z[1] | ~(celloutsig_0_11z);
  assign celloutsig_0_57z = _01_ ^ celloutsig_0_31z;
  assign celloutsig_1_3z = celloutsig_1_0z[6] ^ celloutsig_1_0z[2];
  assign celloutsig_1_8z = celloutsig_1_0z[12] ^ celloutsig_1_4z;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _04_ <= 18'h00000;
    else _04_ <= in_data[21:4];
  reg [12:0] _12_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _12_ <= 13'h0000;
    else _12_ <= { celloutsig_0_18z[11:0], celloutsig_0_6z };
  assign { _02_[12:2], _01_, _02_[0] } = _12_;
  reg [25:0] _13_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _13_ <= 26'h0000000;
    else _13_ <= { celloutsig_0_2z[9:4], celloutsig_0_2z, celloutsig_0_2z };
  assign { _03_[25:21], _00_, _03_[19:0] } = _13_;
  assign celloutsig_1_0z = in_data[145:133] & in_data[124:112];
  assign celloutsig_1_11z = celloutsig_1_6z[9:3] & in_data[168:162];
  assign celloutsig_0_10z = celloutsig_0_4z[2:0] & { _03_[21], _00_, celloutsig_0_3z };
  assign celloutsig_0_3z = celloutsig_0_2z[6:3] > celloutsig_0_1z[5:2];
  assign celloutsig_0_6z = celloutsig_0_2z[6:1] < _04_[8:3];
  assign celloutsig_0_8z = celloutsig_0_2z[8:4] * { celloutsig_0_1z[7:4], celloutsig_0_6z };
  assign celloutsig_1_10z = { celloutsig_1_7z[20:14], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_2z } != { celloutsig_1_7z[0], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_17z = { celloutsig_1_1z[10:5], celloutsig_1_3z } != { celloutsig_1_15z[11:9], celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_0_4z = { celloutsig_0_2z[7:4], celloutsig_0_3z } | in_data[54:50];
  assign celloutsig_0_5z = { celloutsig_0_2z[4:2], celloutsig_0_3z } | celloutsig_0_4z[4:1];
  assign celloutsig_1_6z = { celloutsig_1_0z[12:2], celloutsig_1_5z, celloutsig_1_3z } | celloutsig_1_1z[13:1];
  assign celloutsig_1_15z = { in_data[123:102], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_14z } | { in_data[181:144], celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_14z };
  assign celloutsig_1_18z = { celloutsig_1_1z[7:1], celloutsig_1_17z } | { celloutsig_1_10z, celloutsig_1_11z };
  assign celloutsig_0_9z = _03_[17:8] | { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_2z = _04_[10:1] | in_data[73:64];
  assign celloutsig_1_5z = | { celloutsig_1_0z[3:2], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_14z = | celloutsig_1_7z[9:7];
  assign celloutsig_1_4z = | in_data[132:112];
  assign celloutsig_0_31z = ^ celloutsig_0_18z;
  assign celloutsig_0_35z = { celloutsig_0_8z[3:2], celloutsig_0_14z } << celloutsig_0_9z[5:3];
  assign celloutsig_1_7z = in_data[180:159] <<< { celloutsig_1_0z[7:1], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_1z = in_data[167:152] ~^ { in_data[130:128], celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z } ~^ { celloutsig_1_6z[11:8], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_1z = in_data[95:84] ~^ in_data[24:13];
  assign celloutsig_1_2z = celloutsig_1_1z[6:4] ^ celloutsig_1_0z[8:6];
  assign celloutsig_0_18z = in_data[73:60] ^ { _03_[25:21], _00_, _03_[19:15], celloutsig_0_10z };
  assign celloutsig_0_58z = ~((celloutsig_0_35z[2] & celloutsig_0_6z) | (celloutsig_0_1z[2] & celloutsig_0_30z));
  assign celloutsig_0_11z = ~((celloutsig_0_9z[1] & celloutsig_0_3z) | (celloutsig_0_2z[6] & _03_[5]));
  assign _02_[1] = _01_;
  assign _03_[20] = _00_;
  assign { out_data[135:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
