rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/LargeModuleParameter/top.sv" TOP_MODULE="top" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/LargeModuleParameter/yosys_script.tcl)
Using Yosys read_systemverilog command

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+16 (git sha1 8b2a00102, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1:1: No timescale set for "dut".

[WRN:PA0205] UHDM-integration-tests/tests/LargeModuleParameter/top.sv:4:1: No timescale set for "foo".

[WRN:PA0205] UHDM-integration-tests/tests/LargeModuleParameter/top.sv:7:1: No timescale set for "bar".

[WRN:PA0205] UHDM-integration-tests/tests/LargeModuleParameter/top.sv:10:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/LargeModuleParameter/top.sv:7:1: Compile module "work@bar".

[INF:CP0303] UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1:1: Compile module "work@dut".

[INF:CP0303] UHDM-integration-tests/tests/LargeModuleParameter/top.sv:4:1: Compile module "work@foo".

[INF:CP0303] UHDM-integration-tests/tests/LargeModuleParameter/top.sv:10:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/LargeModuleParameter/top.sv:10:1: Top level module "work@top".

[WRN:EL0500] UHDM-integration-tests/tests/LargeModuleParameter/top.sv:19:1: Cannot find a module definition for "work@top::PRIMITIVE".

[WRN:EL0500] UHDM-integration-tests/tests/LargeModuleParameter/top.sv:20:1: Cannot find a module definition for "work@top::PRIMITIVE".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 11.

[NTE:EL0511] Nb leaf instances: 10.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 2.

[INF:UH0706] Creating UHDM Model...

[WRN:UH0720] UHDM-integration-tests/tests/LargeModuleParameter/top.sv:4:24: Non-synthesizable construct "".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 9
[   NOTE] : 5
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:3:19, endln:3:22
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_int_typespec: , line:6:14, endln:6:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_int_typespec: , line:18:14, endln:18:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_int_typespec: , line:24:14, endln:24:17
        |vpiSigned:1
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_class_typespec: , line:34:21, endln:34:28
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:57:18, endln:57:21
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:60:14, endln:60:17
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:63:14, endln:63:17
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_int_typespec: , line:66:14, endln:66:17
        |vpiSigned:1
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , line:66:26, endln:66:29
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@bar (work@bar), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:7:1, endln:8:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@bar
  |vpiParameter:
  \_parameter: (work@bar.STRPARAM), line:7:31, endln:7:39
    |vpiParent:
    \_module_inst: work@bar (work@bar), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:7:1, endln:8:10
    |STRING:default
    |vpiTypespec:
    \_string_typespec: , line:7:24, endln:7:30
      |vpiParent:
      \_parameter: (work@bar.STRPARAM), line:7:31, endln:7:39
    |vpiName:STRPARAM
    |vpiFullName:work@bar.STRPARAM
  |vpiParamAssign:
  \_param_assign: , line:7:31, endln:7:51
    |vpiParent:
    \_module_inst: work@bar (work@bar), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:7:1, endln:8:10
    |vpiRhs:
    \_constant: , line:7:42, endln:7:51
      |vpiParent:
      \_param_assign: , line:7:31, endln:7:51
      |vpiDecompile:"default"
      |vpiSize:56
      |STRING:default
      |vpiTypespec:
      \_string_typespec: , line:7:24, endln:7:30
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@bar.STRPARAM), line:7:31, endln:7:39
  |vpiDefName:work@bar
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:1:1, endln:2:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.PARAM), line:1:38, endln:1:43
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:1:1, endln:2:10
    |vpiTypespec:
    \_logic_typespec: , line:1:24, endln:1:37
      |vpiParent:
      \_parameter: (work@dut.PARAM), line:1:38, endln:1:43
      |vpiRange:
      \_range: , line:1:30, endln:1:37
        |vpiParent:
        \_logic_typespec: , line:1:24, endln:1:37
        |vpiLeftRange:
        \_constant: , line:1:31, endln:1:34
          |vpiParent:
          \_range: , line:1:30, endln:1:37
          |vpiDecompile:255
          |vpiSize:64
          |UINT:255
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:35, endln:1:36
          |vpiParent:
          \_range: , line:1:30, endln:1:37
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:PARAM
    |vpiFullName:work@dut.PARAM
  |vpiParamAssign:
  \_param_assign: , line:1:38, endln:1:43
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:1:1, endln:2:10
    |vpiLhs:
    \_parameter: (work@dut.PARAM), line:1:38, endln:1:43
  |vpiDefName:work@dut
|uhdmallModules:
\_module_inst: work@foo (work@foo), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:4:1, endln:5:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@foo
  |vpiParameter:
  \_parameter: (work@foo.REALPARAM), line:4:29, endln:4:38
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:4:1, endln:5:10
    |REAL:0.500000
    |vpiTypespec:
    \_real_typespec: , line:4:24, endln:4:28
      |vpiParent:
      \_parameter: (work@foo.REALPARAM), line:4:29, endln:4:38
    |vpiName:REALPARAM
    |vpiFullName:work@foo.REALPARAM
  |vpiParamAssign:
  \_param_assign: , line:4:29, endln:4:44
    |vpiParent:
    \_module_inst: work@foo (work@foo), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:4:1, endln:5:10
    |vpiRhs:
    \_constant: , line:4:41, endln:4:44
      |vpiParent:
      \_param_assign: , line:4:29, endln:4:44
      |vpiDecompile:0.5
      |vpiSize:32
      |REAL:0.500000
      |vpiTypespec:
      \_real_typespec: , line:4:24, endln:4:28
      |vpiConstType:2
    |vpiLhs:
    \_parameter: (work@foo.REALPARAM), line:4:29, endln:4:38
  |vpiDefName:work@foo
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiRefModule:
  \_ref_module: work@dut (d1), line:12:18, endln:12:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
    |vpiName:d1
    |vpiDefName:work@dut
    |vpiActual:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:1:1, endln:2:10
  |vpiRefModule:
  \_ref_module: work@dut (d2), line:13:18, endln:13:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
    |vpiName:d2
    |vpiDefName:work@dut
    |vpiActual:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:1:1, endln:2:10
  |vpiRefModule:
  \_ref_module: work@dut (d3), line:14:27, endln:14:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
    |vpiName:d3
    |vpiDefName:work@dut
    |vpiActual:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:1:1, endln:2:10
  |vpiRefModule:
  \_ref_module: work@dut (d4), line:15:27, endln:15:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
    |vpiName:d4
    |vpiDefName:work@dut
    |vpiActual:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:1:1, endln:2:10
  |vpiRefModule:
  \_ref_module: work@dut (d5), line:16:29, endln:16:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
    |vpiName:d5
    |vpiDefName:work@dut
    |vpiActual:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:1:1, endln:2:10
  |vpiRefModule:
  \_ref_module: work@dut (d6), line:17:19, endln:17:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
    |vpiName:d6
    |vpiDefName:work@dut
    |vpiActual:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:1:1, endln:2:10
  |vpiRefModule:
  \_ref_module: work@PRIMITIVE (d7), line:19:25, endln:19:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
    |vpiName:d7
    |vpiDefName:work@PRIMITIVE
  |vpiRefModule:
  \_ref_module: work@PRIMITIVE (d8), line:20:26, endln:20:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
    |vpiName:d8
    |vpiDefName:work@PRIMITIVE
  |vpiRefModule:
  \_ref_module: work@foo (d9), line:22:24, endln:22:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
    |vpiName:d9
    |vpiDefName:work@foo
    |vpiActual:
    \_module_inst: work@foo (work@foo), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:4:1, endln:5:10
  |vpiRefModule:
  \_ref_module: work@bar (d10), line:23:30, endln:23:33
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
    |vpiName:d10
    |vpiDefName:work@bar
    |vpiActual:
    \_module_inst: work@bar (work@bar), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:7:1, endln:8:10
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@dut (work@top.d1), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:12:1, endln:12:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
    |vpiName:d1
    |vpiFullName:work@top.d1
    |vpiParameter:
    \_parameter: (work@top.d1.PARAM), line:1:38, endln:1:43
      |vpiParent:
      \_module_inst: work@dut (work@top.d1), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:12:1, endln:12:23
      |vpiTypespec:
      \_logic_typespec: , line:1:24, endln:1:37
        |vpiParent:
        \_parameter: (work@top.d1.PARAM), line:1:38, endln:1:43
        |vpiRange:
        \_range: , line:1:30, endln:1:37
          |vpiParent:
          \_logic_typespec: , line:1:24, endln:1:37
          |vpiLeftRange:
          \_constant: , line:1:31, endln:1:34
            |vpiParent:
            \_range: , line:1:30, endln:1:37
            |vpiDecompile:255
            |vpiSize:64
            |UINT:255
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:1:35, endln:1:36
            |vpiParent:
            \_range: , line:1:30, endln:1:37
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:PARAM
      |vpiFullName:work@top.d1.PARAM
    |vpiParamAssign:
    \_param_assign: , line:1:38, endln:1:43
      |vpiParent:
      \_module_inst: work@dut (work@top.d1), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:12:1, endln:12:23
      |vpiOverriden:1
      |vpiRhs:
      \_constant: 
        |vpiParent:
        \_param_assign: , line:1:38, endln:1:43
        |vpiDecompile:0
        |vpiSize:256
        |UINT:0
        |vpiTypespec:
        \_logic_typespec: , line:1:24, endln:1:37
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.d1.PARAM), line:1:38, endln:1:43
    |vpiDefName:work@dut
    |vpiDefFile:UHDM-integration-tests/tests/LargeModuleParameter/top.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
  |vpiModule:
  \_module_inst: work@dut (work@top.d2), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:13:1, endln:13:23
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
    |vpiName:d2
    |vpiFullName:work@top.d2
    |vpiParameter:
    \_parameter: (work@top.d2.PARAM), line:1:38, endln:1:43
      |vpiParent:
      \_module_inst: work@dut (work@top.d2), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:13:1, endln:13:23
      |vpiTypespec:
      \_logic_typespec: , line:1:24, endln:1:37
        |vpiParent:
        \_parameter: (work@top.d2.PARAM), line:1:38, endln:1:43
        |vpiRange:
        \_range: , line:1:30, endln:1:37
          |vpiParent:
          \_logic_typespec: , line:1:24, endln:1:37
          |vpiLeftRange:
          \_constant: , line:1:31, endln:1:34
            |vpiParent:
            \_range: , line:1:30, endln:1:37
            |vpiDecompile:255
            |vpiSize:64
            |UINT:255
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:1:35, endln:1:36
            |vpiParent:
            \_range: , line:1:30, endln:1:37
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:PARAM
      |vpiFullName:work@top.d2.PARAM
    |vpiParamAssign:
    \_param_assign: , line:1:38, endln:1:43
      |vpiParent:
      \_module_inst: work@dut (work@top.d2), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:13:1, endln:13:23
      |vpiOverriden:1
      |vpiRhs:
      \_constant: 
        |vpiParent:
        \_param_assign: , line:1:38, endln:1:43
        |vpiDecompile:1
        |vpiSize:256
        |UINT:1
        |vpiTypespec:
        \_logic_typespec: , line:1:24, endln:1:37
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.d2.PARAM), line:1:38, endln:1:43
    |vpiDefName:work@dut
    |vpiDefFile:UHDM-integration-tests/tests/LargeModuleParameter/top.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
  |vpiModule:
  \_module_inst: work@dut (work@top.d3), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:14:1, endln:14:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
    |vpiName:d3
    |vpiFullName:work@top.d3
    |vpiParameter:
    \_parameter: (work@top.d3.PARAM), line:1:38, endln:1:43
      |vpiParent:
      \_module_inst: work@dut (work@top.d3), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:14:1, endln:14:32
      |vpiTypespec:
      \_logic_typespec: , line:1:24, endln:1:37
        |vpiParent:
        \_parameter: (work@top.d3.PARAM), line:1:38, endln:1:43
        |vpiRange:
        \_range: , line:1:30, endln:1:37
          |vpiParent:
          \_logic_typespec: , line:1:24, endln:1:37
          |vpiLeftRange:
          \_constant: , line:1:31, endln:1:34
            |vpiParent:
            \_range: , line:1:30, endln:1:37
            |vpiDecompile:255
            |vpiSize:64
            |UINT:255
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:1:35, endln:1:36
            |vpiParent:
            \_range: , line:1:30, endln:1:37
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:PARAM
      |vpiFullName:work@top.d3.PARAM
    |vpiParamAssign:
    \_param_assign: , line:1:38, endln:1:43
      |vpiParent:
      \_module_inst: work@dut (work@top.d3), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:14:1, endln:14:32
      |vpiOverriden:1
      |vpiRhs:
      \_constant: 
        |vpiParent:
        \_param_assign: , line:1:38, endln:1:43
        |vpiDecompile:4294967295
        |vpiSize:256
        |UINT:4294967295
        |vpiTypespec:
        \_logic_typespec: , line:1:24, endln:1:37
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.d3.PARAM), line:1:38, endln:1:43
    |vpiDefName:work@dut
    |vpiDefFile:UHDM-integration-tests/tests/LargeModuleParameter/top.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
  |vpiModule:
  \_module_inst: work@dut (work@top.d4), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:15:1, endln:15:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
    |vpiName:d4
    |vpiFullName:work@top.d4
    |vpiParameter:
    \_parameter: (work@top.d4.PARAM), line:1:38, endln:1:43
      |vpiParent:
      \_module_inst: work@dut (work@top.d4), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:15:1, endln:15:32
      |vpiTypespec:
      \_logic_typespec: , line:1:24, endln:1:37
        |vpiParent:
        \_parameter: (work@top.d4.PARAM), line:1:38, endln:1:43
        |vpiRange:
        \_range: , line:1:30, endln:1:37
          |vpiParent:
          \_logic_typespec: , line:1:24, endln:1:37
          |vpiLeftRange:
          \_constant: , line:1:31, endln:1:34
            |vpiParent:
            \_range: , line:1:30, endln:1:37
            |vpiDecompile:255
            |vpiSize:64
            |UINT:255
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:1:35, endln:1:36
            |vpiParent:
            \_range: , line:1:30, endln:1:37
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:PARAM
      |vpiFullName:work@top.d4.PARAM
    |vpiParamAssign:
    \_param_assign: , line:1:38, endln:1:43
      |vpiParent:
      \_module_inst: work@dut (work@top.d4), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:15:1, endln:15:32
      |vpiOverriden:1
      |vpiRhs:
      \_constant: 
        |vpiParent:
        \_param_assign: , line:1:38, endln:1:43
        |vpiDecompile:4294967296
        |vpiSize:256
        |UINT:4294967296
        |vpiTypespec:
        \_logic_typespec: , line:1:24, endln:1:37
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.d4.PARAM), line:1:38, endln:1:43
    |vpiDefName:work@dut
    |vpiDefFile:UHDM-integration-tests/tests/LargeModuleParameter/top.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
  |vpiModule:
  \_module_inst: work@dut (work@top.d5), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:16:1, endln:16:34
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
    |vpiName:d5
    |vpiFullName:work@top.d5
    |vpiParameter:
    \_parameter: (work@top.d5.PARAM), line:1:38, endln:1:43
      |vpiParent:
      \_module_inst: work@dut (work@top.d5), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:16:1, endln:16:34
      |vpiTypespec:
      \_logic_typespec: , line:1:24, endln:1:37
        |vpiParent:
        \_parameter: (work@top.d5.PARAM), line:1:38, endln:1:43
        |vpiRange:
        \_range: , line:1:30, endln:1:37
          |vpiParent:
          \_logic_typespec: , line:1:24, endln:1:37
          |vpiLeftRange:
          \_constant: , line:1:31, endln:1:34
            |vpiParent:
            \_range: , line:1:30, endln:1:37
            |vpiDecompile:255
            |vpiSize:64
            |UINT:255
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:1:35, endln:1:36
            |vpiParent:
            \_range: , line:1:30, endln:1:37
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:PARAM
      |vpiFullName:work@top.d5.PARAM
    |vpiParamAssign:
    \_param_assign: , line:1:38, endln:1:43
      |vpiParent:
      \_module_inst: work@dut (work@top.d5), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:16:1, endln:16:34
      |vpiOverriden:1
      |vpiRhs:
      \_constant: 
        |vpiParent:
        \_param_assign: , line:1:38, endln:1:43
        |vpiDecompile:429496729600
        |vpiSize:256
        |UINT:429496729600
        |vpiTypespec:
        \_logic_typespec: , line:1:24, endln:1:37
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.d5.PARAM), line:1:38, endln:1:43
    |vpiDefName:work@dut
    |vpiDefFile:UHDM-integration-tests/tests/LargeModuleParameter/top.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
  |vpiModule:
  \_module_inst: work@dut (work@top.d6), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:17:1, endln:17:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
    |vpiName:d6
    |vpiFullName:work@top.d6
    |vpiParameter:
    \_parameter: (work@top.d6.PARAM), line:1:38, endln:1:43
      |vpiParent:
      \_module_inst: work@dut (work@top.d6), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:17:1, endln:17:24
      |vpiTypespec:
      \_logic_typespec: , line:1:24, endln:1:37
        |vpiParent:
        \_parameter: (work@top.d6.PARAM), line:1:38, endln:1:43
        |vpiRange:
        \_range: , line:1:30, endln:1:37
          |vpiParent:
          \_logic_typespec: , line:1:24, endln:1:37
          |vpiLeftRange:
          \_constant: , line:1:31, endln:1:34
            |vpiParent:
            \_range: , line:1:30, endln:1:37
            |vpiDecompile:255
            |vpiSize:64
            |UINT:255
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:1:35, endln:1:36
            |vpiParent:
            \_range: , line:1:30, endln:1:37
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:PARAM
      |vpiFullName:work@top.d6.PARAM
    |vpiParamAssign:
    \_param_assign: , line:1:38, endln:1:43
      |vpiParent:
      \_module_inst: work@dut (work@top.d6), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:17:1, endln:17:24
      |vpiOverriden:1
      |vpiRhs:
      \_constant: 
        |vpiParent:
        \_param_assign: , line:1:38, endln:1:43
        |vpiDecompile:1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
        |vpiSize:256
        |BIN:1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
        |vpiTypespec:
        \_logic_typespec: , line:1:24, endln:1:37
        |vpiConstType:3
      |vpiLhs:
      \_parameter: (work@top.d6.PARAM), line:1:38, endln:1:43
    |vpiDefName:work@dut
    |vpiDefFile:UHDM-integration-tests/tests/LargeModuleParameter/top.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
  |vpiModule:
  \_module_inst: work@top::PRIMITIVE (work@top.d7), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:19:1, endln:19:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
    |vpiName:d7
    |vpiFullName:work@top.d7
    |vpiParamAssign:
    \_param_assign: 
      |vpiParent:
      \_module_inst: work@top::PRIMITIVE (work@top.d7), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:19:1, endln:19:30
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:19:0, endln:19:0
        |vpiDecompile:32
        |vpiSize:64
        |UINT:32
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.d7.WIDTH)
        |vpiParent:
        \_param_assign: 
        |vpiName:WIDTH
        |vpiFullName:work@top.d7.WIDTH
    |vpiDefName:work@top::PRIMITIVE
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
  |vpiModule:
  \_module_inst: work@top::PRIMITIVE (work@top.d8), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:20:1, endln:20:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
    |vpiName:d8
    |vpiFullName:work@top.d8
    |vpiParamAssign:
    \_param_assign: 
      |vpiParent:
      \_module_inst: work@top::PRIMITIVE (work@top.d8), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:20:1, endln:20:31
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:20:0, endln:20:0
        |vpiDecompile:32.700000
        |vpiSize:64
        |REAL:32.700000
        |vpiConstType:2
      |vpiLhs:
      \_parameter: (work@top.d8.REAL)
        |vpiParent:
        \_param_assign: 
        |vpiName:REAL
        |vpiFullName:work@top.d8.REAL
    |vpiDefName:work@top::PRIMITIVE
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
  |vpiModule:
  \_module_inst: work@foo (work@top.d9), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:22:1, endln:22:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
    |vpiName:d9
    |vpiFullName:work@top.d9
    |vpiParameter:
    \_parameter: (work@top.d9.REALPARAM), line:4:29, endln:4:38
      |vpiParent:
      \_module_inst: work@foo (work@top.d9), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:22:1, endln:22:29
      |REAL:0.500000
      |vpiTypespec:
      \_real_typespec: , line:4:24, endln:4:28
        |vpiParent:
        \_parameter: (work@top.d9.REALPARAM), line:4:29, endln:4:38
      |vpiName:REALPARAM
      |vpiFullName:work@top.d9.REALPARAM
    |vpiParamAssign:
    \_param_assign: , line:4:29, endln:4:44
      |vpiParent:
      \_module_inst: work@foo (work@top.d9), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:22:1, endln:22:29
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:4:41, endln:4:44
        |vpiParent:
        \_param_assign: , line:4:29, endln:4:44
        |vpiDecompile:1.500000
        |vpiSize:64
        |REAL:1.500000
        |vpiTypespec:
        \_real_typespec: , line:4:24, endln:4:28
        |vpiConstType:2
      |vpiLhs:
      \_parameter: (work@top.d9.REALPARAM), line:4:29, endln:4:38
    |vpiDefName:work@foo
    |vpiDefFile:UHDM-integration-tests/tests/LargeModuleParameter/top.sv
    |vpiDefLineNo:4
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
  |vpiModule:
  \_module_inst: work@bar (work@top.d10), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:23:1, endln:23:36
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
    |vpiName:d10
    |vpiFullName:work@top.d10
    |vpiParameter:
    \_parameter: (work@top.d10.STRPARAM), line:7:31, endln:7:39
      |vpiParent:
      \_module_inst: work@bar (work@top.d10), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:23:1, endln:23:36
      |STRING:default
      |vpiTypespec:
      \_string_typespec: , line:7:24, endln:7:30
        |vpiParent:
        \_parameter: (work@top.d10.STRPARAM), line:7:31, endln:7:39
      |vpiName:STRPARAM
      |vpiFullName:work@top.d10.STRPARAM
    |vpiParamAssign:
    \_param_assign: , line:7:31, endln:7:51
      |vpiParent:
      \_module_inst: work@bar (work@top.d10), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:23:1, endln:23:36
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:7:42, endln:7:51
        |vpiParent:
        \_param_assign: , line:7:31, endln:7:51
        |vpiDecompile:override
        |vpiSize:64
        |STRING:override
        |vpiTypespec:
        \_string_typespec: , line:7:24, endln:7:30
        |vpiConstType:6
      |vpiLhs:
      \_parameter: (work@top.d10.STRPARAM), line:7:31, endln:7:39
    |vpiDefName:work@bar
    |vpiDefFile:UHDM-integration-tests/tests/LargeModuleParameter/top.sv
    |vpiDefLineNo:7
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/LargeModuleParameter/top.sv, line:10:1, endln:25:10
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'STRPARAM' of type 'parameter'
    Object '' of type 'param_assign'
      Object 'STRPARAM' of type 'parameter'
      Object '' of type 'constant'
  Object '' of type 'module_inst'
    Object 'PARAM' of type 'parameter'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'PARAM' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
  Object '' of type 'module_inst'
    Object 'REALPARAM' of type 'parameter'
    Object '' of type 'param_assign'
      Object 'REALPARAM' of type 'parameter'
      Object '' of type 'constant'
  Object '' of type 'module_inst'
  Object 'work@top' of type 'module_inst'
    Object 'd1' of type 'module_inst'
      Object 'PARAM' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'param_assign'
        Object 'PARAM' of type 'parameter'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'param_assign'
        Object 'PARAM' of type 'parameter'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'd2' of type 'module_inst'
      Object 'PARAM' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'param_assign'
        Object 'PARAM' of type 'parameter'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'param_assign'
        Object 'PARAM' of type 'parameter'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'd3' of type 'module_inst'
      Object 'PARAM' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'param_assign'
        Object 'PARAM' of type 'parameter'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'param_assign'
        Object 'PARAM' of type 'parameter'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'd4' of type 'module_inst'
      Object 'PARAM' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'param_assign'
        Object 'PARAM' of type 'parameter'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'param_assign'
        Object 'PARAM' of type 'parameter'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'd5' of type 'module_inst'
      Object 'PARAM' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'param_assign'
        Object 'PARAM' of type 'parameter'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'param_assign'
        Object 'PARAM' of type 'parameter'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'd6' of type 'module_inst'
      Object 'PARAM' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'param_assign'
        Object 'PARAM' of type 'parameter'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'param_assign'
        Object 'PARAM' of type 'parameter'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'd7' of type 'module_inst'
      Object '' of type 'param_assign'
        Object 'WIDTH' of type 'parameter'
        Object '' of type 'constant'
      Object '' of type 'param_assign'
        Object 'WIDTH' of type 'parameter'
        Object '' of type 'constant'
    Object 'd8' of type 'module_inst'
      Object '' of type 'param_assign'
        Object 'REAL' of type 'parameter'
        Object '' of type 'constant'
      Object '' of type 'param_assign'
        Object 'REAL' of type 'parameter'
        Object '' of type 'constant'
    Object 'd9' of type 'module_inst'
      Object 'REALPARAM' of type 'parameter'
      Object '' of type 'param_assign'
        Object 'REALPARAM' of type 'parameter'
        Object '' of type 'constant'
      Object '' of type 'param_assign'
        Object 'REALPARAM' of type 'parameter'
        Object '' of type 'constant'
    Object 'd10' of type 'module_inst'
      Object 'STRPARAM' of type 'parameter'
      Object '' of type 'param_assign'
        Object 'STRPARAM' of type 'parameter'
        Object '' of type 'constant'
      Object '' of type 'param_assign'
        Object 'STRPARAM' of type 'parameter'
        Object '' of type 'constant'
Warning: Removing unelaborated module: \bar from the design.
Warning: Removing unelaborated module: \dut from the design.
Warning: Removing unelaborated module: \foo from the design.
Warning: Removing unelaborated module: \PRIMITIVE from the design.
Generating RTLIL representation for module `$paramod$6265ea2b189eea1b333b037712e18e528b2f3f8c\foo'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:4.1-5.10> str='$paramod$6265ea2b189eea1b333b037712e18e528b2f3f8c\foo'
      AST_PARAMETER <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:4.29-4.44> str='\REALPARAM' basic_prep range=[0:0]
        AST_REALVALUE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> basic_prep real=1.500000e+00
        AST_REALVALUE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:4.29-4.38> basic_prep real=5.000000e-01
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module \$paramod$6265ea2b189eea1b333b037712e18e528b2f3f8c\foo ();
      /** AST_PARAMETER **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:4.1-5.10> str='$paramod$6265ea2b189eea1b333b037712e18e528b2f3f8c\foo' basic_prep
      AST_PARAMETER <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:4.29-4.44> str='\REALPARAM' basic_prep range=[0:0]
        AST_REALVALUE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> basic_prep real=1.500000e+00
        AST_REALVALUE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:4.29-4.38> basic_prep real=5.000000e-01
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module \$paramod$6265ea2b189eea1b333b037712e18e528b2f3f8c\foo ();
      /** AST_PARAMETER **/
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `$paramod$e4177dc38243a7c5226fb95dc469f8b0d314bf91\dut'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.1-2.10> str='$paramod$e4177dc38243a7c5226fb95dc469f8b0d314bf91\dut'
      AST_PARAMETER <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.38-1.43> str='\PARAM' multirange=[ 0 256 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000'(256) range=[255:0]
        AST_RANGE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.30-1.37> basic_prep range=[255:0]
          AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='00000000000000000000000011111111'(32) signed basic_prep range=[31:0] int=255
          AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module \$paramod$e4177dc38243a7c5226fb95dc469f8b0d314bf91\dut ();
      /** AST_PARAMETER **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.1-2.10> str='$paramod$e4177dc38243a7c5226fb95dc469f8b0d314bf91\dut' basic_prep
      AST_PARAMETER <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.38-1.43> str='\PARAM' basic_prep range=[255:0] multirange=[ 0 256 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000'(256) basic_prep range=[255:0]
        AST_RANGE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.30-1.37> basic_prep range=[255:0]
          AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='00000000000000000000000011111111'(32) signed basic_prep range=[31:0] int=255
          AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module \$paramod$e4177dc38243a7c5226fb95dc469f8b0d314bf91\dut ();
      /** AST_PARAMETER **/
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `$paramod$5669071703d3a6d5417a8c3a4592739241d4a153\dut'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.1-2.10> str='$paramod$5669071703d3a6d5417a8c3a4592739241d4a153\dut'
      AST_PARAMETER <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.38-1.43> str='\PARAM' multirange=[ 0 256 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001'(256) range=[255:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.30-1.37> basic_prep range=[255:0]
          AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='00000000000000000000000011111111'(32) signed basic_prep range=[31:0] int=255
          AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module \$paramod$5669071703d3a6d5417a8c3a4592739241d4a153\dut ();
      /** AST_PARAMETER **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.1-2.10> str='$paramod$5669071703d3a6d5417a8c3a4592739241d4a153\dut' basic_prep
      AST_PARAMETER <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.38-1.43> str='\PARAM' basic_prep range=[255:0] multirange=[ 0 256 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001'(256) basic_prep range=[255:0] int=1
        AST_RANGE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.30-1.37> basic_prep range=[255:0]
          AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='00000000000000000000000011111111'(32) signed basic_prep range=[31:0] int=255
          AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module \$paramod$5669071703d3a6d5417a8c3a4592739241d4a153\dut ();
      /** AST_PARAMETER **/
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `$paramod$514c281b2ddcf09c252c68c828d116d56c1e89f9\dut'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.1-2.10> str='$paramod$514c281b2ddcf09c252c68c828d116d56c1e89f9\dut'
      AST_PARAMETER <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.38-1.43> str='\PARAM' multirange=[ 0 256 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111'(256) range=[255:0] int=4294967295
        AST_RANGE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.30-1.37> basic_prep range=[255:0]
          AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='00000000000000000000000011111111'(32) signed basic_prep range=[31:0] int=255
          AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module \$paramod$514c281b2ddcf09c252c68c828d116d56c1e89f9\dut ();
      /** AST_PARAMETER **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.1-2.10> str='$paramod$514c281b2ddcf09c252c68c828d116d56c1e89f9\dut' basic_prep
      AST_PARAMETER <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.38-1.43> str='\PARAM' basic_prep range=[255:0] multirange=[ 0 256 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111'(256) basic_prep range=[255:0] int=4294967295
        AST_RANGE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.30-1.37> basic_prep range=[255:0]
          AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='00000000000000000000000011111111'(32) signed basic_prep range=[31:0] int=255
          AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module \$paramod$514c281b2ddcf09c252c68c828d116d56c1e89f9\dut ();
      /** AST_PARAMETER **/
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `$paramod$d8fc51ae15930444e081868e48788857029dc064\bar'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:7.1-8.10> str='$paramod$d8fc51ae15930444e081868e48788857029dc064\bar'
      AST_PARAMETER <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:7.31-7.51> str='\STRPARAM' range=[0:0]
        AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> str='override' bits='0110111101110110011001010111001001110010011010010110010001100101'(64) range=[63:0] int=1919509605
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module \$paramod$d8fc51ae15930444e081868e48788857029dc064\bar ();
      /** AST_PARAMETER **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:7.1-8.10> str='$paramod$d8fc51ae15930444e081868e48788857029dc064\bar' basic_prep
      AST_PARAMETER <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:7.31-7.51> str='\STRPARAM' basic_prep range=[0:0]
        AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> str='override' bits='0110111101110110011001010111001001110010011010010110010001100101'(64) basic_prep range=[63:0] int=1919509605
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module \$paramod$d8fc51ae15930444e081868e48788857029dc064\bar ();
      /** AST_PARAMETER **/
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `$paramod$6d4cabf765aefe553e4007b6c62e462176cc060a\dut'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.1-2.10> str='$paramod$6d4cabf765aefe553e4007b6c62e462176cc060a\dut'
      AST_PARAMETER <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.38-1.43> str='\PARAM' multirange=[ 0 256 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111'(256) signed range=[255:0] int=4294967295
        AST_RANGE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.30-1.37> basic_prep range=[255:0]
          AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='00000000000000000000000011111111'(32) signed basic_prep range=[31:0] int=255
          AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module \$paramod$6d4cabf765aefe553e4007b6c62e462176cc060a\dut ();
      /** AST_PARAMETER **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.1-2.10> str='$paramod$6d4cabf765aefe553e4007b6c62e462176cc060a\dut' basic_prep
      AST_PARAMETER <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.38-1.43> str='\PARAM' basic_prep range=[255:0] multirange=[ 0 256 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111'(256) basic_prep range=[255:0] int=4294967295
        AST_RANGE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.30-1.37> basic_prep range=[255:0]
          AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='00000000000000000000000011111111'(32) signed basic_prep range=[31:0] int=255
          AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module \$paramod$6d4cabf765aefe553e4007b6c62e462176cc060a\dut ();
      /** AST_PARAMETER **/
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `$paramod$7ec6c038788284356d763e15cef367da3c7d4f64\dut'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.1-2.10> str='$paramod$7ec6c038788284356d763e15cef367da3c7d4f64\dut'
      AST_PARAMETER <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.38-1.43> str='\PARAM' multirange=[ 0 256 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000'(256) signed range=[255:0]
        AST_RANGE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.30-1.37> basic_prep range=[255:0]
          AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='00000000000000000000000011111111'(32) signed basic_prep range=[31:0] int=255
          AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module \$paramod$7ec6c038788284356d763e15cef367da3c7d4f64\dut ();
      /** AST_PARAMETER **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.1-2.10> str='$paramod$7ec6c038788284356d763e15cef367da3c7d4f64\dut' basic_prep
      AST_PARAMETER <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.38-1.43> str='\PARAM' basic_prep range=[255:0] multirange=[ 0 256 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000'(256) basic_prep range=[255:0]
        AST_RANGE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.30-1.37> basic_prep range=[255:0]
          AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='00000000000000000000000011111111'(32) signed basic_prep range=[31:0] int=255
          AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module \$paramod$7ec6c038788284356d763e15cef367da3c7d4f64\dut ();
      /** AST_PARAMETER **/
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `$paramod$70f81f41ab83f9b19d55b4e6b7cf976ffb8b9822\dut'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.1-2.10> str='$paramod$70f81f41ab83f9b19d55b4e6b7cf976ffb8b9822\dut'
      AST_PARAMETER <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.38-1.43> str='\PARAM' multirange=[ 0 256 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000000000000000000000000000000'(256) signed range=[255:0]
        AST_RANGE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.30-1.37> basic_prep range=[255:0]
          AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='00000000000000000000000011111111'(32) signed basic_prep range=[31:0] int=255
          AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module \$paramod$70f81f41ab83f9b19d55b4e6b7cf976ffb8b9822\dut ();
      /** AST_PARAMETER **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.1-2.10> str='$paramod$70f81f41ab83f9b19d55b4e6b7cf976ffb8b9822\dut' basic_prep
      AST_PARAMETER <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.38-1.43> str='\PARAM' basic_prep range=[255:0] multirange=[ 0 256 ] multirange_swapped=[ 0 ]
        AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110010000000000000000000000000000000000'(256) basic_prep range=[255:0]
        AST_RANGE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:1.30-1.37> basic_prep range=[255:0]
          AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='00000000000000000000000011111111'(32) signed basic_prep range=[31:0] int=255
          AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module \$paramod$70f81f41ab83f9b19d55b4e6b7cf976ffb8b9822\dut ();
      /** AST_PARAMETER **/
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:10.1-25.10> str='\top'
      AST_CELL <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:12.1-12.23> str='\d1'
        AST_CELLTYPE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> str='$paramod$e4177dc38243a7c5226fb95dc469f8b0d314bf91\dut'
      AST_CELL <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:13.1-13.23> str='\d2'
        AST_CELLTYPE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> str='$paramod$5669071703d3a6d5417a8c3a4592739241d4a153\dut'
      AST_CELL <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:14.1-14.32> str='\d3'
        AST_CELLTYPE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> str='$paramod$6d4cabf765aefe553e4007b6c62e462176cc060a\dut'
      AST_CELL <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:15.1-15.32> str='\d4'
        AST_CELLTYPE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> str='$paramod$7ec6c038788284356d763e15cef367da3c7d4f64\dut'
      AST_CELL <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:16.1-16.34> str='\d5'
        AST_CELLTYPE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> str='$paramod$70f81f41ab83f9b19d55b4e6b7cf976ffb8b9822\dut'
      AST_CELL <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:17.1-17.24> str='\d6'
        AST_CELLTYPE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> str='$paramod$514c281b2ddcf09c252c68c828d116d56c1e89f9\dut'
      AST_CELL <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:19.1-19.30> str='\d7'
        AST_CELLTYPE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> str='\PRIMITIVE'
        AST_PARASET <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> str='\WIDTH'
          AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='00000000000000000000000000100000'(32) signed range=[31:0] int=32
      AST_CELL <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:20.1-20.31> str='\d8'
        AST_CELLTYPE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> str='\PRIMITIVE'
        AST_PARASET <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> str='\REAL' basic_prep range=[0:0]
          AST_REALVALUE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> basic_prep real=3.270000e+01
      AST_CELL <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:22.1-22.29> str='\d9'
        AST_CELLTYPE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> str='$paramod$6265ea2b189eea1b333b037712e18e528b2f3f8c\foo'
      AST_CELL <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:23.1-23.36> str='\d10'
        AST_CELLTYPE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> str='$paramod$d8fc51ae15930444e081868e48788857029dc064\bar'
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top();
      /** AST_CELL **/
      /** AST_CELL **/
      /** AST_CELL **/
      /** AST_CELL **/
      /** AST_CELL **/
      /** AST_CELL **/
      /** AST_CELL **/
      /** AST_CELL **/
      /** AST_CELL **/
      /** AST_CELL **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:10.1-25.10> str='\top' basic_prep
      AST_CELL <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:12.1-12.23> str='\d1' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> str='$paramod$e4177dc38243a7c5226fb95dc469f8b0d314bf91\dut' basic_prep
      AST_CELL <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:13.1-13.23> str='\d2' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> str='$paramod$5669071703d3a6d5417a8c3a4592739241d4a153\dut' basic_prep
      AST_CELL <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:14.1-14.32> str='\d3' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> str='$paramod$6d4cabf765aefe553e4007b6c62e462176cc060a\dut' basic_prep
      AST_CELL <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:15.1-15.32> str='\d4' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> str='$paramod$7ec6c038788284356d763e15cef367da3c7d4f64\dut' basic_prep
      AST_CELL <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:16.1-16.34> str='\d5' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> str='$paramod$70f81f41ab83f9b19d55b4e6b7cf976ffb8b9822\dut' basic_prep
      AST_CELL <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:17.1-17.24> str='\d6' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> str='$paramod$514c281b2ddcf09c252c68c828d116d56c1e89f9\dut' basic_prep
      AST_CELL <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:19.1-19.30> str='\d7' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> str='\PRIMITIVE' basic_prep
        AST_PARASET <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> str='\WIDTH' basic_prep
          AST_CONSTANT <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> bits='00000000000000000000000000100000'(32) signed basic_prep range=[31:0] int=32
      AST_CELL <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:20.1-20.31> str='\d8' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> str='\PRIMITIVE' basic_prep
        AST_PARASET <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> str='\REAL' basic_prep range=[0:0]
          AST_REALVALUE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> basic_prep real=3.270000e+01
      AST_CELL <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:22.1-22.29> str='\d9' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> str='$paramod$6265ea2b189eea1b333b037712e18e528b2f3f8c\foo' basic_prep
      AST_CELL <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:23.1-23.36> str='\d10' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/LargeModuleParameter/top.sv:0.0-0.0> str='$paramod$d8fc51ae15930444e081868e48788857029dc064\bar' basic_prep
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top();
      /** AST_CELL **/
      /** AST_CELL **/
      /** AST_CELL **/
      /** AST_CELL **/
      /** AST_CELL **/
      /** AST_CELL **/
      /** AST_CELL **/
      /** AST_CELL **/
      /** AST_CELL **/
      /** AST_CELL **/
    endmodule
--- END OF AST DUMP ---
UHDM-integration-tests/tests/LargeModuleParameter/top.sv:20: Warning: Replacing floating point parameter d8.REAL = 32.700000 with string.

2. Executing Verilog backend.

2.1. Executing BMUXMAP pass.

2.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.30+16 (git sha1 8b2a00102, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os) */
Dumping module `\top'.

module top();
  \$paramod$e4177dc38243a7c5226fb95dc469f8b0d314bf91\dut  d1 (
  );
  \$paramod$d8fc51ae15930444e081868e48788857029dc064\bar  d10 (
  );
  \$paramod$5669071703d3a6d5417a8c3a4592739241d4a153\dut  d2 (
  );
  \$paramod$6d4cabf765aefe553e4007b6c62e462176cc060a\dut  d3 (
  );
  \$paramod$7ec6c038788284356d763e15cef367da3c7d4f64\dut  d4 (
  );
  \$paramod$70f81f41ab83f9b19d55b4e6b7cf976ffb8b9822\dut  d5 (
  );
  \$paramod$514c281b2ddcf09c252c68c828d116d56c1e89f9\dut  d6 (
  );
  PRIMITIVE #(
    .WIDTH(32'sd32)
  ) d7 (
  );
  PRIMITIVE #(
    .REAL(32.700000)
  ) d8 (
  );
  \$paramod$6265ea2b189eea1b333b037712e18e528b2f3f8c\foo  d9 (
  );
endmodule

Warnings: 5 unique messages, 5 total

Yosys 0.30+16 (git sha1 8b2a00102, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

