
*** Running vivado
    with args -log mb_final_hdmi_text_controller_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_final_hdmi_text_controller_0_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mb_final_hdmi_text_controller_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Taowei/Documents/ECE385/ip_repo/final_hdmi_controller_1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Taowei/Documents/ECE385/hdmi_tx_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Taowei/Documents/ECE385/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mb_final_hdmi_text_controller_0_0
Command: synth_design -top mb_final_hdmi_text_controller_0_0 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 14060
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'text_palette_index', assumed default net type 'wire' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/finalsprite_example.sv:154]
INFO: [Synth 8-11241] undeclared symbol 'addra', assumed default net type 'wire' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/hdmi_text_controller_v1_0_AXI.sv:145]
INFO: [Synth 8-11241] undeclared symbol 'dina', assumed default net type 'wire' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/hdmi_text_controller_v1_0_AXI.sv:146]
INFO: [Synth 8-11241] undeclared symbol 'douta', assumed default net type 'wire' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/hdmi_text_controller_v1_0_AXI.sv:147]
INFO: [Synth 8-11241] undeclared symbol 'ena', assumed default net type 'wire' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/hdmi_text_controller_v1_0_AXI.sv:148]
INFO: [Synth 8-11241] undeclared symbol 'wea', assumed default net type 'wire' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/hdmi_text_controller_v1_0_AXI.sv:149]
WARNING: [Synth 8-8895] 'dina' is already implicitly declared on line 146 [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/hdmi_text_controller_v1_0_AXI.sv:161]
WARNING: [Synth 8-8895] 'douta' is already implicitly declared on line 147 [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/hdmi_text_controller_v1_0_AXI.sv:161]
WARNING: [Synth 8-8895] 'addra' is already implicitly declared on line 145 [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/hdmi_text_controller_v1_0_AXI.sv:162]
WARNING: [Synth 8-8895] 'ena' is already implicitly declared on line 148 [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/hdmi_text_controller_v1_0_AXI.sv:163]
WARNING: [Synth 8-8895] 'wea' is already implicitly declared on line 149 [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/hdmi_text_controller_v1_0_AXI.sv:164]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN0' becomes localparam in 'encode' with formal parameter declaration list [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/encode.v:145]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN1' becomes localparam in 'encode' with formal parameter declaration list [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/encode.v:146]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN2' becomes localparam in 'encode' with formal parameter declaration list [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/encode.v:147]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN3' becomes localparam in 'encode' with formal parameter declaration list [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/encode.v:148]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1188.652 ; gain = 408.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_final_hdmi_text_controller_0_0' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/synth/mb_final_hdmi_text_controller_0_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'hdmi_text_controller_v1_0' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/hdmi_text_controller_v1_0.sv:9]
INFO: [Synth 8-6157] synthesizing module 'hdmi_text_controller_v1_0_AXI' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/hdmi_text_controller_v1_0_AXI.sv:27]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 520 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 520 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 520 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 520 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.9299 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at 'c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (0#1) [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_text_controller_v1_0_AXI' (0#1) [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/hdmi_text_controller_v1_0_AXI.sv:27]
WARNING: [Synth 8-689] width (32) of port connection 'out_reg' does not match port width (16) of module 'hdmi_text_controller_v1_0_AXI' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/hdmi_text_controller_v1_0.sv:99]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0.v:69]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (0#1) [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0.v:69]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/VGA_controller.sv:26]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/hdmi_text_controller_v1_0.sv:116]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/hdmi_text_controller_v1_0.sv:116]
INFO: [Synth 8-6157] synthesizing module 'animation_counter' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/animation_counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'animation_counter' (0#1) [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/animation_counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'finalsprite_example' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/finalsprite_example.sv:1]
INFO: [Synth 8-638] synthesizing module 'text_rom' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/text_rom/synth/text_rom.vhd:66]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 34448 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: text_rom.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_13' declared at 'c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/text_rom/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_13' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/text_rom/synth/text_rom.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'text_rom' (0#1) [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/text_rom/synth/text_rom.vhd:66]
INFO: [Synth 8-6157] synthesizing module 'text_rom_palette' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/text_rom_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'text_rom_palette' (0#1) [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/text_rom_palette.sv:1]
INFO: [Synth 8-638] synthesizing module 'final_rom_dis' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/final_rom_dis/synth/final_rom_dis.vhd:66]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 51840 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: final_rom_dis.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 4 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_13' declared at 'c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/text_rom/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_13' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/final_rom_dis/synth/final_rom_dis.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'final_rom_dis' (0#1) [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/final_rom_dis/synth/final_rom_dis.vhd:66]
INFO: [Synth 8-6157] synthesizing module 'finalsprite_palette' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/finalsprite_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'finalsprite_palette' (0#1) [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/finalsprite_palette.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'finalsprite_example' (0#1) [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/finalsprite_example.sv:1]
WARNING: [Synth 8-689] width (32) of port connection 'control_reg' does not match port width (16) of module 'finalsprite_example' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/hdmi_text_controller_v1_0.sv:144]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/hdmi_tx_0/synth/hdmi_tx_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_v1_0' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/hdmi_tx_v1_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'srldelay' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/srldelay.v:70]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6155] done synthesizing module 'srldelay' (0#1) [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/srldelay.v:70]
INFO: [Synth 8-6157] synthesizing module 'encode' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/encode.v:79]
INFO: [Synth 8-6155] done synthesizing module 'encode' (0#1) [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/encode.v:79]
INFO: [Synth 8-6157] synthesizing module 'encode__parameterized0' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/encode.v:79]
INFO: [Synth 8-6155] done synthesizing module 'encode__parameterized0' (0#1) [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/encode.v:79]
INFO: [Synth 8-6157] synthesizing module 'encode__parameterized1' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/encode.v:79]
INFO: [Synth 8-6155] done synthesizing module 'encode__parameterized1' (0#1) [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/encode.v:79]
INFO: [Synth 8-6157] synthesizing module 'serdes_10_to_1' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/serdes_10_to_1.v:43]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'serdes_10_to_1' (0#1) [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/serdes_10_to_1.v:43]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_v1_0' (0#1) [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/hdmi_tx_v1_0.v:70]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/hdmi_tx_0/synth/hdmi_tx_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_text_controller_v1_0' (0#1) [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/hdmi_text_controller_v1_0.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'mb_final_hdmi_text_controller_0_0' (0#1) [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/synth/mb_final_hdmi_text_controller_0_0.sv:53]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/hdmi_text_controller_v1_0_AXI.sv:228]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/hdmi_text_controller_v1_0_AXI.sv:322]
WARNING: [Synth 8-87] always_comb on 'temp_rom_address_reg' did not result in combinational logic [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/finalsprite_example.sv:52]
WARNING: [Synth 8-87] always_comb on 'text_rom_addr_reg' did not result in combinational logic [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/finalsprite_example.sv:101]
WARNING: [Synth 8-3848] Net text_palette_index in module/entity finalsprite_example does not have driver. [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/finalsprite_example.sv:154]
WARNING: [Synth 8-6014] Unused sequential element hdmi_ctl1_reg was removed.  [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/hdmi_tx_0/hdl/hdmi_tx_v1_0.v:148]
WARNING: [Synth 8-7129] Port qspo[3] in module rom__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port qspo[2] in module rom__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port qspo[1] in module rom__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port qspo[0] in module rom__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module rom__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port qspo_ce in module rom__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port qspo_rst in module rom__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port qspo_srst in module rom__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpo[3] in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpo[2] in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpo[1] in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpo[0] in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo[3] in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo[2] in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo[1] in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo[0] in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[3] in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[2] in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[1] in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[0] in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[15] in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[14] in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[13] in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[12] in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[11] in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[10] in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[9] in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[8] in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[7] in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[6] in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[5] in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[4] in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[3] in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[2] in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[1] in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[0] in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ce in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo_ce in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo_clk in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo_rst in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo_srst in module dist_mem_gen_v8_0_13_synth__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[3] in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[2] in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[1] in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[0] in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[15] in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[14] in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[13] in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[12] in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[11] in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[10] in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[9] in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[8] in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[7] in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[6] in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[5] in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[4] in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[3] in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[2] in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[1] in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[0] in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ce in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port qspo_ce in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo_ce in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo_clk in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port qspo_rst in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo_rst in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port qspo_srst in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo_srst in module dist_mem_gen_v8_0_13__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port qspo[0] in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port qspo_ce in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port qspo_rst in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port qspo_srst in module rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpo[0] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo[0] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port d[0] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[15] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[14] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[13] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[12] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[11] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[10] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[9] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[8] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[7] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[6] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[5] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[4] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[3] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[2] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[1] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port dpra[0] in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port we in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ce in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo_ce in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port qdpo_clk in module dist_mem_gen_v8_0_13_synth is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:24 ; elapsed = 00:02:52 . Memory (MB): peak = 2699.895 ; gain = 1919.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:25 ; elapsed = 00:02:52 . Memory (MB): peak = 2699.895 ; gain = 1919.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:25 ; elapsed = 00:02:52 . Memory (MB): peak = 2699.895 ; gain = 1919.395
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2699.895 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst/clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ip/mb_final_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_final_hdmi_text_controller_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_final_hdmi_text_controller_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Taowei/Documents/ECE385/final_project/final_project.runs/mb_final_hdmi_text_controller_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Taowei/Documents/ECE385/final_project/final_project.runs/mb_final_hdmi_text_controller_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Taowei/Documents/ECE385/final_project/final_project.runs/mb_final_hdmi_text_controller_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_final_hdmi_text_controller_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mb_final_hdmi_text_controller_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2699.895 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:35 ; elapsed = 00:03:05 . Memory (MB): peak = 2699.895 ; gain = 1919.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:35 ; elapsed = 00:03:05 . Memory (MB): peak = 2699.895 ; gain = 1919.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/clk_wiz/inst. (constraint file  C:/Users/Taowei/Documents/ECE385/final_project/final_project.runs/mb_final_hdmi_text_controller_0_0_synth_1/dont_touch.xdc, line 27).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hdmi_text_controller_v1_0_AXI_inst/vram0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/sprite_inst/text_rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/sprite_inst/final_rom_dis. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/sprite_inst/final_rom_dis_temp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vga_to_hdmi. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:35 ; elapsed = 00:03:05 . Memory (MB): peak = 2699.895 ; gain = 1919.395
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'text_rom_addr_reg' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/finalsprite_example.sv:101]
WARNING: [Synth 8-327] inferring latch for variable 'temp_rom_address_reg' [c:/Users/Taowei/Documents/ECE385/final_project/final_project.gen/sources_1/bd/mb_final/ipshared/4f2c/src/finalsprite_example.sv:52]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:51 ; elapsed = 00:03:25 . Memory (MB): peak = 2699.895 ; gain = 1919.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 4     
	   4 Input   16 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   5 Input    5 Bit       Adders := 6     
	   4 Input    5 Bit       Adders := 3     
	   8 Input    4 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 19    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 42    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   4 Input   16 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 8     
	  22 Input   10 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 12    
	   2 Input    4 Bit        Muxes := 24    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 31    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP temp_rom_address1, operation Mode is: (A:0x2d0)*B.
DSP Report: operator temp_rom_address1 is absorbed into DSP temp_rom_address1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:19 ; elapsed = 00:08:12 . Memory (MB): peak = 2699.895 ; gain = 1919.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------------+---------------------------------------------------------+---------------+----------------+
|Module Name          | RTL Object                                              | Depth x Width | Implemented As | 
+---------------------+---------------------------------------------------------+---------------+----------------+
|rom                  | rom[34447]                                              | 65536x1       | LUT            | 
|rom                  | rom[51839]                                              | 65536x4       | LUT            | 
|dist_mem_gen_v8_0_13 | synth_options.dist_mem_inst/gen_rom.rom_inst/rom[34447] | 65536x1       | LUT            | 
+---------------------+---------------------------------------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|finalsprite_example | (A:0x2d0)*B | 5      | 10     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:30 ; elapsed = 00:08:25 . Memory (MB): peak = 2699.895 ; gain = 1919.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:34 ; elapsed = 00:08:29 . Memory (MB): peak = 2699.895 ; gain = 1919.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/sprite_inst/temp_rom_address_reg[15]) is unused and will be removed from module mb_final_hdmi_text_controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sprite_inst/temp_rom_address_reg[14]) is unused and will be removed from module mb_final_hdmi_text_controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sprite_inst/temp_rom_address_reg[13]) is unused and will be removed from module mb_final_hdmi_text_controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sprite_inst/temp_rom_address_reg[12]) is unused and will be removed from module mb_final_hdmi_text_controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sprite_inst/temp_rom_address_reg[11]) is unused and will be removed from module mb_final_hdmi_text_controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sprite_inst/temp_rom_address_reg[10]) is unused and will be removed from module mb_final_hdmi_text_controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sprite_inst/temp_rom_address_reg[9]) is unused and will be removed from module mb_final_hdmi_text_controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sprite_inst/temp_rom_address_reg[8]) is unused and will be removed from module mb_final_hdmi_text_controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sprite_inst/temp_rom_address_reg[7]) is unused and will be removed from module mb_final_hdmi_text_controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sprite_inst/temp_rom_address_reg[6]) is unused and will be removed from module mb_final_hdmi_text_controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sprite_inst/temp_rom_address_reg[5]) is unused and will be removed from module mb_final_hdmi_text_controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sprite_inst/temp_rom_address_reg[4]) is unused and will be removed from module mb_final_hdmi_text_controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sprite_inst/temp_rom_address_reg[3]) is unused and will be removed from module mb_final_hdmi_text_controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sprite_inst/temp_rom_address_reg[2]) is unused and will be removed from module mb_final_hdmi_text_controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sprite_inst/temp_rom_address_reg[1]) is unused and will be removed from module mb_final_hdmi_text_controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sprite_inst/temp_rom_address_reg[0]) is unused and will be removed from module mb_final_hdmi_text_controller_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:37 ; elapsed = 00:08:33 . Memory (MB): peak = 2699.895 ; gain = 1919.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:42 ; elapsed = 00:08:40 . Memory (MB): peak = 2699.895 ; gain = 1919.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:42 ; elapsed = 00:08:40 . Memory (MB): peak = 2699.895 ; gain = 1919.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:43 ; elapsed = 00:08:40 . Memory (MB): peak = 2699.895 ; gain = 1919.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:43 ; elapsed = 00:08:41 . Memory (MB): peak = 2699.895 ; gain = 1919.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:44 ; elapsed = 00:08:41 . Memory (MB): peak = 2699.895 ; gain = 1919.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:44 ; elapsed = 00:08:41 . Memory (MB): peak = 2699.895 ; gain = 1919.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|hdmi_tx_0   | inst/encg/c0_reg_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|finalsprite_example | A*B         | 5      | 10     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   123|
|3     |DSP48E1    |     1|
|4     |LUT1       |    43|
|5     |LUT2       |   184|
|6     |LUT3       |   292|
|7     |LUT4       |   383|
|8     |LUT5       |  1035|
|9     |LUT6       |  5665|
|10    |MMCME2_ADV |     1|
|11    |MUXF7      |   933|
|12    |MUXF8      |   122|
|13    |OSERDESE2  |     8|
|15    |RAMB36E1   |     1|
|16    |SRL16E     |    39|
|17    |FDCE       |    64|
|18    |FDRE       |   239|
|19    |FDSE       |     9|
|20    |LD         |    16|
|21    |IBUF       |     1|
|22    |OBUFDS     |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:44 ; elapsed = 00:08:41 . Memory (MB): peak = 2699.895 ; gain = 1919.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 266 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:17 ; elapsed = 00:08:37 . Memory (MB): peak = 2699.895 ; gain = 1919.395
Synthesis Optimization Complete : Time (s): cpu = 00:07:44 ; elapsed = 00:08:41 . Memory (MB): peak = 2699.895 ; gain = 1919.395
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.113 . Memory (MB): peak = 2699.895 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1201 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 16 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2699.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE (inverted pins: G): 16 instances

Synth Design complete, checksum: 22379491
INFO: [Common 17-83] Releasing license: Synthesis
107 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:51 ; elapsed = 00:08:50 . Memory (MB): peak = 2699.895 ; gain = 2293.777
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Common 17-1381] The checkpoint 'C:/Users/Taowei/Documents/ECE385/final_project/final_project.runs/mb_final_hdmi_text_controller_0_0_synth_1/mb_final_hdmi_text_controller_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP mb_final_hdmi_text_controller_0_0, cache-ID = f3e225e6888f31c4
INFO: [Coretcl 2-1174] Renamed 32 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Taowei/Documents/ECE385/final_project/final_project.runs/mb_final_hdmi_text_controller_0_0_synth_1/mb_final_hdmi_text_controller_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_final_hdmi_text_controller_0_0_utilization_synth.rpt -pb mb_final_hdmi_text_controller_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 30 14:12:31 2024...
