// Seed: 2783731997
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = 1'b0;
  parameter id_12 = -1;
  wire id_13;
endmodule
module module_1 #(
    parameter id_17 = 32'd96,
    parameter id_20 = 32'd66,
    parameter id_26 = 32'd38
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19
);
  inout wire id_19;
  output wire id_18;
  input wire _id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  module_0 modCall_1 (
      id_16,
      id_2,
      id_19,
      id_2,
      id_2,
      id_3,
      id_4,
      id_11,
      id_12,
      id_19,
      id_2
  );
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_20 = 1;
  logic id_21;
  ;
  parameter id_22 = id_20;
  wire [id_17 : 1] id_23, id_24, id_25, _id_26, id_27, id_28, id_29, id_30, id_31;
  logic [id_20 : id_26  <  1] id_32;
  wire id_33;
endmodule
