// SPDX-License-Identifier: MIT
// Copyright (C) 2026, Advanced Micro Devices, Inc. All rights reserved.

#include <ATen/hip/HIPContext.h>
#include <torch/all.h>

#include <cstddef>
#include <cstring>

#include "aiter_hip_common.h"
#include "asm_fmha_v4_fwd_configs.hpp"
#include "py_itfs_common.h"
#include "torch/mha_v4_fwd.h"

namespace aiter {
namespace torch_itfs {
namespace {

// These IDs are shared with AttentionFormat in mha_v4.py and the HSA manifests.
enum class AttentionFormat : int64_t
{
    Fp32        = 0,
    Fp16        = 1,
    Bf16        = 2,
    Fp8E4M3     = 3,
    Fp8E4M3Fnuz = 4,
    Fp8E5M2     = 5,
    Fp8E5M2Fnuz = 6,
    Fp6E2M3     = 7,
    Fp6E3M2     = 8,
    Fp4E2M1     = 9,
    Int8        = 10,
    UInt8       = 11,
    Int4        = 12,
    UInt4       = 13,
};

constexpr int64_t format_id(AttentionFormat format) { return static_cast<int64_t>(format); }

// Scale granularity is dispatched independently from the operand encoding.
enum class AttentionScaleMode : int64_t
{
    None                 = 0,
    F32PerTensor         = 1,
    F32PerHead           = 2,
    F32PerToken          = 3,
    F32PerChannel        = 4,
    E8M0Per1x32          = 5,
};

constexpr int64_t scale_mode_id(AttentionScaleMode mode) { return static_cast<int64_t>(mode); }

constexpr int64_t kHeadDim = 128;

struct PointerSlot
{
    void* value;
    uint32_t padding[2];
};

struct ConstPointerSlot
{
    const void* value;
    uint32_t padding[2];
};

struct ScalarSlot
{
    uint32_t value;
    uint32_t padding[3];
};

// Fixed-width slots reproduce the 656-byte kernarg layout embedded in MHA v4 code objects.
struct __attribute__((packed)) FmhaV4Kernarg
{
    PointerSlot ptr_o;
    ConstPointerSlot ptr_q;
    ConstPointerSlot ptr_k;
    ConstPointerSlot ptr_v;
    PointerSlot ptr_lse;
    ScalarSlot scalar;
    ScalarSlot s_seq_len;
    ScalarSlot s_Seqs;
    ScalarSlot s_Ts;
    ScalarSlot s_Hs;
    ScalarSlot s_Bs;
    ScalarSlot s_gqa;
    ScalarSlot s_k_Seqs;
    ScalarSlot s_k_Hs;
    ScalarSlot s_k_Bs;
    ScalarSlot s_opt;
    ScalarSlot s_lse;
    ScalarSlot s_kv_seq_len;
    ScalarSlot s_qk_head_dim;
    ScalarSlot s_v_head_dim;
    ScalarSlot s_q_head_num;
    ScalarSlot s_v_Seqs;
    ScalarSlot s_v_Hs;
    ScalarSlot s_v_Bs;
    ScalarSlot s_o_Seqs;
    ScalarSlot s_o_Hs;
    ScalarSlot s_o_Bs;
    // Reserved v1 slots keep existing dense code objects at their 656-byte ABI. Sparse, varlen,
    // and LSE support may assign them in later manifest rows; current dense rows leave them zero.
    ConstPointerSlot ptr_qseq;
    ConstPointerSlot ptr_kseq;
    ScalarSlot s_lse_Hs;
    ConstPointerSlot ptr_qseq_padding;
    ConstPointerSlot ptr_kseq_padding;
    ConstPointerSlot ptr_q_descale;
    ConstPointerSlot ptr_k_descale;
    ConstPointerSlot ptr_v_descale;
    ScalarSlot s_descale_q_Bs;
    ScalarSlot s_descale_q_Hs;
    ScalarSlot s_descale_k_Bs;
    ScalarSlot s_descale_k_Hs;
    ScalarSlot s_descale_v_Bs;
    ScalarSlot s_descale_v_Hs;
};

static_assert(sizeof(FmhaV4Kernarg) == 656, "MHA v4 dense kernarg ABI must remain 656 bytes");
static_assert(offsetof(FmhaV4Kernarg, ptr_o) == 0x000);
static_assert(offsetof(FmhaV4Kernarg, ptr_q) == 0x010);
static_assert(offsetof(FmhaV4Kernarg, ptr_k) == 0x020);
static_assert(offsetof(FmhaV4Kernarg, ptr_v) == 0x030);
static_assert(offsetof(FmhaV4Kernarg, scalar) == 0x050);
static_assert(offsetof(FmhaV4Kernarg, ptr_q_descale) == 0x200);
static_assert(offsetof(FmhaV4Kernarg, ptr_k_descale) == 0x210);
static_assert(offsetof(FmhaV4Kernarg, ptr_v_descale) == 0x220);

void check_format_tensor(const at::Tensor& tensor, int64_t format, const char* name)
{
    if(format == format_id(AttentionFormat::Int8))
    {
        TORCH_CHECK(tensor.scalar_type() == at::ScalarType::Char, name, " must be int8");
    }
    else if(format == format_id(AttentionFormat::Fp8E4M3))
    {
        TORCH_CHECK(tensor.scalar_type() == at::ScalarType::Float8_e4m3fn,
                    name,
                    " must be FP8 E4M3 FN");
    }
    else if(format == format_id(AttentionFormat::Fp8E4M3Fnuz))
    {
        TORCH_CHECK(tensor.scalar_type() == at::ScalarType::Float8_e4m3fnuz,
                    name,
                    " must be FP8 E4M3 FNUZ");
    }
    else if(format == format_id(AttentionFormat::Fp6E2M3) ||
            format == format_id(AttentionFormat::Fp4E2M1))
    {
        TORCH_CHECK(tensor.scalar_type() == at::ScalarType::Byte,
                    name,
                    " must be a uint8 packed MX tensor");
    }
    else
    {
        TORCH_CHECK(false, "unsupported MHA v4 format id: ", format);
    }
}

const fmha_v4_fwdConfig& find_config(const std::string& arch,
                                     int64_t q_format,
                                     int64_t k_format,
                                     int64_t v_format,
                                     int64_t q_scale_mode,
                                     int64_t k_scale_mode,
                                     int64_t v_scale_mode)
{
    for(const auto& entry : cfg_fmha_v4_fwd)
    {
        const auto& cfg = entry.second;
        if(cfg.arch == arch && cfg.q_format == q_format && cfg.k_format == k_format &&
               cfg.v_format == v_format && cfg.q_scale_mode == q_scale_mode &&
               cfg.k_scale_mode == k_scale_mode && cfg.v_scale_mode == v_scale_mode &&
               cfg.o_format == format_id(AttentionFormat::Bf16) &&
               cfg.o_scale_mode == scale_mode_id(AttentionScaleMode::None) &&
           cfg.hdim_q == kHeadDim && cfg.hdim_v == kHeadDim && cfg.mask == 0 && cfg.mode == 0)
            return cfg;
    }
    TORCH_CHECK(false,
                "no MHA v4 kernel for arch=",
                arch,
                ", q_format=",
                q_format,
                ", k_format=",
                k_format,
                ", v_format=",
                v_format,
                ", q_scale_mode=",
                q_scale_mode,
                ", k_scale_mode=",
                k_scale_mode,
                ", v_scale_mode=",
                v_scale_mode,
                ", output=BF16, head_dim=128, dense non-causal MHA");
}

void set_descale_strides(const at::Tensor& tensor,
                         int head_dimension,
                         uint32_t& batch_stride,
                         uint32_t& head_stride)
{
    if(tensor.dim() >= 2)
    {
        batch_stride = tensor.stride(0) * tensor.element_size();
        head_stride  = tensor.stride(head_dimension) * tensor.element_size();
    }
}

} // namespace

void fmha_v4_fwd(const at::Tensor& q,
                 const at::Tensor& k,
                 const at::Tensor& v,
                 const at::Tensor& q_descale,
                 const at::Tensor& k_descale,
                 const at::Tensor& v_descale,
                 at::Tensor out,
                 int64_t q_format,
                 int64_t k_format,
                 int64_t v_format,
                 int64_t q_scale_mode,
                 int64_t k_scale_mode,
                 int64_t v_scale_mode,
                 double softmax_scale)
{
    TORCH_CHECK(q.is_cuda() && k.is_cuda() && v.is_cuda() && out.is_cuda(),
                "Q, K, V, and out must be GPU tensors");
    TORCH_CHECK(q_descale.is_cuda() && k_descale.is_cuda() && v_descale.is_cuda(),
                "all descale tensors must be GPU tensors");
    TORCH_CHECK(q.device() == k.device() && q.device() == v.device() && q.device() == out.device(),
                "Q, K, V, and out must be on the same GPU");
    TORCH_CHECK(q_descale.device() == q.device() && k_descale.device() == q.device() &&
                    v_descale.device() == q.device(),
                "all descale tensors must be on the same GPU as Q");
    TORCH_CHECK(q.dim() == 4 && k.dim() == 4 && v.dim() == 4 && out.dim() == 4,
                "MHA v4 expects BSHD tensors");
    TORCH_CHECK(q_format == k_format, "MHA v4 currently requires matching Q/K formats");
    check_format_tensor(q, q_format, "Q");
    check_format_tensor(k, k_format, "K");
    check_format_tensor(v, v_format, "V");
    TORCH_CHECK(q.stride(-1) == 1 && k.stride(-1) == 1 && v.stride(-1) == 1 &&
                    out.stride(-1) == 1,
                "Q, K, V, and out must have contiguous last dimensions");

    const int64_t batch        = q.size(0);
    const int64_t seqlen_q     = q.size(1);
    const int64_t nhead_q      = q.size(2);
    const int64_t seqlen_k     = k.size(1);
    const int64_t nhead_k      = k.size(2);
    const int64_t packed_width = q_format == format_id(AttentionFormat::Fp6E2M3) ? 96 :
                                 q_format == format_id(AttentionFormat::Fp4E2M1) ? 64 : 128;

    TORCH_CHECK(batch > 0 && seqlen_q > 0 && seqlen_k > 0 && nhead_q > 0,
                "MHA v4 requires non-empty inputs");
    TORCH_CHECK(k.size(0) == batch && v.size(0) == batch, "Q, K, and V batch sizes must match");
    TORCH_CHECK(nhead_q == nhead_k && v.size(2) == nhead_k,
                "MHA v4 initially supports MHA only; Q and KV heads must match");
    TORCH_CHECK(k.size(1) == v.size(1), "K and V sequence lengths must match");
    TORCH_CHECK(q.size(3) == packed_width && k.size(3) == packed_width,
                "Q/K packed width does not match the explicit format");
    TORCH_CHECK(v.size(3) == kHeadDim, "V must have logical head dimension 128");
    if(q_format == format_id(AttentionFormat::Fp4E2M1))
    {
        const int64_t tiles       = (seqlen_k + 127) / 128;
        const int64_t head_stride = tiles * 8192;
        TORCH_CHECK(k.stride(0) == nhead_k * head_stride && k.stride(1) == 64 &&
                        k.stride(2) == head_stride,
                    "MXFP4 K must use the coalesced MHA v4 tile layout");
    }
    TORCH_CHECK(out.scalar_type() == at::ScalarType::BFloat16,
                "MHA v4 currently supports BF16 output only");
    TORCH_CHECK(out.sizes() == torch::IntArrayRef({batch, seqlen_q, nhead_q, kHeadDim}),
                "out must have shape [batch, query_length, query_heads, 128]");

    const bool mx_qk_format = q_format == format_id(AttentionFormat::Fp6E2M3) ||
                              q_format == format_id(AttentionFormat::Fp4E2M1);
    const bool e8m0_qk_scales =
        q_scale_mode == scale_mode_id(AttentionScaleMode::E8M0Per1x32) &&
        k_scale_mode == scale_mode_id(AttentionScaleMode::E8M0Per1x32);
    if(e8m0_qk_scales)
    {
        TORCH_CHECK(q_descale.scalar_type() == at::ScalarType::Byte &&
                        k_descale.scalar_type() == at::ScalarType::Byte,
                    "MX Q/K descales must be uint8 E8M0 tensors");
        TORCH_CHECK(q_descale.sizes() == torch::IntArrayRef({batch, seqlen_q, nhead_q, 4}),
                    "MX Q descale must have shape [batch, query_length, query_heads, 4]");
        TORCH_CHECK(k_descale.sizes() == torch::IntArrayRef({batch, seqlen_k, nhead_k, 4}),
                    "MX K descale must have shape [batch, key_length, key_heads, 4]");
    }
    else
    {
        TORCH_CHECK(q_descale.scalar_type() == at::ScalarType::Float &&
                        k_descale.scalar_type() == at::ScalarType::Float,
                    "INT8/FP8 Q/K descales must be float32 tensors");
        TORCH_CHECK(q_descale.numel() == 1 && k_descale.numel() == 1,
                    "INT8/FP8 Q/K descales must be scalar tensors");
    }
    const bool mx_v = v_format == format_id(AttentionFormat::Fp6E2M3) ||
                      v_format == format_id(AttentionFormat::Fp4E2M1);
    if(mx_v)
    {
        const int64_t tiles = (seqlen_k + 127) / 128;
        TORCH_CHECK(v_scale_mode == 5 && v_descale.scalar_type() == at::ScalarType::Byte,
                    "MX V descale must use uint8 E8M0 per-1x32 scales");
        TORCH_CHECK(v_descale.sizes() == torch::IntArrayRef({batch, nhead_k, tiles * 512}),
                    "MX V descale must have shape [batch, key_heads, tiles * 512]");
    }
    else if(mx_qk_format)
    {
        TORCH_CHECK(v_descale.scalar_type() == at::ScalarType::Float,
                    "MX FP8 V descale must be a float32 tensor");
        TORCH_CHECK(v_descale.sizes() == torch::IntArrayRef({batch, nhead_k, kHeadDim}),
                    "MX V descale must have shape [batch, key_heads, 128]");
    }
    else
    {
        TORCH_CHECK(v_descale.scalar_type() == at::ScalarType::Float,
                    "INT8/FP8 V descale must be a float32 tensor");
        TORCH_CHECK(v_descale.numel() == 1, "INT8/FP8 V descale must be a scalar tensor");
    }

    const auto arch = get_gpu_arch();
    const auto& cfg = find_config(
        arch, q_format, k_format, v_format, q_scale_mode, k_scale_mode, v_scale_mode);

    FmhaV4Kernarg args{};
    args.ptr_o.value         = out.data_ptr();
    args.ptr_q.value         = q.data_ptr();
    args.ptr_k.value         = k.data_ptr();
    args.ptr_v.value         = v.data_ptr();
    args.ptr_q_descale.value = q_descale.data_ptr();
    args.ptr_k_descale.value = k_descale.data_ptr();
    args.ptr_v_descale.value = v_descale.data_ptr();
    static_assert(sizeof(float) == sizeof(uint32_t));
    const float scale = static_cast<float>(softmax_scale);
    std::memcpy(&args.scalar.value, &scale, sizeof(scale));
    args.s_seq_len.value     = seqlen_q;
    args.s_Seqs.value        = q.stride(1);
    args.s_Ts.value          = cfg.ts_qo * q.stride(1);
    args.s_Hs.value          = q.stride(2);
    args.s_Bs.value          = q.stride(0);
    args.s_gqa.value         = 1; // Initial v4 rows are MHA-only.
    args.s_k_Seqs.value      = k.stride(1);
    args.s_k_Hs.value        = k.stride(2);
    args.s_k_Bs.value        = k.stride(0);
    args.s_opt.value         = 5; // Dense, non-causal v1 tuning mode inherited by these binaries.
    args.s_lse.value         = 0;
    args.s_kv_seq_len.value  = seqlen_k;
    args.s_qk_head_dim.value = kHeadDim;
    args.s_v_head_dim.value  = kHeadDim;
    args.s_q_head_num.value  = nhead_q;
    args.s_v_Seqs.value      = v.stride(1);
    args.s_v_Hs.value        = v.stride(2);
    args.s_v_Bs.value        = v.stride(0);
    // Input tensors are byte-addressed packed formats, so their element strides already equal
    // byte strides. BF16 output strides require the explicit two-byte conversion.
    args.s_o_Seqs.value      = out.stride(1) * 2;
    args.s_o_Hs.value        = out.stride(2) * 2;
    args.s_o_Bs.value        = out.stride(0) * 2;

    set_descale_strides(
        q_descale,
        q_descale.dim() >= 3 ? 2 : 1,
        args.s_descale_q_Bs.value,
        args.s_descale_q_Hs.value);
    set_descale_strides(
        k_descale,
        k_descale.dim() >= 3 ? 2 : 1,
        args.s_descale_k_Bs.value,
        args.s_descale_k_Hs.value);
    // Production V descales are [batch, head, channel], so the head dimension is 1.
    set_descale_strides(v_descale,
                        1,
                        args.s_descale_v_Bs.value,
                        args.s_descale_v_Hs.value);

    static SynchronizedCache<std::string, AiterAsmKernel> kernels;
    const std::string cache_key = arch + "|" + cfg.knl_name + "|" + cfg.co_name;
    auto& kernel = kernels.get_or_create(cache_key, [&]() {
        return AiterAsmKernel(cfg.knl_name.c_str(), cfg.co_name.c_str());
    });

    size_t arg_size = sizeof(args);
    const int gdx   = (seqlen_q + cfg.ts_qo - 1) / cfg.ts_qo;
    const int gdy   = nhead_q;
    const int gdz   = batch;
    const HipDeviceGuard device_guard{q.get_device()};
    const hipStream_t stream = at::hip::getCurrentHIPStream();
    kernel.launch_kernel({&args, &arg_size, gdx, gdy, gdz, 512, 1, 1, stream});
}

} // namespace torch_itfs
} // namespace aiter