<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="PRM_IRQ" id="PRM_IRQ">
  
  
  <register acronym="PRCM_REVISION" description="This register contains the IP revision code for the PRCM" id="PRCM_REVISION" offset="0x0" width="32">
    
  <bitfield begin="31" description=" Used to distinguish between old scheme and current." end="30" id="SCHEME" rwaccess="R" width="2">
    <bitenum description="Highlander 0.8 scheme" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Legacy ASP or WTBU scheme" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="29" description=" " end="28" id="RESERVED_1" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="27" description=" Function indicates a software compatible module family." end="16" id="FUNC" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="15" description=" RTL Version (R), maintained by IP design owner." end="11" id="R_RTL" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description=" Major Revision (X), maintained by IP specification owner." end="8" id="X_MAJOR" rwaccess="R" width="3">
    <bitenum description="Reserved" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Reserved" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" Indicates a special version for a particular device." end="6" id="CUSTOM" rwaccess="R" width="2">
    <bitenum description="Non custom (standard) revision" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="5" description=" Minor Revision (Y), maintained by IP specification owner." end="0" id="Y_MINOR" rwaccess="R" width="6">
    <bitenum description="ES1.0 and similar versions" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_PRM_IRQSTS_MPU" description="This register provides status on MPU interrupt events. An event is logged whether interrupt generation for the event is enabled or not. SW is required to clear a set bit by writing a '1' into the bit-position to be cleared." id="PRCM_PRM_IRQSTS_MPU" offset="0x4" width="32">
    
  <bitfield begin="31" description=" " end="17" id="RESERVED_1" rwaccess="R" width="15"></bitfield>
    
  <bitfield begin="16" description=" interrupt status for extdev dpll recaliberation" end="16" id="DPLL_EXTDEV_RECAL_ST" rwaccess="RW" width="1">
    <bitenum description="ENAbles dpll recaliberation" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disables dpll recaliberation" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" interrupt status for usb dpll recaliberation" end="15" id="DPLL_PER_RECAL_ST" rwaccess="RW" width="1">
    <bitenum description="ENAbles dpll recaliberation" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disables dpll recaliberation" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="14" description=" interrupt status for ddr dpll recaliberation" end="14" id="DPLL_DDR_RECAL_ST" rwaccess="RW" width="1">
    <bitenum description="ENAbles dpll recaliberation" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disables dpll recaliberation" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="13" description=" interrupt status for disp dpll recaliberation" end="13" id="DPLL_DISP_RECAL_ST" rwaccess="RW" width="1">
    <bitenum description="ENAbles dpll recaliberation" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disables dpll recaliberation" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="12" description=" interrupt status for core dpll recaliberation" end="12" id="DPLL_CORE_RECAL_ST" rwaccess="RW" width="1">
    <bitenum description="ENAbles dpll recaliberation" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disables dpll recaliberation" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" interrupt status for mpu dpll recaliberation" end="11" id="DPLL_MPU_RECAL_ST" rwaccess="RW" width="1">
    <bitenum description="ENAbles dpll recaliberation" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disables dpll recaliberation" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" Software supervised wakeup completed event interrupt status" end="10" id="FORCEWKUP_ST" rwaccess="RW" width="1">
    <bitenum description="Interrupt is pending" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No interrupt" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" IO pad event interrupt status." end="9" id="IO_ST" rwaccess="RW" width="1">
    <bitenum description="Interrupt is pending" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No interrupt" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" Software supervised transition completed event interrupt status (any domain)" end="8" id="TRANSITION_ST" rwaccess="RW" width="1">
    <bitenum description="Interrupt is pending" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No interrupt" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" Frequency Update interrupt status." end="0" id="FREQ_UPDATE_ST" rwaccess="RW" width="1">
    <bitenum description="Interrupt is pending" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No interrupt" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_PRM_IRQEN_MPU" description="This register is used to enable and disable events used to trigger MPU interrupt activation." id="PRCM_PRM_IRQEN_MPU" offset="0x8" width="32">
    
  <bitfield begin="31" description=" " end="17" id="RESERVED_1" rwaccess="R" width="15"></bitfield>
    
  <bitfield begin="16" description=" Interrupt enable for extdev dpll recaliberation" end="16" id="DPLL_EXTDEV_RECAL_EN" rwaccess="RW" width="1">
    <bitenum description="ENAbles dpll recaliberation" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disables dpll recaliberation" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" Interrupt enable for disp dpll recaliberation" end="15" id="DPLL_DISP_RECAL_EN" rwaccess="RW" width="1">
    <bitenum description="ENAbles dpll recaliberation" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disables dpll recaliberation" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="14" description=" Interrupt enable for ddr dpll recaliberation" end="14" id="DPLL_DDR_RECAL_EN" rwaccess="RW" width="1">
    <bitenum description="ENAbles dpll recaliberation" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disables dpll recaliberation" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="13" description=" Interrupt enable for usb dpll recaliberation" end="13" id="DPLL_PER_RECAL_EN" rwaccess="RW" width="1">
    <bitenum description="ENAbles dpll recaliberation" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disables dpll recaliberation" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="12" description=" Interrupt enable for core dpll recaliberation" end="12" id="DPLL_CORE_RECAL_EN" rwaccess="RW" width="1">
    <bitenum description="ENAbles dpll recaliberation" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disables dpll recaliberation" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" Interrupt enable for mpu dpll recaliberation" end="11" id="DPLL_MPU_RECAL_EN" rwaccess="RW" width="1">
    <bitenum description="ENAbles dpll recaliberation" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disables dpll recaliberation" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" Software supervised Froce Wakeup completed event interrupt enable" end="10" id="FORCEWKUP_EN" rwaccess="RW" width="1">
    <bitenum description="Interrupt is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt is masked" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" IO pad event interrupt enable" end="9" id="IO_EN" rwaccess="RW" width="1">
    <bitenum description="Interrupt is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt is masked" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" Software supervised transition completed event interrupt enable (any domain)" end="8" id="TRANSITION_EN" rwaccess="RW" width="1">
    <bitenum description="Interrupt is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt is masked" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" " end="1" id="RESERVED_3" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="0" description=" Frequency Update interrupt enable." end="0" id="FREQ_UPDATE_EN" rwaccess="RW" width="1">
    <bitenum description="Interrupt is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt is masked" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_PRM_IRQSTS_WKUP_PROC" description="This register provides status on Wakeup Processor interrupt events. An event is logged whether interrupt generation for the event is enabled or not. SW is required to clear a set bit by writing a '1' into the bit-position to be cleared." id="PRCM_PRM_IRQSTS_WKUP_PROC" offset="0xC" width="32">
    
  <bitfield begin="31" description=" " end="17" id="RESERVED_1" rwaccess="R" width="15"></bitfield>
    
  <bitfield begin="16" description=" interrupt status for extdev dpll recaliberation" end="16" id="DPLL_EXTDEV_RECAL_ST" rwaccess="RW" width="1">
    <bitenum description="ENAbles dpll recaliberation" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disables dpll recaliberation" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" interrupt status for usb dpll recaliberation" end="15" id="DPLL_PER_RECAL_ST" rwaccess="RW" width="1">
    <bitenum description="ENAbles dpll recaliberation" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disables dpll recaliberation" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="14" description=" interrupt status for ddr dpll recaliberation" end="14" id="DPLL_DDR_RECAL_ST" rwaccess="RW" width="1">
    <bitenum description="ENAbles dpll recaliberation" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disables dpll recaliberation" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="13" description=" interrupt status for disp dpll recaliberation" end="13" id="DPLL_DISP_RECAL_ST" rwaccess="RW" width="1">
    <bitenum description="ENAbles dpll recaliberation" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disables dpll recaliberation" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="12" description=" interrupt status for core dpll recaliberation" end="12" id="DPLL_CORE_RECAL_ST" rwaccess="RW" width="1">
    <bitenum description="ENAbles dpll recaliberation" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disables dpll recaliberation" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" interrupt status for mpu dpll recaliberation" end="11" id="DPLL_MPU_RECAL_ST" rwaccess="RW" width="1">
    <bitenum description="ENAbles dpll recaliberation" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disables dpll recaliberation" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" Software supervised wakeup completed event interrupt status" end="10" id="FORCEWKUP_ST" rwaccess="RW" width="1">
    <bitenum description="Interrupt is pending" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No interrupt" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" IO pad event interrupt status." end="9" id="IO_ST" rwaccess="RW" width="1">
    <bitenum description="Interrupt is pending" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No interrupt" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" Software supervised transition completed event interrupt status (any domain)" end="8" id="TRANSITION_ST" rwaccess="RW" width="1">
    <bitenum description="Interrupt is pending" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No interrupt" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" Frequency Update interrupt status." end="0" id="FREQ_UPDATE_ST" rwaccess="RW" width="1">
    <bitenum description="Interrupt is pending" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No interrupt" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_PRM_IRQEN_WKUP_PROC" description="This register is used to enable and disable events used to trigger Wakeup Processor interrupt activation." id="PRCM_PRM_IRQEN_WKUP_PROC" offset="0x10" width="32">
    
  <bitfield begin="31" description=" " end="17" id="RESERVED_1" rwaccess="R" width="15"></bitfield>
    
  <bitfield begin="16" description=" Interrupt enable for extdev dpll recaliberation" end="16" id="DPLL_EXTDEV_RECAL_EN" rwaccess="RW" width="1">
    <bitenum description="ENAbles dpll recaliberation" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disables dpll recaliberation" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" Interrupt enable for disp dpll recaliberation" end="15" id="DPLL_DISP_RECAL_EN" rwaccess="RW" width="1">
    <bitenum description="ENAbles dpll recaliberation" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disables dpll recaliberation" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="14" description=" Interrupt enable for ddr dpll recaliberation" end="14" id="DPLL_DDR_RECAL_EN" rwaccess="RW" width="1">
    <bitenum description="ENAbles dpll recaliberation" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disables dpll recaliberation" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="13" description=" Interrupt enable for usb dpll recaliberation" end="13" id="DPLL_PER_RECAL_EN" rwaccess="RW" width="1">
    <bitenum description="ENAbles dpll recaliberation" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disables dpll recaliberation" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="12" description=" Interrupt enable for core dpll recaliberation" end="12" id="DPLL_CORE_RECAL_EN" rwaccess="RW" width="1">
    <bitenum description="ENAbles dpll recaliberation" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disables dpll recaliberation" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="11" description=" Interrupt enable for mpu dpll recaliberation" end="11" id="DPLL_MPU_RECAL_EN" rwaccess="RW" width="1">
    <bitenum description="ENAbles dpll recaliberation" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Disables dpll recaliberation" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="10" description=" Software supervised Froce Wakeup completed event interrupt enable" end="10" id="FORCEWKUP_EN" rwaccess="RW" width="1">
    <bitenum description="Interrupt is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt is masked" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="9" description=" IO pad event interrupt enable" end="9" id="IO_EN" rwaccess="RW" width="1">
    <bitenum description="Interrupt is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt is masked" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="8" description=" Software supervised transition completed event interrupt enable (any domain)" end="8" id="TRANSITION_EN" rwaccess="RW" width="1">
    <bitenum description="Interrupt is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt is masked" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="6" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description=" " end="1" id="RESERVED_3" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="0" description=" Frequency Update interrupt enable." end="0" id="FREQ_UPDATE_EN" rwaccess="RW" width="1">
    <bitenum description="Interrupt is enabled" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Interrupt is masked" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
</module>
