{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1504851981260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504851981261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 08 14:26:21 2017 " "Processing started: Fri Sep 08 14:26:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504851981261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1504851981261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SDRreceiver -c SDRreceiver " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SDRreceiver -c SDRreceiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1504851981261 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1504851982622 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDRreceiver_6_1200mv_85c_slow.vo E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/simulation/modelsim/ simulation " "Generated file SDRreceiver_6_1200mv_85c_slow.vo in folder \"E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1504851983394 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1504851983503 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDRreceiver_6_1200mv_0c_slow.vo E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/simulation/modelsim/ simulation " "Generated file SDRreceiver_6_1200mv_0c_slow.vo in folder \"E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1504851984093 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1504851984173 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDRreceiver_min_1200mv_0c_fast.vo E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/simulation/modelsim/ simulation " "Generated file SDRreceiver_min_1200mv_0c_fast.vo in folder \"E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1504851984758 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1504851984840 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDRreceiver.vo E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/simulation/modelsim/ simulation " "Generated file SDRreceiver.vo in folder \"E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1504851985529 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDRreceiver_6_1200mv_85c_v_slow.sdo E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/simulation/modelsim/ simulation " "Generated file SDRreceiver_6_1200mv_85c_v_slow.sdo in folder \"E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1504851986806 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDRreceiver_6_1200mv_0c_v_slow.sdo E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/simulation/modelsim/ simulation " "Generated file SDRreceiver_6_1200mv_0c_v_slow.sdo in folder \"E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1504851987651 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDRreceiver_min_1200mv_0c_v_fast.sdo E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/simulation/modelsim/ simulation " "Generated file SDRreceiver_min_1200mv_0c_v_fast.sdo in folder \"E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1504851988477 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SDRreceiver_v.sdo E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/simulation/modelsim/ simulation " "Generated file SDRreceiver_v.sdo in folder \"E:/F/FPGAcode/SDR-radio-receiver/DE0-nano/SDRrceeiver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1504851989248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504851989598 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 08 14:26:29 2017 " "Processing ended: Fri Sep 08 14:26:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504851989598 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504851989598 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504851989598 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1504851989598 ""}
