###################################################################
# Project Configuration: 
# 
# Specify the name of the design (project) and the Quartus II
# Settings File (.qsf)
###################################################################

PROJECT = MountainOperator
TOP_LEVEL_ENTITY = MountainOperatorPorts
ASSIGNMENT_FILES = altera/$(PROJECT).qpf altera/$(PROJECT).qsf
FAMILY = "Max 10"
PART = 10M08DAF256I7G
BOARDFILE = ../BoardMountainOperator.pins
BUILDNUMISIN := ../BuildNumber.vhd

###################################################################
# Setup your sources here
SRCS = 	Main.vhd \
		DataMapper.vhd \
		../BuildNumber.vhd \
		../../../../../include/xilinx/DnaRegisterAltera.vhd \
		../../../../../include/xilinx/IOBufP3Generic.vhd \
		../../../../../include/xilinx/IOBufP2Generic.vhd \
		../../../../../include/xilinx/ZBusAddrTx.vhd \
		../../../../../include/xilinx/VariableClockDivider.vhd \
		../../../../../include/xilinx/UartTxFifoParity.vhd \
		../../../../../include/xilinx/UartTxFifo.vhd \
		../../../../../include/xilinx/UartTxParity.vhd \
		../../../../../include/xilinx/UartTx.vhd \
		../../../../../include/xilinx/UartRxRaw.vhd \
		../../../../../include/xilinx/UartRxParity.vhd \
		../../../../../include/xilinx/UartRxFifoParity.vhd \
		../../../../../include/xilinx/UartRxFifo.vhd \
		../../../../../include/xilinx/ltc2378fifo.vhd \
		../../../../../include/xilinx/UartRx.vhd \
		../../../../../include/xilinx/SRamSlaveBus.vhd \
		../../../../../include/xilinx/SpiRegisters.vhd \
		../../../../../include/xilinx/SpiMaster.vhd \
		../../../../../include/xilinx/SpiBus.vhd \
		../../../../../include/xilinx/RtcCounter.vhd \
		../../../../../include/xilinx/RamBus.vhd \
		../../../../../include/xilinx/PPSCount.vhd \
		../../../../../include/xilinx/PhaseComparator.vhd \
		../../../../../include/xilinx/OneShot.vhd \
		../../../../../include/xilinx/IBufP3.vhd \
		../../../../../include/xilinx/IBufP2.vhd \
		../../../../../include/xilinx/gated_fifo.vhd \
		../../../../../include/xilinx/fifo_gen.vhd \
		../../../../../include/xilinx/fifo_fram.vhd \
		../../../../../include/xilinx/ClockDivider.vhd \
		../../../../../include/xilinx/ClockMultiplierAltera.vhd \
		../../../../../include/xilinx/SpiDac.vhd \
		/usr/local/altera/ip/altera/altchip_id/source/altchip_id.v \
		../../../../../include/xilinx/ZBus.vhd

include ./../../../../../include/xilinx/AlteraMakefile