{"vcs1":{"timestamp_begin":1681509960.454882995, "rt":0.74, "ut":0.12, "st":0.12}}
{"vcselab":{"timestamp_begin":1681509961.226342280, "rt":1.02, "ut":0.21, "st":0.12}}
{"link":{"timestamp_begin":1681509962.270264810, "rt":0.69, "ut":0.06, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681509960.153369705}
{"VCS_COMP_START_TIME": 1681509960.153369705}
{"VCS_COMP_END_TIME": 1681509963.473134413}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_comp -debug_access+all comparator.sv tb_comp.sv"}
{"vcs1": {"peak_mem": 337596}}
{"stitch_vcselab": {"peak_mem": 222628}}
