// subsys_ftile_25gbe_1588_altera_mm_interconnect_1920_z5yfcuy.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module subsys_ftile_25gbe_1588_altera_mm_interconnect_1920_z5yfcuy (
		input  wire [7:0]  subsys_ftile_25gbe_1588_csr_m0_address,                                          //                                            subsys_ftile_25gbe_1588_csr_m0.address
		output wire        subsys_ftile_25gbe_1588_csr_m0_waitrequest,                                      //                                                                          .waitrequest
		input  wire [0:0]  subsys_ftile_25gbe_1588_csr_m0_burstcount,                                       //                                                                          .burstcount
		input  wire [3:0]  subsys_ftile_25gbe_1588_csr_m0_byteenable,                                       //                                                                          .byteenable
		input  wire        subsys_ftile_25gbe_1588_csr_m0_read,                                             //                                                                          .read
		output wire [31:0] subsys_ftile_25gbe_1588_csr_m0_readdata,                                         //                                                                          .readdata
		output wire        subsys_ftile_25gbe_1588_csr_m0_readdatavalid,                                    //                                                                          .readdatavalid
		input  wire        subsys_ftile_25gbe_1588_csr_m0_write,                                            //                                                                          .write
		input  wire [31:0] subsys_ftile_25gbe_1588_csr_m0_writedata,                                        //                                                                          .writedata
		input  wire        subsys_ftile_25gbe_1588_csr_m0_debugaccess,                                      //                                                                          .debugaccess
		output wire [5:0]  ftile_25gbe_tx_dma_ch1_csr_address,                                              //                                                ftile_25gbe_tx_dma_ch1_csr.address
		output wire        ftile_25gbe_tx_dma_ch1_csr_write,                                                //                                                                          .write
		output wire        ftile_25gbe_tx_dma_ch1_csr_read,                                                 //                                                                          .read
		input  wire [31:0] ftile_25gbe_tx_dma_ch1_csr_readdata,                                             //                                                                          .readdata
		output wire [31:0] ftile_25gbe_tx_dma_ch1_csr_writedata,                                            //                                                                          .writedata
		output wire [0:0]  ftile_25gbe_tx_dma_ch1_csr_burstcount,                                           //                                                                          .burstcount
		output wire [3:0]  ftile_25gbe_tx_dma_ch1_csr_byteenable,                                           //                                                                          .byteenable
		input  wire        ftile_25gbe_tx_dma_ch1_csr_readdatavalid,                                        //                                                                          .readdatavalid
		input  wire        ftile_25gbe_tx_dma_ch1_csr_waitrequest,                                          //                                                                          .waitrequest
		output wire        ftile_25gbe_tx_dma_ch1_csr_debugaccess,                                          //                                                                          .debugaccess
		output wire [5:0]  ftile_25gbe_rx_dma_ch1_csr_address,                                              //                                                ftile_25gbe_rx_dma_ch1_csr.address
		output wire        ftile_25gbe_rx_dma_ch1_csr_write,                                                //                                                                          .write
		output wire        ftile_25gbe_rx_dma_ch1_csr_read,                                                 //                                                                          .read
		input  wire [31:0] ftile_25gbe_rx_dma_ch1_csr_readdata,                                             //                                                                          .readdata
		output wire [31:0] ftile_25gbe_rx_dma_ch1_csr_writedata,                                            //                                                                          .writedata
		output wire [0:0]  ftile_25gbe_rx_dma_ch1_csr_burstcount,                                           //                                                                          .burstcount
		output wire [3:0]  ftile_25gbe_rx_dma_ch1_csr_byteenable,                                           //                                                                          .byteenable
		input  wire        ftile_25gbe_rx_dma_ch1_csr_readdatavalid,                                        //                                                                          .readdatavalid
		input  wire        ftile_25gbe_rx_dma_ch1_csr_waitrequest,                                          //                                                                          .waitrequest
		output wire        ftile_25gbe_rx_dma_ch1_csr_debugaccess,                                          //                                                                          .debugaccess
		input  wire        subsys_ftile_25gbe_1588_csr_reset_reset_bridge_in_reset_reset,                   //                   subsys_ftile_25gbe_1588_csr_reset_reset_bridge_in_reset.reset,        Reset Input
		input  wire        ftile_25gbe_tx_dma_ch1_reset_reset_bridge_in_reset_reset,                        //                        ftile_25gbe_tx_dma_ch1_reset_reset_bridge_in_reset.reset,        Reset Input
		input  wire        ftile_25gbe_rx_dma_ch1_reset_reset_bridge_in_reset_reset,                        //                        ftile_25gbe_rx_dma_ch1_reset_reset_bridge_in_reset.reset,        Reset Input
		input  wire        subsys_ftile_25gbe_1588_csr_m0_translator_reset_reset_bridge_in_reset_reset,     //     subsys_ftile_25gbe_1588_csr_m0_translator_reset_reset_bridge_in_reset.reset,        Reset Input
		input  wire        ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge_in_reset_reset, // ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge_in_reset.reset,        Reset Input
		input  wire        ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge_in_reset_reset, // ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge_in_reset.reset,        Reset Input
		input  wire        subsys_ftile_25gbe_1588_csrclk_out_clk_clk,                                      //                                    subsys_ftile_25gbe_1588_csrclk_out_clk.clk,          Clock Input
		input  wire        subsys_ftile_25gbe_1588_dmaclkout_out_clk_clk                                    //                                 subsys_ftile_25gbe_1588_dmaclkout_out_clk.clk,          Clock Input
	);

	wire          subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_waitrequest;   // subsys_ftile_25gbe_1588_csr_m0_agent:av_waitrequest -> subsys_ftile_25gbe_1588_csr_m0_translator:uav_waitrequest
	wire   [31:0] subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_readdata;      // subsys_ftile_25gbe_1588_csr_m0_agent:av_readdata -> subsys_ftile_25gbe_1588_csr_m0_translator:uav_readdata
	wire          subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_debugaccess;   // subsys_ftile_25gbe_1588_csr_m0_translator:uav_debugaccess -> subsys_ftile_25gbe_1588_csr_m0_agent:av_debugaccess
	wire    [7:0] subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_address;       // subsys_ftile_25gbe_1588_csr_m0_translator:uav_address -> subsys_ftile_25gbe_1588_csr_m0_agent:av_address
	wire          subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_read;          // subsys_ftile_25gbe_1588_csr_m0_translator:uav_read -> subsys_ftile_25gbe_1588_csr_m0_agent:av_read
	wire    [3:0] subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_byteenable;    // subsys_ftile_25gbe_1588_csr_m0_translator:uav_byteenable -> subsys_ftile_25gbe_1588_csr_m0_agent:av_byteenable
	wire          subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_readdatavalid; // subsys_ftile_25gbe_1588_csr_m0_agent:av_readdatavalid -> subsys_ftile_25gbe_1588_csr_m0_translator:uav_readdatavalid
	wire          subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_lock;          // subsys_ftile_25gbe_1588_csr_m0_translator:uav_lock -> subsys_ftile_25gbe_1588_csr_m0_agent:av_lock
	wire          subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_write;         // subsys_ftile_25gbe_1588_csr_m0_translator:uav_write -> subsys_ftile_25gbe_1588_csr_m0_agent:av_write
	wire   [31:0] subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_writedata;     // subsys_ftile_25gbe_1588_csr_m0_translator:uav_writedata -> subsys_ftile_25gbe_1588_csr_m0_agent:av_writedata
	wire    [2:0] subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_burstcount;    // subsys_ftile_25gbe_1588_csr_m0_translator:uav_burstcount -> subsys_ftile_25gbe_1588_csr_m0_agent:av_burstcount
	wire   [31:0] ftile_25gbe_tx_dma_ch1_csr_agent_m0_readdata;                                      // ftile_25gbe_tx_dma_ch1_csr_translator:uav_readdata -> ftile_25gbe_tx_dma_ch1_csr_agent:m0_readdata
	wire          ftile_25gbe_tx_dma_ch1_csr_agent_m0_waitrequest;                                   // ftile_25gbe_tx_dma_ch1_csr_translator:uav_waitrequest -> ftile_25gbe_tx_dma_ch1_csr_agent:m0_waitrequest
	wire          ftile_25gbe_tx_dma_ch1_csr_agent_m0_debugaccess;                                   // ftile_25gbe_tx_dma_ch1_csr_agent:m0_debugaccess -> ftile_25gbe_tx_dma_ch1_csr_translator:uav_debugaccess
	wire    [7:0] ftile_25gbe_tx_dma_ch1_csr_agent_m0_address;                                       // ftile_25gbe_tx_dma_ch1_csr_agent:m0_address -> ftile_25gbe_tx_dma_ch1_csr_translator:uav_address
	wire    [3:0] ftile_25gbe_tx_dma_ch1_csr_agent_m0_byteenable;                                    // ftile_25gbe_tx_dma_ch1_csr_agent:m0_byteenable -> ftile_25gbe_tx_dma_ch1_csr_translator:uav_byteenable
	wire          ftile_25gbe_tx_dma_ch1_csr_agent_m0_read;                                          // ftile_25gbe_tx_dma_ch1_csr_agent:m0_read -> ftile_25gbe_tx_dma_ch1_csr_translator:uav_read
	wire          ftile_25gbe_tx_dma_ch1_csr_agent_m0_readdatavalid;                                 // ftile_25gbe_tx_dma_ch1_csr_translator:uav_readdatavalid -> ftile_25gbe_tx_dma_ch1_csr_agent:m0_readdatavalid
	wire          ftile_25gbe_tx_dma_ch1_csr_agent_m0_lock;                                          // ftile_25gbe_tx_dma_ch1_csr_agent:m0_lock -> ftile_25gbe_tx_dma_ch1_csr_translator:uav_lock
	wire   [31:0] ftile_25gbe_tx_dma_ch1_csr_agent_m0_writedata;                                     // ftile_25gbe_tx_dma_ch1_csr_agent:m0_writedata -> ftile_25gbe_tx_dma_ch1_csr_translator:uav_writedata
	wire          ftile_25gbe_tx_dma_ch1_csr_agent_m0_write;                                         // ftile_25gbe_tx_dma_ch1_csr_agent:m0_write -> ftile_25gbe_tx_dma_ch1_csr_translator:uav_write
	wire    [2:0] ftile_25gbe_tx_dma_ch1_csr_agent_m0_burstcount;                                    // ftile_25gbe_tx_dma_ch1_csr_agent:m0_burstcount -> ftile_25gbe_tx_dma_ch1_csr_translator:uav_burstcount
	wire          ftile_25gbe_tx_dma_ch1_csr_agent_rf_source_valid;                                  // ftile_25gbe_tx_dma_ch1_csr_agent:rf_source_valid -> ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo:in_valid
	wire  [102:0] ftile_25gbe_tx_dma_ch1_csr_agent_rf_source_data;                                   // ftile_25gbe_tx_dma_ch1_csr_agent:rf_source_data -> ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo:in_data
	wire          ftile_25gbe_tx_dma_ch1_csr_agent_rf_source_ready;                                  // ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo:in_ready -> ftile_25gbe_tx_dma_ch1_csr_agent:rf_source_ready
	wire          ftile_25gbe_tx_dma_ch1_csr_agent_rf_source_startofpacket;                          // ftile_25gbe_tx_dma_ch1_csr_agent:rf_source_startofpacket -> ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo:in_startofpacket
	wire          ftile_25gbe_tx_dma_ch1_csr_agent_rf_source_endofpacket;                            // ftile_25gbe_tx_dma_ch1_csr_agent:rf_source_endofpacket -> ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo:in_endofpacket
	wire          ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_out_valid;                               // ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo:out_valid -> ftile_25gbe_tx_dma_ch1_csr_agent:rf_sink_valid
	wire  [102:0] ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_out_data;                                // ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo:out_data -> ftile_25gbe_tx_dma_ch1_csr_agent:rf_sink_data
	wire          ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_out_ready;                               // ftile_25gbe_tx_dma_ch1_csr_agent:rf_sink_ready -> ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo:out_ready
	wire          ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_out_startofpacket;                       // ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo:out_startofpacket -> ftile_25gbe_tx_dma_ch1_csr_agent:rf_sink_startofpacket
	wire          ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_out_endofpacket;                         // ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo:out_endofpacket -> ftile_25gbe_tx_dma_ch1_csr_agent:rf_sink_endofpacket
	wire          ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo_src_valid;                             // ftile_25gbe_tx_dma_ch1_csr_agent:rdata_fifo_src_valid -> ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo:in_valid
	wire   [33:0] ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo_src_data;                              // ftile_25gbe_tx_dma_ch1_csr_agent:rdata_fifo_src_data -> ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo:in_data
	wire          ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo_src_ready;                             // ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo:in_ready -> ftile_25gbe_tx_dma_ch1_csr_agent:rdata_fifo_src_ready
	wire          ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo_out_valid;                             // ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo:out_valid -> ftile_25gbe_tx_dma_ch1_csr_agent:rdata_fifo_sink_valid
	wire   [33:0] ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo_out_data;                              // ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo:out_data -> ftile_25gbe_tx_dma_ch1_csr_agent:rdata_fifo_sink_data
	wire          ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo_out_ready;                             // ftile_25gbe_tx_dma_ch1_csr_agent:rdata_fifo_sink_ready -> ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo:out_ready
	wire          cmd_mux_src_valid;                                                                 // cmd_mux:src_valid -> ftile_25gbe_tx_dma_ch1_csr_agent:cp_valid
	wire  [101:0] cmd_mux_src_data;                                                                  // cmd_mux:src_data -> ftile_25gbe_tx_dma_ch1_csr_agent:cp_data
	wire          cmd_mux_src_ready;                                                                 // ftile_25gbe_tx_dma_ch1_csr_agent:cp_ready -> cmd_mux:src_ready
	wire    [1:0] cmd_mux_src_channel;                                                               // cmd_mux:src_channel -> ftile_25gbe_tx_dma_ch1_csr_agent:cp_channel
	wire          cmd_mux_src_startofpacket;                                                         // cmd_mux:src_startofpacket -> ftile_25gbe_tx_dma_ch1_csr_agent:cp_startofpacket
	wire          cmd_mux_src_endofpacket;                                                           // cmd_mux:src_endofpacket -> ftile_25gbe_tx_dma_ch1_csr_agent:cp_endofpacket
	wire   [31:0] ftile_25gbe_rx_dma_ch1_csr_agent_m0_readdata;                                      // ftile_25gbe_rx_dma_ch1_csr_translator:uav_readdata -> ftile_25gbe_rx_dma_ch1_csr_agent:m0_readdata
	wire          ftile_25gbe_rx_dma_ch1_csr_agent_m0_waitrequest;                                   // ftile_25gbe_rx_dma_ch1_csr_translator:uav_waitrequest -> ftile_25gbe_rx_dma_ch1_csr_agent:m0_waitrequest
	wire          ftile_25gbe_rx_dma_ch1_csr_agent_m0_debugaccess;                                   // ftile_25gbe_rx_dma_ch1_csr_agent:m0_debugaccess -> ftile_25gbe_rx_dma_ch1_csr_translator:uav_debugaccess
	wire    [7:0] ftile_25gbe_rx_dma_ch1_csr_agent_m0_address;                                       // ftile_25gbe_rx_dma_ch1_csr_agent:m0_address -> ftile_25gbe_rx_dma_ch1_csr_translator:uav_address
	wire    [3:0] ftile_25gbe_rx_dma_ch1_csr_agent_m0_byteenable;                                    // ftile_25gbe_rx_dma_ch1_csr_agent:m0_byteenable -> ftile_25gbe_rx_dma_ch1_csr_translator:uav_byteenable
	wire          ftile_25gbe_rx_dma_ch1_csr_agent_m0_read;                                          // ftile_25gbe_rx_dma_ch1_csr_agent:m0_read -> ftile_25gbe_rx_dma_ch1_csr_translator:uav_read
	wire          ftile_25gbe_rx_dma_ch1_csr_agent_m0_readdatavalid;                                 // ftile_25gbe_rx_dma_ch1_csr_translator:uav_readdatavalid -> ftile_25gbe_rx_dma_ch1_csr_agent:m0_readdatavalid
	wire          ftile_25gbe_rx_dma_ch1_csr_agent_m0_lock;                                          // ftile_25gbe_rx_dma_ch1_csr_agent:m0_lock -> ftile_25gbe_rx_dma_ch1_csr_translator:uav_lock
	wire   [31:0] ftile_25gbe_rx_dma_ch1_csr_agent_m0_writedata;                                     // ftile_25gbe_rx_dma_ch1_csr_agent:m0_writedata -> ftile_25gbe_rx_dma_ch1_csr_translator:uav_writedata
	wire          ftile_25gbe_rx_dma_ch1_csr_agent_m0_write;                                         // ftile_25gbe_rx_dma_ch1_csr_agent:m0_write -> ftile_25gbe_rx_dma_ch1_csr_translator:uav_write
	wire    [2:0] ftile_25gbe_rx_dma_ch1_csr_agent_m0_burstcount;                                    // ftile_25gbe_rx_dma_ch1_csr_agent:m0_burstcount -> ftile_25gbe_rx_dma_ch1_csr_translator:uav_burstcount
	wire          ftile_25gbe_rx_dma_ch1_csr_agent_rf_source_valid;                                  // ftile_25gbe_rx_dma_ch1_csr_agent:rf_source_valid -> ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo:in_valid
	wire  [102:0] ftile_25gbe_rx_dma_ch1_csr_agent_rf_source_data;                                   // ftile_25gbe_rx_dma_ch1_csr_agent:rf_source_data -> ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo:in_data
	wire          ftile_25gbe_rx_dma_ch1_csr_agent_rf_source_ready;                                  // ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo:in_ready -> ftile_25gbe_rx_dma_ch1_csr_agent:rf_source_ready
	wire          ftile_25gbe_rx_dma_ch1_csr_agent_rf_source_startofpacket;                          // ftile_25gbe_rx_dma_ch1_csr_agent:rf_source_startofpacket -> ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo:in_startofpacket
	wire          ftile_25gbe_rx_dma_ch1_csr_agent_rf_source_endofpacket;                            // ftile_25gbe_rx_dma_ch1_csr_agent:rf_source_endofpacket -> ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo:in_endofpacket
	wire          ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_out_valid;                               // ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo:out_valid -> ftile_25gbe_rx_dma_ch1_csr_agent:rf_sink_valid
	wire  [102:0] ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_out_data;                                // ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo:out_data -> ftile_25gbe_rx_dma_ch1_csr_agent:rf_sink_data
	wire          ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_out_ready;                               // ftile_25gbe_rx_dma_ch1_csr_agent:rf_sink_ready -> ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo:out_ready
	wire          ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_out_startofpacket;                       // ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo:out_startofpacket -> ftile_25gbe_rx_dma_ch1_csr_agent:rf_sink_startofpacket
	wire          ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_out_endofpacket;                         // ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo:out_endofpacket -> ftile_25gbe_rx_dma_ch1_csr_agent:rf_sink_endofpacket
	wire          ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo_src_valid;                             // ftile_25gbe_rx_dma_ch1_csr_agent:rdata_fifo_src_valid -> ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo:in_valid
	wire   [33:0] ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo_src_data;                              // ftile_25gbe_rx_dma_ch1_csr_agent:rdata_fifo_src_data -> ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo:in_data
	wire          ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo_src_ready;                             // ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo:in_ready -> ftile_25gbe_rx_dma_ch1_csr_agent:rdata_fifo_src_ready
	wire          ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo_out_valid;                             // ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo:out_valid -> ftile_25gbe_rx_dma_ch1_csr_agent:rdata_fifo_sink_valid
	wire   [33:0] ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo_out_data;                              // ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo:out_data -> ftile_25gbe_rx_dma_ch1_csr_agent:rdata_fifo_sink_data
	wire          ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo_out_ready;                             // ftile_25gbe_rx_dma_ch1_csr_agent:rdata_fifo_sink_ready -> ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo:out_ready
	wire          cmd_mux_001_src_valid;                                                             // cmd_mux_001:src_valid -> ftile_25gbe_rx_dma_ch1_csr_agent:cp_valid
	wire  [101:0] cmd_mux_001_src_data;                                                              // cmd_mux_001:src_data -> ftile_25gbe_rx_dma_ch1_csr_agent:cp_data
	wire          cmd_mux_001_src_ready;                                                             // ftile_25gbe_rx_dma_ch1_csr_agent:cp_ready -> cmd_mux_001:src_ready
	wire    [1:0] cmd_mux_001_src_channel;                                                           // cmd_mux_001:src_channel -> ftile_25gbe_rx_dma_ch1_csr_agent:cp_channel
	wire          cmd_mux_001_src_startofpacket;                                                     // cmd_mux_001:src_startofpacket -> ftile_25gbe_rx_dma_ch1_csr_agent:cp_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                                       // cmd_mux_001:src_endofpacket -> ftile_25gbe_rx_dma_ch1_csr_agent:cp_endofpacket
	wire          subsys_ftile_25gbe_1588_csr_m0_agent_cp_valid;                                     // subsys_ftile_25gbe_1588_csr_m0_agent:cp_valid -> router:sink_valid
	wire  [101:0] subsys_ftile_25gbe_1588_csr_m0_agent_cp_data;                                      // subsys_ftile_25gbe_1588_csr_m0_agent:cp_data -> router:sink_data
	wire          subsys_ftile_25gbe_1588_csr_m0_agent_cp_ready;                                     // router:sink_ready -> subsys_ftile_25gbe_1588_csr_m0_agent:cp_ready
	wire          subsys_ftile_25gbe_1588_csr_m0_agent_cp_startofpacket;                             // subsys_ftile_25gbe_1588_csr_m0_agent:cp_startofpacket -> router:sink_startofpacket
	wire          subsys_ftile_25gbe_1588_csr_m0_agent_cp_endofpacket;                               // subsys_ftile_25gbe_1588_csr_m0_agent:cp_endofpacket -> router:sink_endofpacket
	wire          ftile_25gbe_tx_dma_ch1_csr_agent_rp_valid;                                         // ftile_25gbe_tx_dma_ch1_csr_agent:rp_valid -> router_001:sink_valid
	wire  [101:0] ftile_25gbe_tx_dma_ch1_csr_agent_rp_data;                                          // ftile_25gbe_tx_dma_ch1_csr_agent:rp_data -> router_001:sink_data
	wire          ftile_25gbe_tx_dma_ch1_csr_agent_rp_ready;                                         // router_001:sink_ready -> ftile_25gbe_tx_dma_ch1_csr_agent:rp_ready
	wire          ftile_25gbe_tx_dma_ch1_csr_agent_rp_startofpacket;                                 // ftile_25gbe_tx_dma_ch1_csr_agent:rp_startofpacket -> router_001:sink_startofpacket
	wire          ftile_25gbe_tx_dma_ch1_csr_agent_rp_endofpacket;                                   // ftile_25gbe_tx_dma_ch1_csr_agent:rp_endofpacket -> router_001:sink_endofpacket
	wire          router_001_src_valid;                                                              // router_001:src_valid -> rsp_demux:sink_valid
	wire  [101:0] router_001_src_data;                                                               // router_001:src_data -> rsp_demux:sink_data
	wire          router_001_src_ready;                                                              // rsp_demux:sink_ready -> router_001:src_ready
	wire    [1:0] router_001_src_channel;                                                            // router_001:src_channel -> rsp_demux:sink_channel
	wire          router_001_src_startofpacket;                                                      // router_001:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_001_src_endofpacket;                                                        // router_001:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          ftile_25gbe_rx_dma_ch1_csr_agent_rp_valid;                                         // ftile_25gbe_rx_dma_ch1_csr_agent:rp_valid -> router_002:sink_valid
	wire  [101:0] ftile_25gbe_rx_dma_ch1_csr_agent_rp_data;                                          // ftile_25gbe_rx_dma_ch1_csr_agent:rp_data -> router_002:sink_data
	wire          ftile_25gbe_rx_dma_ch1_csr_agent_rp_ready;                                         // router_002:sink_ready -> ftile_25gbe_rx_dma_ch1_csr_agent:rp_ready
	wire          ftile_25gbe_rx_dma_ch1_csr_agent_rp_startofpacket;                                 // ftile_25gbe_rx_dma_ch1_csr_agent:rp_startofpacket -> router_002:sink_startofpacket
	wire          ftile_25gbe_rx_dma_ch1_csr_agent_rp_endofpacket;                                   // ftile_25gbe_rx_dma_ch1_csr_agent:rp_endofpacket -> router_002:sink_endofpacket
	wire          router_002_src_valid;                                                              // router_002:src_valid -> rsp_demux_001:sink_valid
	wire  [101:0] router_002_src_data;                                                               // router_002:src_data -> rsp_demux_001:sink_data
	wire          router_002_src_ready;                                                              // rsp_demux_001:sink_ready -> router_002:src_ready
	wire    [1:0] router_002_src_channel;                                                            // router_002:src_channel -> rsp_demux_001:sink_channel
	wire          router_002_src_startofpacket;                                                      // router_002:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          router_002_src_endofpacket;                                                        // router_002:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          router_src_valid;                                                                  // router:src_valid -> subsys_ftile_25gbe_1588_csr_m0_limiter:cmd_sink_valid
	wire  [101:0] router_src_data;                                                                   // router:src_data -> subsys_ftile_25gbe_1588_csr_m0_limiter:cmd_sink_data
	wire          router_src_ready;                                                                  // subsys_ftile_25gbe_1588_csr_m0_limiter:cmd_sink_ready -> router:src_ready
	wire    [1:0] router_src_channel;                                                                // router:src_channel -> subsys_ftile_25gbe_1588_csr_m0_limiter:cmd_sink_channel
	wire          router_src_startofpacket;                                                          // router:src_startofpacket -> subsys_ftile_25gbe_1588_csr_m0_limiter:cmd_sink_startofpacket
	wire          router_src_endofpacket;                                                            // router:src_endofpacket -> subsys_ftile_25gbe_1588_csr_m0_limiter:cmd_sink_endofpacket
	wire  [101:0] subsys_ftile_25gbe_1588_csr_m0_limiter_cmd_src_data;                               // subsys_ftile_25gbe_1588_csr_m0_limiter:cmd_src_data -> cmd_demux:sink_data
	wire          subsys_ftile_25gbe_1588_csr_m0_limiter_cmd_src_ready;                              // cmd_demux:sink_ready -> subsys_ftile_25gbe_1588_csr_m0_limiter:cmd_src_ready
	wire    [1:0] subsys_ftile_25gbe_1588_csr_m0_limiter_cmd_src_channel;                            // subsys_ftile_25gbe_1588_csr_m0_limiter:cmd_src_channel -> cmd_demux:sink_channel
	wire          subsys_ftile_25gbe_1588_csr_m0_limiter_cmd_src_startofpacket;                      // subsys_ftile_25gbe_1588_csr_m0_limiter:cmd_src_startofpacket -> cmd_demux:sink_startofpacket
	wire          subsys_ftile_25gbe_1588_csr_m0_limiter_cmd_src_endofpacket;                        // subsys_ftile_25gbe_1588_csr_m0_limiter:cmd_src_endofpacket -> cmd_demux:sink_endofpacket
	wire          rsp_mux_src_valid;                                                                 // rsp_mux:src_valid -> subsys_ftile_25gbe_1588_csr_m0_limiter:rsp_sink_valid
	wire  [101:0] rsp_mux_src_data;                                                                  // rsp_mux:src_data -> subsys_ftile_25gbe_1588_csr_m0_limiter:rsp_sink_data
	wire          rsp_mux_src_ready;                                                                 // subsys_ftile_25gbe_1588_csr_m0_limiter:rsp_sink_ready -> rsp_mux:src_ready
	wire    [1:0] rsp_mux_src_channel;                                                               // rsp_mux:src_channel -> subsys_ftile_25gbe_1588_csr_m0_limiter:rsp_sink_channel
	wire          rsp_mux_src_startofpacket;                                                         // rsp_mux:src_startofpacket -> subsys_ftile_25gbe_1588_csr_m0_limiter:rsp_sink_startofpacket
	wire          rsp_mux_src_endofpacket;                                                           // rsp_mux:src_endofpacket -> subsys_ftile_25gbe_1588_csr_m0_limiter:rsp_sink_endofpacket
	wire          subsys_ftile_25gbe_1588_csr_m0_limiter_rsp_src_valid;                              // subsys_ftile_25gbe_1588_csr_m0_limiter:rsp_src_valid -> subsys_ftile_25gbe_1588_csr_m0_agent:rp_valid
	wire  [101:0] subsys_ftile_25gbe_1588_csr_m0_limiter_rsp_src_data;                               // subsys_ftile_25gbe_1588_csr_m0_limiter:rsp_src_data -> subsys_ftile_25gbe_1588_csr_m0_agent:rp_data
	wire          subsys_ftile_25gbe_1588_csr_m0_limiter_rsp_src_ready;                              // subsys_ftile_25gbe_1588_csr_m0_agent:rp_ready -> subsys_ftile_25gbe_1588_csr_m0_limiter:rsp_src_ready
	wire    [1:0] subsys_ftile_25gbe_1588_csr_m0_limiter_rsp_src_channel;                            // subsys_ftile_25gbe_1588_csr_m0_limiter:rsp_src_channel -> subsys_ftile_25gbe_1588_csr_m0_agent:rp_channel
	wire          subsys_ftile_25gbe_1588_csr_m0_limiter_rsp_src_startofpacket;                      // subsys_ftile_25gbe_1588_csr_m0_limiter:rsp_src_startofpacket -> subsys_ftile_25gbe_1588_csr_m0_agent:rp_startofpacket
	wire          subsys_ftile_25gbe_1588_csr_m0_limiter_rsp_src_endofpacket;                        // subsys_ftile_25gbe_1588_csr_m0_limiter:rsp_src_endofpacket -> subsys_ftile_25gbe_1588_csr_m0_agent:rp_endofpacket
	wire          cmd_demux_src0_valid;                                                              // cmd_demux:src0_valid -> crosser:in_valid
	wire  [101:0] cmd_demux_src0_data;                                                               // cmd_demux:src0_data -> crosser:in_data
	wire          cmd_demux_src0_ready;                                                              // crosser:in_ready -> cmd_demux:src0_ready
	wire    [1:0] cmd_demux_src0_channel;                                                            // cmd_demux:src0_channel -> crosser:in_channel
	wire          cmd_demux_src0_startofpacket;                                                      // cmd_demux:src0_startofpacket -> crosser:in_startofpacket
	wire          cmd_demux_src0_endofpacket;                                                        // cmd_demux:src0_endofpacket -> crosser:in_endofpacket
	wire          crosser_out_valid;                                                                 // crosser:out_valid -> cmd_mux:sink0_valid
	wire  [101:0] crosser_out_data;                                                                  // crosser:out_data -> cmd_mux:sink0_data
	wire          crosser_out_ready;                                                                 // cmd_mux:sink0_ready -> crosser:out_ready
	wire    [1:0] crosser_out_channel;                                                               // crosser:out_channel -> cmd_mux:sink0_channel
	wire          crosser_out_startofpacket;                                                         // crosser:out_startofpacket -> cmd_mux:sink0_startofpacket
	wire          crosser_out_endofpacket;                                                           // crosser:out_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_src1_valid;                                                              // cmd_demux:src1_valid -> crosser_001:in_valid
	wire  [101:0] cmd_demux_src1_data;                                                               // cmd_demux:src1_data -> crosser_001:in_data
	wire          cmd_demux_src1_ready;                                                              // crosser_001:in_ready -> cmd_demux:src1_ready
	wire    [1:0] cmd_demux_src1_channel;                                                            // cmd_demux:src1_channel -> crosser_001:in_channel
	wire          cmd_demux_src1_startofpacket;                                                      // cmd_demux:src1_startofpacket -> crosser_001:in_startofpacket
	wire          cmd_demux_src1_endofpacket;                                                        // cmd_demux:src1_endofpacket -> crosser_001:in_endofpacket
	wire          crosser_001_out_valid;                                                             // crosser_001:out_valid -> cmd_mux_001:sink0_valid
	wire  [101:0] crosser_001_out_data;                                                              // crosser_001:out_data -> cmd_mux_001:sink0_data
	wire          crosser_001_out_ready;                                                             // cmd_mux_001:sink0_ready -> crosser_001:out_ready
	wire    [1:0] crosser_001_out_channel;                                                           // crosser_001:out_channel -> cmd_mux_001:sink0_channel
	wire          crosser_001_out_startofpacket;                                                     // crosser_001:out_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          crosser_001_out_endofpacket;                                                       // crosser_001:out_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          rsp_demux_src0_valid;                                                              // rsp_demux:src0_valid -> crosser_002:in_valid
	wire  [101:0] rsp_demux_src0_data;                                                               // rsp_demux:src0_data -> crosser_002:in_data
	wire          rsp_demux_src0_ready;                                                              // crosser_002:in_ready -> rsp_demux:src0_ready
	wire    [1:0] rsp_demux_src0_channel;                                                            // rsp_demux:src0_channel -> crosser_002:in_channel
	wire          rsp_demux_src0_startofpacket;                                                      // rsp_demux:src0_startofpacket -> crosser_002:in_startofpacket
	wire          rsp_demux_src0_endofpacket;                                                        // rsp_demux:src0_endofpacket -> crosser_002:in_endofpacket
	wire          crosser_002_out_valid;                                                             // crosser_002:out_valid -> rsp_mux:sink0_valid
	wire  [101:0] crosser_002_out_data;                                                              // crosser_002:out_data -> rsp_mux:sink0_data
	wire          crosser_002_out_ready;                                                             // rsp_mux:sink0_ready -> crosser_002:out_ready
	wire    [1:0] crosser_002_out_channel;                                                           // crosser_002:out_channel -> rsp_mux:sink0_channel
	wire          crosser_002_out_startofpacket;                                                     // crosser_002:out_startofpacket -> rsp_mux:sink0_startofpacket
	wire          crosser_002_out_endofpacket;                                                       // crosser_002:out_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                                          // rsp_demux_001:src0_valid -> crosser_003:in_valid
	wire  [101:0] rsp_demux_001_src0_data;                                                           // rsp_demux_001:src0_data -> crosser_003:in_data
	wire          rsp_demux_001_src0_ready;                                                          // crosser_003:in_ready -> rsp_demux_001:src0_ready
	wire    [1:0] rsp_demux_001_src0_channel;                                                        // rsp_demux_001:src0_channel -> crosser_003:in_channel
	wire          rsp_demux_001_src0_startofpacket;                                                  // rsp_demux_001:src0_startofpacket -> crosser_003:in_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                                    // rsp_demux_001:src0_endofpacket -> crosser_003:in_endofpacket
	wire          crosser_003_out_valid;                                                             // crosser_003:out_valid -> rsp_mux:sink1_valid
	wire  [101:0] crosser_003_out_data;                                                              // crosser_003:out_data -> rsp_mux:sink1_data
	wire          crosser_003_out_ready;                                                             // rsp_mux:sink1_ready -> crosser_003:out_ready
	wire    [1:0] crosser_003_out_channel;                                                           // crosser_003:out_channel -> rsp_mux:sink1_channel
	wire          crosser_003_out_startofpacket;                                                     // crosser_003:out_startofpacket -> rsp_mux:sink1_startofpacket
	wire          crosser_003_out_endofpacket;                                                       // crosser_003:out_endofpacket -> rsp_mux:sink1_endofpacket
	wire    [1:0] subsys_ftile_25gbe_1588_csr_m0_limiter_cmd_valid_data;                             // subsys_ftile_25gbe_1588_csr_m0_limiter:cmd_src_valid -> cmd_demux:sink_valid

	subsys_ftile_25gbe_1588_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (8),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (8),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (1),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) subsys_ftile_25gbe_1588_csr_m0_translator (
		.clk                    (subsys_ftile_25gbe_1588_csrclk_out_clk_clk),                                        //   input,   width = 1,                       clk.clk
		.reset                  (subsys_ftile_25gbe_1588_csr_m0_translator_reset_reset_bridge_in_reset_reset),       //   input,   width = 1,                     reset.reset
		.uav_address            (subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_address),       //  output,   width = 8, avalon_universal_master_0.address
		.uav_burstcount         (subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_burstcount),    //  output,   width = 3,                          .burstcount
		.uav_read               (subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_read),          //  output,   width = 1,                          .read
		.uav_write              (subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_write),         //  output,   width = 1,                          .write
		.uav_waitrequest        (subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_waitrequest),   //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_readdatavalid), //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_byteenable),    //  output,   width = 4,                          .byteenable
		.uav_readdata           (subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_readdata),      //   input,  width = 32,                          .readdata
		.uav_writedata          (subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_writedata),     //  output,  width = 32,                          .writedata
		.uav_lock               (subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_lock),          //  output,   width = 1,                          .lock
		.uav_debugaccess        (subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_debugaccess),   //  output,   width = 1,                          .debugaccess
		.av_address             (subsys_ftile_25gbe_1588_csr_m0_address),                                            //   input,   width = 8,      avalon_anti_master_0.address
		.av_waitrequest         (subsys_ftile_25gbe_1588_csr_m0_waitrequest),                                        //  output,   width = 1,                          .waitrequest
		.av_burstcount          (subsys_ftile_25gbe_1588_csr_m0_burstcount),                                         //   input,   width = 1,                          .burstcount
		.av_byteenable          (subsys_ftile_25gbe_1588_csr_m0_byteenable),                                         //   input,   width = 4,                          .byteenable
		.av_read                (subsys_ftile_25gbe_1588_csr_m0_read),                                               //   input,   width = 1,                          .read
		.av_readdata            (subsys_ftile_25gbe_1588_csr_m0_readdata),                                           //  output,  width = 32,                          .readdata
		.av_readdatavalid       (subsys_ftile_25gbe_1588_csr_m0_readdatavalid),                                      //  output,   width = 1,                          .readdatavalid
		.av_write               (subsys_ftile_25gbe_1588_csr_m0_write),                                              //   input,   width = 1,                          .write
		.av_writedata           (subsys_ftile_25gbe_1588_csr_m0_writedata),                                          //   input,  width = 32,                          .writedata
		.av_debugaccess         (subsys_ftile_25gbe_1588_csr_m0_debugaccess),                                        //   input,   width = 1,                          .debugaccess
		.av_beginbursttransfer  (1'b0),                                                                              // (terminated),                                        
		.av_begintransfer       (1'b0),                                                                              // (terminated),                                        
		.av_chipselect          (1'b0),                                                                              // (terminated),                                        
		.av_lock                (1'b0),                                                                              // (terminated),                                        
		.uav_outputenable       (1'b0),                                                                              // (terminated),                                        
		.uav_clken              (),                                                                                  // (terminated),                                        
		.av_clken               (1'b1),                                                                              // (terminated),                                        
		.uav_response           (2'b00),                                                                             // (terminated),                                        
		.av_response            (),                                                                                  // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                                              // (terminated),                                        
		.av_writeresponsevalid  ()                                                                                   // (terminated),                                        
	);

	subsys_ftile_25gbe_1588_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (6),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (8),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) ftile_25gbe_tx_dma_ch1_csr_translator (
		.clk                    (subsys_ftile_25gbe_1588_dmaclkout_out_clk_clk),            //   input,   width = 1,                      clk.clk
		.reset                  (ftile_25gbe_tx_dma_ch1_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (ftile_25gbe_tx_dma_ch1_csr_agent_m0_address),              //   input,   width = 8, avalon_universal_slave_0.address
		.uav_burstcount         (ftile_25gbe_tx_dma_ch1_csr_agent_m0_burstcount),           //   input,   width = 3,                         .burstcount
		.uav_read               (ftile_25gbe_tx_dma_ch1_csr_agent_m0_read),                 //   input,   width = 1,                         .read
		.uav_write              (ftile_25gbe_tx_dma_ch1_csr_agent_m0_write),                //   input,   width = 1,                         .write
		.uav_waitrequest        (ftile_25gbe_tx_dma_ch1_csr_agent_m0_waitrequest),          //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (ftile_25gbe_tx_dma_ch1_csr_agent_m0_readdatavalid),        //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (ftile_25gbe_tx_dma_ch1_csr_agent_m0_byteenable),           //   input,   width = 4,                         .byteenable
		.uav_readdata           (ftile_25gbe_tx_dma_ch1_csr_agent_m0_readdata),             //  output,  width = 32,                         .readdata
		.uav_writedata          (ftile_25gbe_tx_dma_ch1_csr_agent_m0_writedata),            //   input,  width = 32,                         .writedata
		.uav_lock               (ftile_25gbe_tx_dma_ch1_csr_agent_m0_lock),                 //   input,   width = 1,                         .lock
		.uav_debugaccess        (ftile_25gbe_tx_dma_ch1_csr_agent_m0_debugaccess),          //   input,   width = 1,                         .debugaccess
		.av_address             (ftile_25gbe_tx_dma_ch1_csr_address),                       //  output,   width = 6,      avalon_anti_slave_0.address
		.av_write               (ftile_25gbe_tx_dma_ch1_csr_write),                         //  output,   width = 1,                         .write
		.av_read                (ftile_25gbe_tx_dma_ch1_csr_read),                          //  output,   width = 1,                         .read
		.av_readdata            (ftile_25gbe_tx_dma_ch1_csr_readdata),                      //   input,  width = 32,                         .readdata
		.av_writedata           (ftile_25gbe_tx_dma_ch1_csr_writedata),                     //  output,  width = 32,                         .writedata
		.av_burstcount          (ftile_25gbe_tx_dma_ch1_csr_burstcount),                    //  output,   width = 1,                         .burstcount
		.av_byteenable          (ftile_25gbe_tx_dma_ch1_csr_byteenable),                    //  output,   width = 4,                         .byteenable
		.av_readdatavalid       (ftile_25gbe_tx_dma_ch1_csr_readdatavalid),                 //   input,   width = 1,                         .readdatavalid
		.av_waitrequest         (ftile_25gbe_tx_dma_ch1_csr_waitrequest),                   //   input,   width = 1,                         .waitrequest
		.av_debugaccess         (ftile_25gbe_tx_dma_ch1_csr_debugaccess),                   //  output,   width = 1,                         .debugaccess
		.av_begintransfer       (),                                                         // (terminated),                                       
		.av_beginbursttransfer  (),                                                         // (terminated),                                       
		.av_writebyteenable     (),                                                         // (terminated),                                       
		.av_lock                (),                                                         // (terminated),                                       
		.av_chipselect          (),                                                         // (terminated),                                       
		.av_clken               (),                                                         // (terminated),                                       
		.uav_clken              (1'b0),                                                     // (terminated),                                       
		.av_outputenable        (),                                                         // (terminated),                                       
		.uav_response           (),                                                         // (terminated),                                       
		.av_response            (2'b00),                                                    // (terminated),                                       
		.uav_writeresponsevalid (),                                                         // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                      // (terminated),                                       
	);

	subsys_ftile_25gbe_1588_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (6),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (8),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) ftile_25gbe_rx_dma_ch1_csr_translator (
		.clk                    (subsys_ftile_25gbe_1588_dmaclkout_out_clk_clk),            //   input,   width = 1,                      clk.clk
		.reset                  (ftile_25gbe_rx_dma_ch1_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (ftile_25gbe_rx_dma_ch1_csr_agent_m0_address),              //   input,   width = 8, avalon_universal_slave_0.address
		.uav_burstcount         (ftile_25gbe_rx_dma_ch1_csr_agent_m0_burstcount),           //   input,   width = 3,                         .burstcount
		.uav_read               (ftile_25gbe_rx_dma_ch1_csr_agent_m0_read),                 //   input,   width = 1,                         .read
		.uav_write              (ftile_25gbe_rx_dma_ch1_csr_agent_m0_write),                //   input,   width = 1,                         .write
		.uav_waitrequest        (ftile_25gbe_rx_dma_ch1_csr_agent_m0_waitrequest),          //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (ftile_25gbe_rx_dma_ch1_csr_agent_m0_readdatavalid),        //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (ftile_25gbe_rx_dma_ch1_csr_agent_m0_byteenable),           //   input,   width = 4,                         .byteenable
		.uav_readdata           (ftile_25gbe_rx_dma_ch1_csr_agent_m0_readdata),             //  output,  width = 32,                         .readdata
		.uav_writedata          (ftile_25gbe_rx_dma_ch1_csr_agent_m0_writedata),            //   input,  width = 32,                         .writedata
		.uav_lock               (ftile_25gbe_rx_dma_ch1_csr_agent_m0_lock),                 //   input,   width = 1,                         .lock
		.uav_debugaccess        (ftile_25gbe_rx_dma_ch1_csr_agent_m0_debugaccess),          //   input,   width = 1,                         .debugaccess
		.av_address             (ftile_25gbe_rx_dma_ch1_csr_address),                       //  output,   width = 6,      avalon_anti_slave_0.address
		.av_write               (ftile_25gbe_rx_dma_ch1_csr_write),                         //  output,   width = 1,                         .write
		.av_read                (ftile_25gbe_rx_dma_ch1_csr_read),                          //  output,   width = 1,                         .read
		.av_readdata            (ftile_25gbe_rx_dma_ch1_csr_readdata),                      //   input,  width = 32,                         .readdata
		.av_writedata           (ftile_25gbe_rx_dma_ch1_csr_writedata),                     //  output,  width = 32,                         .writedata
		.av_burstcount          (ftile_25gbe_rx_dma_ch1_csr_burstcount),                    //  output,   width = 1,                         .burstcount
		.av_byteenable          (ftile_25gbe_rx_dma_ch1_csr_byteenable),                    //  output,   width = 4,                         .byteenable
		.av_readdatavalid       (ftile_25gbe_rx_dma_ch1_csr_readdatavalid),                 //   input,   width = 1,                         .readdatavalid
		.av_waitrequest         (ftile_25gbe_rx_dma_ch1_csr_waitrequest),                   //   input,   width = 1,                         .waitrequest
		.av_debugaccess         (ftile_25gbe_rx_dma_ch1_csr_debugaccess),                   //  output,   width = 1,                         .debugaccess
		.av_begintransfer       (),                                                         // (terminated),                                       
		.av_beginbursttransfer  (),                                                         // (terminated),                                       
		.av_writebyteenable     (),                                                         // (terminated),                                       
		.av_lock                (),                                                         // (terminated),                                       
		.av_chipselect          (),                                                         // (terminated),                                       
		.av_clken               (),                                                         // (terminated),                                       
		.uav_clken              (1'b0),                                                     // (terminated),                                       
		.av_outputenable        (),                                                         // (terminated),                                       
		.uav_response           (),                                                         // (terminated),                                       
		.av_response            (2'b00),                                                    // (terminated),                                       
		.uav_writeresponsevalid (),                                                         // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                      // (terminated),                                       
	);

	subsys_ftile_25gbe_1588_altera_merlin_master_agent_1922_fy3n5ti #(
		.PKT_WUNIQUE               (86),
		.PKT_DOMAIN_H              (85),
		.PKT_DOMAIN_L              (84),
		.PKT_SNOOP_H               (83),
		.PKT_SNOOP_L               (80),
		.PKT_BARRIER_H             (79),
		.PKT_BARRIER_L             (78),
		.PKT_ORI_BURST_SIZE_H      (77),
		.PKT_ORI_BURST_SIZE_L      (75),
		.PKT_RESPONSE_STATUS_H     (74),
		.PKT_RESPONSE_STATUS_L     (73),
		.PKT_QOS_H                 (62),
		.PKT_QOS_L                 (62),
		.PKT_DATA_SIDEBAND_H       (60),
		.PKT_DATA_SIDEBAND_L       (60),
		.PKT_ADDR_SIDEBAND_H       (59),
		.PKT_ADDR_SIDEBAND_L       (59),
		.PKT_BURST_TYPE_H          (58),
		.PKT_BURST_TYPE_L          (57),
		.PKT_CACHE_H               (72),
		.PKT_CACHE_L               (69),
		.PKT_THREAD_ID_H           (65),
		.PKT_THREAD_ID_L           (65),
		.PKT_BURST_SIZE_H          (56),
		.PKT_BURST_SIZE_L          (54),
		.PKT_TRANS_EXCLUSIVE       (49),
		.PKT_TRANS_LOCK            (48),
		.PKT_BEGIN_BURST           (61),
		.PKT_PROTECTION_H          (68),
		.PKT_PROTECTION_L          (66),
		.PKT_BURSTWRAP_H           (53),
		.PKT_BURSTWRAP_L           (53),
		.PKT_BYTE_CNT_H            (52),
		.PKT_BYTE_CNT_L            (50),
		.PKT_ADDR_H                (43),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (44),
		.PKT_TRANS_POSTED          (45),
		.PKT_TRANS_WRITE           (46),
		.PKT_TRANS_READ            (47),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (63),
		.PKT_SRC_ID_L              (63),
		.PKT_DEST_ID_H             (64),
		.PKT_DEST_ID_L             (64),
		.PKT_POISON_H              (87),
		.PKT_POISON_L              (87),
		.PKT_DATACHK_H             (88),
		.PKT_DATACHK_L             (88),
		.PKT_ADDRCHK_H             (91),
		.PKT_ADDRCHK_L             (90),
		.PKT_SAI_H                 (92),
		.PKT_SAI_L                 (92),
		.PKT_USER_DATA_H           (89),
		.PKT_USER_DATA_L           (89),
		.ST_DATA_W                 (102),
		.ST_CHANNEL_W              (2),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (0),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.DOMAIN_VALUE              (3),
		.BARRIER_VALUE             (0),
		.SNOOP_VALUE               (0),
		.WUNIQUE_VALUE             (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.USE_PKT_ADDRCHK           (0),
		.ROLE_BASED_USER           (0)
	) subsys_ftile_25gbe_1588_csr_m0_agent (
		.clk                   (subsys_ftile_25gbe_1588_csrclk_out_clk_clk),                                        //   input,    width = 1,       clk.clk
		.reset                 (subsys_ftile_25gbe_1588_csr_m0_translator_reset_reset_bridge_in_reset_reset),       //   input,    width = 1, clk_reset.reset
		.av_address            (subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_address),       //   input,    width = 8,        av.address
		.av_write              (subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_write),         //   input,    width = 1,          .write
		.av_read               (subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_read),          //   input,    width = 1,          .read
		.av_writedata          (subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_writedata),     //   input,   width = 32,          .writedata
		.av_readdata           (subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_readdata),      //  output,   width = 32,          .readdata
		.av_waitrequest        (subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_waitrequest),   //  output,    width = 1,          .waitrequest
		.av_readdatavalid      (subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_readdatavalid), //  output,    width = 1,          .readdatavalid
		.av_byteenable         (subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_byteenable),    //   input,    width = 4,          .byteenable
		.av_burstcount         (subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_burstcount),    //   input,    width = 3,          .burstcount
		.av_debugaccess        (subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_debugaccess),   //   input,    width = 1,          .debugaccess
		.av_lock               (subsys_ftile_25gbe_1588_csr_m0_translator_avalon_universal_master_0_lock),          //   input,    width = 1,          .lock
		.cp_valid              (subsys_ftile_25gbe_1588_csr_m0_agent_cp_valid),                                     //  output,    width = 1,        cp.valid
		.cp_data               (subsys_ftile_25gbe_1588_csr_m0_agent_cp_data),                                      //  output,  width = 102,          .data
		.cp_startofpacket      (subsys_ftile_25gbe_1588_csr_m0_agent_cp_startofpacket),                             //  output,    width = 1,          .startofpacket
		.cp_endofpacket        (subsys_ftile_25gbe_1588_csr_m0_agent_cp_endofpacket),                               //  output,    width = 1,          .endofpacket
		.cp_ready              (subsys_ftile_25gbe_1588_csr_m0_agent_cp_ready),                                     //   input,    width = 1,          .ready
		.rp_valid              (subsys_ftile_25gbe_1588_csr_m0_limiter_rsp_src_valid),                              //   input,    width = 1,        rp.valid
		.rp_data               (subsys_ftile_25gbe_1588_csr_m0_limiter_rsp_src_data),                               //   input,  width = 102,          .data
		.rp_channel            (subsys_ftile_25gbe_1588_csr_m0_limiter_rsp_src_channel),                            //   input,    width = 2,          .channel
		.rp_startofpacket      (subsys_ftile_25gbe_1588_csr_m0_limiter_rsp_src_startofpacket),                      //   input,    width = 1,          .startofpacket
		.rp_endofpacket        (subsys_ftile_25gbe_1588_csr_m0_limiter_rsp_src_endofpacket),                        //   input,    width = 1,          .endofpacket
		.rp_ready              (subsys_ftile_25gbe_1588_csr_m0_limiter_rsp_src_ready),                              //  output,    width = 1,          .ready
		.av_response           (),                                                                                  // (terminated),                         
		.av_writeresponsevalid ()                                                                                   // (terminated),                         
	);

	subsys_ftile_25gbe_1588_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (77),
		.PKT_ORI_BURST_SIZE_L      (75),
		.PKT_RESPONSE_STATUS_H     (74),
		.PKT_RESPONSE_STATUS_L     (73),
		.PKT_BURST_SIZE_H          (56),
		.PKT_BURST_SIZE_L          (54),
		.PKT_TRANS_LOCK            (48),
		.PKT_BEGIN_BURST           (61),
		.PKT_PROTECTION_H          (68),
		.PKT_PROTECTION_L          (66),
		.PKT_BURSTWRAP_H           (53),
		.PKT_BURSTWRAP_L           (53),
		.PKT_BYTE_CNT_H            (52),
		.PKT_BYTE_CNT_L            (50),
		.PKT_ADDR_H                (43),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (44),
		.PKT_TRANS_POSTED          (45),
		.PKT_TRANS_WRITE           (46),
		.PKT_TRANS_READ            (47),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (63),
		.PKT_SRC_ID_L              (63),
		.PKT_DEST_ID_H             (64),
		.PKT_DEST_ID_L             (64),
		.PKT_POISON_H              (87),
		.PKT_POISON_L              (87),
		.PKT_DATACHK_H             (88),
		.PKT_DATACHK_L             (88),
		.PKT_SAI_H                 (92),
		.PKT_SAI_L                 (92),
		.PKT_ADDRCHK_H             (91),
		.PKT_ADDRCHK_L             (90),
		.PKT_USER_DATA_H           (89),
		.PKT_USER_DATA_L           (89),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (2),
		.ST_DATA_W                 (102),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) ftile_25gbe_tx_dma_ch1_csr_agent (
		.clk                     (subsys_ftile_25gbe_1588_dmaclkout_out_clk_clk),               //   input,    width = 1,             clk.clk
		.reset                   (ftile_25gbe_tx_dma_ch1_reset_reset_bridge_in_reset_reset),    //   input,    width = 1,       clk_reset.reset
		.m0_address              (ftile_25gbe_tx_dma_ch1_csr_agent_m0_address),                 //  output,    width = 8,              m0.address
		.m0_burstcount           (ftile_25gbe_tx_dma_ch1_csr_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (ftile_25gbe_tx_dma_ch1_csr_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (ftile_25gbe_tx_dma_ch1_csr_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (ftile_25gbe_tx_dma_ch1_csr_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (ftile_25gbe_tx_dma_ch1_csr_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (ftile_25gbe_tx_dma_ch1_csr_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (ftile_25gbe_tx_dma_ch1_csr_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (ftile_25gbe_tx_dma_ch1_csr_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (ftile_25gbe_tx_dma_ch1_csr_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (ftile_25gbe_tx_dma_ch1_csr_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (ftile_25gbe_tx_dma_ch1_csr_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (ftile_25gbe_tx_dma_ch1_csr_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (ftile_25gbe_tx_dma_ch1_csr_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (ftile_25gbe_tx_dma_ch1_csr_agent_rp_data),                    //  output,  width = 102,                .data
		.rp_startofpacket        (ftile_25gbe_tx_dma_ch1_csr_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_src_ready),                                           //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_src_valid),                                           //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_src_data),                                            //   input,  width = 102,                .data
		.cp_startofpacket        (cmd_mux_src_startofpacket),                                   //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_src_endofpacket),                                     //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_src_channel),                                         //   input,    width = 2,                .channel
		.rf_sink_ready           (ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_out_data),          //   input,  width = 103,                .data
		.rf_source_ready         (ftile_25gbe_tx_dma_ch1_csr_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (ftile_25gbe_tx_dma_ch1_csr_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (ftile_25gbe_tx_dma_ch1_csr_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (ftile_25gbe_tx_dma_ch1_csr_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (ftile_25gbe_tx_dma_ch1_csr_agent_rf_source_data),             //  output,  width = 103,                .data
		.rdata_fifo_sink_ready   (ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                       // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                        // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                         // (terminated),                               
	);

	subsys_ftile_25gbe_1588_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (103),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo (
		.clk               (subsys_ftile_25gbe_1588_dmaclkout_out_clk_clk),                                   //   input,    width = 1,       clk.clk
		.reset             (ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_data           (ftile_25gbe_tx_dma_ch1_csr_agent_rf_source_data),                                 //   input,  width = 103,        in.data
		.in_valid          (ftile_25gbe_tx_dma_ch1_csr_agent_rf_source_valid),                                //   input,    width = 1,          .valid
		.in_ready          (ftile_25gbe_tx_dma_ch1_csr_agent_rf_source_ready),                                //  output,    width = 1,          .ready
		.in_startofpacket  (ftile_25gbe_tx_dma_ch1_csr_agent_rf_source_startofpacket),                        //   input,    width = 1,          .startofpacket
		.in_endofpacket    (ftile_25gbe_tx_dma_ch1_csr_agent_rf_source_endofpacket),                          //   input,    width = 1,          .endofpacket
		.out_data          (ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_out_data),                              //  output,  width = 103,       out.data
		.out_valid         (ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_out_valid),                             //  output,    width = 1,          .valid
		.out_ready         (ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_out_ready),                             //   input,    width = 1,          .ready
		.out_startofpacket (ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_out_startofpacket),                     //  output,    width = 1,          .startofpacket
		.out_endofpacket   (ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_out_endofpacket),                       //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                                           // (terminated),                         
		.csr_read          (1'b0),                                                                            // (terminated),                         
		.csr_write         (1'b0),                                                                            // (terminated),                         
		.csr_readdata      (),                                                                                // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                                            // (terminated),                         
		.almost_full_data  (),                                                                                // (terminated),                         
		.almost_empty_data (),                                                                                // (terminated),                         
		.in_empty          (1'b0),                                                                            // (terminated),                         
		.out_empty         (),                                                                                // (terminated),                         
		.in_error          (1'b0),                                                                            // (terminated),                         
		.out_error         (),                                                                                // (terminated),                         
		.in_channel        (1'b0),                                                                            // (terminated),                         
		.out_channel       ()                                                                                 // (terminated),                         
	);

	subsys_ftile_25gbe_1588_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo (
		.clk               (subsys_ftile_25gbe_1588_dmaclkout_out_clk_clk),                                   //   input,   width = 1,       clk.clk
		.reset             (ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge_in_reset_reset), //   input,   width = 1, clk_reset.reset
		.in_data           (ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo_src_data),                            //   input,  width = 34,        in.data
		.in_valid          (ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo_src_valid),                           //   input,   width = 1,          .valid
		.in_ready          (ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo_src_ready),                           //  output,   width = 1,          .ready
		.out_data          (ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo_out_data),                            //  output,  width = 34,       out.data
		.out_valid         (ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo_out_valid),                           //  output,   width = 1,          .valid
		.out_ready         (ftile_25gbe_tx_dma_ch1_csr_agent_rdata_fifo_out_ready),                           //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                                                           // (terminated),                        
		.csr_read          (1'b0),                                                                            // (terminated),                        
		.csr_write         (1'b0),                                                                            // (terminated),                        
		.csr_readdata      (),                                                                                // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),                                            // (terminated),                        
		.almost_full_data  (),                                                                                // (terminated),                        
		.almost_empty_data (),                                                                                // (terminated),                        
		.in_startofpacket  (1'b0),                                                                            // (terminated),                        
		.in_endofpacket    (1'b0),                                                                            // (terminated),                        
		.out_startofpacket (),                                                                                // (terminated),                        
		.out_endofpacket   (),                                                                                // (terminated),                        
		.in_empty          (1'b0),                                                                            // (terminated),                        
		.out_empty         (),                                                                                // (terminated),                        
		.in_error          (1'b0),                                                                            // (terminated),                        
		.out_error         (),                                                                                // (terminated),                        
		.in_channel        (1'b0),                                                                            // (terminated),                        
		.out_channel       ()                                                                                 // (terminated),                        
	);

	subsys_ftile_25gbe_1588_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (77),
		.PKT_ORI_BURST_SIZE_L      (75),
		.PKT_RESPONSE_STATUS_H     (74),
		.PKT_RESPONSE_STATUS_L     (73),
		.PKT_BURST_SIZE_H          (56),
		.PKT_BURST_SIZE_L          (54),
		.PKT_TRANS_LOCK            (48),
		.PKT_BEGIN_BURST           (61),
		.PKT_PROTECTION_H          (68),
		.PKT_PROTECTION_L          (66),
		.PKT_BURSTWRAP_H           (53),
		.PKT_BURSTWRAP_L           (53),
		.PKT_BYTE_CNT_H            (52),
		.PKT_BYTE_CNT_L            (50),
		.PKT_ADDR_H                (43),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (44),
		.PKT_TRANS_POSTED          (45),
		.PKT_TRANS_WRITE           (46),
		.PKT_TRANS_READ            (47),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (63),
		.PKT_SRC_ID_L              (63),
		.PKT_DEST_ID_H             (64),
		.PKT_DEST_ID_L             (64),
		.PKT_POISON_H              (87),
		.PKT_POISON_L              (87),
		.PKT_DATACHK_H             (88),
		.PKT_DATACHK_L             (88),
		.PKT_SAI_H                 (92),
		.PKT_SAI_L                 (92),
		.PKT_ADDRCHK_H             (91),
		.PKT_ADDRCHK_L             (90),
		.PKT_USER_DATA_H           (89),
		.PKT_USER_DATA_L           (89),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (2),
		.ST_DATA_W                 (102),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) ftile_25gbe_rx_dma_ch1_csr_agent (
		.clk                     (subsys_ftile_25gbe_1588_dmaclkout_out_clk_clk),               //   input,    width = 1,             clk.clk
		.reset                   (ftile_25gbe_rx_dma_ch1_reset_reset_bridge_in_reset_reset),    //   input,    width = 1,       clk_reset.reset
		.m0_address              (ftile_25gbe_rx_dma_ch1_csr_agent_m0_address),                 //  output,    width = 8,              m0.address
		.m0_burstcount           (ftile_25gbe_rx_dma_ch1_csr_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (ftile_25gbe_rx_dma_ch1_csr_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (ftile_25gbe_rx_dma_ch1_csr_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (ftile_25gbe_rx_dma_ch1_csr_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (ftile_25gbe_rx_dma_ch1_csr_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (ftile_25gbe_rx_dma_ch1_csr_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (ftile_25gbe_rx_dma_ch1_csr_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (ftile_25gbe_rx_dma_ch1_csr_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (ftile_25gbe_rx_dma_ch1_csr_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (ftile_25gbe_rx_dma_ch1_csr_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (ftile_25gbe_rx_dma_ch1_csr_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (ftile_25gbe_rx_dma_ch1_csr_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (ftile_25gbe_rx_dma_ch1_csr_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (ftile_25gbe_rx_dma_ch1_csr_agent_rp_data),                    //  output,  width = 102,                .data
		.rp_startofpacket        (ftile_25gbe_rx_dma_ch1_csr_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_001_src_ready),                                       //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_001_src_valid),                                       //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_001_src_data),                                        //   input,  width = 102,                .data
		.cp_startofpacket        (cmd_mux_001_src_startofpacket),                               //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_001_src_endofpacket),                                 //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_001_src_channel),                                     //   input,    width = 2,                .channel
		.rf_sink_ready           (ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_out_data),          //   input,  width = 103,                .data
		.rf_source_ready         (ftile_25gbe_rx_dma_ch1_csr_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (ftile_25gbe_rx_dma_ch1_csr_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (ftile_25gbe_rx_dma_ch1_csr_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (ftile_25gbe_rx_dma_ch1_csr_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (ftile_25gbe_rx_dma_ch1_csr_agent_rf_source_data),             //  output,  width = 103,                .data
		.rdata_fifo_sink_ready   (ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo_out_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo_out_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo_out_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                       // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                        // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                         // (terminated),                               
	);

	subsys_ftile_25gbe_1588_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (103),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo (
		.clk               (subsys_ftile_25gbe_1588_dmaclkout_out_clk_clk),                                   //   input,    width = 1,       clk.clk
		.reset             (ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.in_data           (ftile_25gbe_rx_dma_ch1_csr_agent_rf_source_data),                                 //   input,  width = 103,        in.data
		.in_valid          (ftile_25gbe_rx_dma_ch1_csr_agent_rf_source_valid),                                //   input,    width = 1,          .valid
		.in_ready          (ftile_25gbe_rx_dma_ch1_csr_agent_rf_source_ready),                                //  output,    width = 1,          .ready
		.in_startofpacket  (ftile_25gbe_rx_dma_ch1_csr_agent_rf_source_startofpacket),                        //   input,    width = 1,          .startofpacket
		.in_endofpacket    (ftile_25gbe_rx_dma_ch1_csr_agent_rf_source_endofpacket),                          //   input,    width = 1,          .endofpacket
		.out_data          (ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_out_data),                              //  output,  width = 103,       out.data
		.out_valid         (ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_out_valid),                             //  output,    width = 1,          .valid
		.out_ready         (ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_out_ready),                             //   input,    width = 1,          .ready
		.out_startofpacket (ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_out_startofpacket),                     //  output,    width = 1,          .startofpacket
		.out_endofpacket   (ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_out_endofpacket),                       //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                                           // (terminated),                         
		.csr_read          (1'b0),                                                                            // (terminated),                         
		.csr_write         (1'b0),                                                                            // (terminated),                         
		.csr_readdata      (),                                                                                // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                                            // (terminated),                         
		.almost_full_data  (),                                                                                // (terminated),                         
		.almost_empty_data (),                                                                                // (terminated),                         
		.in_empty          (1'b0),                                                                            // (terminated),                         
		.out_empty         (),                                                                                // (terminated),                         
		.in_error          (1'b0),                                                                            // (terminated),                         
		.out_error         (),                                                                                // (terminated),                         
		.in_channel        (1'b0),                                                                            // (terminated),                         
		.out_channel       ()                                                                                 // (terminated),                         
	);

	subsys_ftile_25gbe_1588_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo (
		.clk               (subsys_ftile_25gbe_1588_dmaclkout_out_clk_clk),                                   //   input,   width = 1,       clk.clk
		.reset             (ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge_in_reset_reset), //   input,   width = 1, clk_reset.reset
		.in_data           (ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo_src_data),                            //   input,  width = 34,        in.data
		.in_valid          (ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo_src_valid),                           //   input,   width = 1,          .valid
		.in_ready          (ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo_src_ready),                           //  output,   width = 1,          .ready
		.out_data          (ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo_out_data),                            //  output,  width = 34,       out.data
		.out_valid         (ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo_out_valid),                           //  output,   width = 1,          .valid
		.out_ready         (ftile_25gbe_rx_dma_ch1_csr_agent_rdata_fifo_out_ready),                           //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                                                           // (terminated),                        
		.csr_read          (1'b0),                                                                            // (terminated),                        
		.csr_write         (1'b0),                                                                            // (terminated),                        
		.csr_readdata      (),                                                                                // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),                                            // (terminated),                        
		.almost_full_data  (),                                                                                // (terminated),                        
		.almost_empty_data (),                                                                                // (terminated),                        
		.in_startofpacket  (1'b0),                                                                            // (terminated),                        
		.in_endofpacket    (1'b0),                                                                            // (terminated),                        
		.out_startofpacket (),                                                                                // (terminated),                        
		.out_endofpacket   (),                                                                                // (terminated),                        
		.in_empty          (1'b0),                                                                            // (terminated),                        
		.out_empty         (),                                                                                // (terminated),                        
		.in_error          (1'b0),                                                                            // (terminated),                        
		.out_error         (),                                                                                // (terminated),                        
		.in_channel        (1'b0),                                                                            // (terminated),                        
		.out_channel       ()                                                                                 // (terminated),                        
	);

	subsys_ftile_25gbe_1588_altera_merlin_router_1921_yblmvqi router (
		.sink_ready         (subsys_ftile_25gbe_1588_csr_m0_agent_cp_ready),                               //  output,    width = 1,      sink.ready
		.sink_valid         (subsys_ftile_25gbe_1588_csr_m0_agent_cp_valid),                               //   input,    width = 1,          .valid
		.sink_data          (subsys_ftile_25gbe_1588_csr_m0_agent_cp_data),                                //   input,  width = 102,          .data
		.sink_startofpacket (subsys_ftile_25gbe_1588_csr_m0_agent_cp_startofpacket),                       //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (subsys_ftile_25gbe_1588_csr_m0_agent_cp_endofpacket),                         //   input,    width = 1,          .endofpacket
		.clk                (subsys_ftile_25gbe_1588_csrclk_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset              (subsys_ftile_25gbe_1588_csr_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_src_ready),                                                            //   input,    width = 1,       src.ready
		.src_valid          (router_src_valid),                                                            //  output,    width = 1,          .valid
		.src_data           (router_src_data),                                                             //  output,  width = 102,          .data
		.src_channel        (router_src_channel),                                                          //  output,    width = 2,          .channel
		.src_startofpacket  (router_src_startofpacket),                                                    //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                                                       //  output,    width = 1,          .endofpacket
	);

	subsys_ftile_25gbe_1588_altera_merlin_router_1921_l27qicy router_001 (
		.sink_ready         (ftile_25gbe_tx_dma_ch1_csr_agent_rp_ready),                //  output,    width = 1,      sink.ready
		.sink_valid         (ftile_25gbe_tx_dma_ch1_csr_agent_rp_valid),                //   input,    width = 1,          .valid
		.sink_data          (ftile_25gbe_tx_dma_ch1_csr_agent_rp_data),                 //   input,  width = 102,          .data
		.sink_startofpacket (ftile_25gbe_tx_dma_ch1_csr_agent_rp_startofpacket),        //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (ftile_25gbe_tx_dma_ch1_csr_agent_rp_endofpacket),          //   input,    width = 1,          .endofpacket
		.clk                (subsys_ftile_25gbe_1588_dmaclkout_out_clk_clk),            //   input,    width = 1,       clk.clk
		.reset              (ftile_25gbe_tx_dma_ch1_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_001_src_ready),                                     //   input,    width = 1,       src.ready
		.src_valid          (router_001_src_valid),                                     //  output,    width = 1,          .valid
		.src_data           (router_001_src_data),                                      //  output,  width = 102,          .data
		.src_channel        (router_001_src_channel),                                   //  output,    width = 2,          .channel
		.src_startofpacket  (router_001_src_startofpacket),                             //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                                //  output,    width = 1,          .endofpacket
	);

	subsys_ftile_25gbe_1588_altera_merlin_router_1921_l27qicy router_002 (
		.sink_ready         (ftile_25gbe_rx_dma_ch1_csr_agent_rp_ready),                //  output,    width = 1,      sink.ready
		.sink_valid         (ftile_25gbe_rx_dma_ch1_csr_agent_rp_valid),                //   input,    width = 1,          .valid
		.sink_data          (ftile_25gbe_rx_dma_ch1_csr_agent_rp_data),                 //   input,  width = 102,          .data
		.sink_startofpacket (ftile_25gbe_rx_dma_ch1_csr_agent_rp_startofpacket),        //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (ftile_25gbe_rx_dma_ch1_csr_agent_rp_endofpacket),          //   input,    width = 1,          .endofpacket
		.clk                (subsys_ftile_25gbe_1588_dmaclkout_out_clk_clk),            //   input,    width = 1,       clk.clk
		.reset              (ftile_25gbe_rx_dma_ch1_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_002_src_ready),                                     //   input,    width = 1,       src.ready
		.src_valid          (router_002_src_valid),                                     //  output,    width = 1,          .valid
		.src_data           (router_002_src_data),                                      //  output,  width = 102,          .data
		.src_channel        (router_002_src_channel),                                   //  output,    width = 2,          .channel
		.src_startofpacket  (router_002_src_startofpacket),                             //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                                //  output,    width = 1,          .endofpacket
	);

	subsys_ftile_25gbe_1588_altera_merlin_traffic_limiter_1921_4fqxf7q #(
		.SYNC_RESET                           (1),
		.PKT_DEST_ID_H                        (64),
		.PKT_DEST_ID_L                        (64),
		.PKT_SRC_ID_H                         (63),
		.PKT_SRC_ID_L                         (63),
		.PKT_BYTE_CNT_H                       (52),
		.PKT_BYTE_CNT_L                       (50),
		.PKT_BYTEEN_H                         (35),
		.PKT_BYTEEN_L                         (32),
		.PKT_TRANS_POSTED                     (45),
		.PKT_TRANS_WRITE                      (46),
		.PKT_TRANS_SEQ_H                      (101),
		.PKT_TRANS_SEQ_L                      (95),
		.MAX_OUTSTANDING_RESPONSES            (6),
		.PIPELINED                            (0),
		.ST_DATA_W                            (102),
		.ST_CHANNEL_W                         (2),
		.VALID_WIDTH                          (2),
		.ENFORCE_ORDER                        (1),
		.PREVENT_HAZARDS                      (0),
		.SUPPORTS_POSTED_WRITES               (1),
		.SUPPORTS_NONPOSTED_WRITES            (0),
		.REORDER                              (0),
		.ENABLE_CONCURRENT_SUBORDINATE_ACCESS (0),
		.NO_REPEATED_IDS_BETWEEN_SUBORDINATES (0),
		.ENABLE_OOO                           (0)
	) subsys_ftile_25gbe_1588_csr_m0_limiter (
		.clk                    (subsys_ftile_25gbe_1588_csrclk_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset                  (subsys_ftile_25gbe_1588_csr_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                                                            //  output,    width = 1,  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                                                            //   input,    width = 1,          .valid
		.cmd_sink_data          (router_src_data),                                                             //   input,  width = 102,          .data
		.cmd_sink_channel       (router_src_channel),                                                          //   input,    width = 2,          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                                                    //   input,    width = 1,          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                                                      //   input,    width = 1,          .endofpacket
		.cmd_src_ready          (subsys_ftile_25gbe_1588_csr_m0_limiter_cmd_src_ready),                        //   input,    width = 1,   cmd_src.ready
		.cmd_src_data           (subsys_ftile_25gbe_1588_csr_m0_limiter_cmd_src_data),                         //  output,  width = 102,          .data
		.cmd_src_channel        (subsys_ftile_25gbe_1588_csr_m0_limiter_cmd_src_channel),                      //  output,    width = 2,          .channel
		.cmd_src_startofpacket  (subsys_ftile_25gbe_1588_csr_m0_limiter_cmd_src_startofpacket),                //  output,    width = 1,          .startofpacket
		.cmd_src_endofpacket    (subsys_ftile_25gbe_1588_csr_m0_limiter_cmd_src_endofpacket),                  //  output,    width = 1,          .endofpacket
		.rsp_sink_ready         (rsp_mux_src_ready),                                                           //  output,    width = 1,  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_src_valid),                                                           //   input,    width = 1,          .valid
		.rsp_sink_channel       (rsp_mux_src_channel),                                                         //   input,    width = 2,          .channel
		.rsp_sink_data          (rsp_mux_src_data),                                                            //   input,  width = 102,          .data
		.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                                                   //   input,    width = 1,          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                                                     //   input,    width = 1,          .endofpacket
		.rsp_src_ready          (subsys_ftile_25gbe_1588_csr_m0_limiter_rsp_src_ready),                        //   input,    width = 1,   rsp_src.ready
		.rsp_src_valid          (subsys_ftile_25gbe_1588_csr_m0_limiter_rsp_src_valid),                        //  output,    width = 1,          .valid
		.rsp_src_data           (subsys_ftile_25gbe_1588_csr_m0_limiter_rsp_src_data),                         //  output,  width = 102,          .data
		.rsp_src_channel        (subsys_ftile_25gbe_1588_csr_m0_limiter_rsp_src_channel),                      //  output,    width = 2,          .channel
		.rsp_src_startofpacket  (subsys_ftile_25gbe_1588_csr_m0_limiter_rsp_src_startofpacket),                //  output,    width = 1,          .startofpacket
		.rsp_src_endofpacket    (subsys_ftile_25gbe_1588_csr_m0_limiter_rsp_src_endofpacket),                  //  output,    width = 1,          .endofpacket
		.cmd_src_valid          (subsys_ftile_25gbe_1588_csr_m0_limiter_cmd_valid_data)                        //  output,    width = 2, cmd_valid.data
	);

	subsys_ftile_25gbe_1588_altera_merlin_demultiplexer_1921_jtkdvly cmd_demux (
		.clk                (subsys_ftile_25gbe_1588_csrclk_out_clk_clk),                                  //   input,    width = 1,        clk.clk
		.reset              (subsys_ftile_25gbe_1588_csr_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,  clk_reset.reset
		.sink_ready         (subsys_ftile_25gbe_1588_csr_m0_limiter_cmd_src_ready),                        //  output,    width = 1,       sink.ready
		.sink_channel       (subsys_ftile_25gbe_1588_csr_m0_limiter_cmd_src_channel),                      //   input,    width = 2,           .channel
		.sink_data          (subsys_ftile_25gbe_1588_csr_m0_limiter_cmd_src_data),                         //   input,  width = 102,           .data
		.sink_startofpacket (subsys_ftile_25gbe_1588_csr_m0_limiter_cmd_src_startofpacket),                //   input,    width = 1,           .startofpacket
		.sink_endofpacket   (subsys_ftile_25gbe_1588_csr_m0_limiter_cmd_src_endofpacket),                  //   input,    width = 1,           .endofpacket
		.sink_valid         (subsys_ftile_25gbe_1588_csr_m0_limiter_cmd_valid_data),                       //   input,    width = 2, sink_valid.data
		.src0_ready         (cmd_demux_src0_ready),                                                        //   input,    width = 1,       src0.ready
		.src0_valid         (cmd_demux_src0_valid),                                                        //  output,    width = 1,           .valid
		.src0_data          (cmd_demux_src0_data),                                                         //  output,  width = 102,           .data
		.src0_channel       (cmd_demux_src0_channel),                                                      //  output,    width = 2,           .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                                                //  output,    width = 1,           .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                                                  //  output,    width = 1,           .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                                                        //   input,    width = 1,       src1.ready
		.src1_valid         (cmd_demux_src1_valid),                                                        //  output,    width = 1,           .valid
		.src1_data          (cmd_demux_src1_data),                                                         //  output,  width = 102,           .data
		.src1_channel       (cmd_demux_src1_channel),                                                      //  output,    width = 2,           .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                                                //  output,    width = 1,           .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket)                                                   //  output,    width = 1,           .endofpacket
	);

	subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1922_kxryuwa cmd_mux (
		.clk                 (subsys_ftile_25gbe_1588_dmaclkout_out_clk_clk),            //   input,    width = 1,       clk.clk
		.reset               (ftile_25gbe_tx_dma_ch1_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                                        //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_src_valid),                                        //  output,    width = 1,          .valid
		.src_data            (cmd_mux_src_data),                                         //  output,  width = 102,          .data
		.src_channel         (cmd_mux_src_channel),                                      //  output,    width = 2,          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                                //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                                  //  output,    width = 1,          .endofpacket
		.sink0_ready         (crosser_out_ready),                                        //  output,    width = 1,     sink0.ready
		.sink0_valid         (crosser_out_valid),                                        //   input,    width = 1,          .valid
		.sink0_channel       (crosser_out_channel),                                      //   input,    width = 2,          .channel
		.sink0_data          (crosser_out_data),                                         //   input,  width = 102,          .data
		.sink0_startofpacket (crosser_out_startofpacket),                                //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (crosser_out_endofpacket)                                   //   input,    width = 1,          .endofpacket
	);

	subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1922_kxryuwa cmd_mux_001 (
		.clk                 (subsys_ftile_25gbe_1588_dmaclkout_out_clk_clk),            //   input,    width = 1,       clk.clk
		.reset               (ftile_25gbe_rx_dma_ch1_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                                    //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_001_src_valid),                                    //  output,    width = 1,          .valid
		.src_data            (cmd_mux_001_src_data),                                     //  output,  width = 102,          .data
		.src_channel         (cmd_mux_001_src_channel),                                  //  output,    width = 2,          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                            //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                              //  output,    width = 1,          .endofpacket
		.sink0_ready         (crosser_001_out_ready),                                    //  output,    width = 1,     sink0.ready
		.sink0_valid         (crosser_001_out_valid),                                    //   input,    width = 1,          .valid
		.sink0_channel       (crosser_001_out_channel),                                  //   input,    width = 2,          .channel
		.sink0_data          (crosser_001_out_data),                                     //   input,  width = 102,          .data
		.sink0_startofpacket (crosser_001_out_startofpacket),                            //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (crosser_001_out_endofpacket)                               //   input,    width = 1,          .endofpacket
	);

	subsys_ftile_25gbe_1588_altera_merlin_demultiplexer_1921_zpn2qzq rsp_demux (
		.clk                (subsys_ftile_25gbe_1588_dmaclkout_out_clk_clk),            //   input,    width = 1,       clk.clk
		.reset              (ftile_25gbe_tx_dma_ch1_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_001_src_ready),                                     //  output,    width = 1,      sink.ready
		.sink_channel       (router_001_src_channel),                                   //   input,    width = 2,          .channel
		.sink_data          (router_001_src_data),                                      //   input,  width = 102,          .data
		.sink_startofpacket (router_001_src_startofpacket),                             //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_001_src_endofpacket),                               //   input,    width = 1,          .endofpacket
		.sink_valid         (router_001_src_valid),                                     //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_src0_ready),                                     //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                                     //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_src0_data),                                      //  output,  width = 102,          .data
		.src0_channel       (rsp_demux_src0_channel),                                   //  output,    width = 2,          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                             //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket)                                //  output,    width = 1,          .endofpacket
	);

	subsys_ftile_25gbe_1588_altera_merlin_demultiplexer_1921_zpn2qzq rsp_demux_001 (
		.clk                (subsys_ftile_25gbe_1588_dmaclkout_out_clk_clk),            //   input,    width = 1,       clk.clk
		.reset              (ftile_25gbe_rx_dma_ch1_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_002_src_ready),                                     //  output,    width = 1,      sink.ready
		.sink_channel       (router_002_src_channel),                                   //   input,    width = 2,          .channel
		.sink_data          (router_002_src_data),                                      //   input,  width = 102,          .data
		.sink_startofpacket (router_002_src_startofpacket),                             //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_002_src_endofpacket),                               //   input,    width = 1,          .endofpacket
		.sink_valid         (router_002_src_valid),                                     //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                                 //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                                 //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_001_src0_data),                                  //  output,  width = 102,          .data
		.src0_channel       (rsp_demux_001_src0_channel),                               //  output,    width = 2,          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),                         //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket)                            //  output,    width = 1,          .endofpacket
	);

	subsys_ftile_25gbe_1588_altera_merlin_multiplexer_1922_5vdjcfy rsp_mux (
		.clk                 (subsys_ftile_25gbe_1588_csrclk_out_clk_clk),                                  //   input,    width = 1,       clk.clk
		.reset               (subsys_ftile_25gbe_1588_csr_m0_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                                                           //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_src_valid),                                                           //  output,    width = 1,          .valid
		.src_data            (rsp_mux_src_data),                                                            //  output,  width = 102,          .data
		.src_channel         (rsp_mux_src_channel),                                                         //  output,    width = 2,          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                                                   //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                                                     //  output,    width = 1,          .endofpacket
		.sink0_ready         (crosser_002_out_ready),                                                       //  output,    width = 1,     sink0.ready
		.sink0_valid         (crosser_002_out_valid),                                                       //   input,    width = 1,          .valid
		.sink0_channel       (crosser_002_out_channel),                                                     //   input,    width = 2,          .channel
		.sink0_data          (crosser_002_out_data),                                                        //   input,  width = 102,          .data
		.sink0_startofpacket (crosser_002_out_startofpacket),                                               //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (crosser_002_out_endofpacket),                                                 //   input,    width = 1,          .endofpacket
		.sink1_ready         (crosser_003_out_ready),                                                       //  output,    width = 1,     sink1.ready
		.sink1_valid         (crosser_003_out_valid),                                                       //   input,    width = 1,          .valid
		.sink1_channel       (crosser_003_out_channel),                                                     //   input,    width = 2,          .channel
		.sink1_data          (crosser_003_out_data),                                                        //   input,  width = 102,          .data
		.sink1_startofpacket (crosser_003_out_startofpacket),                                               //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (crosser_003_out_endofpacket)                                                  //   input,    width = 1,          .endofpacket
	);

	subsys_ftile_25gbe_1588_hs_clk_xer_1940_uibngoq #(
		.DATA_WIDTH          (102),
		.BITS_PER_SYMBOL     (102),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (2),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0),
		.SYNC_RESET          (1)
	) crosser (
		.in_clk            (subsys_ftile_25gbe_1588_csrclk_out_clk_clk),                                      //   input,    width = 1,        in_clk.clk
		.in_reset          (subsys_ftile_25gbe_1588_csr_reset_reset_bridge_in_reset_reset),                   //   input,    width = 1,  in_clk_reset.reset
		.out_clk           (subsys_ftile_25gbe_1588_dmaclkout_out_clk_clk),                                   //   input,    width = 1,       out_clk.clk
		.out_reset         (ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, out_clk_reset.reset
		.in_ready          (cmd_demux_src0_ready),                                                            //  output,    width = 1,            in.ready
		.in_valid          (cmd_demux_src0_valid),                                                            //   input,    width = 1,              .valid
		.in_startofpacket  (cmd_demux_src0_startofpacket),                                                    //   input,    width = 1,              .startofpacket
		.in_endofpacket    (cmd_demux_src0_endofpacket),                                                      //   input,    width = 1,              .endofpacket
		.in_channel        (cmd_demux_src0_channel),                                                          //   input,    width = 2,              .channel
		.in_data           (cmd_demux_src0_data),                                                             //   input,  width = 102,              .data
		.out_ready         (crosser_out_ready),                                                               //   input,    width = 1,           out.ready
		.out_valid         (crosser_out_valid),                                                               //  output,    width = 1,              .valid
		.out_startofpacket (crosser_out_startofpacket),                                                       //  output,    width = 1,              .startofpacket
		.out_endofpacket   (crosser_out_endofpacket),                                                         //  output,    width = 1,              .endofpacket
		.out_channel       (crosser_out_channel),                                                             //  output,    width = 2,              .channel
		.out_data          (crosser_out_data),                                                                //  output,  width = 102,              .data
		.in_empty          (1'b0),                                                                            // (terminated),                             
		.in_error          (1'b0),                                                                            // (terminated),                             
		.out_empty         (),                                                                                // (terminated),                             
		.out_error         ()                                                                                 // (terminated),                             
	);

	subsys_ftile_25gbe_1588_hs_clk_xer_1940_uibngoq #(
		.DATA_WIDTH          (102),
		.BITS_PER_SYMBOL     (102),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (2),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0),
		.SYNC_RESET          (1)
	) crosser_001 (
		.in_clk            (subsys_ftile_25gbe_1588_csrclk_out_clk_clk),                                      //   input,    width = 1,        in_clk.clk
		.in_reset          (subsys_ftile_25gbe_1588_csr_reset_reset_bridge_in_reset_reset),                   //   input,    width = 1,  in_clk_reset.reset
		.out_clk           (subsys_ftile_25gbe_1588_dmaclkout_out_clk_clk),                                   //   input,    width = 1,       out_clk.clk
		.out_reset         (ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1, out_clk_reset.reset
		.in_ready          (cmd_demux_src1_ready),                                                            //  output,    width = 1,            in.ready
		.in_valid          (cmd_demux_src1_valid),                                                            //   input,    width = 1,              .valid
		.in_startofpacket  (cmd_demux_src1_startofpacket),                                                    //   input,    width = 1,              .startofpacket
		.in_endofpacket    (cmd_demux_src1_endofpacket),                                                      //   input,    width = 1,              .endofpacket
		.in_channel        (cmd_demux_src1_channel),                                                          //   input,    width = 2,              .channel
		.in_data           (cmd_demux_src1_data),                                                             //   input,  width = 102,              .data
		.out_ready         (crosser_001_out_ready),                                                           //   input,    width = 1,           out.ready
		.out_valid         (crosser_001_out_valid),                                                           //  output,    width = 1,              .valid
		.out_startofpacket (crosser_001_out_startofpacket),                                                   //  output,    width = 1,              .startofpacket
		.out_endofpacket   (crosser_001_out_endofpacket),                                                     //  output,    width = 1,              .endofpacket
		.out_channel       (crosser_001_out_channel),                                                         //  output,    width = 2,              .channel
		.out_data          (crosser_001_out_data),                                                            //  output,  width = 102,              .data
		.in_empty          (1'b0),                                                                            // (terminated),                             
		.in_error          (1'b0),                                                                            // (terminated),                             
		.out_empty         (),                                                                                // (terminated),                             
		.out_error         ()                                                                                 // (terminated),                             
	);

	subsys_ftile_25gbe_1588_hs_clk_xer_1940_uibngoq #(
		.DATA_WIDTH          (102),
		.BITS_PER_SYMBOL     (102),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (2),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0),
		.SYNC_RESET          (1)
	) crosser_002 (
		.in_clk            (subsys_ftile_25gbe_1588_dmaclkout_out_clk_clk),                                   //   input,    width = 1,        in_clk.clk
		.in_reset          (ftile_25gbe_tx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1,  in_clk_reset.reset
		.out_clk           (subsys_ftile_25gbe_1588_csrclk_out_clk_clk),                                      //   input,    width = 1,       out_clk.clk
		.out_reset         (subsys_ftile_25gbe_1588_csr_reset_reset_bridge_in_reset_reset),                   //   input,    width = 1, out_clk_reset.reset
		.in_ready          (rsp_demux_src0_ready),                                                            //  output,    width = 1,            in.ready
		.in_valid          (rsp_demux_src0_valid),                                                            //   input,    width = 1,              .valid
		.in_startofpacket  (rsp_demux_src0_startofpacket),                                                    //   input,    width = 1,              .startofpacket
		.in_endofpacket    (rsp_demux_src0_endofpacket),                                                      //   input,    width = 1,              .endofpacket
		.in_channel        (rsp_demux_src0_channel),                                                          //   input,    width = 2,              .channel
		.in_data           (rsp_demux_src0_data),                                                             //   input,  width = 102,              .data
		.out_ready         (crosser_002_out_ready),                                                           //   input,    width = 1,           out.ready
		.out_valid         (crosser_002_out_valid),                                                           //  output,    width = 1,              .valid
		.out_startofpacket (crosser_002_out_startofpacket),                                                   //  output,    width = 1,              .startofpacket
		.out_endofpacket   (crosser_002_out_endofpacket),                                                     //  output,    width = 1,              .endofpacket
		.out_channel       (crosser_002_out_channel),                                                         //  output,    width = 2,              .channel
		.out_data          (crosser_002_out_data),                                                            //  output,  width = 102,              .data
		.in_empty          (1'b0),                                                                            // (terminated),                             
		.in_error          (1'b0),                                                                            // (terminated),                             
		.out_empty         (),                                                                                // (terminated),                             
		.out_error         ()                                                                                 // (terminated),                             
	);

	subsys_ftile_25gbe_1588_hs_clk_xer_1940_uibngoq #(
		.DATA_WIDTH          (102),
		.BITS_PER_SYMBOL     (102),
		.USE_PACKETS         (1),
		.USE_CHANNEL         (1),
		.CHANNEL_WIDTH       (2),
		.USE_ERROR           (0),
		.ERROR_WIDTH         (1),
		.VALID_SYNC_DEPTH    (2),
		.READY_SYNC_DEPTH    (2),
		.USE_OUTPUT_PIPELINE (0),
		.SYNC_RESET          (1)
	) crosser_003 (
		.in_clk            (subsys_ftile_25gbe_1588_dmaclkout_out_clk_clk),                                   //   input,    width = 1,        in_clk.clk
		.in_reset          (ftile_25gbe_rx_dma_ch1_csr_agent_rsp_fifo_clk_reset_reset_bridge_in_reset_reset), //   input,    width = 1,  in_clk_reset.reset
		.out_clk           (subsys_ftile_25gbe_1588_csrclk_out_clk_clk),                                      //   input,    width = 1,       out_clk.clk
		.out_reset         (subsys_ftile_25gbe_1588_csr_reset_reset_bridge_in_reset_reset),                   //   input,    width = 1, out_clk_reset.reset
		.in_ready          (rsp_demux_001_src0_ready),                                                        //  output,    width = 1,            in.ready
		.in_valid          (rsp_demux_001_src0_valid),                                                        //   input,    width = 1,              .valid
		.in_startofpacket  (rsp_demux_001_src0_startofpacket),                                                //   input,    width = 1,              .startofpacket
		.in_endofpacket    (rsp_demux_001_src0_endofpacket),                                                  //   input,    width = 1,              .endofpacket
		.in_channel        (rsp_demux_001_src0_channel),                                                      //   input,    width = 2,              .channel
		.in_data           (rsp_demux_001_src0_data),                                                         //   input,  width = 102,              .data
		.out_ready         (crosser_003_out_ready),                                                           //   input,    width = 1,           out.ready
		.out_valid         (crosser_003_out_valid),                                                           //  output,    width = 1,              .valid
		.out_startofpacket (crosser_003_out_startofpacket),                                                   //  output,    width = 1,              .startofpacket
		.out_endofpacket   (crosser_003_out_endofpacket),                                                     //  output,    width = 1,              .endofpacket
		.out_channel       (crosser_003_out_channel),                                                         //  output,    width = 2,              .channel
		.out_data          (crosser_003_out_data),                                                            //  output,  width = 102,              .data
		.in_empty          (1'b0),                                                                            // (terminated),                             
		.in_error          (1'b0),                                                                            // (terminated),                             
		.out_empty         (),                                                                                // (terminated),                             
		.out_error         ()                                                                                 // (terminated),                             
	);

endmodule
