// Seed: 38894596
module module_0;
  id_1(
      -1
  );
  assign module_1.type_13 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  always id_5 = id_6;
  supply1 id_7;
  uwire   id_8;
  assign id_4 = id_8 && -1;
  nor primCall (id_2, id_3, id_6);
  always id_7 = -1;
  wand id_9 = -1;
  assign id_7 = id_6 - id_6;
  wire id_10;
endmodule
