Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec 11 18:03:23 2018
| Host         : DESKTOP-MHVU08F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            2 |
|     10 |            1 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              68 |           14 |
| No           | No                    | Yes                    |             122 |           26 |
| No           | Yes                   | No                     |              24 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             134 |           28 |
| Yes          | Yes                   | No                     |              20 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------------------------------------------+-------------------------------+------------------+----------------+
|         Clock Signal        |                   Enable Signal                   |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-----------------------------+---------------------------------------------------+-------------------------------+------------------+----------------+
|  clk_wiz_0_inst/out_BUFG[0] |                                                   | rst_IBUF                      |                2 |              4 |
|  clk_IBUF_BUFG              | key_de/inst/inst/Ps2Interface_i/bits_count        | rst_IBUF                      |                1 |              8 |
|  clk_wiz_0_inst/out_BUFG[1] | key_de/E[0]                                       | rst_IBUF                      |                1 |              8 |
|  clk_IBUF_BUFG              | key_de/op/E[0]                                    | rst_IBUF                      |                2 |             10 |
|  clk_IBUF_BUFG              | key_de/inst/inst/Ps2Interface_i/rx_finish         | rst_IBUF                      |                2 |             16 |
|  clk_IBUF_BUFG              | key_de/inst/inst/Ps2Interface_i/rx_valid          | rst_IBUF                      |                2 |             16 |
|  clk_wiz_0_inst/out_BUFG[1] | mem_addr_gen_inst/pos_y[7]_i_1_n_0                | rst_IBUF                      |                5 |             16 |
|  clk_wiz_0_inst/out_BUFG[1] | mem_addr_gen_inst/pos_x[8]_i_1_n_0                | rst_IBUF                      |                5 |             18 |
|  clk_IBUF_BUFG              | key_de/key                                        | rst_IBUF                      |                5 |             20 |
|  clk_wiz_0_inst/out_BUFG[0] |                                                   |                               |                7 |             20 |
|  clk_wiz_0_inst/out_BUFG[0] |                                                   | vga_inst/pixel_cnt[9]_i_1_n_0 |                5 |             20 |
|  clk_wiz_0_inst/out_BUFG[0] | vga_inst/line_cnt                                 | vga_inst/line_cnt[9]_i_1_n_0  |                3 |             20 |
|  clk_IBUF_BUFG              | key_de/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst_IBUF                      |                5 |             22 |
|  clk_IBUF_BUFG              |                                                   |                               |                7 |             48 |
|  clk_IBUF_BUFG              |                                                   | rst_IBUF                      |               26 |            122 |
+-----------------------------+---------------------------------------------------+-------------------------------+------------------+----------------+


