```verilog
module TopModule(
    output reg zero
);

always @(*) begin
    zero = 0;
end

endmodule
```