{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741092076613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741092076613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 04 13:41:16 2025 " "Processing started: Tue Mar 04 13:41:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741092076613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741092076613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seven_segment_display -c seven_segment_display " "Command: quartus_map --read_settings_files=on --write_settings_files=off seven_segment_display -c seven_segment_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741092076613 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741092077087 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741092077087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segment_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_display-behavior " "Found design unit 1: seven_segment_display-behavior" {  } { { "seven_segment_display.vhd" "" { Text "C:/Users/kokoa/Hardware_Course_Year2/seven_segment_display/seven_segment_display.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741092086983 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_display " "Found entity 1: seven_segment_display" {  } { { "seven_segment_display.vhd" "" { Text "C:/Users/kokoa/Hardware_Course_Year2/seven_segment_display/seven_segment_display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741092086983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741092086983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/even_parity_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/even_parity_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 even_parity_checker-behavior " "Found design unit 1: even_parity_checker-behavior" {  } { { "output_files/even_parity_checker.vhd" "" { Text "C:/Users/kokoa/Hardware_Course_Year2/seven_segment_display/output_files/even_parity_checker.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741092086985 ""} { "Info" "ISGN_ENTITY_NAME" "1 even_parity_checker " "Found entity 1: even_parity_checker" {  } { { "output_files/even_parity_checker.vhd" "" { Text "C:/Users/kokoa/Hardware_Course_Year2/seven_segment_display/output_files/even_parity_checker.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741092086985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741092086985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/top_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/top_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_module-structural " "Found design unit 1: top_module-structural" {  } { { "output_files/top_module.vhd" "" { Text "C:/Users/kokoa/Hardware_Course_Year2/seven_segment_display/output_files/top_module.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741092086989 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "output_files/top_module.vhd" "" { Text "C:/Users/kokoa/Hardware_Course_Year2/seven_segment_display/output_files/top_module.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741092086989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741092086989 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741092087029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "even_parity_checker even_parity_checker:Parity_Checker " "Elaborating entity \"even_parity_checker\" for hierarchy \"even_parity_checker:Parity_Checker\"" {  } { { "output_files/top_module.vhd" "Parity_Checker" { Text "C:/Users/kokoa/Hardware_Course_Year2/seven_segment_display/output_files/top_module.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741092087046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_display seven_segment_display:Display " "Elaborating entity \"seven_segment_display\" for hierarchy \"seven_segment_display:Display\"" {  } { { "output_files/top_module.vhd" "Display" { Text "C:/Users/kokoa/Hardware_Course_Year2/seven_segment_display/output_files/top_module.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741092087057 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741092087497 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741092087902 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741092087902 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741092087982 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741092087982 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741092087982 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741092087982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741092088012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 04 13:41:28 2025 " "Processing ended: Tue Mar 04 13:41:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741092088012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741092088012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741092088012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741092088012 ""}
