<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2024.1.0.34.2" title="soc_gpio2" device="LFD2NX-40-8BG256C" performance_grade="8_High-Performance_1.0V" family_int="jd5s00" device_int="jd5s30" package_int="CABGA256" operation_int="COM" speed_int="11" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="synplify" default_strategy="Strategy1">
        <Options def_top="soc_gpio2_Top">
            <Option name="include path" value="."/>
            <Option name="top" value="soc_gpio2_Top"/>
        </Options>
        <Source name="soc_gpio2/lib/latticesemi.com/ip/gpio0/1.7.0/gpio0.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="soc_gpio2/lib/latticesemi.com/ip/system0/2.3.1/system0.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="soc_gpio2/lib/latticesemi.com/ip/gpio2/1.7.0/gpio2.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="soc_gpio2/lib/latticesemi.com/ip/cpu0/2.7.0/cpu0.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="soc_gpio2/lib/latticesemi.com/ip/uart0/1.4.0/uart0.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="soc_gpio2/lib/latticesemi.com/module/ahbl2apb0/1.1.2/ahbl2apb0.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="soc_gpio2/lib/latticesemi.com/module/pll0/1.9.0/pll0.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="soc_gpio2/lib/latticesemi.com/module/osc0/1.4.0/osc0.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="soc_gpio2/lib/latticesemi.com/module/ahbl0/1.3.3/ahbl0.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="soc_gpio2/lib/latticesemi.com/module/apb0/1.2.1/apb0.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="soc_gpio2/soc_gpio2.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="soc_gpio2/soc_gpio2_Top.v" type="Verilog" type_short="Verilog">
            <Options top_module="soc_gpio2_Top"/>
        </Source>
        <Source name="source/impl_1/APB_PWM_CONTROLLERE.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/impl_1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
        <Source name="source/impl_1/soc_gpio2_top.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="soc_gpio21.sty"/>
</RadiantProject>
