{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669847133479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669847133479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 03:55:33 2022 " "Processing started: Thu Dec 01 03:55:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669847133479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669847133479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DATAPATH -c DATAPATH " "Command: quartus_map --read_settings_files=on --write_settings_files=off DATAPATH -c DATAPATH" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669847133479 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669847134000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669847134000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-bhv " "Found design unit 1: FSM-bhv" {  } { { "FSM.vhdl" "" { Text "E:/214/Project/Testing/FSM.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143516 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhdl" "" { Text "E:/214/Project/Testing/FSM.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669847143516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file zero.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_checker-zero_checker_bhv " "Found design unit 1: zero_checker-zero_checker_bhv" {  } { { "zero.vhdl" "" { Text "E:/214/Project/Testing/zero.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143516 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_checker " "Found entity 1: zero_checker" {  } { { "zero.vhdl" "" { Text "E:/214/Project/Testing/zero.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669847143516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhdl 6 3 " "Found 6 design units, including 3 entities, in source file signextend.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 se6-se6_bhv " "Found design unit 1: se6-se6_bhv" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Testing/signextend.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143516 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 se9-se9_bhv " "Found design unit 2: se9-se9_bhv" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Testing/signextend.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143516 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 se8-se8_bhv " "Found design unit 3: se8-se8_bhv" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Testing/signextend.vhdl" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143516 ""} { "Info" "ISGN_ENTITY_NAME" "1 se6 " "Found entity 1: se6" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Testing/signextend.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143516 ""} { "Info" "ISGN_ENTITY_NAME" "2 se9 " "Found entity 2: se9" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Testing/signextend.vhdl" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143516 ""} { "Info" "ISGN_ENTITY_NAME" "3 se8 " "Found entity 3: se8" {  } { { "signextend.vhdl" "" { Text "E:/214/Project/Testing/signextend.vhdl" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669847143516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_da_in_mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf_da_in_mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_DA_IN_MUX-arch " "Found design unit 1: RF_DA_IN_MUX-arch" {  } { { "RF_DA_IN_MUX.vhdl" "" { Text "E:/214/Project/Testing/RF_DA_IN_MUX.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143516 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_DA_IN_MUX " "Found entity 1: RF_DA_IN_MUX" {  } { { "RF_DA_IN_MUX.vhdl" "" { Text "E:/214/Project/Testing/RF_DA_IN_MUX.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669847143516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_ad_out1_mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf_ad_out1_mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_AD_OUT1_MUX-arch " "Found design unit 1: RF_AD_OUT1_MUX-arch" {  } { { "RF_AD_OUT1_MUX.vhdl" "" { Text "E:/214/Project/Testing/RF_AD_OUT1_MUX.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143516 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_AD_OUT1_MUX " "Found entity 1: RF_AD_OUT1_MUX" {  } { { "RF_AD_OUT1_MUX.vhdl" "" { Text "E:/214/Project/Testing/RF_AD_OUT1_MUX.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669847143516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_ad_in_mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf_ad_in_mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_AD_IN_MUX-arch " "Found design unit 1: RF_AD_IN_MUX-arch" {  } { { "RF_AD_IN_MUX.vhdl" "" { Text "E:/214/Project/Testing/RF_AD_IN_MUX.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143532 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_AD_IN_MUX " "Found entity 1: RF_AD_IN_MUX" {  } { { "RF_AD_IN_MUX.vhdl" "" { Text "E:/214/Project/Testing/RF_AD_IN_MUX.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669847143532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-arch " "Found design unit 1: RF-arch" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143532 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.vhdl" "" { Text "E:/214/Project/Testing/RF.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669847143532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priorityencoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file priorityencoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PEN-PEN_bhv " "Found design unit 1: PEN-PEN_bhv" {  } { { "priorityencoder.vhdl" "" { Text "E:/214/Project/Testing/priorityencoder.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143532 ""} { "Info" "ISGN_ENTITY_NAME" "1 PEN " "Found entity 1: PEN" {  } { { "priorityencoder.vhdl" "" { Text "E:/214/Project/Testing/priorityencoder.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669847143532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_blk-mem_blk_bhv " "Found design unit 1: mem_blk-mem_blk_bhv" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143532 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_blk " "Found entity 1: mem_blk" {  } { { "mem.vhdl" "" { Text "E:/214/Project/Testing/mem.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669847143532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lu-lu_bhv " "Found design unit 1: lu-lu_bhv" {  } { { "LU.vhdl" "" { Text "E:/214/Project/Testing/LU.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143532 ""} { "Info" "ISGN_ENTITY_NAME" "1 lu " "Found entity 1: lu" {  } { { "LU.vhdl" "" { Text "E:/214/Project/Testing/LU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669847143532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-IR_bhv " "Found design unit 1: IR-IR_bhv" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143532 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhdl" "" { Text "E:/214/Project/Testing/IR.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669847143532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATAPATH-bhv " "Found design unit 1: DATAPATH-bhv" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143532 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.vhdl" "" { Text "E:/214/Project/Testing/DATAPATH.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669847143532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-a1 " "Found design unit 1: ALU-a1" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143548 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "E:/214/Project/Testing/ALU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669847143548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t2_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T2_MUX-arch " "Found design unit 1: T2_MUX-arch" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143548 ""} { "Info" "ISGN_ENTITY_NAME" "1 T2_MUX " "Found entity 1: T2_MUX" {  } { { "T2_MUX.vhd" "" { Text "E:/214/Project/Testing/T2_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669847143548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t1_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T1_MUX-arch " "Found design unit 1: T1_MUX-arch" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143548 ""} { "Info" "ISGN_ENTITY_NAME" "1 T1_MUX " "Found entity 1: T1_MUX" {  } { { "T1_MUX.vhd" "" { Text "E:/214/Project/Testing/T1_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669847143548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_add_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_add_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_ADD_MUX-arch " "Found design unit 1: MEM_ADD_MUX-arch" {  } { { "MEM_ADD_MUX.vhd" "" { Text "E:/214/Project/Testing/MEM_ADD_MUX.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143548 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_ADD_MUX " "Found entity 1: MEM_ADD_MUX" {  } { { "MEM_ADD_MUX.vhd" "" { Text "E:/214/Project/Testing/MEM_ADD_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669847143548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alub_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alub_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUB_MUX-arch " "Found design unit 1: ALUB_MUX-arch" {  } { { "ALUB_MUX.vhd" "" { Text "E:/214/Project/Testing/ALUB_MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143548 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUB_MUX " "Found entity 1: ALUB_MUX" {  } { { "ALUB_MUX.vhd" "" { Text "E:/214/Project/Testing/ALUB_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669847143548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alua_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alua_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUA_MUX-arch " "Found design unit 1: ALUA_MUX-arch" {  } { { "ALUA_MUX.vhd" "" { Text "E:/214/Project/Testing/ALUA_MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143548 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUA_MUX " "Found entity 1: ALUA_MUX" {  } { { "ALUA_MUX.vhd" "" { Text "E:/214/Project/Testing/ALUA_MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669847143548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669847143548 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "opcode0 FSM.vhdl(143) " "VHDL error at FSM.vhdl(143): object \"opcode0\" is used but not declared" {  } { { "FSM.vhdl" "" { Text "E:/214/Project/Testing/FSM.vhdl" 143 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1669847143548 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669847143642 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 01 03:55:43 2022 " "Processing ended: Thu Dec 01 03:55:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669847143642 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669847143642 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669847143642 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669847143642 ""}
