module lfsr_1(clk,rst,seed,en_Seed,number);
	input clk, rst, en_seed;
	input [3:0]seed;
	output reg [3:0]ran_num;

	always @(posedge clk or negedge rst)
	begin
		if(rst==1'b0)
		begin
			ran_num <= 4'd0;
			seed <= 4'b0001;
		end
		else
		begin
			if (en_seed == 1'b1)
			begin
				ran_num <= {seed[2:0], seed[3] ^ seed[0]};
			end
		end
	end
endmodule
			
	