verilog work "F:/Documents/Tasks/Singapore/SUTD/ISTD/Computational Structures/MiniHardwareProject/MojoFulladder-master/MojoFulladder-master/work/planAhead/GGHH/GGHH.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "F:/Documents/Tasks/Singapore/SUTD/ISTD/Computational Structures/MiniHardwareProject/MojoFulladder-master/MojoFulladder-master/work/planAhead/GGHH/GGHH.srcs/sources_1/imports/verilog/decoder_3.v"
verilog work "F:/Documents/Tasks/Singapore/SUTD/ISTD/Computational Structures/MiniHardwareProject/MojoFulladder-master/MojoFulladder-master/work/planAhead/GGHH/GGHH.srcs/sources_1/imports/verilog/counter_2.v"
verilog work "F:/Documents/Tasks/Singapore/SUTD/ISTD/Computational Structures/MiniHardwareProject/MojoFulladder-master/MojoFulladder-master/work/planAhead/GGHH/GGHH.srcs/sources_1/imports/verilog/mojo_top_0.v"
