Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Dec  4 15:51:44 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file IR_Test_timing_summary_routed.rpt -pb IR_Test_timing_summary_routed.pb -rpx IR_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : IR_Test
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  81          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (159)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (158)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (159)
--------------------------
 There are 78 register/latch pins with no clock driven by root clock pin: FSM1/FSM_sequential_PS_reg[0]/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: FSM1/FSM_sequential_PS_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SlowClock/tmp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (158)
--------------------------------------------------
 There are 158 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.642        0.000                      0                   64        0.155        0.000                      0                   64        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.642        0.000                      0                   64        0.155        0.000                      0                   64        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.890ns (19.065%)  route 3.778ns (80.935%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  SlowClock/my_div.div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  SlowClock/my_div.div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.249     6.853    SlowClock/div_cnt[19]
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.977 f  SlowClock/my_div.div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.614     7.591    SlowClock/my_div.div_cnt[0]_i_6_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.715 f  SlowClock/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.950     8.665    SlowClock/my_div.div_cnt[0]_i_2_n_0
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.789 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.965     9.754    SlowClock/tmp_clk
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[25]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    SlowClock/my_div.div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.890ns (19.065%)  route 3.778ns (80.935%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  SlowClock/my_div.div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  SlowClock/my_div.div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.249     6.853    SlowClock/div_cnt[19]
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.977 f  SlowClock/my_div.div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.614     7.591    SlowClock/my_div.div_cnt[0]_i_6_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.715 f  SlowClock/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.950     8.665    SlowClock/my_div.div_cnt[0]_i_2_n_0
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.789 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.965     9.754    SlowClock/tmp_clk
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[26]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    SlowClock/my_div.div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.890ns (19.065%)  route 3.778ns (80.935%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  SlowClock/my_div.div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  SlowClock/my_div.div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.249     6.853    SlowClock/div_cnt[19]
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.977 f  SlowClock/my_div.div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.614     7.591    SlowClock/my_div.div_cnt[0]_i_6_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.715 f  SlowClock/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.950     8.665    SlowClock/my_div.div_cnt[0]_i_2_n_0
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.789 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.965     9.754    SlowClock/tmp_clk
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[27]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    SlowClock/my_div.div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.890ns (19.065%)  route 3.778ns (80.935%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  SlowClock/my_div.div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  SlowClock/my_div.div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.249     6.853    SlowClock/div_cnt[19]
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.977 f  SlowClock/my_div.div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.614     7.591    SlowClock/my_div.div_cnt[0]_i_6_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.715 f  SlowClock/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.950     8.665    SlowClock/my_div.div_cnt[0]_i_2_n_0
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.789 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.965     9.754    SlowClock/tmp_clk
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[28]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524    14.396    SlowClock/my_div.div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 0.890ns (20.799%)  route 3.389ns (79.201%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  SlowClock/my_div.div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  SlowClock/my_div.div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.249     6.853    SlowClock/div_cnt[19]
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.977 f  SlowClock/my_div.div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.614     7.591    SlowClock/my_div.div_cnt[0]_i_6_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.715 f  SlowClock/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.950     8.665    SlowClock/my_div.div_cnt[0]_i_2_n_0
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.789 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.576     9.365    SlowClock/tmp_clk
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[29]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y51         FDRE (Setup_fdre_C_R)       -0.524    14.396    SlowClock/my_div.div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.031    

Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 0.890ns (20.799%)  route 3.389ns (79.201%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  SlowClock/my_div.div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  SlowClock/my_div.div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.249     6.853    SlowClock/div_cnt[19]
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.977 f  SlowClock/my_div.div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.614     7.591    SlowClock/my_div.div_cnt[0]_i_6_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.715 f  SlowClock/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.950     8.665    SlowClock/my_div.div_cnt[0]_i_2_n_0
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.789 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.576     9.365    SlowClock/tmp_clk
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[30]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y51         FDRE (Setup_fdre_C_R)       -0.524    14.396    SlowClock/my_div.div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.031    

Slack (MET) :             5.031ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 0.890ns (20.799%)  route 3.389ns (79.201%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  SlowClock/my_div.div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  SlowClock/my_div.div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.249     6.853    SlowClock/div_cnt[19]
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.977 f  SlowClock/my_div.div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.614     7.591    SlowClock/my_div.div_cnt[0]_i_6_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.715 f  SlowClock/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.950     8.665    SlowClock/my_div.div_cnt[0]_i_2_n_0
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.789 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.576     9.365    SlowClock/tmp_clk
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.435    14.776    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[31]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y51         FDRE (Setup_fdre_C_R)       -0.524    14.396    SlowClock/my_div.div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.031    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.890ns (20.336%)  route 3.486ns (79.664%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  SlowClock/my_div.div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  SlowClock/my_div.div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.249     6.853    SlowClock/div_cnt[19]
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.977 f  SlowClock/my_div.div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.614     7.591    SlowClock/my_div.div_cnt[0]_i_6_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.715 f  SlowClock/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.950     8.665    SlowClock/my_div.div_cnt[0]_i_2_n_0
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.789 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.673     9.463    SlowClock/tmp_clk
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[21]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.524    14.502    SlowClock/my_div.div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.890ns (20.336%)  route 3.486ns (79.664%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  SlowClock/my_div.div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  SlowClock/my_div.div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.249     6.853    SlowClock/div_cnt[19]
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.977 f  SlowClock/my_div.div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.614     7.591    SlowClock/my_div.div_cnt[0]_i_6_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.715 f  SlowClock/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.950     8.665    SlowClock/my_div.div_cnt[0]_i_2_n_0
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.789 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.673     9.463    SlowClock/tmp_clk
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[22]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.524    14.502    SlowClock/my_div.div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 SlowClock/my_div.div_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.890ns (20.336%)  route 3.486ns (79.664%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  SlowClock/my_div.div_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  SlowClock/my_div.div_cnt_reg[19]/Q
                         net (fo=2, routed)           1.249     6.853    SlowClock/div_cnt[19]
    SLICE_X35Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.977 f  SlowClock/my_div.div_cnt[0]_i_6/O
                         net (fo=1, routed)           0.614     7.591    SlowClock/my_div.div_cnt[0]_i_6_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     7.715 f  SlowClock/my_div.div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.950     8.665    SlowClock/my_div.div_cnt[0]_i_2_n_0
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.789 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.673     9.463    SlowClock/tmp_clk
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[23]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.524    14.502    SlowClock/my_div.div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  5.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 SlowClock/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.371ns (66.793%)  route 0.184ns (33.207%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  SlowClock/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.184     1.794    SlowClock/div_cnt[24]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.948 r  SlowClock/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    SlowClock/div_cnt0_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.002 r  SlowClock/div_cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.002    SlowClock/data0[25]
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[25]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    SlowClock/my_div.div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 SlowClock/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.384ns (67.553%)  route 0.184ns (32.447%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  SlowClock/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.184     1.794    SlowClock/div_cnt[24]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.948 r  SlowClock/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    SlowClock/div_cnt0_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.015 r  SlowClock/div_cnt0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.015    SlowClock/data0[27]
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[27]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    SlowClock/my_div.div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 SlowClock/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.407ns (68.814%)  route 0.184ns (31.186%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  SlowClock/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.184     1.794    SlowClock/div_cnt[24]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.948 r  SlowClock/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    SlowClock/div_cnt0_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.038 r  SlowClock/div_cnt0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.038    SlowClock/data0[26]
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[26]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    SlowClock/my_div.div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 SlowClock/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.409ns (68.920%)  route 0.184ns (31.080%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  SlowClock/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.184     1.794    SlowClock/div_cnt[24]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.948 r  SlowClock/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    SlowClock/div_cnt0_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.040 r  SlowClock/div_cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.040    SlowClock/data0[28]
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  SlowClock/my_div.div_cnt_reg[28]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    SlowClock/my_div.div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 SlowClock/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.411ns (69.024%)  route 0.184ns (30.976%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  SlowClock/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.184     1.794    SlowClock/div_cnt[24]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.948 r  SlowClock/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    SlowClock/div_cnt0_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.989 r  SlowClock/div_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.989    SlowClock/div_cnt0_carry__5_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.042 r  SlowClock/div_cnt0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.042    SlowClock/data0[29]
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    SlowClock/my_div.div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 SlowClock/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.424ns (69.686%)  route 0.184ns (30.314%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  SlowClock/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.184     1.794    SlowClock/div_cnt[24]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.948 r  SlowClock/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    SlowClock/div_cnt0_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.989 r  SlowClock/div_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.989    SlowClock/div_cnt0_carry__5_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.055 r  SlowClock/div_cnt0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.055    SlowClock/data0[31]
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    SlowClock/my_div.div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 SlowClock/my_div.div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.447ns (70.790%)  route 0.184ns (29.210%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y49         FDRE                                         r  SlowClock/my_div.div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  SlowClock/my_div.div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.184     1.794    SlowClock/div_cnt[24]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.948 r  SlowClock/div_cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.949    SlowClock/div_cnt0_carry__4_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.989 r  SlowClock/div_cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.989    SlowClock/div_cnt0_carry__5_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.078 r  SlowClock/div_cnt0_carry__6/O[1]
                         net (fo=1, routed)           0.000     2.078    SlowClock/data0[30]
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    SlowClock/my_div.div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 SlowClock/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.080%)  route 0.376ns (66.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  SlowClock/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  SlowClock/my_div.div_cnt_reg[0]/Q
                         net (fo=4, routed)           0.148     1.734    SlowClock/div_cnt[0]
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.779 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.228     2.007    SlowClock/tmp_clk
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[29]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_R)         0.009     1.722    SlowClock/my_div.div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 SlowClock/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.080%)  route 0.376ns (66.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  SlowClock/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  SlowClock/my_div.div_cnt_reg[0]/Q
                         net (fo=4, routed)           0.148     1.734    SlowClock/div_cnt[0]
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.779 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.228     2.007    SlowClock/tmp_clk
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[30]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_R)         0.009     1.722    SlowClock/my_div.div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 SlowClock/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SlowClock/my_div.div_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.080%)  route 0.376ns (66.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    SlowClock/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  SlowClock/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  SlowClock/my_div.div_cnt_reg[0]/Q
                         net (fo=4, routed)           0.148     1.734    SlowClock/div_cnt[0]
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.779 r  SlowClock/my_div.div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.228     2.007    SlowClock/tmp_clk
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.829     1.957    SlowClock/clk_IBUF_BUFG
    SLICE_X34Y51         FDRE                                         r  SlowClock/my_div.div_cnt_reg[31]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_R)         0.009     1.722    SlowClock/my_div.div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   SlowClock/my_div.div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   SlowClock/my_div.div_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   SlowClock/my_div.div_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   SlowClock/my_div.div_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   SlowClock/my_div.div_cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   SlowClock/my_div.div_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   SlowClock/my_div.div_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   SlowClock/my_div.div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   SlowClock/my_div.div_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   SlowClock/my_div.div_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   SlowClock/my_div.div_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   SlowClock/my_div.div_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   SlowClock/my_div.div_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   SlowClock/my_div.div_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   SlowClock/my_div.div_cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           168 Endpoints
Min Delay           168 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IR
                            (input port)
  Destination:            IR_Dec
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.222ns  (logic 5.067ns (38.324%)  route 8.155ns (61.676%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  IR (IN)
                         net (fo=0)                   0.000     0.000    IR
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  IR_IBUF_inst/O
                         net (fo=6, routed)           4.088     5.541    FSM1/IR_In_OBUF
    SLICE_X36Y46         LUT4 (Prop_lut4_I0_O)        0.124     5.665 r  FSM1/IR_Dec_OBUF_inst_i_1/O
                         net (fo=38, routed)          4.067     9.732    IR_Dec_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490    13.222 r  IR_Dec_OBUF_inst/O
                         net (fo=0)                   0.000    13.222    IR_Dec
    G2                                                                r  IR_Dec (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_Out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.993ns  (logic 4.085ns (45.421%)  route 4.909ns (54.579%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[16]/C
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM2/FSM_onehot_PS_reg[16]/Q
                         net (fo=2, routed)           0.681     1.137    FSM2/FSM_onehot_PS_reg_n_0_[16]
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.261 r  FSM2/PWM_1_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           4.228     5.489    PWM_Out_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505     8.993 r  PWM_Out_OBUF_inst/O
                         net (fo=0)                   0.000     8.993    PWM_Out
    J1                                                                r  PWM_Out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR
                            (input port)
  Destination:            IR_In
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.944ns  (logic 4.979ns (55.663%)  route 3.966ns (44.337%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  IR (IN)
                         net (fo=0)                   0.000     0.000    IR
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  IR_IBUF_inst/O
                         net (fo=6, routed)           3.966     5.419    IR_In_OBUF
    W3                   OBUF (Prop_obuf_I_O)         3.525     8.944 r  IR_In_OBUF_inst/O
                         net (fo=0)                   0.000     8.944    IR_In
    W3                                                                r  IR_In (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[65]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.927ns  (logic 4.223ns (47.305%)  route 4.704ns (52.695%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[65]/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  FSM2/FSM_onehot_PS_reg[65]/Q
                         net (fo=2, routed)           0.971     1.390    FSM2/FSM_onehot_PS_reg_n_0_[65]
    SLICE_X36Y42         LUT2 (Prop_lut2_I0_O)        0.299     1.689 r  FSM2/PWM_0_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.733     5.422    PWM_0_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.927 r  PWM_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.927    PWM_0[0]
    U16                                                               r  PWM_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM1/FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IR_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.672ns  (logic 4.367ns (50.355%)  route 4.305ns (49.645%))
  Logic Levels:           4  (BUFG=1 FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE                         0.000     0.000 r  FSM1/FSM_sequential_PS_reg[0]/C
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.631     0.631 r  FSM1/FSM_sequential_PS_reg[0]/Q
                         net (fo=6, routed)           0.655     1.286    FSM1/PS[0]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.124     1.410 r  FSM1/IR_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.722     2.133    IR_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.229 r  IR_clk_OBUF_BUFG_inst/O
                         net (fo=79, routed)          2.928     5.156    IR_clk_OBUF_BUFG
    L2                   OBUF (Prop_obuf_I_O)         3.516     8.672 r  IR_clk_OBUF_inst/O
                         net (fo=0)                   0.000     8.672    IR_clk
    L2                                                                r  IR_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR
                            (input port)
  Destination:            FSM2/FSM_onehot_PS_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.086ns  (logic 1.825ns (22.573%)  route 6.261ns (77.427%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  IR (IN)
                         net (fo=0)                   0.000     0.000    IR
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  IR_IBUF_inst/O
                         net (fo=6, routed)           4.088     5.541    FSM1/IR_In_OBUF
    SLICE_X36Y46         LUT4 (Prop_lut4_I0_O)        0.124     5.665 f  FSM1/IR_Dec_OBUF_inst_i_1/O
                         net (fo=38, routed)          1.164     6.829    FSM2/IR_Dec_OBUF
    SLICE_X41Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.953 f  FSM2/FSM_onehot_PS[0]_i_2/O
                         net (fo=1, routed)           1.009     7.962    FSM2/FSM_onehot_PS[0]_i_2_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.086 r  FSM2/FSM_onehot_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     8.086    FSM2/FSM_onehot_PS[0]_i_1_n_0
    SLICE_X40Y45         FDRE                                         r  FSM2/FSM_onehot_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.038ns  (logic 4.081ns (50.768%)  route 3.957ns (49.232%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[16]/C
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM2/FSM_onehot_PS_reg[16]/Q
                         net (fo=2, routed)           0.681     1.137    FSM2/FSM_onehot_PS_reg_n_0_[16]
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.261 r  FSM2/PWM_1_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           3.277     4.537    PWM_Out_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501     8.038 r  PWM_1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.038    PWM_1[0]
    U19                                                               r  PWM_1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[74]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.851ns  (logic 4.089ns (52.077%)  route 3.762ns (47.923%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[74]/C
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM2/FSM_onehot_PS_reg[74]/Q
                         net (fo=2, routed)           0.672     1.128    FSM2/PWM_2_OBUF[1]
    SLICE_X36Y42         LUT2 (Prop_lut2_I0_O)        0.124     1.252 r  FSM2/PWM_2_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.091     4.342    PWM_2_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         3.509     7.851 r  PWM_2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.851    PWM_2[0]
    W18                                                               r  PWM_2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[74]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.149ns  (logic 3.970ns (55.539%)  route 3.178ns (44.461%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[74]_lopt_replica/C
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM2/FSM_onehot_PS_reg[74]_lopt_replica/Q
                         net (fo=1, routed)           3.178     3.634    lopt_2
    U15                  OBUF (Prop_obuf_I_O)         3.514     7.149 r  PWM_2_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.149    PWM_2[1]
    U15                                                               r  PWM_2[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[29]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            PWM_1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.107ns  (logic 3.965ns (55.793%)  route 3.142ns (44.207%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[29]_lopt_replica/C
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM2/FSM_onehot_PS_reg[29]_lopt_replica/Q
                         net (fo=1, routed)           3.142     3.598    lopt_1
    V19                  OBUF (Prop_obuf_I_O)         3.509     7.107 r  PWM_1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.107    PWM_1[1]
    V19                                                               r  PWM_1[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.417%)  route 0.065ns (31.583%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[30]/C
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM2/FSM_onehot_PS_reg[30]/Q
                         net (fo=2, routed)           0.065     0.206    FSM2/FSM_onehot_PS_reg_n_0_[30]
    SLICE_X41Y46         FDRE                                         r  FSM2/FSM_onehot_PS_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[32]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.213ns  (logic 0.141ns (66.316%)  route 0.072ns (33.684%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[31]/C
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM2/FSM_onehot_PS_reg[31]/Q
                         net (fo=2, routed)           0.072     0.213    FSM2/FSM_onehot_PS_reg_n_0_[31]
    SLICE_X40Y46         FDRE                                         r  FSM2/FSM_onehot_PS_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[35]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[36]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.128ns (50.175%)  route 0.127ns (49.825%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[35]/C
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM2/FSM_onehot_PS_reg[35]/Q
                         net (fo=2, routed)           0.127     0.255    FSM2/FSM_onehot_PS_reg_n_0_[35]
    SLICE_X38Y45         FDRE                                         r  FSM2/FSM_onehot_PS_reg[36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[37]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[38]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.718%)  route 0.117ns (45.282%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[37]/C
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM2/FSM_onehot_PS_reg[37]/Q
                         net (fo=2, routed)           0.117     0.258    FSM2/FSM_onehot_PS_reg_n_0_[37]
    SLICE_X39Y45         FDRE                                         r  FSM2/FSM_onehot_PS_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[54]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.414%)  route 0.118ns (45.586%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[30]/C
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM2/FSM_onehot_PS_reg[30]/Q
                         net (fo=2, routed)           0.118     0.259    FSM2/FSM_onehot_PS_reg_n_0_[30]
    SLICE_X41Y45         FDRE                                         r  FSM2/FSM_onehot_PS_reg[54]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[55]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[66]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.128ns (49.312%)  route 0.132ns (50.688%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[55]/C
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM2/FSM_onehot_PS_reg[55]/Q
                         net (fo=2, routed)           0.132     0.260    FSM2/FSM_onehot_PS_reg_n_0_[55]
    SLICE_X41Y45         FDRE                                         r  FSM2/FSM_onehot_PS_reg[66]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.939%)  route 0.134ns (51.061%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[24]/C
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM2/FSM_onehot_PS_reg[24]/Q
                         net (fo=2, routed)           0.134     0.262    FSM2/FSM_onehot_PS_reg_n_0_[24]
    SLICE_X41Y44         FDRE                                         r  FSM2/FSM_onehot_PS_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[56]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[57]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[56]/C
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM2/FSM_onehot_PS_reg[56]/Q
                         net (fo=2, routed)           0.121     0.262    FSM2/FSM_onehot_PS_reg_n_0_[56]
    SLICE_X38Y45         FDRE                                         r  FSM2/FSM_onehot_PS_reg[57]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.757%)  route 0.135ns (51.243%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[8]/C
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM2/FSM_onehot_PS_reg[8]/Q
                         net (fo=2, routed)           0.135     0.263    FSM2/FSM_onehot_PS_reg_n_0_[8]
    SLICE_X39Y46         FDRE                                         r  FSM2/FSM_onehot_PS_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM2/FSM_onehot_PS_reg[62]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM2/FSM_onehot_PS_reg[63]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE                         0.000     0.000 r  FSM2/FSM_onehot_PS_reg[62]/C
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM2/FSM_onehot_PS_reg[62]/Q
                         net (fo=2, routed)           0.135     0.263    FSM2/FSM_onehot_PS_reg_n_0_[62]
    SLICE_X41Y46         FDRE                                         r  FSM2/FSM_onehot_PS_reg[63]/D
  -------------------------------------------------------------------    -------------------





