##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: ADC_DelSig_1_Ext_CP_Clk               | N/A                   | Target: 64.00 MHz   | 
Clock: ADC_DelSig_1_Ext_CP_Clk(routed)       | N/A                   | Target: 64.00 MHz   | 
Clock: ADC_DelSig_1_theACLK                  | N/A                   | Target: 0.16 MHz    | 
Clock: ADC_DelSig_1_theACLK(fixed-function)  | N/A                   | Target: 0.16 MHz    | 
Clock: Clock_1                               | Frequency: 88.92 MHz  | Target: 1.00 MHz    | 
Clock: Clock_2                               | Frequency: 43.02 MHz  | Target: 1.00 MHz    | 
Clock: Clock_3                               | N/A                   | Target: 1.00 MHz    | 
Clock: Clock_4                               | N/A                   | Target: 1.00 MHz    | 
Clock: CyBUS_CLK                             | N/A                   | Target: 64.00 MHz   | 
Clock: CyILO                                 | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                                 | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                          | N/A                   | Target: 64.00 MHz   | 
Clock: CyPLL_OUT                             | N/A                   | Target: 64.00 MHz   | 
Clock: CyScBoostClk                          | N/A                   | Target: 10.67 MHz   | 
Clock: \ADC_DelSig_1:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        1e+006           988753      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        1e+006           976757      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name     Setup to Clk  Clock Name:Phase  
------------  ------------  ----------------  
Pin_6(0)_PAD  18235         Clock_2:R         
Pin_7(0)_PAD  18695         Clock_2:R         


                       3.2::Clock to Out
                       -----------------

Port Name     Clock to Out  Clock Name:Phase  
------------  ------------  ----------------  
Pin_3(0)_PAD  29033         Clock_1:R         
Pin_4(0)_PAD  28640         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
Pin_1(0)_PAD        Pin_3(0)_PAD             38016  
Pin_2(0)_PAD        Pin_4(0)_PAD             37420  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 88.92 MHz | Target: 1.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : \PWM1p:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM1p:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM1p:PWMUDB:genblk8:stsreg\/clock
Path slack     : 988753p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10747
-------------------------------------   ----- 
End-of-path arrival time (ps)           10747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1p:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM1p:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  988753  RISE       1
\PWM1p:PWMUDB:status_2\/main_1          macrocell2      2792   5082  988753  RISE       1
\PWM1p:PWMUDB:status_2\/q               macrocell2      3350   8432  988753  RISE       1
\PWM1p:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2315  10747  988753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1p:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 43.02 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QD:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QD:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 976757p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19013
-------------------------------------   ----- 
End-of-path arrival time (ps)           19013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell5    760    760  976757  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell6      0    760  976757  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell6   2740   3500  976757  RISE       1
\QD:Cnt16:CounterUDB:reload\/main_1                macrocell8      4216   7716  976757  RISE       1
\QD:Cnt16:CounterUDB:reload\/q                     macrocell8      3350  11066  976757  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2817  13883  976757  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell5   5130  19013  976757  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell6      0  19013  976757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/clock              datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QD:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QD:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 976757p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19013
-------------------------------------   ----- 
End-of-path arrival time (ps)           19013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell5    760    760  976757  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell6      0    760  976757  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell6   2740   3500  976757  RISE       1
\QD:Cnt16:CounterUDB:reload\/main_1                macrocell8      4216   7716  976757  RISE       1
\QD:Cnt16:CounterUDB:reload\/q                     macrocell8      3350  11066  976757  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2817  13883  976757  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell5   5130  19013  976757  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell6      0  19013  976757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/clock              datapathcell6       0      0  RISE       1


5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1p:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM1p:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM1p:PWMUDB:genblk8:stsreg\/clock
Path slack     : 988753p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10747
-------------------------------------   ----- 
End-of-path arrival time (ps)           10747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1p:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM1p:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  988753  RISE       1
\PWM1p:PWMUDB:status_2\/main_1          macrocell2      2792   5082  988753  RISE       1
\PWM1p:PWMUDB:status_2\/q               macrocell2      3350   8432  988753  RISE       1
\PWM1p:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2315  10747  988753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1p:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QD:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QD:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 976757p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19013
-------------------------------------   ----- 
End-of-path arrival time (ps)           19013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell5    760    760  976757  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell6      0    760  976757  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell6   2740   3500  976757  RISE       1
\QD:Cnt16:CounterUDB:reload\/main_1                macrocell8      4216   7716  976757  RISE       1
\QD:Cnt16:CounterUDB:reload\/q                     macrocell8      3350  11066  976757  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2817  13883  976757  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell5   5130  19013  976757  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell6      0  19013  976757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/clock              datapathcell6       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 980057p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13883
-------------------------------------   ----- 
End-of-path arrival time (ps)           13883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell5    760    760  976757  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell6      0    760  976757  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell6   2740   3500  976757  RISE       1
\QD:Cnt16:CounterUDB:reload\/main_1                macrocell8      4216   7716  976757  RISE       1
\QD:Cnt16:CounterUDB:reload\/q                     macrocell8      3350  11066  976757  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2817  13883  980057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell5       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QD:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QD:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 980058p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13882
-------------------------------------   ----- 
End-of-path arrival time (ps)           13882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell5    760    760  976757  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell6      0    760  976757  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell6   2740   3500  976757  RISE       1
\QD:Cnt16:CounterUDB:reload\/main_1                macrocell8      4216   7716  976757  RISE       1
\QD:Cnt16:CounterUDB:reload\/q                     macrocell8      3350  11066  976757  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell6   2816  13882  980058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/clock              datapathcell6       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1203\/q
Path End       : \QD:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QD:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 983164p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10776
-------------------------------------   ----- 
End-of-path arrival time (ps)           10776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1203\/clock_0                                      macrocell45         0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QD:Net_1203\/q                                    macrocell45     1250   1250  979879  RISE       1
\QD:Cnt16:CounterUDB:count_enable\/main_2          macrocell12     3379   4629  979879  RISE       1
\QD:Cnt16:CounterUDB:count_enable\/q               macrocell12     3350   7979  979879  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell6   2797  10776  983164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/clock              datapathcell6       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1203\/q
Path End       : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 983179p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10761
-------------------------------------   ----- 
End-of-path arrival time (ps)           10761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1203\/clock_0                                      macrocell45         0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QD:Net_1203\/q                                    macrocell45     1250   1250  979879  RISE       1
\QD:Cnt16:CounterUDB:count_enable\/main_2          macrocell12     3379   4629  979879  RISE       1
\QD:Cnt16:CounterUDB:count_enable\/q               macrocell12     3350   7979  979879  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell5   2782  10761  983179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell5       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_B_filt\/q
Path End       : \QD:Net_1251\/main_7
Capture Clock  : \QD:Net_1251\/clock_0
Path slack     : 983803p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12687
-------------------------------------   ----- 
End-of-path arrival time (ps)           12687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_filt\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:quad_B_filt\/q  macrocell47   1250   1250  983803  RISE       1
\QD:Net_1251_split\/main_3   macrocell43   5162   6412  983803  RISE       1
\QD:Net_1251_split\/q        macrocell43   3350   9762  983803  RISE       1
\QD:Net_1251\/main_7         macrocell38   2925  12687  983803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1251\/clock_0                                      macrocell38         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:state_0\/q
Path End       : \QD:Net_1203\/main_5
Capture Clock  : \QD:Net_1203\/clock_0
Path slack     : 983820p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12670
-------------------------------------   ----- 
End-of-path arrival time (ps)           12670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_0\/clock_0                              macrocell51         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:state_0\/q     macrocell51   1250   1250  983820  RISE       1
\QD:Net_1203_split\/main_6  macrocell1    5785   7035  983820  RISE       1
\QD:Net_1203_split\/q       macrocell1    3350  10385  983820  RISE       1
\QD:Net_1203\/main_5        macrocell45   2284  12670  983820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1203\/clock_0                                      macrocell45         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QD:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QD:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 985200p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14300
-------------------------------------   ----- 
End-of-path arrival time (ps)           14300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  976757  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  976757  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  976757  RISE       1
\QD:Cnt16:CounterUDB:status_3\/main_0            macrocell11     5133   8633  985200  RISE       1
\QD:Cnt16:CounterUDB:status_3\/q                 macrocell11     3350  11983  985200  RISE       1
\QD:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell5    2317  14300  985200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                 statusicell5        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QD:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QD:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 985368p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14132
-------------------------------------   ----- 
End-of-path arrival time (ps)           14132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell5   1370   1370  985368  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell6      0   1370  985368  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell6   2260   3630  985368  RISE       1
\QD:Cnt16:CounterUDB:status_0\/main_0             macrocell9      2603   6233  985368  RISE       1
\QD:Cnt16:CounterUDB:status_0\/q                  macrocell9      3350   9583  985368  RISE       1
\QD:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell5    4549  14132  985368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                 statusicell5        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QD:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QD:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 986743p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12757
-------------------------------------   ----- 
End-of-path arrival time (ps)           12757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  978111  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  978111  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  978111  RISE       1
\QD:Cnt16:CounterUDB:status_2\/main_0            macrocell10     3701   7091  986743  RISE       1
\QD:Cnt16:CounterUDB:status_2\/q                 macrocell10     3350  10441  986743  RISE       1
\QD:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell5    2316  12757  986743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                 statusicell5        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QD:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QD:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 987844p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8646
-------------------------------------   ---- 
End-of-path arrival time (ps)           8646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  976757  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  976757  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  976757  RISE       1
\QD:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell40     5146   8646  987844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:underflow_reg_i\/clock_0              macrocell40         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QD:Net_1275\/main_0
Capture Clock  : \QD:Net_1275\/clock_0
Path slack     : 987848p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8642
-------------------------------------   ---- 
End-of-path arrival time (ps)           8642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  976757  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  976757  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  976757  RISE       1
\QD:Net_1275\/main_0                             macrocell41     5142   8642  987848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1275\/clock_0                                      macrocell41         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:state_0\/q
Path End       : \QD:bQuadDec:error\/main_5
Capture Clock  : \QD:bQuadDec:error\/clock_0
Path slack     : 987996p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8494
-------------------------------------   ---- 
End-of-path arrival time (ps)           8494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_0\/clock_0                              macrocell51         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:state_0\/q     macrocell51   1250   1250  983820  RISE       1
\QD:bQuadDec:error\/main_5  macrocell49   7244   8494  987996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:error\/clock_0                                macrocell49         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:error\/q
Path End       : \QD:Net_1251\/main_4
Capture Clock  : \QD:Net_1251\/clock_0
Path slack     : 988087p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8403
-------------------------------------   ---- 
End-of-path arrival time (ps)           8403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:error\/clock_0                                macrocell49         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:error\/q  macrocell49   1250   1250  984022  RISE       1
\QD:Net_1251\/main_4   macrocell38   7153   8403  988087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1251\/clock_0                                      macrocell38         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:error\/q
Path End       : \QD:bQuadDec:state_1\/main_3
Capture Clock  : \QD:bQuadDec:state_1\/clock_0
Path slack     : 988087p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8403
-------------------------------------   ---- 
End-of-path arrival time (ps)           8403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:error\/clock_0                                macrocell49         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:error\/q         macrocell49   1250   1250  984022  RISE       1
\QD:bQuadDec:state_1\/main_3  macrocell50   7153   8403  988087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_1\/clock_0                              macrocell50         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1251\/q
Path End       : \QD:bQuadDec:Stsreg\/status_1
Capture Clock  : \QD:bQuadDec:Stsreg\/clock
Path slack     : 988089p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11411
-------------------------------------   ----- 
End-of-path arrival time (ps)           11411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1251\/clock_0                                      macrocell38         0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\QD:Net_1251\/q                macrocell38    1250   1250  985075  RISE       1
\QD:Net_611\/main_1            macrocell14    3888   5138  988089  RISE       1
\QD:Net_611\/q                 macrocell14    3350   8488  988089  RISE       1
\QD:bQuadDec:Stsreg\/status_1  statusicell6   2922  11411  988089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:Stsreg\/clock                                 statusicell6        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:error\/q
Path End       : \QD:bQuadDec:state_0\/main_3
Capture Clock  : \QD:bQuadDec:state_0\/clock_0
Path slack     : 988100p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8390
-------------------------------------   ---- 
End-of-path arrival time (ps)           8390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:error\/clock_0                                macrocell49         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:error\/q         macrocell49   1250   1250  984022  RISE       1
\QD:bQuadDec:state_0\/main_3  macrocell51   7140   8390  988100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_0\/clock_0                              macrocell51         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_B_filt\/q
Path End       : \QD:Net_1251\/main_3
Capture Clock  : \QD:Net_1251\/clock_0
Path slack     : 988571p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7919
-------------------------------------   ---- 
End-of-path arrival time (ps)           7919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_filt\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:quad_B_filt\/q  macrocell47   1250   1250  983803  RISE       1
\QD:Net_1251\/main_3         macrocell38   6669   7919  988571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1251\/clock_0                                      macrocell38         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_B_filt\/q
Path End       : \QD:bQuadDec:state_1\/main_2
Capture Clock  : \QD:bQuadDec:state_1\/clock_0
Path slack     : 988571p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7919
-------------------------------------   ---- 
End-of-path arrival time (ps)           7919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_filt\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:quad_B_filt\/q   macrocell47   1250   1250  983803  RISE       1
\QD:bQuadDec:state_1\/main_2  macrocell50   6669   7919  988571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_1\/clock_0                              macrocell50         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_B_filt\/q
Path End       : \QD:bQuadDec:state_0\/main_2
Capture Clock  : \QD:bQuadDec:state_0\/clock_0
Path slack     : 988581p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7909
-------------------------------------   ---- 
End-of-path arrival time (ps)           7909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_filt\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:quad_B_filt\/q   macrocell47   1250   1250  983803  RISE       1
\QD:bQuadDec:state_0\/main_2  macrocell51   6659   7909  988581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_0\/clock_0                              macrocell51         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QD:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QD:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 988637p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10863
-------------------------------------   ----- 
End-of-path arrival time (ps)           10863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  976757  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  976757  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  976757  RISE       1
\QD:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell5    7363  10863  988637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                 statusicell5        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1p:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM1p:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM1p:PWMUDB:genblk8:stsreg\/clock
Path slack     : 988753p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10747
-------------------------------------   ----- 
End-of-path arrival time (ps)           10747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1p:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM1p:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  988753  RISE       1
\PWM1p:PWMUDB:status_2\/main_1          macrocell2      2792   5082  988753  RISE       1
\PWM1p:PWMUDB:status_2\/q               macrocell2      3350   8432  988753  RISE       1
\PWM1p:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2315  10747  988753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1p:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1251\/q
Path End       : \QD:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QD:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 988807p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5133
-------------------------------------   ---- 
End-of-path arrival time (ps)           5133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1251\/clock_0                                      macrocell38         0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QD:Net_1251\/q                                    macrocell38     1250   1250  985075  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell6   3883   5133  988807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/clock              datapathcell6       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1251\/q
Path End       : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 988817p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5123
-------------------------------------   ---- 
End-of-path arrival time (ps)           5123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1251\/clock_0                                      macrocell38         0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QD:Net_1251\/q                                    macrocell38     1250   1250  985075  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell5   3873   5123  988817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell5       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1p:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM1p:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM1p:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 988857p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1p:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM1p:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  988753  RISE       1
\PWM1p:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2793   5083  988857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1p:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:state_0\/q
Path End       : \QD:Net_1203\/main_4
Capture Clock  : \QD:Net_1203\/clock_0
Path slack     : 988891p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7599
-------------------------------------   ---- 
End-of-path arrival time (ps)           7599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_0\/clock_0                              macrocell51         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:state_0\/q  macrocell51   1250   1250  983820  RISE       1
\QD:Net_1203\/main_4     macrocell45   6349   7599  988891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1203\/clock_0                                      macrocell45         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1y:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM1y:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM1y:PWMUDB:genblk8:stsreg\/clock
Path slack     : 988932p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10568
-------------------------------------   ----- 
End-of-path arrival time (ps)           10568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1y:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM1y:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell3   2290   2290  988932  RISE       1
\PWM1y:PWMUDB:status_2\/main_1          macrocell4      2685   4975  988932  RISE       1
\PWM1y:PWMUDB:status_2\/q               macrocell4      3350   8325  988932  RISE       1
\PWM1y:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2243  10568  988932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1y:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1y:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM1y:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM1y:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 988950p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4990
-------------------------------------   ---- 
End-of-path arrival time (ps)           4990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1y:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM1y:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell3   2290   2290  988932  RISE       1
\PWM1y:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell3   2700   4990  988950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1y:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QD:bQuadDec:Stsreg\/status_0
Capture Clock  : \QD:bQuadDec:Stsreg\/clock
Path slack     : 989107p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10393
-------------------------------------   ----- 
End-of-path arrival time (ps)           10393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:prevCompare\/clock_0                  macrocell42         0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\QD:Cnt16:CounterUDB:prevCompare\/q  macrocell42    1250   1250  987770  RISE       1
\QD:Net_530\/main_2                  macrocell13    3480   4730  989107  RISE       1
\QD:Net_530\/q                       macrocell13    3350   8080  989107  RISE       1
\QD:bQuadDec:Stsreg\/status_0        statusicell6   2313  10393  989107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:Stsreg\/clock                                 statusicell6        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2p:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM2p:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM2p:PWMUDB:genblk8:stsreg\/clock
Path slack     : 989237p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10263
-------------------------------------   ----- 
End-of-path arrival time (ps)           10263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2p:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM2p:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell2   2290   2290  989237  RISE       1
\PWM2p:PWMUDB:status_2\/main_1          macrocell3      2302   4592  989237  RISE       1
\PWM2p:PWMUDB:status_2\/q               macrocell3      3350   7942  989237  RISE       1
\PWM2p:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2322  10263  989237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2p:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_A_filt\/q
Path End       : \QD:Net_1251\/main_2
Capture Clock  : \QD:Net_1251\/clock_0
Path slack     : 989273p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7217
-------------------------------------   ---- 
End-of-path arrival time (ps)           7217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_filt\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:quad_A_filt\/q  macrocell46   1250   1250  984491  RISE       1
\QD:Net_1251\/main_2         macrocell38   5967   7217  989273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1251\/clock_0                                      macrocell38         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_A_filt\/q
Path End       : \QD:bQuadDec:state_1\/main_1
Capture Clock  : \QD:bQuadDec:state_1\/clock_0
Path slack     : 989273p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7217
-------------------------------------   ---- 
End-of-path arrival time (ps)           7217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_filt\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:quad_A_filt\/q   macrocell46   1250   1250  984491  RISE       1
\QD:bQuadDec:state_1\/main_1  macrocell50   5967   7217  989273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_1\/clock_0                              macrocell50         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_A_filt\/q
Path End       : \QD:bQuadDec:state_0\/main_1
Capture Clock  : \QD:bQuadDec:state_0\/clock_0
Path slack     : 989287p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7203
-------------------------------------   ---- 
End-of-path arrival time (ps)           7203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_filt\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:quad_A_filt\/q   macrocell46   1250   1250  984491  RISE       1
\QD:bQuadDec:state_0\/main_1  macrocell51   5953   7203  989287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_0\/clock_0                              macrocell51         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:state_1\/q
Path End       : \QD:bQuadDec:error\/main_4
Capture Clock  : \QD:bQuadDec:error\/clock_0
Path slack     : 989316p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7174
-------------------------------------   ---- 
End-of-path arrival time (ps)           7174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_1\/clock_0                              macrocell50         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:state_1\/q     macrocell50   1250   1250  984594  RISE       1
\QD:bQuadDec:error\/main_4  macrocell49   5924   7174  989316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:error\/clock_0                                macrocell49         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2y:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM2y:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM2y:PWMUDB:genblk8:stsreg\/clock
Path slack     : 989360p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10140
-------------------------------------   ----- 
End-of-path arrival time (ps)           10140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2y:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM2y:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  989360  RISE       1
\PWM2y:PWMUDB:status_2\/main_1          macrocell5      2240   4530  989360  RISE       1
\PWM2y:PWMUDB:status_2\/q               macrocell5      3350   7880  989360  RISE       1
\PWM2y:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2260  10140  989360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2y:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2p:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM2p:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM2p:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 989364p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2p:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM2p:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  989237  RISE       1
\PWM2p:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2286   4576  989364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2p:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QD:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QD:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 989376p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7114
-------------------------------------   ---- 
End-of-path arrival time (ps)           7114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  978111  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  978111  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  978111  RISE       1
\QD:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell39     3724   7114  989376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:overflow_reg_i\/clock_0               macrocell39         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2y:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM2y:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM2y:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 989424p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2y:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM2y:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   2290   2290  989360  RISE       1
\PWM2y:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   2226   4516  989424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2y:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:error\/q
Path End       : \QD:bQuadDec:Stsreg\/status_3
Capture Clock  : \QD:bQuadDec:Stsreg\/clock
Path slack     : 989695p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9805
-------------------------------------   ---- 
End-of-path arrival time (ps)           9805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:error\/clock_0                                macrocell49         0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\QD:bQuadDec:error\/q          macrocell49    1250   1250  984022  RISE       1
\QD:bQuadDec:Stsreg\/status_3  statusicell6   8555   9805  989695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:Stsreg\/clock                                 statusicell6        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2p:PWMUDB:runmode_enable\/q
Path End       : \PWM2p:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM2p:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 989756p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2p:PWMUDB:runmode_enable\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM2p:PWMUDB:runmode_enable\/q        macrocell26     1250   1250  989654  RISE       1
\PWM2p:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   2934   4184  989756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2p:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1p:PWMUDB:runmode_enable\/q
Path End       : \PWM1p:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM1p:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 989773p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1p:PWMUDB:runmode_enable\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM1p:PWMUDB:runmode_enable\/q        macrocell22     1250   1250  989684  RISE       1
\PWM1p:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2917   4167  989773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1p:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2y:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM2y:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM2y:PWMUDB:prevCompare1\/clock_0
Path slack     : 989786p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6704
-------------------------------------   ---- 
End-of-path arrival time (ps)           6704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2y:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM2y:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  989786  RISE       1
\PWM2y:PWMUDB:prevCompare1\/main_0    macrocell35     4194   6704  989786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2y:PWMUDB:prevCompare1\/clock_0                        macrocell35         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1y:PWMUDB:runmode_enable\/q
Path End       : \PWM1y:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM1y:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 989840p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4100
-------------------------------------   ---- 
End-of-path arrival time (ps)           4100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1y:PWMUDB:runmode_enable\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM1y:PWMUDB:runmode_enable\/q        macrocell30     1250   1250  989813  RISE       1
\PWM1y:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell3   2850   4100  989840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1y:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_A_filt\/q
Path End       : \QD:bQuadDec:error\/main_1
Capture Clock  : \QD:bQuadDec:error\/clock_0
Path slack     : 989854p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6636
-------------------------------------   ---- 
End-of-path arrival time (ps)           6636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_filt\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:quad_A_filt\/q  macrocell46   1250   1250  984491  RISE       1
\QD:bQuadDec:error\/main_1   macrocell49   5386   6636  989854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:error\/clock_0                                macrocell49         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2y:PWMUDB:runmode_enable\/q
Path End       : \PWM2y:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM2y:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 989985p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3955
-------------------------------------   ---- 
End-of-path arrival time (ps)           3955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2y:PWMUDB:runmode_enable\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM2y:PWMUDB:runmode_enable\/q        macrocell34     1250   1250  989949  RISE       1
\PWM2y:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell4   2705   3955  989985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2y:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QD:Net_1275\/main_1
Capture Clock  : \QD:Net_1275\/clock_0
Path slack     : 990136p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6354
-------------------------------------   ---- 
End-of-path arrival time (ps)           6354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  978111  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  978111  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  978111  RISE       1
\QD:Net_1275\/main_1                             macrocell41     2964   6354  990136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1275\/clock_0                                      macrocell41         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:error\/q
Path End       : \QD:Net_1203\/main_2
Capture Clock  : \QD:Net_1203\/clock_0
Path slack     : 990233p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6257
-------------------------------------   ---- 
End-of-path arrival time (ps)           6257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:error\/clock_0                                macrocell49         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:error\/q  macrocell49   1250   1250  984022  RISE       1
\QD:Net_1203\/main_2   macrocell45   5007   6257  990233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1203\/clock_0                                      macrocell45         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:state_1\/q
Path End       : \QD:Net_1203\/main_3
Capture Clock  : \QD:Net_1203\/clock_0
Path slack     : 990242p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6248
-------------------------------------   ---- 
End-of-path arrival time (ps)           6248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_1\/clock_0                              macrocell50         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:state_1\/q  macrocell50   1250   1250  984594  RISE       1
\QD:Net_1203\/main_3     macrocell45   4998   6248  990242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1203\/clock_0                                      macrocell45         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QD:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QD:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 990271p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6219
-------------------------------------   ---- 
End-of-path arrival time (ps)           6219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell5   1370   1370  985368  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell6      0   1370  985368  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell6   2260   3630  985368  RISE       1
\QD:Cnt16:CounterUDB:prevCompare\/main_0          macrocell42     2589   6219  990271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:prevCompare\/clock_0                  macrocell42         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2p:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1178/main_1
Capture Clock  : Net_1178/clock_0
Path slack     : 990284p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           6206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2p:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM2p:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  990284  RISE       1
Net_1178/main_1                       macrocell29     3696   6206  990284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1178/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1260\/q
Path End       : \QD:bQuadDec:state_0\/main_0
Capture Clock  : \QD:bQuadDec:state_0\/clock_0
Path slack     : 990338p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6152
-------------------------------------   ---- 
End-of-path arrival time (ps)           6152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1260\/clock_0                                      macrocell48         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\QD:Net_1260\/q               macrocell48   1250   1250  980426  RISE       1
\QD:bQuadDec:state_0\/main_0  macrocell51   4902   6152  990338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_0\/clock_0                              macrocell51         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1p:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM1p:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM1p:PWMUDB:prevCompare1\/clock_0
Path slack     : 990454p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6036
-------------------------------------   ---- 
End-of-path arrival time (ps)           6036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1p:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM1p:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  990454  RISE       1
\PWM1p:PWMUDB:prevCompare1\/main_0    macrocell23     3526   6036  990454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1p:PWMUDB:prevCompare1\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_A_delayed_0\/q
Path End       : \QD:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QD:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 990652p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5838
-------------------------------------   ---- 
End-of-path arrival time (ps)           5838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_delayed_0\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:quad_A_delayed_0\/q       macrocell16   1250   1250  990652  RISE       1
\QD:bQuadDec:quad_A_delayed_1\/main_0  macrocell17   4588   5838  990652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_delayed_1\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1260\/q
Path End       : \QD:Net_1251\/main_1
Capture Clock  : \QD:Net_1251\/clock_0
Path slack     : 990713p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5777
-------------------------------------   ---- 
End-of-path arrival time (ps)           5777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1260\/clock_0                                      macrocell48         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\QD:Net_1260\/q       macrocell48   1250   1250  980426  RISE       1
\QD:Net_1251\/main_1  macrocell38   4527   5777  990713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1251\/clock_0                                      macrocell38         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1260\/q
Path End       : \QD:bQuadDec:state_1\/main_0
Capture Clock  : \QD:bQuadDec:state_1\/clock_0
Path slack     : 990713p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5777
-------------------------------------   ---- 
End-of-path arrival time (ps)           5777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1260\/clock_0                                      macrocell48         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\QD:Net_1260\/q               macrocell48   1250   1250  980426  RISE       1
\QD:bQuadDec:state_1\/main_0  macrocell50   4527   5777  990713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_1\/clock_0                              macrocell50         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_A_filt\/q
Path End       : \QD:Net_1203\/main_0
Capture Clock  : \QD:Net_1203\/clock_0
Path slack     : 990763p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5727
-------------------------------------   ---- 
End-of-path arrival time (ps)           5727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_filt\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:quad_A_filt\/q  macrocell46   1250   1250  984491  RISE       1
\QD:Net_1203\/main_0         macrocell45   4477   5727  990763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1203\/clock_0                                      macrocell45         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_A_filt\/q
Path End       : \QD:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QD:bQuadDec:quad_A_filt\/clock_0
Path slack     : 990763p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5727
-------------------------------------   ---- 
End-of-path arrival time (ps)           5727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_filt\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:quad_A_filt\/q       macrocell46   1250   1250  984491  RISE       1
\QD:bQuadDec:quad_A_filt\/main_3  macrocell46   4477   5727  990763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_filt\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_B_delayed_0\/q
Path End       : \QD:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QD:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 990790p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5700
-------------------------------------   ---- 
End-of-path arrival time (ps)           5700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_delayed_0\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:quad_B_delayed_0\/q       macrocell19   1250   1250  990790  RISE       1
\QD:bQuadDec:quad_B_delayed_1\/main_0  macrocell20   4450   5700  990790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_delayed_1\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1260\/q
Path End       : \QD:bQuadDec:error\/main_0
Capture Clock  : \QD:bQuadDec:error\/clock_0
Path slack     : 990811p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5679
-------------------------------------   ---- 
End-of-path arrival time (ps)           5679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1260\/clock_0                                      macrocell48         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\QD:Net_1260\/q             macrocell48   1250   1250  980426  RISE       1
\QD:bQuadDec:error\/main_0  macrocell49   4429   5679  990811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:error\/clock_0                                macrocell49         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1203\/q
Path End       : \QD:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QD:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 990935p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5555
-------------------------------------   ---- 
End-of-path arrival time (ps)           5555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1203\/clock_0                                      macrocell45         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QD:Net_1203\/q                              macrocell45   1250   1250  979879  RISE       1
\QD:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell44   4305   5555  990935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:count_stored_i\/clock_0               macrocell44         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:error\/q
Path End       : \QD:Net_1260\/main_1
Capture Clock  : \QD:Net_1260\/clock_0
Path slack     : 990949p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5541
-------------------------------------   ---- 
End-of-path arrival time (ps)           5541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:error\/clock_0                                macrocell49         0      0  RISE       1

Data path
pin name               model name   delay     AT   slack  edge  Fanout
---------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:error\/q  macrocell49   1250   1250  984022  RISE       1
\QD:Net_1260\/main_1   macrocell48   4291   5541  990949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1260\/clock_0                                      macrocell48         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1p:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM1p:PWMUDB:status_0\/main_1
Capture Clock  : \PWM1p:PWMUDB:status_0\/clock_0
Path slack     : 991048p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1p:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM1p:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  990454  RISE       1
\PWM1p:PWMUDB:status_0\/main_1        macrocell24     2932   5442  991048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1p:PWMUDB:status_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1p:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1110/main_1
Capture Clock  : Net_1110/clock_0
Path slack     : 991058p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1p:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM1p:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  990454  RISE       1
Net_1110/main_1                       macrocell25     2922   5432  991058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1110/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1y:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM1y:PWMUDB:status_0\/main_1
Capture Clock  : \PWM1y:PWMUDB:status_0\/clock_0
Path slack     : 991142p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5348
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1y:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM1y:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  991142  RISE       1
\PWM1y:PWMUDB:status_0\/main_1        macrocell32     2838   5348  991142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1y:PWMUDB:status_0\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1y:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1180/main_1
Capture Clock  : Net_1180/clock_0
Path slack     : 991146p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1y:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM1y:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  991142  RISE       1
Net_1180/main_1                       macrocell33     2834   5344  991146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1180/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1y:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM1y:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM1y:PWMUDB:prevCompare1\/clock_0
Path slack     : 991157p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5333
-------------------------------------   ---- 
End-of-path arrival time (ps)           5333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1y:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM1y:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  991142  RISE       1
\PWM1y:PWMUDB:prevCompare1\/main_0    macrocell31     2823   5333  991157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1y:PWMUDB:prevCompare1\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2p:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM2p:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM2p:PWMUDB:prevCompare1\/clock_0
Path slack     : 991191p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5299
-------------------------------------   ---- 
End-of-path arrival time (ps)           5299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2p:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM2p:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  990284  RISE       1
\PWM2p:PWMUDB:prevCompare1\/main_0    macrocell27     2789   5299  991191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2p:PWMUDB:prevCompare1\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2p:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM2p:PWMUDB:status_0\/main_1
Capture Clock  : \PWM2p:PWMUDB:status_0\/clock_0
Path slack     : 991203p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5287
-------------------------------------   ---- 
End-of-path arrival time (ps)           5287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2p:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM2p:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  990284  RISE       1
\PWM2p:PWMUDB:status_0\/main_1        macrocell28     2777   5287  991203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2p:PWMUDB:status_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:state_1\/q
Path End       : \QD:Net_1260\/main_2
Capture Clock  : \QD:Net_1260\/clock_0
Path slack     : 991206p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5284
-------------------------------------   ---- 
End-of-path arrival time (ps)           5284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_1\/clock_0                              macrocell50         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:state_1\/q  macrocell50   1250   1250  984594  RISE       1
\QD:Net_1260\/main_2     macrocell48   4034   5284  991206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1260\/clock_0                                      macrocell48         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_B_delayed_0\/q
Path End       : \QD:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QD:bQuadDec:quad_B_filt\/clock_0
Path slack     : 991354p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5136
-------------------------------------   ---- 
End-of-path arrival time (ps)           5136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_delayed_0\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:quad_B_delayed_0\/q  macrocell19   1250   1250  990790  RISE       1
\QD:bQuadDec:quad_B_filt\/main_0  macrocell47   3886   5136  991354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_filt\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:state_0\/q
Path End       : \QD:Net_1260\/main_3
Capture Clock  : \QD:Net_1260\/clock_0
Path slack     : 991357p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5133
-------------------------------------   ---- 
End-of-path arrival time (ps)           5133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_0\/clock_0                              macrocell51         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:state_0\/q  macrocell51   1250   1250  983820  RISE       1
\QD:Net_1260\/main_3     macrocell48   3883   5133  991357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1260\/clock_0                                      macrocell48         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2y:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1114/main_1
Capture Clock  : Net_1114/clock_0
Path slack     : 991415p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5075
-------------------------------------   ---- 
End-of-path arrival time (ps)           5075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2y:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM2y:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  989786  RISE       1
Net_1114/main_1                       macrocell37     2565   5075  991415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1114/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2y:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM2y:PWMUDB:status_0\/main_1
Capture Clock  : \PWM2y:PWMUDB:status_0\/clock_0
Path slack     : 991420p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5070
-------------------------------------   ---- 
End-of-path arrival time (ps)           5070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2y:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM2y:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  989786  RISE       1
\PWM2y:PWMUDB:status_0\/main_1        macrocell36     2560   5070  991420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2y:PWMUDB:status_0\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_B_filt\/q
Path End       : \QD:Net_1203\/main_1
Capture Clock  : \QD:Net_1203\/clock_0
Path slack     : 991567p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4923
-------------------------------------   ---- 
End-of-path arrival time (ps)           4923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_filt\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:quad_B_filt\/q  macrocell47   1250   1250  983803  RISE       1
\QD:Net_1203\/main_1         macrocell45   3673   4923  991567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1203\/clock_0                                      macrocell45         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_A_delayed_0\/q
Path End       : \QD:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QD:bQuadDec:quad_A_filt\/clock_0
Path slack     : 991571p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4919
-------------------------------------   ---- 
End-of-path arrival time (ps)           4919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_delayed_0\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:quad_A_delayed_0\/q  macrocell16   1250   1250  990652  RISE       1
\QD:bQuadDec:quad_A_filt\/main_0  macrocell46   3669   4919  991571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_filt\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2y:PWMUDB:prevCompare1\/q
Path End       : \PWM2y:PWMUDB:status_0\/main_0
Capture Clock  : \PWM2y:PWMUDB:status_0\/clock_0
Path slack     : 991619p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2y:PWMUDB:prevCompare1\/clock_0                        macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM2y:PWMUDB:prevCompare1\/q   macrocell35   1250   1250  991619  RISE       1
\PWM2y:PWMUDB:status_0\/main_0  macrocell36   3621   4871  991619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2y:PWMUDB:status_0\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2p:PWMUDB:runmode_enable\/q
Path End       : Net_1178/main_0
Capture Clock  : Net_1178/clock_0
Path slack     : 991670p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4820
-------------------------------------   ---- 
End-of-path arrival time (ps)           4820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2p:PWMUDB:runmode_enable\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWM2p:PWMUDB:runmode_enable\/q  macrocell26   1250   1250  989654  RISE       1
Net_1178/main_0                  macrocell29   3570   4820  991670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1178/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:state_1\/q
Path End       : \QD:bQuadDec:state_0\/main_4
Capture Clock  : \QD:bQuadDec:state_0\/clock_0
Path slack     : 992113p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4377
-------------------------------------   ---- 
End-of-path arrival time (ps)           4377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_1\/clock_0                              macrocell50         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:state_1\/q       macrocell50   1250   1250  984594  RISE       1
\QD:bQuadDec:state_0\/main_4  macrocell51   3127   4377  992113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_0\/clock_0                              macrocell51         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:state_0\/q
Path End       : \QD:Net_1251\/main_6
Capture Clock  : \QD:Net_1251\/clock_0
Path slack     : 992122p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_0\/clock_0                              macrocell51         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:state_0\/q  macrocell51   1250   1250  983820  RISE       1
\QD:Net_1251\/main_6     macrocell38   3118   4368  992122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1251\/clock_0                                      macrocell38         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:state_0\/q
Path End       : \QD:bQuadDec:state_1\/main_5
Capture Clock  : \QD:bQuadDec:state_1\/clock_0
Path slack     : 992122p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_0\/clock_0                              macrocell51         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:state_0\/q       macrocell51   1250   1250  983820  RISE       1
\QD:bQuadDec:state_1\/main_5  macrocell50   3118   4368  992122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_1\/clock_0                              macrocell50         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:state_1\/q
Path End       : \QD:Net_1251\/main_5
Capture Clock  : \QD:Net_1251\/clock_0
Path slack     : 992124p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_1\/clock_0                              macrocell50         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:state_1\/q  macrocell50   1250   1250  984594  RISE       1
\QD:Net_1251\/main_5     macrocell38   3116   4366  992124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1251\/clock_0                                      macrocell38         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:state_1\/q
Path End       : \QD:bQuadDec:state_1\/main_4
Capture Clock  : \QD:bQuadDec:state_1\/clock_0
Path slack     : 992124p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_1\/clock_0                              macrocell50         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:state_1\/q       macrocell50   1250   1250  984594  RISE       1
\QD:bQuadDec:state_1\/main_4  macrocell50   3116   4366  992124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_1\/clock_0                              macrocell50         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:state_0\/q
Path End       : \QD:bQuadDec:state_0\/main_5
Capture Clock  : \QD:bQuadDec:state_0\/clock_0
Path slack     : 992151p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_0\/clock_0                              macrocell51         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:state_0\/q       macrocell51   1250   1250  983820  RISE       1
\QD:bQuadDec:state_0\/main_5  macrocell51   3089   4339  992151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_0\/clock_0                              macrocell51         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1p:PWMUDB:runmode_enable\/q
Path End       : Net_1110/main_0
Capture Clock  : Net_1110/clock_0
Path slack     : 992330p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1p:PWMUDB:runmode_enable\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWM1p:PWMUDB:runmode_enable\/q  macrocell22   1250   1250  989684  RISE       1
Net_1110/main_0                  macrocell25   2910   4160  992330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1110/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_A_delayed_1\/q
Path End       : \QD:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QD:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 992334p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_delayed_1\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:quad_A_delayed_1\/q       macrocell17   1250   1250  992334  RISE       1
\QD:bQuadDec:quad_A_delayed_2\/main_0  macrocell18   2906   4156  992334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_delayed_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_A_delayed_1\/q
Path End       : \QD:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QD:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992334p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_delayed_1\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:quad_A_delayed_1\/q  macrocell17   1250   1250  992334  RISE       1
\QD:bQuadDec:quad_A_filt\/main_1  macrocell46   2906   4156  992334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_filt\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1p:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM1p:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM1p:PWMUDB:runmode_enable\/clock_0
Path slack     : 992351p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1p:PWMUDB:genblk1:ctrlreg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM1p:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  992351  RISE       1
\PWM1p:PWMUDB:runmode_enable\/main_0      macrocell22    2929   4139  992351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1p:PWMUDB:runmode_enable\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1y:PWMUDB:runmode_enable\/q
Path End       : Net_1180/main_0
Capture Clock  : Net_1180/clock_0
Path slack     : 992396p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4094
-------------------------------------   ---- 
End-of-path arrival time (ps)           4094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1y:PWMUDB:runmode_enable\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWM1y:PWMUDB:runmode_enable\/q  macrocell30   1250   1250  989813  RISE       1
Net_1180/main_0                  macrocell33   2844   4094  992396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1180/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1p:PWMUDB:prevCompare1\/q
Path End       : \PWM1p:PWMUDB:status_0\/main_0
Capture Clock  : \PWM1p:PWMUDB:status_0\/clock_0
Path slack     : 992397p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4093
-------------------------------------   ---- 
End-of-path arrival time (ps)           4093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1p:PWMUDB:prevCompare1\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM1p:PWMUDB:prevCompare1\/q   macrocell23   1250   1250  992397  RISE       1
\PWM1p:PWMUDB:status_0\/main_0  macrocell24   2843   4093  992397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1p:PWMUDB:status_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1251\/q
Path End       : \QD:Net_1251\/main_0
Capture Clock  : \QD:Net_1251\/clock_0
Path slack     : 992440p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1251\/clock_0                                      macrocell38         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\QD:Net_1251\/q       macrocell38   1250   1250  985075  RISE       1
\QD:Net_1251\/main_0  macrocell38   2800   4050  992440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1251\/clock_0                                      macrocell38         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1260\/q
Path End       : \QD:Net_1260\/main_0
Capture Clock  : \QD:Net_1260\/clock_0
Path slack     : 992443p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1260\/clock_0                                      macrocell48         0      0  RISE       1

Data path
pin name              model name   delay     AT   slack  edge  Fanout
--------------------  -----------  -----  -----  ------  ----  ------
\QD:Net_1260\/q       macrocell48   1250   1250  980426  RISE       1
\QD:Net_1260\/main_0  macrocell48   2797   4047  992443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1260\/clock_0                                      macrocell48         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2y:PWMUDB:runmode_enable\/q
Path End       : Net_1114/main_0
Capture Clock  : Net_1114/clock_0
Path slack     : 992549p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2y:PWMUDB:runmode_enable\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWM2y:PWMUDB:runmode_enable\/q  macrocell34   1250   1250  989949  RISE       1
Net_1114/main_0                  macrocell37   2691   3941  992549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1114/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:error\/q
Path End       : \QD:bQuadDec:error\/main_3
Capture Clock  : \QD:bQuadDec:error\/clock_0
Path slack     : 992619p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:error\/clock_0                                macrocell49         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:error\/q       macrocell49   1250   1250  984022  RISE       1
\QD:bQuadDec:error\/main_3  macrocell49   2621   3871  992619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:error\/clock_0                                macrocell49         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_B_delayed_1\/q
Path End       : \QD:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QD:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992626p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_delayed_1\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:quad_B_delayed_1\/q       macrocell20   1250   1250  992626  RISE       1
\QD:bQuadDec:quad_B_delayed_2\/main_0  macrocell21   2614   3864  992626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_delayed_2\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_B_delayed_1\/q
Path End       : \QD:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QD:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992627p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3863
-------------------------------------   ---- 
End-of-path arrival time (ps)           3863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_delayed_1\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:quad_B_delayed_1\/q  macrocell20   1250   1250  992626  RISE       1
\QD:bQuadDec:quad_B_filt\/main_1  macrocell47   2613   3863  992627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_filt\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_B_filt\/q
Path End       : \QD:bQuadDec:error\/main_2
Capture Clock  : \QD:bQuadDec:error\/clock_0
Path slack     : 992645p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_filt\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:quad_B_filt\/q  macrocell47   1250   1250  983803  RISE       1
\QD:bQuadDec:error\/main_2   macrocell49   2595   3845  992645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:error\/clock_0                                macrocell49         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_B_filt\/q
Path End       : \QD:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QD:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992651p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_filt\/clock_0                          macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:quad_B_filt\/q       macrocell47   1250   1250  983803  RISE       1
\QD:bQuadDec:quad_B_filt\/main_3  macrocell47   2589   3839  992651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_filt\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1260\/q
Path End       : \QD:bQuadDec:Stsreg\/status_2
Capture Clock  : \QD:bQuadDec:Stsreg\/clock
Path slack     : 992760p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6740
-------------------------------------   ---- 
End-of-path arrival time (ps)           6740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1260\/clock_0                                      macrocell48         0      0  RISE       1

Data path
pin name                       model name    delay     AT   slack  edge  Fanout
-----------------------------  ------------  -----  -----  ------  ----  ------
\QD:Net_1260\/q                macrocell48    1250   1250  980426  RISE       1
\QD:bQuadDec:Stsreg\/status_2  statusicell6   5490   6740  992760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:Stsreg\/clock                                 statusicell6        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2p:PWMUDB:prevCompare1\/q
Path End       : \PWM2p:PWMUDB:status_0\/main_0
Capture Clock  : \PWM2p:PWMUDB:status_0\/clock_0
Path slack     : 992921p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2p:PWMUDB:prevCompare1\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM2p:PWMUDB:prevCompare1\/q   macrocell27   1250   1250  992921  RISE       1
\PWM2p:PWMUDB:status_0\/main_0  macrocell28   2319   3569  992921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2p:PWMUDB:status_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_A_delayed_2\/q
Path End       : \QD:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QD:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992926p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_delayed_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:quad_A_delayed_2\/q  macrocell18   1250   1250  992926  RISE       1
\QD:bQuadDec:quad_A_filt\/main_2  macrocell46   2314   3564  992926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_filt\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_B_delayed_2\/q
Path End       : \QD:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QD:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_delayed_2\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\QD:bQuadDec:quad_B_delayed_2\/q  macrocell21   1250   1250  992940  RISE       1
\QD:bQuadDec:quad_B_filt\/main_2  macrocell47   2300   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_filt\/clock_0                          macrocell47         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2p:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM2p:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM2p:PWMUDB:runmode_enable\/clock_0
Path slack     : 992954p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2p:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM2p:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  992954  RISE       1
\PWM2p:PWMUDB:runmode_enable\/main_0      macrocell26    2326   3536  992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2p:PWMUDB:runmode_enable\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1y:PWMUDB:prevCompare1\/q
Path End       : \PWM1y:PWMUDB:status_0\/main_0
Capture Clock  : \PWM1y:PWMUDB:status_0\/clock_0
Path slack     : 993011p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3479
-------------------------------------   ---- 
End-of-path arrival time (ps)           3479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1y:PWMUDB:prevCompare1\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM1y:PWMUDB:prevCompare1\/q   macrocell31   1250   1250  993011  RISE       1
\PWM1y:PWMUDB:status_0\/main_0  macrocell32   2229   3479  993011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1y:PWMUDB:status_0\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1y:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM1y:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM1y:PWMUDB:runmode_enable\/clock_0
Path slack     : 993014p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1y:PWMUDB:genblk1:ctrlreg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM1y:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  993014  RISE       1
\PWM1y:PWMUDB:runmode_enable\/main_0      macrocell30    2266   3476  993014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1y:PWMUDB:runmode_enable\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2y:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM2y:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM2y:PWMUDB:runmode_enable\/clock_0
Path slack     : 993035p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3455
-------------------------------------   ---- 
End-of-path arrival time (ps)           3455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2y:PWMUDB:genblk1:ctrlreg\/clock                       controlcell4        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM2y:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  993035  RISE       1
\PWM2y:PWMUDB:runmode_enable\/main_0      macrocell34    2245   3455  993035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2y:PWMUDB:runmode_enable\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1260\/q
Path End       : \QD:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QD:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 994201p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5799
-------------------------------------   ---- 
End-of-path arrival time (ps)           5799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Net_1260\/clock_0                                      macrocell48         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\QD:Net_1260\/q                             macrocell48    1250   1250  980426  RISE       1
\QD:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell5   4549   5799  994201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                 statusicell5        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2p:PWMUDB:status_0\/q
Path End       : \PWM2p:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM2p:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995927p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2p:PWMUDB:status_0\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM2p:PWMUDB:status_0\/q               macrocell28    1250   1250  995927  RISE       1
\PWM2p:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2323   3573  995927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2p:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1p:PWMUDB:status_0\/q
Path End       : \PWM1p:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM1p:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995938p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1p:PWMUDB:status_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM1p:PWMUDB:status_0\/q               macrocell24    1250   1250  995938  RISE       1
\PWM1p:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2312   3562  995938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1p:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM2y:PWMUDB:status_0\/q
Path End       : \PWM2y:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM2y:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995987p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3513
-------------------------------------   ---- 
End-of-path arrival time (ps)           3513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2y:PWMUDB:status_0\/clock_0                            macrocell36         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM2y:PWMUDB:status_0\/q               macrocell36    1250   1250  995987  RISE       1
\PWM2y:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2263   3513  995987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM2y:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM1y:PWMUDB:status_0\/q
Path End       : \PWM1y:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM1y:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995999p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3501
-------------------------------------   ---- 
End-of-path arrival time (ps)           3501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1y:PWMUDB:status_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM1y:PWMUDB:status_0\/q               macrocell32    1250   1250  995999  RISE       1
\PWM1y:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2251   3501  995999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM1y:PWMUDB:genblk8:stsreg\/clock                        statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

