VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {I2CAndMemory}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {Operating Condition} {typ_1_80V_25C}
  {PVT Mode} {max}
  {Tree Type} {balanced}
  {Process} {1.000}
  {Voltage} {1.800}
  {Temperature} {25.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v21.15-s110_1 ((64bit) 09/23/2022 13:14 (Linux 3.10.0-693.el7.x86_64))}
  {DATE} {February 10, 2026}
END_BANNER
PATH 1
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/rw_en_reg} {CN}
  ENDPT {mem_inst/rw_en_reg} {RN} {SDFFRQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.992}
    {-} {Recovery} {0.792}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.121}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.510}
    {=} {Slack Time} {60.610}
  END_SLK_CLC
  SLK 60.610
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {63.218} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.028} {0.000} {1.592} {0.542} {2.636} {63.246} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.857} {0.000} {2.371} {} {4.493} {65.104} {} {68} {(186.90, 124.43) (188.02, 124.39)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} {0.017} {0.000} {2.372} {0.789} {4.510} {65.121} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {4.944} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {4.945} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {5.114} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.102} {0.223} {65.733} {5.123} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.164} {} {65.987} {5.377} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.005} {0.000} {0.165} {0.403} {65.992} {5.382} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[1]} {CN}
  ENDPT {mem_inst/registers_en_reg[1]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.995}
    {-} {Recovery} {-0.105}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.020}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.021}
    {=} {Slack Time} {60.999}
  END_SLK_CLC
  SLK 60.999
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {63.607} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.031} {0.000} {1.592} {0.542} {2.639} {63.639} {} {} {} 
    INST {mem_inst/FE_OFC8_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.369} {0.000} {3.073} {} {5.008} {66.007} {} {44} {(107.94, 169.23) (109.06, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN10_rst_n} {} {0.013} {0.000} {3.073} {0.511} {5.021} {66.020} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {4.555} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {4.556} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {4.725} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.731} {4.732} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.168} {} {65.985} {4.986} {} {99} {(94.92, 161.00) (85.29, 160.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.010} {0.000} {0.169} {0.409} {65.995} {4.996} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[6]} {CN}
  ENDPT {mem_inst/registers_en_reg[6]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.996}
    {-} {Recovery} {-0.104}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.019}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.018}
    {=} {Slack Time} {61.002}
  END_SLK_CLC
  SLK 61.002
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {63.610} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.031} {0.000} {1.592} {0.542} {2.639} {63.641} {} {} {} 
    INST {mem_inst/FE_OFC8_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.369} {0.000} {3.073} {} {5.008} {66.010} {} {44} {(107.94, 169.23) (109.06, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN10_rst_n} {} {0.010} {0.000} {3.073} {0.511} {5.018} {66.019} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {4.553} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {4.553} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {4.722} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.102} {0.223} {65.733} {4.732} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.164} {} {65.987} {4.986} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.008} {0.000} {0.165} {0.403} {65.996} {4.994} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[36]} {CN}
  ENDPT {mem_inst/registers_en_reg[36]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.992}
    {-} {Recovery} {-0.079}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.991}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.536}
    {=} {Slack Time} {61.455}
  END_SLK_CLC
  SLK 61.455
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.063} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.028} {0.000} {1.592} {0.542} {2.636} {64.092} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.857} {0.000} {2.371} {} {4.493} {65.949} {} {68} {(186.90, 124.43) (188.02, 124.39)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} {0.043} {0.000} {2.372} {0.789} {4.536} {65.991} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {4.099} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {4.099} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {4.269} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.102} {0.223} {65.733} {4.278} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.164} {} {65.987} {4.532} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.005} {0.000} {0.165} {0.403} {65.992} {4.537} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[27]} {CN}
  ENDPT {mem_inst/registers_en_reg[27]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.984}
    {-} {Recovery} {-0.077}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.981}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.516}
    {=} {Slack Time} {61.465}
  END_SLK_CLC
  SLK 61.465
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.073} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.028} {0.000} {1.592} {0.542} {2.636} {64.101} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.857} {0.000} {2.371} {} {4.493} {65.958} {} {68} {(186.90, 124.43) (188.02, 124.39)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} {0.023} {0.000} {2.372} {0.789} {4.516} {65.981} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {4.090} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {4.090} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {4.259} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.102} {0.223} {65.732} {4.267} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {v} {Q} {v} {} {BUHDX12} {0.247} {0.000} {0.158} {} {65.979} {4.514} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.005} {0.000} {0.159} {0.381} {65.984} {4.519} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[3]} {CN}
  ENDPT {mem_inst/registers_en_reg[3]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.994}
    {-} {Recovery} {-0.079}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.993}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.503}
    {=} {Slack Time} {61.490}
  END_SLK_CLC
  SLK 61.490
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.098} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.028} {0.000} {1.592} {0.542} {2.636} {64.127} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.857} {0.000} {2.371} {} {4.493} {65.984} {} {68} {(186.90, 124.43) (188.02, 124.39)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} {0.009} {0.000} {2.372} {0.789} {4.503} {65.993} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {4.064} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {4.064} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {4.234} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.102} {0.223} {65.733} {4.243} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.164} {} {65.987} {4.497} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.007} {0.000} {0.165} {0.403} {65.994} {4.504} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[5]} {CN}
  ENDPT {mem_inst/registers_en_reg[5]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.994}
    {-} {Recovery} {-0.079}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.993}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.502}
    {=} {Slack Time} {61.491}
  END_SLK_CLC
  SLK 61.491
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.099} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.028} {0.000} {1.592} {0.542} {2.636} {64.127} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.857} {0.000} {2.371} {} {4.493} {65.984} {} {68} {(186.90, 124.43) (188.02, 124.39)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} {0.009} {0.000} {2.372} {0.789} {4.502} {65.993} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {4.064} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {4.064} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {4.233} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.102} {0.223} {65.733} {4.242} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.164} {} {65.987} {4.496} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.007} {0.000} {0.165} {0.403} {65.994} {4.504} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[4]} {CN}
  ENDPT {mem_inst/registers_en_reg[4]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.994}
    {-} {Recovery} {-0.079}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.993}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.502}
    {=} {Slack Time} {61.491}
  END_SLK_CLC
  SLK 61.491
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.099} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.028} {0.000} {1.592} {0.542} {2.636} {64.128} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.857} {0.000} {2.371} {} {4.493} {65.985} {} {68} {(186.90, 124.43) (188.02, 124.39)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} {0.008} {0.000} {2.372} {0.789} {4.502} {65.993} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {4.063} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {4.063} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {4.233} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.102} {0.223} {65.733} {4.242} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.164} {} {65.987} {4.496} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.007} {0.000} {0.165} {0.403} {65.994} {4.503} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[23]} {CN}
  ENDPT {mem_inst/registers_en_reg[23]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.983}
    {-} {Recovery} {-0.074}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.977}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.464}
    {=} {Slack Time} {61.514}
  END_SLK_CLC
  SLK 61.514
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.122} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.012} {0.000} {1.591} {0.542} {2.620} {64.134} {} {} {} 
    INST {mem_inst/FE_OFC1_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.807} {0.000} {2.287} {} {4.426} {65.940} {} {67} {(242.90, 282.13) (244.02, 282.18)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN3_rst_n} {} {0.037} {0.000} {2.288} {0.761} {4.464} {65.977} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {4.041} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {4.041} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {4.210} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.732} {4.218} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.251} {0.000} {0.156} {} {65.983} {4.469} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.000} {0.000} {0.156} {0.381} {65.983} {4.469} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[22]} {CN}
  ENDPT {mem_inst/registers_en_reg[22]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.987}
    {-} {Recovery} {-0.075}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.982}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.464}
    {=} {Slack Time} {61.517}
  END_SLK_CLC
  SLK 61.517
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.125} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.012} {0.000} {1.591} {0.542} {2.620} {64.137} {} {} {} 
    INST {mem_inst/FE_OFC1_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.807} {0.000} {2.287} {} {4.426} {65.944} {} {67} {(242.90, 282.13) (244.02, 282.18)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN3_rst_n} {} {0.038} {0.000} {2.288} {0.761} {4.464} {65.982} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {4.037} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {4.037} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {4.207} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.732} {4.214} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.251} {0.000} {0.156} {} {65.983} {4.465} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.004} {0.000} {0.157} {0.381} {65.987} {4.470} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[18]} {CN}
  ENDPT {mem_inst/registers_en_reg[18]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.988}
    {-} {Recovery} {-0.075}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.983}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.461}
    {=} {Slack Time} {61.522}
  END_SLK_CLC
  SLK 61.522
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.130} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.012} {0.000} {1.591} {0.542} {2.620} {64.142} {} {} {} 
    INST {mem_inst/FE_OFC1_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.807} {0.000} {2.287} {} {4.426} {65.948} {} {67} {(242.90, 282.13) (244.02, 282.18)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN3_rst_n} {} {0.034} {0.000} {2.288} {0.761} {4.461} {65.983} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {4.032} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {4.033} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {4.202} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.732} {4.210} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.251} {0.000} {0.156} {} {65.983} {4.461} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.005} {0.000} {0.157} {0.381} {65.988} {4.466} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[19]} {CN}
  ENDPT {mem_inst/registers_en_reg[19]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.989}
    {-} {Recovery} {-0.075}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.983}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.460}
    {=} {Slack Time} {61.523}
  END_SLK_CLC
  SLK 61.523
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.131} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.012} {0.000} {1.591} {0.542} {2.620} {64.143} {} {} {} 
    INST {mem_inst/FE_OFC1_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.807} {0.000} {2.287} {} {4.427} {65.949} {} {67} {(242.90, 282.13) (244.02, 282.18)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN3_rst_n} {} {0.034} {0.000} {2.288} {0.761} {4.460} {65.983} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {4.032} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {4.032} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {4.201} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.732} {4.209} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.251} {0.000} {0.156} {} {65.983} {4.460} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.006} {0.000} {0.157} {0.381} {65.989} {4.466} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[0]} {CN}
  ENDPT {mem_inst/registers_en_reg[0]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.995}
    {-} {Recovery} {-0.073}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.988}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.242}
    {=} {Slack Time} {61.746}
  END_SLK_CLC
  SLK 61.746
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.354} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.031} {0.000} {1.592} {0.542} {2.639} {64.385} {} {} {} 
    INST {mem_inst/FE_OFC9_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.598} {0.000} {1.980} {} {4.237} {65.983} {} {58} {(94.78, 88.59) (93.66, 88.55)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN11_rst_n} {} {0.005} {0.000} {1.979} {0.659} {4.242} {65.988} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {3.809} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {3.809} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {3.978} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.102} {0.223} {65.733} {3.987} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.164} {} {65.987} {4.242} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.007} {0.000} {0.165} {0.403} {65.995} {4.249} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[35]} {CN}
  ENDPT {mem_inst/registers_en_reg[35]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.997}
    {-} {Recovery} {-0.074}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.991}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.244}
    {=} {Slack Time} {61.747}
  END_SLK_CLC
  SLK 61.747
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.355} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.031} {0.000} {1.592} {0.542} {2.639} {64.386} {} {} {} 
    INST {mem_inst/FE_OFC9_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.598} {0.000} {1.980} {} {4.237} {65.984} {} {58} {(94.78, 88.59) (93.66, 88.55)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN11_rst_n} {} {0.007} {0.000} {1.979} {0.659} {4.244} {65.991} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {3.808} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {3.808} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {3.978} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.731} {3.985} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.168} {} {65.985} {4.239} {} {99} {(94.92, 161.00) (85.29, 160.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.012} {0.000} {0.169} {0.409} {65.997} {4.250} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[34]} {CN}
  ENDPT {mem_inst/registers_en_reg[34]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.997}
    {-} {Recovery} {-0.074}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.991}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.244}
    {=} {Slack Time} {61.747}
  END_SLK_CLC
  SLK 61.747
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.355} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.031} {0.000} {1.592} {0.542} {2.639} {64.386} {} {} {} 
    INST {mem_inst/FE_OFC9_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.598} {0.000} {1.980} {} {4.237} {65.984} {} {58} {(94.78, 88.59) (93.66, 88.55)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN11_rst_n} {} {0.007} {0.000} {1.979} {0.659} {4.244} {65.991} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {3.808} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {3.808} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {3.977} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.731} {3.985} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.168} {} {65.985} {4.238} {} {99} {(94.92, 161.00) (85.29, 160.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.012} {0.000} {0.169} {0.409} {65.997} {4.250} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[7]} {CN}
  ENDPT {mem_inst/registers_en_reg[7]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.995}
    {-} {Recovery} {-0.074}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.990}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.242}
    {=} {Slack Time} {61.748}
  END_SLK_CLC
  SLK 61.748
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.356} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.031} {0.000} {1.592} {0.542} {2.639} {64.387} {} {} {} 
    INST {mem_inst/FE_OFC9_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.598} {0.000} {1.980} {} {4.237} {65.985} {} {58} {(94.78, 88.59) (93.66, 88.55)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN11_rst_n} {} {0.004} {0.000} {1.979} {0.659} {4.242} {65.990} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {3.806} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {3.807} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {3.976} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.731} {3.984} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.168} {} {65.985} {4.237} {} {99} {(94.92, 161.00) (85.29, 160.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.010} {0.000} {0.169} {0.409} {65.995} {4.247} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[11]} {CN}
  ENDPT {mem_inst/registers_en_reg[11]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.995}
    {-} {Recovery} {-0.071}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.986}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.148}
    {=} {Slack Time} {61.838}
  END_SLK_CLC
  SLK 61.838
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.446} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.025} {0.000} {1.592} {0.542} {2.633} {64.471} {} {} {} 
    INST {mem_inst/FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.491} {0.000} {1.826} {} {4.123} {65.961} {} {54} {(186.62, 201.49) (185.50, 201.53)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN2_rst_n} {} {0.025} {0.000} {1.827} {0.613} {4.148} {65.986} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {3.716} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {3.717} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {3.886} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.731} {3.893} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.259} {0.000} {0.166} {} {65.989} {4.151} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.167} {0.410} {65.995} {4.157} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[10]} {CN}
  ENDPT {mem_inst/registers_en_reg[10]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.995}
    {-} {Recovery} {-0.071}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.986}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.148}
    {=} {Slack Time} {61.838}
  END_SLK_CLC
  SLK 61.838
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.446} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.025} {0.000} {1.592} {0.542} {2.633} {64.471} {} {} {} 
    INST {mem_inst/FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.491} {0.000} {1.826} {} {4.123} {65.961} {} {54} {(186.62, 201.49) (185.50, 201.53)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN2_rst_n} {} {0.025} {0.000} {1.827} {0.613} {4.148} {65.986} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {3.716} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {3.717} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {3.886} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.731} {3.893} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.259} {0.000} {0.166} {} {65.989} {4.151} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.167} {0.410} {65.995} {4.157} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[13]} {CN}
  ENDPT {mem_inst/registers_en_reg[13]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.995}
    {-} {Recovery} {-0.071}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.987}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.148}
    {=} {Slack Time} {61.838}
  END_SLK_CLC
  SLK 61.838
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.446} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.025} {0.000} {1.592} {0.542} {2.633} {64.471} {} {} {} 
    INST {mem_inst/FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.491} {0.000} {1.826} {} {4.123} {65.962} {} {54} {(186.62, 201.49) (185.50, 201.53)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN2_rst_n} {} {0.025} {0.000} {1.827} {0.613} {4.148} {65.987} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {3.716} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {3.717} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {3.886} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.731} {3.892} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.259} {0.000} {0.166} {} {65.989} {4.151} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.167} {0.410} {65.995} {4.157} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[14]} {CN}
  ENDPT {mem_inst/registers_en_reg[14]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.995}
    {-} {Recovery} {-0.071}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.987}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.148}
    {=} {Slack Time} {61.838}
  END_SLK_CLC
  SLK 61.838
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.446} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.025} {0.000} {1.592} {0.542} {2.633} {64.471} {} {} {} 
    INST {mem_inst/FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.491} {0.000} {1.826} {} {4.123} {65.962} {} {54} {(186.62, 201.49) (185.50, 201.53)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN2_rst_n} {} {0.025} {0.000} {1.827} {0.613} {4.148} {65.987} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {3.716} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {3.716} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {3.886} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.731} {3.892} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.259} {0.000} {0.166} {} {65.989} {4.151} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.167} {0.410} {65.995} {4.157} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[15]} {CN}
  ENDPT {mem_inst/registers_en_reg[15]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.995}
    {-} {Recovery} {-0.071}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.987}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.147}
    {=} {Slack Time} {61.839}
  END_SLK_CLC
  SLK 61.839
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.447} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.025} {0.000} {1.592} {0.542} {2.633} {64.472} {} {} {} 
    INST {mem_inst/FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.491} {0.000} {1.826} {} {4.123} {65.963} {} {54} {(186.62, 201.49) (185.50, 201.53)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN2_rst_n} {} {0.024} {0.000} {1.827} {0.613} {4.147} {65.987} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {3.715} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {3.715} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {3.885} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.731} {3.891} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.259} {0.000} {0.166} {} {65.989} {4.150} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.167} {0.410} {65.995} {4.156} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[20]} {CN}
  ENDPT {mem_inst/registers_en_reg[20]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.994}
    {-} {Recovery} {-0.071}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.985}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.140}
    {=} {Slack Time} {61.845}
  END_SLK_CLC
  SLK 61.845
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.453} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.025} {0.000} {1.592} {0.542} {2.633} {64.478} {} {} {} 
    INST {mem_inst/FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.491} {0.000} {1.826} {} {4.123} {65.968} {} {54} {(186.62, 201.49) (185.50, 201.53)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN2_rst_n} {} {0.017} {0.000} {1.827} {0.613} {4.140} {65.985} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {3.710} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {3.710} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {3.879} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.731} {3.886} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.259} {0.000} {0.166} {} {65.989} {4.144} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.004} {0.000} {0.167} {0.410} {65.994} {4.149} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[17]} {CN}
  ENDPT {mem_inst/registers_en_reg[17]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.994}
    {-} {Recovery} {-0.071}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.985}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.140}
    {=} {Slack Time} {61.845}
  END_SLK_CLC
  SLK 61.845
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.453} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.025} {0.000} {1.592} {0.542} {2.633} {64.478} {} {} {} 
    INST {mem_inst/FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.491} {0.000} {1.826} {} {4.123} {65.968} {} {54} {(186.62, 201.49) (185.50, 201.53)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN2_rst_n} {} {0.016} {0.000} {1.827} {0.613} {4.140} {65.985} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {3.709} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {3.710} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {3.879} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.731} {3.886} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.259} {0.000} {0.166} {} {65.989} {4.144} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.004} {0.000} {0.167} {0.410} {65.994} {4.149} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[16]} {CN}
  ENDPT {mem_inst/registers_en_reg[16]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.995}
    {-} {Recovery} {-0.071}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.986}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.138}
    {=} {Slack Time} {61.848}
  END_SLK_CLC
  SLK 61.848
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.456} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.025} {0.000} {1.592} {0.542} {2.633} {64.480} {} {} {} 
    INST {mem_inst/FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.491} {0.000} {1.826} {} {4.123} {65.971} {} {54} {(186.62, 201.49) (185.50, 201.53)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN2_rst_n} {} {0.015} {0.000} {1.827} {0.613} {4.138} {65.986} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {3.707} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {3.707} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {3.876} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.731} {3.883} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.259} {0.000} {0.166} {} {65.989} {4.142} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.167} {0.410} {65.995} {4.147} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[8]} {CN}
  ENDPT {mem_inst/registers_en_reg[8]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.995}
    {-} {Recovery} {-0.071}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.986}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.138}
    {=} {Slack Time} {61.848}
  END_SLK_CLC
  SLK 61.848
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.456} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.025} {0.000} {1.592} {0.542} {2.633} {64.481} {} {} {} 
    INST {mem_inst/FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.491} {0.000} {1.826} {} {4.123} {65.972} {} {54} {(186.62, 201.49) (185.50, 201.53)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN2_rst_n} {} {0.014} {0.000} {1.827} {0.613} {4.138} {65.986} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {3.706} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {3.707} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {3.876} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.731} {3.882} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.259} {0.000} {0.166} {} {65.989} {4.141} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.167} {0.410} {65.995} {4.147} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[12]} {CN}
  ENDPT {mem_inst/registers_en_reg[12]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.996}
    {-} {Recovery} {-0.071}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.987}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.138}
    {=} {Slack Time} {61.849}
  END_SLK_CLC
  SLK 61.849
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.457} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.025} {0.000} {1.592} {0.542} {2.633} {64.481} {} {} {} 
    INST {mem_inst/FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.491} {0.000} {1.826} {} {4.123} {65.972} {} {54} {(186.62, 201.49) (185.50, 201.53)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN2_rst_n} {} {0.015} {0.000} {1.827} {0.613} {4.138} {65.987} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {3.706} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {3.706} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {3.875} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.731} {3.882} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.259} {0.000} {0.166} {} {65.989} {4.141} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.167} {0.410} {65.996} {4.147} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[9]} {CN}
  ENDPT {mem_inst/registers_en_reg[9]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.996}
    {-} {Recovery} {-0.071}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.987}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.138}
    {=} {Slack Time} {61.849}
  END_SLK_CLC
  SLK 61.849
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.457} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.025} {0.000} {1.592} {0.542} {2.633} {64.482} {} {} {} 
    INST {mem_inst/FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.491} {0.000} {1.826} {} {4.123} {65.972} {} {54} {(186.62, 201.49) (185.50, 201.53)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN2_rst_n} {} {0.015} {0.000} {1.827} {0.613} {4.138} {65.987} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {3.706} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {3.706} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {3.875} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.731} {3.882} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.259} {0.000} {0.166} {} {65.989} {4.141} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.167} {0.410} {65.996} {4.147} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[21]} {CN}
  ENDPT {mem_inst/registers_en_reg[21]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.996}
    {-} {Recovery} {-0.071}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.987}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.135}
    {=} {Slack Time} {61.852}
  END_SLK_CLC
  SLK 61.852
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.460} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.025} {0.000} {1.592} {0.542} {2.633} {64.485} {} {} {} 
    INST {mem_inst/FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.491} {0.000} {1.826} {} {4.123} {65.975} {} {54} {(186.62, 201.49) (185.50, 201.53)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN2_rst_n} {} {0.011} {0.000} {1.827} {0.613} {4.135} {65.987} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {3.702} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {3.703} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {3.872} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.731} {3.879} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.259} {0.000} {0.166} {} {65.989} {4.137} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.167} {0.410} {65.996} {4.144} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[28]} {CN}
  ENDPT {mem_inst/registers_en_reg[28]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.989}
    {-} {Recovery} {-0.067}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.976}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.101}
    {=} {Slack Time} {61.875}
  END_SLK_CLC
  SLK 61.875
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.483} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.026} {0.000} {1.592} {0.542} {2.634} {64.509} {} {} {} 
    INST {mem_inst/FE_OFC4_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.447} {0.000} {1.766} {} {4.081} {65.956} {} {52} {(269.22, 214.03) (270.34, 213.99)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN6_rst_n} {} {0.020} {0.000} {1.765} {0.589} {4.101} {65.976} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {3.679} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {3.680} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {3.849} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.102} {0.223} {65.732} {3.857} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {v} {Q} {v} {} {BUHDX12} {0.247} {0.000} {0.158} {} {65.979} {4.104} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.010} {0.000} {0.159} {0.381} {65.989} {4.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[24]} {CN}
  ENDPT {mem_inst/registers_en_reg[24]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.989}
    {-} {Recovery} {-0.068}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.977}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.102}
    {=} {Slack Time} {61.875}
  END_SLK_CLC
  SLK 61.875
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.483} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.026} {0.000} {1.592} {0.542} {2.634} {64.509} {} {} {} 
    INST {mem_inst/FE_OFC4_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.447} {0.000} {1.766} {} {4.081} {65.956} {} {52} {(269.22, 214.03) (270.34, 213.99)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN6_rst_n} {} {0.021} {0.000} {1.765} {0.589} {4.102} {65.977} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {3.679} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {3.680} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {3.849} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.102} {0.223} {65.732} {3.857} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {v} {Q} {v} {} {BUHDX12} {0.247} {0.000} {0.158} {} {65.979} {4.103} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.011} {0.000} {0.159} {0.381} {65.989} {4.114} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[30]} {CN}
  ENDPT {mem_inst/registers_en_reg[30]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.984}
    {-} {Recovery} {-0.067}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.972}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.095}
    {=} {Slack Time} {61.876}
  END_SLK_CLC
  SLK 61.876
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.484} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.026} {0.000} {1.592} {0.542} {2.634} {64.510} {} {} {} 
    INST {mem_inst/FE_OFC4_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.447} {0.000} {1.766} {} {4.081} {65.957} {} {52} {(269.22, 214.03) (270.34, 213.99)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN6_rst_n} {} {0.014} {0.000} {1.765} {0.589} {4.095} {65.972} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {3.678} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {3.678} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {3.848} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.102} {0.223} {65.732} {3.856} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {v} {Q} {v} {} {BUHDX12} {0.247} {0.000} {0.158} {} {65.979} {4.102} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.005} {0.000} {0.159} {0.381} {65.984} {4.108} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[25]} {CN}
  ENDPT {mem_inst/registers_en_reg[25]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.992}
    {-} {Recovery} {-0.068}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.980}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.100}
    {=} {Slack Time} {61.880}
  END_SLK_CLC
  SLK 61.880
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.488} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.026} {0.000} {1.592} {0.542} {2.634} {64.514} {} {} {} 
    INST {mem_inst/FE_OFC4_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.447} {0.000} {1.766} {} {4.081} {65.961} {} {52} {(269.22, 214.03) (270.34, 213.99)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN6_rst_n} {} {0.019} {0.000} {1.765} {0.589} {4.100} {65.980} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {3.674} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {3.675} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {3.844} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.102} {0.223} {65.732} {3.852} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {v} {Q} {v} {} {BUHDX12} {0.247} {0.000} {0.158} {} {65.979} {4.099} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.013} {0.000} {0.159} {0.381} {65.992} {4.112} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[26]} {CN}
  ENDPT {mem_inst/registers_en_reg[26]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.989}
    {-} {Recovery} {-0.068}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.977}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.096}
    {=} {Slack Time} {61.881}
  END_SLK_CLC
  SLK 61.881
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.489} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.026} {0.000} {1.592} {0.542} {2.634} {64.515} {} {} {} 
    INST {mem_inst/FE_OFC4_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.447} {0.000} {1.766} {} {4.081} {65.962} {} {52} {(269.22, 214.03) (270.34, 213.99)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN6_rst_n} {} {0.015} {0.000} {1.765} {0.589} {4.096} {65.977} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {3.674} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {3.674} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {3.843} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.102} {0.223} {65.732} {3.851} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {v} {Q} {v} {} {BUHDX12} {0.247} {0.000} {0.158} {} {65.979} {4.098} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.010} {0.000} {0.159} {0.381} {65.989} {4.108} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[31]} {CN}
  ENDPT {mem_inst/registers_en_reg[31]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.989}
    {-} {Recovery} {-0.067}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.976}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.094}
    {=} {Slack Time} {61.882}
  END_SLK_CLC
  SLK 61.882
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.490} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.026} {0.000} {1.592} {0.542} {2.634} {64.516} {} {} {} 
    INST {mem_inst/FE_OFC4_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.447} {0.000} {1.766} {} {4.081} {65.963} {} {52} {(269.22, 214.03) (270.34, 213.99)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN6_rst_n} {} {0.013} {0.000} {1.765} {0.589} {4.094} {65.976} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {3.672} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {3.673} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {3.842} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.102} {0.223} {65.732} {3.850} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {v} {Q} {v} {} {BUHDX12} {0.247} {0.000} {0.158} {} {65.979} {4.097} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.010} {0.000} {0.159} {0.381} {65.989} {4.107} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[29]} {CN}
  ENDPT {mem_inst/registers_en_reg[29]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.989}
    {-} {Recovery} {-0.068}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.977}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.091}
    {=} {Slack Time} {61.886}
  END_SLK_CLC
  SLK 61.886
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.494} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.026} {0.000} {1.592} {0.542} {2.634} {64.519} {} {} {} 
    INST {mem_inst/FE_OFC4_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.447} {0.000} {1.766} {} {4.081} {65.966} {} {52} {(269.22, 214.03) (270.34, 213.99)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN6_rst_n} {} {0.010} {0.000} {1.765} {0.589} {4.091} {65.977} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {3.669} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {3.669} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {3.838} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.102} {0.223} {65.732} {3.847} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {v} {Q} {v} {} {BUHDX12} {0.247} {0.000} {0.158} {} {65.979} {4.093} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.010} {0.000} {0.159} {0.381} {65.989} {4.104} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[2]} {CN}
  ENDPT {mem_inst/registers_en_reg[2]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.996}
    {-} {Recovery} {-0.068}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.985}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.028}
    {=} {Slack Time} {61.957}
  END_SLK_CLC
  SLK 61.957
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.565} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.030} {0.000} {1.592} {0.542} {2.638} {64.595} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.383} {0.000} {1.689} {} {4.021} {65.978} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.007} {0.000} {1.688} {0.560} {4.028} {65.985} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {3.597} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {3.598} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {3.767} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.102} {0.223} {65.733} {3.776} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.164} {} {65.987} {4.030} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.165} {0.403} {65.996} {4.040} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[33]} {CN}
  ENDPT {mem_inst/registers_en_reg[33]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.996}
    {-} {Recovery} {-0.068}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.985}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.028}
    {=} {Slack Time} {61.957}
  END_SLK_CLC
  SLK 61.957
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.565} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.030} {0.000} {1.592} {0.542} {2.638} {64.595} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.383} {0.000} {1.689} {} {4.021} {65.978} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.006} {0.000} {1.688} {0.560} {4.028} {65.985} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {3.597} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {3.598} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {3.767} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.102} {0.223} {65.733} {3.776} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.164} {} {65.987} {4.030} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.165} {0.403} {65.996} {4.039} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[32]} {CN}
  ENDPT {mem_inst/registers_en_reg[32]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.995}
    {-} {Recovery} {-0.068}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {65.984}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.026}
    {=} {Slack Time} {61.958}
  END_SLK_CLC
  SLK 61.958
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {64.566} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.030} {0.000} {1.592} {0.542} {2.638} {64.596} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.383} {0.000} {1.689} {} {4.021} {65.979} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.005} {0.000} {1.689} {0.560} {4.026} {65.984} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {3.597} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {3.597} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {3.766} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.102} {0.223} {65.733} {3.775} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.164} {} {65.987} {4.030} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.008} {0.000} {0.165} {0.403} {65.995} {4.037} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[2][5]} {C}
  ENDPT {mem_inst/registers_reg[2][5]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Recovery} {0.960}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.438}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.022}
    {=} {Slack Time} {119.416}
  END_SLK_CLC
  SLK 119.416
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {122.024} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.031} {0.000} {1.592} {0.542} {2.639} {122.056} {} {} {} 
    INST {mem_inst/FE_OFC8_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.369} {0.000} {3.073} {} {5.008} {124.424} {} {44} {(107.94, 169.23) (109.06, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN10_rst_n} {} {0.014} {0.000} {3.073} {0.511} {5.022} {124.438} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-119.343} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-119.342} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-119.195} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.132} {0.238} {0.231} {-119.186} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.240} {0.000} {0.221} {} {0.471} {-118.945} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.008} {0.000} {0.221} {0.427} {0.479} {-118.938} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/Timer_EN_reg[2]} {C}
  ENDPT {mem_inst/Timer_EN_reg[2]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Recovery} {0.960}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.438}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.022}
    {=} {Slack Time} {119.416}
  END_SLK_CLC
  SLK 119.416
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {122.024} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.031} {0.000} {1.592} {0.542} {2.639} {122.056} {} {} {} 
    INST {mem_inst/FE_OFC8_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.369} {0.000} {3.073} {} {5.008} {124.424} {} {44} {(107.94, 169.23) (109.06, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN10_rst_n} {} {0.014} {0.000} {3.073} {0.511} {5.022} {124.438} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-119.343} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-119.342} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-119.195} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.132} {0.238} {0.231} {-119.186} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.240} {0.000} {0.221} {} {0.471} {-118.945} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.008} {0.000} {0.221} {0.427} {0.479} {-118.938} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/DAC_out_reg[2][2]} {C}
  ENDPT {mem_inst/DAC_out_reg[2][2]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.474}
    {-} {Recovery} {0.957}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.437}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.019}
    {=} {Slack Time} {119.418}
  END_SLK_CLC
  SLK 119.418
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {122.026} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.031} {0.000} {1.592} {0.542} {2.639} {122.057} {} {} {} 
    INST {mem_inst/FE_OFC8_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.369} {0.000} {3.073} {} {5.008} {124.426} {} {44} {(107.94, 169.23) (109.06, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN10_rst_n} {} {0.011} {0.000} {3.073} {0.511} {5.019} {124.437} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-119.344} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-119.344} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-119.196} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.229} {-119.189} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.241} {0.000} {0.225} {} {0.470} {-118.948} {} {99} {(94.92, 161.00) (85.29, 160.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.004} {0.000} {0.226} {0.436} {0.474} {-118.944} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[5][3]} {C}
  ENDPT {mem_inst/registers_reg[5][3]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Recovery} {0.960}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.439}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.021}
    {=} {Slack Time} {119.418}
  END_SLK_CLC
  SLK 119.418
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {122.026} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.031} {0.000} {1.592} {0.542} {2.639} {122.057} {} {} {} 
    INST {mem_inst/FE_OFC8_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.369} {0.000} {3.073} {} {5.008} {124.426} {} {44} {(107.94, 169.23) (109.06, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN10_rst_n} {} {0.013} {0.000} {3.073} {0.511} {5.021} {124.439} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-119.344} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-119.344} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-119.196} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.132} {0.238} {0.231} {-119.187} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.240} {0.000} {0.221} {} {0.471} {-118.947} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.008} {0.000} {0.221} {0.427} {0.479} {-118.939} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[2][7]} {C}
  ENDPT {mem_inst/registers_reg[2][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Recovery} {0.960}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.439}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.021}
    {=} {Slack Time} {119.418}
  END_SLK_CLC
  SLK 119.418
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {122.026} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.031} {0.000} {1.592} {0.542} {2.639} {122.057} {} {} {} 
    INST {mem_inst/FE_OFC8_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.369} {0.000} {3.073} {} {5.008} {124.426} {} {44} {(107.94, 169.23) (109.06, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN10_rst_n} {} {0.013} {0.000} {3.073} {0.511} {5.021} {124.439} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-119.344} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-119.344} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-119.196} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.132} {0.238} {0.231} {-119.187} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.240} {0.000} {0.221} {} {0.471} {-118.947} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.008} {0.000} {0.221} {0.427} {0.479} {-118.939} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[0][7]} {C}
  ENDPT {mem_inst/registers_reg[0][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Recovery} {0.960}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.439}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.021}
    {=} {Slack Time} {119.418}
  END_SLK_CLC
  SLK 119.418
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {122.026} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.031} {0.000} {1.592} {0.542} {2.639} {122.057} {} {} {} 
    INST {mem_inst/FE_OFC8_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.369} {0.000} {3.073} {} {5.008} {124.426} {} {44} {(107.94, 169.23) (109.06, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN10_rst_n} {} {0.013} {0.000} {3.073} {0.511} {5.021} {124.439} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-119.344} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-119.344} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-119.197} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.132} {0.238} {0.231} {-119.187} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.240} {0.000} {0.221} {} {0.471} {-118.947} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.008} {0.000} {0.221} {0.427} {0.479} {-118.939} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[1][7]} {C}
  ENDPT {mem_inst/registers_reg[1][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Recovery} {0.960}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.439}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.021}
    {=} {Slack Time} {119.418}
  END_SLK_CLC
  SLK 119.418
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {122.026} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.031} {0.000} {1.592} {0.542} {2.639} {122.058} {} {} {} 
    INST {mem_inst/FE_OFC8_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.369} {0.000} {3.073} {} {5.008} {124.426} {} {44} {(107.94, 169.23) (109.06, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN10_rst_n} {} {0.013} {0.000} {3.073} {0.511} {5.021} {124.439} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-119.344} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-119.344} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-119.197} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.132} {0.238} {0.231} {-119.188} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.240} {0.000} {0.221} {} {0.471} {-118.947} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.008} {0.000} {0.221} {0.427} {0.479} {-118.939} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[3][5]} {C}
  ENDPT {mem_inst/registers_reg[3][5]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.478}
    {-} {Recovery} {0.960}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.438}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.020}
    {=} {Slack Time} {119.418}
  END_SLK_CLC
  SLK 119.418
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {122.026} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.031} {0.000} {1.592} {0.542} {2.639} {122.058} {} {} {} 
    INST {mem_inst/FE_OFC8_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.369} {0.000} {3.073} {} {5.008} {124.426} {} {44} {(107.94, 169.23) (109.06, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN10_rst_n} {} {0.011} {0.000} {3.073} {0.511} {5.020} {124.438} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-119.344} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-119.344} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-119.197} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.132} {0.238} {0.231} {-119.188} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.240} {0.000} {0.221} {} {0.471} {-118.947} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.007} {0.000} {0.221} {0.427} {0.478} {-118.940} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[3][0]} {C}
  ENDPT {mem_inst/registers_reg[3][0]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Recovery} {0.960}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.438}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.020}
    {=} {Slack Time} {119.419}
  END_SLK_CLC
  SLK 119.419
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {122.027} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.031} {0.000} {1.592} {0.542} {2.639} {122.058} {} {} {} 
    INST {mem_inst/FE_OFC8_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.369} {0.000} {3.073} {} {5.008} {124.427} {} {44} {(107.94, 169.23) (109.06, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN10_rst_n} {} {0.011} {0.000} {3.073} {0.511} {5.020} {124.438} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-119.345} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-119.345} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-119.197} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.132} {0.238} {0.231} {-119.188} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.240} {0.000} {0.221} {} {0.471} {-118.948} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.008} {0.000} {0.221} {0.427} {0.479} {-118.940} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[3][7]} {C}
  ENDPT {mem_inst/registers_reg[3][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Recovery} {0.960}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.439}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.020}
    {=} {Slack Time} {119.419}
  END_SLK_CLC
  SLK 119.419
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {122.027} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.031} {0.000} {1.592} {0.542} {2.639} {122.058} {} {} {} 
    INST {mem_inst/FE_OFC8_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.369} {0.000} {3.073} {} {5.008} {124.427} {} {44} {(107.94, 169.23) (109.06, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN10_rst_n} {} {0.011} {0.000} {3.073} {0.511} {5.020} {124.439} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-119.345} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-119.345} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-119.197} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.132} {0.238} {0.231} {-119.188} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.240} {0.000} {0.221} {} {0.471} {-118.948} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.008} {0.000} {0.221} {0.427} {0.479} {-118.940} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/DAC_out_reg[2][7]} {C}
  ENDPT {mem_inst/DAC_out_reg[2][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.476}
    {-} {Recovery} {0.957}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.439}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.020}
    {=} {Slack Time} {119.419}
  END_SLK_CLC
  SLK 119.419
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {122.027} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.031} {0.000} {1.592} {0.542} {2.639} {122.059} {} {} {} 
    INST {mem_inst/FE_OFC8_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.369} {0.000} {3.073} {} {5.008} {124.427} {} {44} {(107.94, 169.23) (109.06, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN10_rst_n} {} {0.012} {0.000} {3.073} {0.511} {5.020} {124.439} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-119.346} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-119.345} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-119.198} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.229} {-119.190} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.241} {0.000} {0.225} {} {0.470} {-118.949} {} {99} {(94.92, 161.00) (85.29, 160.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.006} {0.000} {0.226} {0.436} {0.476} {-118.943} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[5][1]} {C}
  ENDPT {mem_inst/registers_reg[5][1]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Recovery} {0.960}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.438}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.019}
    {=} {Slack Time} {119.420}
  END_SLK_CLC
  SLK 119.420
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.108}
    {=} {Beginpoint Arrival Time} {2.608}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {1.591} {0.542} {2.608} {122.028} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.031} {0.000} {1.592} {0.542} {2.639} {122.059} {} {} {} 
    INST {mem_inst/FE_OFC8_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {2.369} {0.000} {3.073} {} {5.008} {124.428} {} {44} {(107.94, 169.23) (109.06, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN10_rst_n} {} {0.010} {0.000} {3.073} {0.511} {5.019} {124.438} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-119.346} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-119.345} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-119.198} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.132} {0.238} {0.231} {-119.189} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.240} {0.000} {0.221} {} {0.471} {-118.949} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.008} {0.000} {0.221} {0.427} {0.479} {-118.941} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[16][4]} {C}
  ENDPT {mem_inst/registers_reg[16][4]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.469}
    {-} {Setup} {0.484}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.905}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.932}
    {=} {Slack Time} {52.973}
  END_SLK_CLC
  SLK 52.973
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.398} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.399} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.626} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.637} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {118.940} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {118.948} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.914} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.915} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.331} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.331} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.571} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.572} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.120} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.120} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.704} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.704} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {121.943} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {121.943} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.351} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.003} {0.000} {0.426} {0.082} {69.381} {122.354} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.061} {0.000} {1.187} {} {70.442} {123.415} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.002} {0.000} {1.187} {0.097} {70.444} {123.417} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.281} {0.000} {0.277} {} {70.725} {123.698} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.277} {0.019} {70.725} {123.698} {} {} {} 
    INST {mem_inst/g9324__6260} {A} {v} {Q} {^} {} {NO2HDX1} {0.865} {0.000} {1.001} {} {71.589} {124.562} {} {8} {(144.20, 227.08) (144.31, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_807} {} {0.001} {0.000} {1.001} {0.081} {71.591} {124.564} {} {} {} 
    INST {mem_inst/g9200__6417} {S} {^} {Q} {v} {} {MU2HDX0} {0.341} {0.000} {0.087} {} {71.932} {124.905} {} {1} {(203.56, 231.00) (207.62, 231.42)} 
    NET {} {} {} {} {} {mem_inst/n_919} {} {0.000} {0.000} {0.087} {0.006} {71.932} {124.905} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.899} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.899} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.752} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.229} {-52.744} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.235} {0.000} {0.208} {} {0.464} {-52.509} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.005} {0.000} {0.209} {0.406} {0.469} {-52.504} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[16][1]} {C}
  ENDPT {mem_inst/registers_reg[16][1]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.470}
    {-} {Setup} {0.483}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.906}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.928}
    {=} {Slack Time} {52.978}
  END_SLK_CLC
  SLK 52.978
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.403} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.405} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.631} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.642} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {118.946} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {118.954} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.920} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.920} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.336} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.337} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.577} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.577} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.125} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.126} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.710} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.710} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {121.948} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {121.949} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.356} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.003} {0.000} {0.426} {0.082} {69.381} {122.359} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.061} {0.000} {1.187} {} {70.442} {123.421} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.002} {0.000} {1.187} {0.097} {70.444} {123.423} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.281} {0.000} {0.277} {} {70.725} {123.703} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.277} {0.019} {70.725} {123.703} {} {} {} 
    INST {mem_inst/g9324__6260} {A} {v} {Q} {^} {} {NO2HDX1} {0.865} {0.000} {1.001} {} {71.589} {124.568} {} {8} {(144.20, 227.08) (144.31, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_807} {} {0.001} {0.000} {1.001} {0.081} {71.591} {124.569} {} {} {} 
    INST {mem_inst/g9199__7410} {S} {^} {Q} {v} {} {MU2HDX0} {0.337} {0.000} {0.083} {} {71.928} {124.906} {} {1} {(208.04, 239.96) (212.10, 240.38)} 
    NET {} {} {} {} {} {mem_inst/n_920} {} {0.000} {0.000} {0.083} {0.006} {71.928} {124.906} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.905} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.904} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.757} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.229} {-52.749} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.235} {0.000} {0.208} {} {0.464} {-52.514} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.005} {0.000} {0.209} {0.406} {0.470} {-52.509} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][4]} {C}
  ENDPT {mem_inst/registers_reg[10][4]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.484}
    {-} {Setup} {0.482}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.922}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.938}
    {=} {Slack Time} {52.984}
  END_SLK_CLC
  SLK 52.984
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.409} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.410} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.637} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.648} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {118.951} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {118.959} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.925} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.926} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.342} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.342} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.582} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.583} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.131} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.131} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.715} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.715} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {121.954} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {121.954} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.362} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.003} {0.000} {0.426} {0.082} {69.381} {122.365} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.061} {0.000} {1.187} {} {70.442} {123.426} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.002} {0.000} {1.187} {0.097} {70.444} {123.428} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.281} {0.000} {0.277} {} {70.725} {123.709} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.277} {0.019} {70.725} {123.709} {} {} {} 
    INST {mem_inst/g9320__6417} {A} {v} {Q} {^} {} {NO2HDX1} {0.863} {0.000} {1.004} {} {71.588} {124.572} {} {8} {(114.52, 227.08) (114.41, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_811} {} {0.002} {0.000} {1.004} {0.081} {71.590} {124.574} {} {} {} 
    INST {mem_inst/g9191__7482} {S} {^} {Q} {v} {} {MU2HDX0} {0.348} {0.000} {0.093} {} {71.938} {124.922} {} {1} {(65.80, 229.32) (69.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_928} {} {0.000} {0.000} {0.093} {0.007} {71.938} {124.922} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.910} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.910} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.763} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.756} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.248} {0.000} {0.229} {} {0.476} {-52.508} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.008} {0.000} {0.229} {0.449} {0.484} {-52.500} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[16][7]} {C}
  ENDPT {mem_inst/registers_reg[16][7]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Setup} {0.482}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.917}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.933}
    {=} {Slack Time} {52.985}
  END_SLK_CLC
  SLK 52.985
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.410} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.411} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.638} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.649} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {118.952} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {118.960} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.926} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.927} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.343} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.343} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.583} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.583} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.131} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.132} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.716} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.716} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {121.955} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {121.955} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.362} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.003} {0.000} {0.426} {0.082} {69.381} {122.366} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.061} {0.000} {1.187} {} {70.442} {123.427} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.002} {0.000} {1.187} {0.097} {70.444} {123.429} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.281} {0.000} {0.277} {} {70.725} {123.709} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.277} {0.019} {70.725} {123.710} {} {} {} 
    INST {mem_inst/g9324__6260} {A} {v} {Q} {^} {} {NO2HDX1} {0.865} {0.000} {1.001} {} {71.589} {124.574} {} {8} {(144.20, 227.08) (144.31, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_807} {} {0.001} {0.000} {1.001} {0.081} {71.591} {124.575} {} {} {} 
    INST {mem_inst/g9203__5107} {S} {^} {Q} {v} {} {MU2HDX0} {0.342} {0.000} {0.087} {} {71.933} {124.917} {} {1} {(189.00, 238.28) (193.06, 237.86)} 
    NET {} {} {} {} {} {mem_inst/n_916} {} {0.000} {0.000} {0.087} {0.006} {71.933} {124.917} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.911} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.911} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.763} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.757} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.222} {} {0.473} {-52.512} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.223} {0.434} {0.479} {-52.506} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[16][6]} {C}
  ENDPT {mem_inst/registers_reg[16][6]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Setup} {0.481}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.917}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.930}
    {=} {Slack Time} {52.987}
  END_SLK_CLC
  SLK 52.987
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.412} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.413} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.640} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.651} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {118.955} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {118.962} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.929} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.929} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.345} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.346} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.586} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.586} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.134} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.135} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.718} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.719} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {121.957} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {121.957} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.365} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.003} {0.000} {0.426} {0.082} {69.381} {122.368} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.061} {0.000} {1.187} {} {70.442} {123.429} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.002} {0.000} {1.187} {0.097} {70.444} {123.432} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.281} {0.000} {0.277} {} {70.725} {123.712} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.277} {0.019} {70.725} {123.712} {} {} {} 
    INST {mem_inst/g9324__6260} {A} {v} {Q} {^} {} {NO2HDX1} {0.865} {0.000} {1.001} {} {71.589} {124.577} {} {8} {(144.20, 227.08) (144.31, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_807} {} {0.001} {0.000} {1.001} {0.081} {71.590} {124.577} {} {} {} 
    INST {mem_inst/g9202__2398} {S} {^} {Q} {v} {} {MU2HDX0} {0.340} {0.000} {0.086} {} {71.930} {124.917} {} {1} {(148.68, 247.24) (152.74, 246.82)} 
    NET {} {} {} {} {} {mem_inst/n_917} {} {0.000} {0.000} {0.086} {0.006} {71.930} {124.917} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.914} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.913} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.766} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.759} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.222} {} {0.473} {-52.515} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.223} {0.434} {0.479} {-52.509} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[16][0]} {C}
  ENDPT {mem_inst/registers_reg[16][0]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Setup} {0.481}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.918}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.929}
    {=} {Slack Time} {52.989}
  END_SLK_CLC
  SLK 52.989
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.414} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.415} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.642} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.653} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {118.956} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {118.964} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.930} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.931} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.347} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.347} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.587} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.587} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.135} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.136} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.720} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.720} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {121.959} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {121.959} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.366} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.003} {0.000} {0.426} {0.082} {69.381} {122.370} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.061} {0.000} {1.187} {} {70.442} {123.431} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.002} {0.000} {1.187} {0.097} {70.444} {123.433} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.281} {0.000} {0.277} {} {70.725} {123.713} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.277} {0.019} {70.725} {123.714} {} {} {} 
    INST {mem_inst/g9324__6260} {A} {v} {Q} {^} {} {NO2HDX1} {0.865} {0.000} {1.001} {} {71.589} {124.578} {} {8} {(144.20, 227.08) (144.31, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_807} {} {0.001} {0.000} {1.001} {0.081} {71.591} {124.579} {} {} {} 
    INST {mem_inst/g9196__2883} {S} {^} {Q} {v} {} {MU2HDX0} {0.338} {0.000} {0.084} {} {71.929} {124.918} {} {1} {(182.28, 220.36) (186.34, 219.94)} 
    NET {} {} {} {} {} {mem_inst/n_923} {} {0.000} {0.000} {0.084} {0.006} {71.929} {124.918} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.915} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.915} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.767} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.761} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.222} {} {0.473} {-52.516} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.223} {0.434} {0.479} {-52.510} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[16][3]} {C}
  ENDPT {mem_inst/registers_reg[16][3]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.478}
    {-} {Setup} {0.480}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.918}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.926}
    {=} {Slack Time} {52.992}
  END_SLK_CLC
  SLK 52.992
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.417} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.418} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.645} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.656} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {118.959} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {118.967} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.934} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.934} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.350} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.350} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.590} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.591} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.139} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.139} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.723} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.723} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {121.962} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {121.962} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.370} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.003} {0.000} {0.426} {0.082} {69.381} {122.373} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.061} {0.000} {1.187} {} {70.442} {123.434} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.002} {0.000} {1.187} {0.097} {70.444} {123.436} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.281} {0.000} {0.277} {} {70.725} {123.717} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.277} {0.019} {70.725} {123.717} {} {} {} 
    INST {mem_inst/g9324__6260} {A} {v} {Q} {^} {} {NO2HDX1} {0.865} {0.000} {1.001} {} {71.589} {124.582} {} {8} {(144.20, 227.08) (144.31, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_807} {} {0.001} {0.000} {1.001} {0.081} {71.590} {124.582} {} {} {} 
    INST {mem_inst/g9198__1666} {S} {^} {Q} {v} {} {MU2HDX0} {0.336} {0.000} {0.082} {} {71.926} {124.918} {} {1} {(164.36, 220.36) (160.30, 219.94)} 
    NET {} {} {} {} {} {mem_inst/n_921} {} {0.000} {0.000} {0.082} {0.005} {71.926} {124.918} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.918} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.918} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.771} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.764} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.222} {} {0.473} {-52.519} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.223} {0.434} {0.478} {-52.514} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][1]} {C}
  ENDPT {mem_inst/registers_reg[17][1]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.470}
    {-} {Setup} {0.485}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.904}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.912}
    {=} {Slack Time} {52.993}
  END_SLK_CLC
  SLK 52.993
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.417} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.419} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.646} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.656} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {118.960} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {118.968} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.934} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.935} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.350} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.351} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.591} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.591} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.139} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.140} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.724} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.724} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {121.963} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {121.963} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.370} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.381} {122.374} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.002} {0.000} {1.103} {} {70.384} {123.376} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.000} {0.000} {1.103} {0.090} {70.384} {123.377} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.287} {0.000} {0.275} {} {70.671} {123.663} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.275} {0.021} {70.671} {123.663} {} {} {} 
    INST {mem_inst/g9325__4319} {A} {v} {Q} {^} {} {NO2HDX1} {0.891} {0.000} {1.039} {} {71.562} {124.555} {} {8} {(146.44, 227.08) (146.56, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_806} {} {0.003} {0.000} {1.039} {0.083} {71.565} {124.558} {} {} {} 
    INST {mem_inst/g9172__6417} {S} {^} {Q} {v} {} {MU2HDX0} {0.346} {0.000} {0.091} {} {71.912} {124.904} {} {1} {(200.76, 248.92) (204.82, 249.34)} 
    NET {} {} {} {} {} {mem_inst/n_947} {} {0.000} {0.000} {0.091} {0.007} {71.912} {124.904} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.919} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.918} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.771} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.229} {-52.764} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.235} {0.000} {0.208} {} {0.464} {-52.528} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.005} {0.000} {0.209} {0.406} {0.470} {-52.523} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][1]} {C}
  ENDPT {mem_inst/registers_reg[10][1]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.486}
    {-} {Setup} {0.480}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.925}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.932}
    {=} {Slack Time} {52.994}
  END_SLK_CLC
  SLK 52.994
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.419} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.420} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.647} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.658} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {118.961} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {118.969} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.935} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.936} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.352} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.352} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.592} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.592} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.140} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.141} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.725} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.725} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {121.964} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {121.964} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.371} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.003} {0.000} {0.426} {0.082} {69.381} {122.375} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.061} {0.000} {1.187} {} {70.442} {123.436} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.002} {0.000} {1.187} {0.097} {70.444} {123.438} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.281} {0.000} {0.277} {} {70.725} {123.718} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.277} {0.019} {70.725} {123.719} {} {} {} 
    INST {mem_inst/g9320__6417} {A} {v} {Q} {^} {} {NO2HDX1} {0.863} {0.000} {1.004} {} {71.588} {124.582} {} {8} {(114.52, 227.08) (114.41, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_811} {} {0.002} {0.000} {1.004} {0.081} {71.591} {124.584} {} {} {} 
    INST {mem_inst/g9189__1881} {S} {^} {Q} {v} {} {MU2HDX0} {0.341} {0.000} {0.087} {} {71.932} {124.925} {} {1} {(50.68, 256.20) (46.62, 255.78)} 
    NET {} {} {} {} {} {mem_inst/n_930} {} {0.000} {0.000} {0.087} {0.006} {71.932} {124.925} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.920} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.920} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.772} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.765} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.248} {0.000} {0.229} {} {0.476} {-52.517} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.009} {0.000} {0.229} {0.449} {0.486} {-52.508} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[16][2]} {C}
  ENDPT {mem_inst/registers_reg[16][2]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Setup} {0.480}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.919}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.924}
    {=} {Slack Time} {52.995}
  END_SLK_CLC
  SLK 52.995
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.420} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.421} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.648} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.659} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {118.962} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {118.970} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.937} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.937} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.353} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.353} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.593} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.594} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.142} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.142} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.726} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.726} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {121.965} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {121.965} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.373} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.003} {0.000} {0.426} {0.082} {69.381} {122.376} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.061} {0.000} {1.187} {} {70.442} {123.437} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.002} {0.000} {1.187} {0.097} {70.444} {123.439} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.281} {0.000} {0.277} {} {70.725} {123.720} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.277} {0.019} {70.725} {123.720} {} {} {} 
    INST {mem_inst/g9324__6260} {A} {v} {Q} {^} {} {NO2HDX1} {0.865} {0.000} {1.001} {} {71.589} {124.585} {} {8} {(144.20, 227.08) (144.31, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_807} {} {0.001} {0.000} {1.001} {0.081} {71.590} {124.585} {} {} {} 
    INST {mem_inst/g9197__2346} {S} {^} {Q} {v} {} {MU2HDX0} {0.334} {0.000} {0.080} {} {71.924} {124.919} {} {1} {(153.16, 239.96) (157.22, 240.38)} 
    NET {} {} {} {} {} {mem_inst/n_922} {} {0.000} {0.000} {0.080} {0.005} {71.924} {124.919} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.921} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.921} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.774} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.767} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.222} {} {0.473} {-52.522} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.223} {0.434} {0.479} {-52.516} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][6]} {C}
  ENDPT {mem_inst/registers_reg[10][6]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.485}
    {-} {Setup} {0.480}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.925}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.929}
    {=} {Slack Time} {52.996}
  END_SLK_CLC
  SLK 52.996
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.420} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.422} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.649} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.659} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {118.963} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {118.971} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.937} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.938} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.354} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.354} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.594} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.594} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.142} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.143} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.727} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.727} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {121.966} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {121.966} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.373} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.003} {0.000} {0.426} {0.082} {69.381} {122.377} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.061} {0.000} {1.187} {} {70.442} {123.438} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.002} {0.000} {1.187} {0.097} {70.444} {123.440} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.281} {0.000} {0.277} {} {70.725} {123.720} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.277} {0.019} {70.725} {123.721} {} {} {} 
    INST {mem_inst/g9320__6417} {A} {v} {Q} {^} {} {NO2HDX1} {0.863} {0.000} {1.004} {} {71.588} {124.584} {} {8} {(114.52, 227.08) (114.41, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_811} {} {0.002} {0.000} {1.004} {0.081} {71.591} {124.586} {} {} {} 
    INST {mem_inst/g9194__9315} {S} {^} {Q} {v} {} {MU2HDX0} {0.339} {0.000} {0.085} {} {71.929} {124.925} {} {1} {(47.32, 248.92) (51.38, 249.34)} 
    NET {} {} {} {} {} {mem_inst/n_925} {} {0.000} {0.000} {0.085} {0.006} {71.929} {124.925} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.922} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.921} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.774} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.767} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.248} {0.000} {0.229} {} {0.476} {-52.519} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.008} {0.000} {0.229} {0.449} {0.485} {-52.511} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][3]} {C}
  ENDPT {mem_inst/registers_reg[10][3]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.482}
    {-} {Setup} {0.479}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.923}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.924}
    {=} {Slack Time} {52.999}
  END_SLK_CLC
  SLK 52.999
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.424} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.425} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.652} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.663} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {118.966} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {118.974} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.940} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.941} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.357} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.357} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.597} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.598} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.146} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.146} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.730} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.730} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {121.969} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {121.969} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.376} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.003} {0.000} {0.426} {0.082} {69.381} {122.380} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.061} {0.000} {1.187} {} {70.442} {123.441} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.002} {0.000} {1.187} {0.097} {70.444} {123.443} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.281} {0.000} {0.277} {} {70.725} {123.724} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.277} {0.019} {70.725} {123.724} {} {} {} 
    INST {mem_inst/g9320__6417} {A} {v} {Q} {^} {} {NO2HDX1} {0.863} {0.000} {1.004} {} {71.588} {124.587} {} {8} {(114.52, 227.08) (114.41, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_811} {} {0.001} {0.000} {1.004} {0.081} {71.589} {124.588} {} {} {} 
    INST {mem_inst/g9190__5115} {S} {^} {Q} {v} {} {MU2HDX0} {0.335} {0.000} {0.082} {} {71.924} {124.923} {} {1} {(99.40, 231.00) (103.46, 231.42)} 
    NET {} {} {} {} {} {mem_inst/n_929} {} {0.000} {0.000} {0.082} {0.005} {71.924} {124.923} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.925} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.925} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.777} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.770} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.248} {0.000} {0.229} {} {0.476} {-52.522} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.006} {0.000} {0.229} {0.449} {0.482} {-52.517} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[16][5]} {C}
  ENDPT {mem_inst/registers_reg[16][5]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Setup} {0.479}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.920}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.921}
    {=} {Slack Time} {52.999}
  END_SLK_CLC
  SLK 52.999
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.424} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.425} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.652} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.663} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {118.966} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {118.974} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.940} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.941} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.357} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.357} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.597} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.598} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.146} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.146} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.730} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.730} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {121.969} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {121.969} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.377} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.003} {0.000} {0.426} {0.082} {69.381} {122.380} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.061} {0.000} {1.187} {} {70.442} {123.441} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.002} {0.000} {1.187} {0.097} {70.444} {123.443} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.281} {0.000} {0.277} {} {70.725} {123.724} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.277} {0.019} {70.725} {123.724} {} {} {} 
    INST {mem_inst/g9324__6260} {A} {v} {Q} {^} {} {NO2HDX1} {0.865} {0.000} {1.001} {} {71.589} {124.588} {} {8} {(144.20, 227.08) (144.31, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_807} {} {0.001} {0.000} {1.001} {0.081} {71.590} {124.589} {} {} {} 
    INST {mem_inst/g9201__5477} {S} {^} {Q} {v} {} {MU2HDX0} {0.330} {0.000} {0.078} {} {71.921} {124.920} {} {1} {(170.52, 229.32) (174.58, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_918} {} {0.000} {0.000} {0.078} {0.005} {71.921} {124.920} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.925} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.925} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.778} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.771} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.222} {} {0.473} {-52.526} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.223} {0.434} {0.479} {-52.520} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][7]} {C}
  ENDPT {mem_inst/registers_reg[10][7]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.482}
    {-} {Setup} {0.478}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.923}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.922}
    {=} {Slack Time} {53.002}
  END_SLK_CLC
  SLK 53.002
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.427} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.428} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.655} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.666} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {118.969} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {118.977} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.943} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.944} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.360} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.360} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.600} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.600} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.148} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.149} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.733} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.733} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {121.972} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {121.972} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.379} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.003} {0.000} {0.426} {0.082} {69.381} {122.383} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.061} {0.000} {1.187} {} {70.442} {123.444} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.002} {0.000} {1.187} {0.097} {70.444} {123.446} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.281} {0.000} {0.277} {} {70.725} {123.726} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.277} {0.019} {70.725} {123.727} {} {} {} 
    INST {mem_inst/g9320__6417} {A} {v} {Q} {^} {} {NO2HDX1} {0.863} {0.000} {1.004} {} {71.588} {124.590} {} {8} {(114.52, 227.08) (114.41, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_811} {} {0.001} {0.000} {1.004} {0.081} {71.589} {124.591} {} {} {} 
    INST {mem_inst/g9195__9945} {S} {^} {Q} {v} {} {MU2HDX0} {0.332} {0.000} {0.079} {} {71.922} {124.923} {} {1} {(81.48, 229.32) (85.54, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_924} {} {0.000} {0.000} {0.079} {0.005} {71.922} {124.923} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.928} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.928} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.780} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.773} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.248} {0.000} {0.229} {} {0.476} {-52.525} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.005} {0.000} {0.229} {0.449} {0.482} {-52.520} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][0]} {C}
  ENDPT {mem_inst/registers_reg[10][0]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.485}
    {-} {Setup} {0.479}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.926}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.923}
    {=} {Slack Time} {53.003}
  END_SLK_CLC
  SLK 53.003
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.428} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.429} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.656} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.667} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {118.970} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {118.978} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.944} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.945} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.361} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.361} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.601} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.602} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.150} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.150} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.734} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.734} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {121.973} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {121.973} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.380} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.003} {0.000} {0.426} {0.082} {69.381} {122.384} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.061} {0.000} {1.187} {} {70.442} {123.445} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.002} {0.000} {1.187} {0.097} {70.444} {123.447} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.281} {0.000} {0.277} {} {70.725} {123.728} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.277} {0.019} {70.725} {123.728} {} {} {} 
    INST {mem_inst/g9320__6417} {A} {v} {Q} {^} {} {NO2HDX1} {0.863} {0.000} {1.004} {} {71.588} {124.591} {} {8} {(114.52, 227.08) (114.41, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_811} {} {0.002} {0.000} {1.004} {0.081} {71.590} {124.593} {} {} {} 
    INST {mem_inst/g9188__6131} {S} {^} {Q} {v} {} {MU2HDX0} {0.333} {0.000} {0.080} {} {71.923} {124.926} {} {1} {(63.56, 239.96) (67.62, 240.38)} 
    NET {} {} {} {} {} {mem_inst/n_931} {} {0.000} {0.000} {0.080} {0.005} {71.923} {124.926} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.929} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.929} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.781} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.775} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.248} {0.000} {0.229} {} {0.476} {-52.526} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.008} {0.000} {0.229} {0.449} {0.485} {-52.518} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][2]} {C}
  ENDPT {mem_inst/registers_reg[10][2]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.483}
    {-} {Setup} {0.478}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.925}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.922}
    {=} {Slack Time} {53.003}
  END_SLK_CLC
  SLK 53.003
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.428} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.429} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.656} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.667} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {118.971} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {118.978} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.945} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.945} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.361} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.362} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.602} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.602} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.150} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.151} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.734} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.735} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {121.973} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {121.973} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.381} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.003} {0.000} {0.426} {0.082} {69.381} {122.384} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.061} {0.000} {1.187} {} {70.442} {123.445} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.002} {0.000} {1.187} {0.097} {70.444} {123.448} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.281} {0.000} {0.277} {} {70.725} {123.728} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.277} {0.019} {70.725} {123.728} {} {} {} 
    INST {mem_inst/g9320__6417} {A} {v} {Q} {^} {} {NO2HDX1} {0.863} {0.000} {1.004} {} {71.588} {124.591} {} {8} {(114.52, 227.08) (114.41, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_811} {} {0.002} {0.000} {1.004} {0.081} {71.590} {124.594} {} {} {} 
    INST {mem_inst/g9192__4733} {S} {^} {Q} {v} {} {MU2HDX0} {0.332} {0.000} {0.078} {} {71.922} {124.925} {} {1} {(74.76, 256.20) (78.82, 255.78)} 
    NET {} {} {} {} {} {mem_inst/n_927} {} {0.000} {0.000} {0.078} {0.005} {71.922} {124.925} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.930} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.929} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.782} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.775} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.248} {0.000} {0.229} {} {0.476} {-52.527} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.007} {0.000} {0.229} {0.449} {0.483} {-52.520} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][4]} {C}
  ENDPT {mem_inst/registers_reg[17][4]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.468}
    {-} {Setup} {0.483}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.906}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.901}
    {=} {Slack Time} {53.005}
  END_SLK_CLC
  SLK 53.005
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.430} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.431} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.658} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.669} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {118.972} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {118.980} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.946} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.947} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.363} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.363} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.603} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.603} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.151} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.152} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.736} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.736} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {121.975} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {121.975} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.382} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.381} {122.386} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.002} {0.000} {1.103} {} {70.384} {123.388} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.000} {0.000} {1.103} {0.090} {70.384} {123.389} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.287} {0.000} {0.275} {} {70.671} {123.675} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.275} {0.021} {70.671} {123.676} {} {} {} 
    INST {mem_inst/g9325__4319} {A} {v} {Q} {^} {} {NO2HDX1} {0.891} {0.000} {1.039} {} {71.562} {124.567} {} {8} {(146.44, 227.08) (146.56, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_806} {} {0.003} {0.000} {1.039} {0.083} {71.566} {124.570} {} {} {} 
    INST {mem_inst/g9176__6260} {S} {^} {Q} {v} {} {MU2HDX0} {0.335} {0.000} {0.082} {} {71.901} {124.906} {} {1} {(208.04, 213.08) (212.10, 213.50)} 
    NET {} {} {} {} {} {mem_inst/n_943} {} {0.000} {0.000} {0.082} {0.005} {71.901} {124.906} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.931} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.931} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.783} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.229} {-52.776} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.235} {0.000} {0.208} {} {0.464} {-52.540} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.004} {0.000} {0.209} {0.406} {0.468} {-52.536} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][5]} {C}
  ENDPT {mem_inst/registers_reg[10][5]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.485}
    {-} {Setup} {0.478}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.927}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.921}
    {=} {Slack Time} {53.005}
  END_SLK_CLC
  SLK 53.005
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.430} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.431} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.658} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.669} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {118.973} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {118.980} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.947} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.947} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.363} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.364} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.604} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.604} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.152} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.153} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.736} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.737} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {121.975} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {121.975} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.383} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.003} {0.000} {0.426} {0.082} {69.381} {122.386} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.061} {0.000} {1.187} {} {70.442} {123.447} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.002} {0.000} {1.187} {0.097} {70.444} {123.450} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.281} {0.000} {0.277} {} {70.725} {123.730} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.277} {0.019} {70.725} {123.730} {} {} {} 
    INST {mem_inst/g9320__6417} {A} {v} {Q} {^} {} {NO2HDX1} {0.863} {0.000} {1.004} {} {71.588} {124.593} {} {8} {(114.52, 227.08) (114.41, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_811} {} {0.002} {0.000} {1.004} {0.081} {71.591} {124.596} {} {} {} 
    INST {mem_inst/g9193__6161} {S} {^} {Q} {v} {} {MU2HDX0} {0.331} {0.000} {0.078} {} {71.921} {124.927} {} {1} {(50.12, 247.24) (54.18, 246.82)} 
    NET {} {} {} {} {} {mem_inst/n_926} {} {0.000} {0.000} {0.078} {0.005} {71.921} {124.927} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.932} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.931} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.784} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.777} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.248} {0.000} {0.229} {} {0.476} {-52.529} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.008} {0.000} {0.229} {0.449} {0.485} {-52.521} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][0]} {C}
  ENDPT {mem_inst/registers_reg[17][0]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Setup} {0.482}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.917}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.908}
    {=} {Slack Time} {53.009}
  END_SLK_CLC
  SLK 53.009
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.434} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.435} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.662} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.673} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {118.976} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {118.984} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.951} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.951} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.367} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.367} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.607} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.608} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.156} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.156} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.740} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.740} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {121.979} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {121.979} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.387} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.381} {122.390} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.002} {0.000} {1.103} {} {70.384} {123.393} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.000} {0.000} {1.103} {0.090} {70.384} {123.393} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.287} {0.000} {0.275} {} {70.671} {123.680} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.275} {0.021} {70.671} {123.680} {} {} {} 
    INST {mem_inst/g9325__4319} {A} {v} {Q} {^} {} {NO2HDX1} {0.891} {0.000} {1.039} {} {71.562} {124.571} {} {8} {(146.44, 227.08) (146.56, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_806} {} {0.003} {0.000} {1.039} {0.083} {71.566} {124.575} {} {} {} 
    INST {mem_inst/g9174__2398} {S} {^} {Q} {v} {} {MU2HDX0} {0.342} {0.000} {0.088} {} {71.908} {124.917} {} {1} {(195.16, 213.08) (191.10, 213.50)} 
    NET {} {} {} {} {} {mem_inst/n_945} {} {0.000} {0.000} {0.088} {0.006} {71.908} {124.917} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.935} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.935} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.788} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.781} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.222} {} {0.473} {-52.536} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.223} {0.434} {0.479} {-52.530} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][7]} {C}
  ENDPT {mem_inst/registers_reg[17][7]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Setup} {0.481}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.918}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.904}
    {=} {Slack Time} {53.014}
  END_SLK_CLC
  SLK 53.014
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.439} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.440} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.667} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.678} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {118.981} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {118.989} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.956} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.956} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.372} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.372} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.612} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.613} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.161} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.161} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.745} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.745} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {121.984} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {121.984} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.392} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.381} {122.395} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.002} {0.000} {1.103} {} {70.384} {123.398} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.000} {0.000} {1.103} {0.090} {70.384} {123.398} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.287} {0.000} {0.275} {} {70.671} {123.685} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.275} {0.021} {70.671} {123.685} {} {} {} 
    INST {mem_inst/g9325__4319} {A} {v} {Q} {^} {} {NO2HDX1} {0.891} {0.000} {1.039} {} {71.562} {124.576} {} {8} {(146.44, 227.08) (146.56, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_806} {} {0.002} {0.000} {1.039} {0.083} {71.565} {124.579} {} {} {} 
    INST {mem_inst/g9179__5526} {S} {^} {Q} {v} {} {MU2HDX0} {0.339} {0.000} {0.085} {} {71.904} {124.918} {} {1} {(184.52, 238.28) (188.58, 237.86)} 
    NET {} {} {} {} {} {mem_inst/n_940} {} {0.000} {0.000} {0.085} {0.006} {71.904} {124.918} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.940} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.940} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.793} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.786} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.222} {} {0.473} {-52.541} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.223} {0.434} {0.479} {-52.535} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][5]} {C}
  ENDPT {mem_inst/registers_reg[17][5]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.478}
    {-} {Setup} {0.481}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.917}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.902}
    {=} {Slack Time} {53.015}
  END_SLK_CLC
  SLK 53.015
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.440} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.441} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.668} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.679} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {118.982} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {118.990} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.956} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.957} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.373} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.373} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.613} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.614} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.162} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.162} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.746} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.746} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {121.985} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {121.985} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.392} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.381} {122.396} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.002} {0.000} {1.103} {} {70.384} {123.399} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.000} {0.000} {1.103} {0.090} {70.384} {123.399} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.287} {0.000} {0.275} {} {70.671} {123.686} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.275} {0.021} {70.671} {123.686} {} {} {} 
    INST {mem_inst/g9325__4319} {A} {v} {Q} {^} {} {NO2HDX1} {0.891} {0.000} {1.039} {} {71.562} {124.577} {} {8} {(146.44, 227.08) (146.56, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_806} {} {0.001} {0.000} {1.039} {0.083} {71.563} {124.578} {} {} {} 
    INST {mem_inst/g9177__4319} {S} {^} {Q} {v} {} {MU2HDX0} {0.339} {0.000} {0.085} {} {71.902} {124.917} {} {1} {(152.60, 229.32) (148.54, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_942} {} {0.000} {0.000} {0.085} {0.006} {71.902} {124.917} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.941} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.941} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.793} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.787} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.222} {} {0.473} {-52.542} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.223} {0.434} {0.478} {-52.536} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][6]} {C}
  ENDPT {mem_inst/registers_reg[17][6]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Setup} {0.480}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.918}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.899}
    {=} {Slack Time} {53.020}
  END_SLK_CLC
  SLK 53.020
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.444} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.446} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.673} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.683} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {118.987} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {118.995} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.961} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.962} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.378} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.378} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.618} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.618} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.166} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.167} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.751} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.751} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {121.990} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {121.990} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.397} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.381} {122.401} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.002} {0.000} {1.103} {} {70.384} {123.403} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.000} {0.000} {1.103} {0.090} {70.384} {123.404} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.287} {0.000} {0.275} {} {70.671} {123.690} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.275} {0.021} {70.671} {123.691} {} {} {} 
    INST {mem_inst/g9325__4319} {A} {v} {Q} {^} {} {NO2HDX1} {0.891} {0.000} {1.039} {} {71.562} {124.582} {} {8} {(146.44, 227.08) (146.56, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_806} {} {0.001} {0.000} {1.039} {0.083} {71.563} {124.583} {} {} {} 
    INST {mem_inst/g9178__8428} {S} {^} {Q} {v} {} {MU2HDX0} {0.336} {0.000} {0.082} {} {71.899} {124.918} {} {1} {(153.72, 247.24) (157.78, 246.82)} 
    NET {} {} {} {} {} {mem_inst/n_941} {} {0.000} {0.000} {0.082} {0.005} {71.899} {124.918} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.946} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.945} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.798} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.792} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.222} {} {0.473} {-52.547} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.223} {0.434} {0.479} {-52.541} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][3]} {C}
  ENDPT {mem_inst/registers_reg[17][3]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.478}
    {-} {Setup} {0.480}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.918}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.899}
    {=} {Slack Time} {53.020}
  END_SLK_CLC
  SLK 53.020
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.445} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.446} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.673} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.684} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {118.987} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {118.995} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.961} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.962} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.378} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.378} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.618} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.618} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.166} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.167} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.751} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.751} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {121.990} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {121.990} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.397} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.381} {122.401} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.002} {0.000} {1.103} {} {70.384} {123.403} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.000} {0.000} {1.103} {0.090} {70.384} {123.404} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.287} {0.000} {0.275} {} {70.671} {123.690} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.275} {0.021} {70.671} {123.691} {} {} {} 
    INST {mem_inst/g9325__4319} {A} {v} {Q} {^} {} {NO2HDX1} {0.891} {0.000} {1.039} {} {71.562} {124.582} {} {8} {(146.44, 227.08) (146.56, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_806} {} {0.001} {0.000} {1.039} {0.083} {71.564} {124.583} {} {} {} 
    INST {mem_inst/g9175__5107} {S} {^} {Q} {v} {} {MU2HDX0} {0.335} {0.000} {0.081} {} {71.899} {124.918} {} {1} {(166.04, 220.36) (170.10, 219.94)} 
    NET {} {} {} {} {} {mem_inst/n_944} {} {0.000} {0.000} {0.081} {0.005} {71.899} {124.918} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.946} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.946} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.798} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.792} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.222} {} {0.473} {-52.547} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.005} {0.000} {0.223} {0.434} {0.478} {-52.541} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][2]} {C}
  ENDPT {mem_inst/registers_reg[17][2]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Setup} {0.480}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.919}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.896}
    {=} {Slack Time} {53.023}
  END_SLK_CLC
  SLK 53.023
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.448} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.449} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.676} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.687} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {118.990} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {118.998} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.964} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.965} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.381} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.381} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.621} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.621} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.169} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.170} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.754} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.754} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {121.993} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {121.993} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.400} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.381} {122.404} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.002} {0.000} {1.103} {} {70.384} {123.406} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.000} {0.000} {1.103} {0.090} {70.384} {123.407} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.287} {0.000} {0.275} {} {70.671} {123.693} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.275} {0.021} {70.671} {123.694} {} {} {} 
    INST {mem_inst/g9325__4319} {A} {v} {Q} {^} {} {NO2HDX1} {0.891} {0.000} {1.039} {} {71.562} {124.585} {} {8} {(146.44, 227.08) (146.56, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_806} {} {0.001} {0.000} {1.039} {0.083} {71.564} {124.586} {} {} {} 
    INST {mem_inst/g9173__5477} {S} {^} {Q} {v} {} {MU2HDX0} {0.333} {0.000} {0.079} {} {71.896} {124.919} {} {1} {(167.16, 231.00) (163.10, 231.42)} 
    NET {} {} {} {} {} {mem_inst/n_946} {} {0.000} {0.000} {0.079} {0.005} {71.896} {124.919} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.949} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.949} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.801} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.795} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.222} {} {0.473} {-52.550} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.223} {0.434} {0.479} {-52.544} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[15][7]} {C}
  ENDPT {mem_inst/registers_reg[15][7]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Setup} {0.483}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.917}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.891}
    {=} {Slack Time} {53.026}
  END_SLK_CLC
  SLK 53.026
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.451} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.452} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.679} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.690} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {118.994} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {119.001} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.968} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.968} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.384} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.385} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.625} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.625} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.173} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.174} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.757} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.758} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {121.996} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {121.996} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.404} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.382} {122.408} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {0.959} {0.000} {1.046} {} {70.341} {123.367} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.001} {0.000} {1.046} {0.085} {70.342} {123.368} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.254} {0.000} {0.248} {} {70.596} {123.622} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.248} {0.018} {70.596} {123.622} {} {} {} 
    INST {mem_inst/g9323__5107} {A} {v} {Q} {^} {} {NO2HDX1} {0.947} {0.052} {1.063} {} {71.542} {124.569} {} {8} {(127.96, 233.24) (127.84, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_808} {} {0.002} {0.000} {1.063} {0.085} {71.544} {124.571} {} {} {} 
    INST {mem_inst/g9123__5526} {S} {^} {Q} {v} {} {MU2HDX0} {0.346} {0.000} {0.090} {} {71.890} {124.917} {} {1} {(110.60, 256.20) (114.66, 255.78)} 
    NET {} {} {} {} {} {mem_inst/n_992} {} {0.000} {0.000} {0.090} {0.007} {71.891} {124.917} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.953} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.952} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.805} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.798} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.222} {} {0.473} {-52.554} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.007} {0.000} {0.223} {0.434} {0.479} {-52.547} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[15][4]} {C}
  ENDPT {mem_inst/registers_reg[15][4]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.485}
    {-} {Setup} {0.481}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.925}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.887}
    {=} {Slack Time} {53.037}
  END_SLK_CLC
  SLK 53.037
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.462} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.463} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.690} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.701} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {119.004} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {119.012} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.979} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.979} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.395} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.396} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.635} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.636} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.184} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.185} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.768} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.769} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {122.007} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {122.007} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.415} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.382} {122.419} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {0.959} {0.000} {1.046} {} {70.341} {123.378} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.001} {0.000} {1.046} {0.085} {70.342} {123.379} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.254} {0.000} {0.248} {} {70.596} {123.633} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.248} {0.018} {70.596} {123.633} {} {} {} 
    INST {mem_inst/g9323__5107} {A} {v} {Q} {^} {} {NO2HDX1} {0.947} {0.052} {1.063} {} {71.542} {124.580} {} {8} {(127.96, 233.24) (127.84, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_808} {} {0.003} {0.000} {1.063} {0.085} {71.546} {124.583} {} {} {} 
    INST {mem_inst/g9120__6260} {S} {^} {Q} {v} {} {MU2HDX0} {0.341} {0.000} {0.087} {} {71.887} {124.925} {} {1} {(48.44, 275.80) (44.38, 276.22)} 
    NET {} {} {} {} {} {mem_inst/n_995} {} {0.000} {0.000} {0.087} {0.006} {71.887} {124.925} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.963} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.963} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.816} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.809} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.248} {0.000} {0.229} {} {0.476} {-52.561} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.009} {0.000} {0.229} {0.449} {0.485} {-52.552} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[15][0]} {C}
  ENDPT {mem_inst/registers_reg[15][0]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.480}
    {-} {Setup} {0.480}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.919}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.881}
    {=} {Slack Time} {53.038}
  END_SLK_CLC
  SLK 53.038
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.463} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.464} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.691} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.702} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {119.005} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {119.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.979} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.980} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.396} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.396} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.636} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.636} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.184} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.185} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.769} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.769} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {122.008} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {122.008} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.415} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.382} {122.419} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {0.959} {0.000} {1.046} {} {70.341} {123.379} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.001} {0.000} {1.046} {0.085} {70.342} {123.380} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.254} {0.000} {0.248} {} {70.596} {123.633} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.248} {0.018} {70.596} {123.634} {} {} {} 
    INST {mem_inst/g9323__5107} {A} {v} {Q} {^} {} {NO2HDX1} {0.947} {0.052} {1.063} {} {71.542} {124.580} {} {8} {(127.96, 233.24) (127.84, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_808} {} {0.003} {0.000} {1.063} {0.085} {71.545} {124.583} {} {} {} 
    INST {mem_inst/g9116__6417} {S} {^} {Q} {v} {} {MU2HDX0} {0.336} {0.000} {0.082} {} {71.881} {124.919} {} {1} {(117.32, 275.80) (121.38, 276.22)} 
    NET {} {} {} {} {} {mem_inst/n_999} {} {0.000} {0.000} {0.082} {0.006} {71.881} {124.919} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.964} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.964} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.816} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.810} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.222} {} {0.473} {-52.565} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.007} {0.000} {0.223} {0.434} {0.480} {-52.558} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[15][3]} {C}
  ENDPT {mem_inst/registers_reg[15][3]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.480}
    {-} {Setup} {0.481}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.919}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.881}
    {=} {Slack Time} {53.038}
  END_SLK_CLC
  SLK 53.038
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.463} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.464} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.691} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.702} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {119.005} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {119.013} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.980} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.980} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.396} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.397} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.636} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.637} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.185} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.186} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.769} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.770} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {122.008} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {122.008} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.416} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.382} {122.420} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {0.959} {0.000} {1.046} {} {70.341} {123.379} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.001} {0.000} {1.046} {0.085} {70.342} {123.380} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.254} {0.000} {0.248} {} {70.596} {123.634} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.248} {0.018} {70.596} {123.634} {} {} {} 
    INST {mem_inst/g9323__5107} {A} {v} {Q} {^} {} {NO2HDX1} {0.947} {0.052} {1.063} {} {71.542} {124.581} {} {8} {(127.96, 233.24) (127.84, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_808} {} {0.002} {0.000} {1.063} {0.085} {71.544} {124.582} {} {} {} 
    INST {mem_inst/g9119__5107} {S} {^} {Q} {v} {} {MU2HDX0} {0.337} {0.000} {0.083} {} {71.881} {124.919} {} {1} {(115.08, 256.20) (119.14, 255.78)} 
    NET {} {} {} {} {} {mem_inst/n_996} {} {0.000} {0.000} {0.083} {0.006} {71.881} {124.919} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.964} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.964} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.817} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.810} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.222} {} {0.473} {-52.565} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.007} {0.000} {0.223} {0.434} {0.480} {-52.558} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[15][1]} {C}
  ENDPT {mem_inst/registers_reg[15][1]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.486}
    {-} {Setup} {0.480}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.925}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.887}
    {=} {Slack Time} {53.039}
  END_SLK_CLC
  SLK 53.039
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.464} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.465} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.692} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.703} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {119.006} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {119.014} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.980} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.981} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.397} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.397} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.637} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.637} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.185} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.186} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.770} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.770} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {122.009} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {122.009} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.416} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.382} {122.420} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {0.959} {0.000} {1.046} {} {70.341} {123.380} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.001} {0.000} {1.046} {0.085} {70.342} {123.381} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.254} {0.000} {0.248} {} {70.596} {123.634} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.248} {0.018} {70.596} {123.635} {} {} {} 
    INST {mem_inst/g9323__5107} {A} {v} {Q} {^} {} {NO2HDX1} {0.947} {0.052} {1.063} {} {71.542} {124.581} {} {8} {(127.96, 233.24) (127.84, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_808} {} {0.004} {0.000} {1.063} {0.085} {71.546} {124.585} {} {} {} 
    INST {mem_inst/g9117__5477} {S} {^} {Q} {v} {} {MU2HDX0} {0.341} {0.000} {0.086} {} {71.887} {124.925} {} {1} {(54.04, 265.16) (49.98, 264.74)} 
    NET {} {} {} {} {} {mem_inst/n_998} {} {0.000} {0.000} {0.086} {0.006} {71.887} {124.925} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.965} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.965} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.817} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.810} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.248} {0.000} {0.229} {} {0.476} {-52.562} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.009} {0.000} {0.229} {0.449} {0.486} {-52.553} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[15][5]} {C}
  ENDPT {mem_inst/registers_reg[15][5]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.485}
    {-} {Setup} {0.480}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.925}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.885}
    {=} {Slack Time} {53.041}
  END_SLK_CLC
  SLK 53.041
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.465} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.467} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.694} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.704} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {119.008} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {119.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.982} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.983} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.399} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.399} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.639} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.639} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.187} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.188} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.772} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.772} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {122.011} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {122.011} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.418} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.382} {122.422} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {0.959} {0.000} {1.046} {} {70.341} {123.382} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.001} {0.000} {1.046} {0.085} {70.342} {123.382} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.254} {0.000} {0.248} {} {70.596} {123.636} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.248} {0.018} {70.596} {123.636} {} {} {} 
    INST {mem_inst/g9323__5107} {A} {v} {Q} {^} {} {NO2HDX1} {0.947} {0.052} {1.063} {} {71.542} {124.583} {} {8} {(127.96, 233.24) (127.84, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_808} {} {0.003} {0.000} {1.063} {0.085} {71.546} {124.586} {} {} {} 
    INST {mem_inst/g9121__4319} {S} {^} {Q} {v} {} {MU2HDX0} {0.339} {0.000} {0.085} {} {71.885} {124.925} {} {1} {(55.16, 274.12) (51.10, 273.70)} 
    NET {} {} {} {} {} {mem_inst/n_994} {} {0.000} {0.000} {0.085} {0.006} {71.885} {124.925} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.967} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.966} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.819} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.812} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.248} {0.000} {0.229} {} {0.476} {-52.564} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.009} {0.000} {0.229} {0.449} {0.485} {-52.556} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[15][2]} {C}
  ENDPT {mem_inst/registers_reg[15][2]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.480}
    {-} {Setup} {0.479}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.921}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.876}
    {=} {Slack Time} {53.044}
  END_SLK_CLC
  SLK 53.044
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.469} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.471} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.697} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.708} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {119.012} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {119.020} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.986} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.986} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.402} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.403} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.643} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.643} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.191} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.192} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.776} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.776} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {122.014} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {122.015} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.422} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.382} {122.426} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {0.959} {0.000} {1.046} {} {70.341} {123.385} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.001} {0.000} {1.046} {0.085} {70.342} {123.386} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.254} {0.000} {0.248} {} {70.596} {123.640} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.248} {0.018} {70.596} {123.640} {} {} {} 
    INST {mem_inst/g9323__5107} {A} {v} {Q} {^} {} {NO2HDX1} {0.947} {0.052} {1.063} {} {71.542} {124.587} {} {8} {(127.96, 233.24) (127.84, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_808} {} {0.002} {0.000} {1.063} {0.085} {71.545} {124.589} {} {} {} 
    INST {mem_inst/g9118__2398} {S} {^} {Q} {v} {} {MU2HDX0} {0.332} {0.000} {0.079} {} {71.876} {124.921} {} {1} {(112.84, 266.84) (108.78, 267.26)} 
    NET {} {} {} {} {} {mem_inst/n_997} {} {0.000} {0.000} {0.079} {0.005} {71.876} {124.921} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.971} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.970} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.823} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.816} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.222} {} {0.473} {-52.572} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.007} {0.000} {0.223} {0.434} {0.480} {-52.564} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[15][6]} {C}
  ENDPT {mem_inst/registers_reg[15][6]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.483}
    {-} {Setup} {0.479}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.925}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.878}
    {=} {Slack Time} {53.047}
  END_SLK_CLC
  SLK 53.047
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.471} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.473} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.700} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.710} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {119.014} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {119.022} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {119.988} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {119.989} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.405} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.405} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.645} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.645} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.193} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.194} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.778} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.778} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {122.017} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {122.017} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.424} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.382} {122.428} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {0.959} {0.000} {1.046} {} {70.341} {123.388} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.001} {0.000} {1.046} {0.085} {70.342} {123.388} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.254} {0.000} {0.248} {} {70.596} {123.642} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.248} {0.018} {70.596} {123.642} {} {} {} 
    INST {mem_inst/g9323__5107} {A} {v} {Q} {^} {} {NO2HDX1} {0.947} {0.052} {1.063} {} {71.542} {124.589} {} {8} {(127.96, 233.24) (127.84, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_808} {} {0.003} {0.000} {1.063} {0.085} {71.545} {124.592} {} {} {} 
    INST {mem_inst/g9122__8428} {S} {^} {Q} {v} {} {MU2HDX0} {0.333} {0.000} {0.080} {} {71.878} {124.925} {} {1} {(91.56, 275.80) (87.50, 276.22)} 
    NET {} {} {} {} {} {mem_inst/n_993} {} {0.000} {0.000} {0.080} {0.005} {71.878} {124.925} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-52.973} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-52.972} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.825} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.818} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.248} {0.000} {0.229} {} {0.476} {-52.570} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.007} {0.000} {0.229} {0.449} {0.483} {-52.563} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][1]} {C}
  ENDPT {mem_inst/registers_reg[21][1]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.470}
    {-} {Setup} {0.485}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.905}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.822}
    {=} {Slack Time} {53.082}
  END_SLK_CLC
  SLK 53.082
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.507} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.509} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.735} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.746} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {119.050} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {119.058} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {120.024} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {120.024} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.440} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.441} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.681} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.681} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.229} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.230} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.814} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.814} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {122.052} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {122.053} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.460} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.382} {122.464} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {0.959} {0.000} {1.046} {} {70.341} {123.423} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.001} {0.000} {1.046} {0.085} {70.342} {123.424} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.254} {0.000} {0.248} {} {70.596} {123.678} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.248} {0.018} {70.596} {123.678} {} {} {} 
    INST {mem_inst/g9327__5526} {A} {v} {Q} {^} {} {NO2HDX1} {0.877} {0.000} {1.038} {} {71.473} {124.556} {} {8} {(143.08, 236.04) (143.19, 237.38)} 
    NET {} {} {} {} {} {mem_inst/n_804} {} {0.003} {0.000} {1.038} {0.083} {71.477} {124.559} {} {} {} 
    INST {mem_inst/g9124__6783} {S} {^} {Q} {v} {} {MU2HDX0} {0.346} {0.000} {0.091} {} {71.822} {124.905} {} {1} {(194.60, 274.12) (190.54, 273.70)} 
    NET {} {} {} {} {} {mem_inst/n_991} {} {0.000} {0.000} {0.091} {0.007} {71.822} {124.905} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-53.009} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-53.008} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.861} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.229} {-52.853} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.235} {0.000} {0.208} {} {0.464} {-52.618} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.006} {0.000} {0.209} {0.406} {0.470} {-52.612} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][0]} {C}
  ENDPT {mem_inst/registers_reg[21][0]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Setup} {0.484}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.915}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.829}
    {=} {Slack Time} {53.087}
  END_SLK_CLC
  SLK 53.087
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.511} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.513} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.740} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.750} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {119.054} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {119.062} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {120.028} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {120.029} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.444} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.445} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.685} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.685} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.233} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.234} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.818} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.818} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {122.057} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {122.057} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.464} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.382} {122.468} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {0.959} {0.000} {1.046} {} {70.341} {123.427} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.001} {0.000} {1.046} {0.085} {70.342} {123.428} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.254} {0.000} {0.248} {} {70.596} {123.682} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.248} {0.018} {70.596} {123.682} {} {} {} 
    INST {mem_inst/g9327__5526} {A} {v} {Q} {^} {} {NO2HDX1} {0.877} {0.000} {1.038} {} {71.473} {124.560} {} {8} {(143.08, 236.04) (143.19, 237.38)} 
    NET {} {} {} {} {} {mem_inst/n_804} {} {0.003} {0.000} {1.038} {0.083} {71.477} {124.563} {} {} {} 
    INST {mem_inst/g9125__3680} {S} {^} {Q} {v} {} {MU2HDX0} {0.352} {0.000} {0.096} {} {71.829} {124.915} {} {1} {(187.32, 275.80) (183.26, 276.22)} 
    NET {} {} {} {} {} {mem_inst/n_990} {} {0.000} {0.000} {0.096} {0.008} {71.829} {124.915} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-53.013} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-53.012} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.865} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.858} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.222} {} {0.473} {-52.614} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.007} {0.000} {0.223} {0.434} {0.479} {-52.607} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][5]} {C}
  ENDPT {mem_inst/registers_reg[21][5]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.470}
    {-} {Setup} {0.484}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.906}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.817}
    {=} {Slack Time} {53.089}
  END_SLK_CLC
  SLK 53.089
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.513} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.515} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.742} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.752} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {119.056} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {119.064} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {120.030} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {120.031} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.447} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.447} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.687} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.687} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.235} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.236} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.820} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.820} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {122.059} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {122.059} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.466} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.382} {122.470} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {0.959} {0.000} {1.046} {} {70.341} {123.430} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.001} {0.000} {1.046} {0.085} {70.342} {123.430} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.254} {0.000} {0.248} {} {70.596} {123.684} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.248} {0.018} {70.596} {123.684} {} {} {} 
    INST {mem_inst/g9327__5526} {A} {v} {Q} {^} {} {NO2HDX1} {0.877} {0.000} {1.038} {} {71.473} {124.562} {} {8} {(143.08, 236.04) (143.19, 237.38)} 
    NET {} {} {} {} {} {mem_inst/n_804} {} {0.003} {0.000} {1.038} {0.083} {71.477} {124.565} {} {} {} 
    INST {mem_inst/g9129__5122} {S} {^} {Q} {v} {} {MU2HDX0} {0.340} {0.000} {0.086} {} {71.817} {124.906} {} {1} {(210.84, 275.80) (214.90, 276.22)} 
    NET {} {} {} {} {} {mem_inst/n_986} {} {0.000} {0.000} {0.086} {0.006} {71.817} {124.906} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-53.015} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-53.014} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.867} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.229} {-52.860} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.235} {0.000} {0.208} {} {0.464} {-52.624} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.005} {0.000} {0.209} {0.406} {0.470} {-52.619} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[11][7]} {C}
  ENDPT {mem_inst/registers_reg[11][7]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.482}
    {-} {Setup} {0.480}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.922}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.833}
    {=} {Slack Time} {53.089}
  END_SLK_CLC
  SLK 53.089
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.514} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.515} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.742} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.753} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {119.056} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {119.064} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {120.030} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {120.031} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.447} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.447} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.687} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.688} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.236} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.236} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.820} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.820} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {122.059} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {122.059} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.466} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.381} {122.470} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.002} {0.000} {1.103} {} {70.384} {123.473} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.000} {0.000} {1.103} {0.090} {70.384} {123.473} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.287} {0.000} {0.275} {} {70.671} {123.760} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.275} {0.021} {70.671} {123.760} {} {} {} 
    INST {mem_inst/g9321__5477} {A} {v} {Q} {^} {} {NO2HDX1} {0.820} {0.000} {0.947} {} {71.491} {124.580} {} {8} {(115.64, 233.24) (115.75, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_810} {} {0.002} {0.000} {0.947} {0.076} {71.492} {124.581} {} {} {} 
    INST {mem_inst/g9035__5107} {S} {^} {Q} {v} {} {MU2HDX0} {0.341} {0.000} {0.086} {} {71.833} {124.922} {} {1} {(88.76, 231.00) (84.70, 231.42)} 
    NET {} {} {} {} {} {mem_inst/n_1080} {} {0.000} {0.000} {0.086} {0.006} {71.833} {124.922} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-53.015} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-53.015} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.867} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.861} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.248} {0.000} {0.229} {} {0.476} {-52.612} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.006} {0.000} {0.229} {0.449} {0.482} {-52.607} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][4]} {C}
  ENDPT {mem_inst/registers_reg[21][4]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.470}
    {-} {Setup} {0.484}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.906}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.815}
    {=} {Slack Time} {53.091}
  END_SLK_CLC
  SLK 53.091
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.516} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.517} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.744} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.755} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {119.059} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {119.066} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {120.033} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {120.033} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.449} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.450} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.690} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.690} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.238} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.239} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.822} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.823} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {122.061} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {122.061} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.469} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.382} {122.473} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {0.959} {0.000} {1.046} {} {70.341} {123.432} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.001} {0.000} {1.046} {0.085} {70.342} {123.433} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.254} {0.000} {0.248} {} {70.596} {123.687} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.248} {0.018} {70.596} {123.687} {} {} {} 
    INST {mem_inst/g9327__5526} {A} {v} {Q} {^} {} {NO2HDX1} {0.877} {0.000} {1.038} {} {71.473} {124.565} {} {8} {(143.08, 236.04) (143.19, 237.38)} 
    NET {} {} {} {} {} {mem_inst/n_804} {} {0.004} {0.000} {1.038} {0.083} {71.477} {124.568} {} {} {} 
    INST {mem_inst/g9128__1705} {S} {^} {Q} {v} {} {MU2HDX0} {0.338} {0.000} {0.084} {} {71.815} {124.906} {} {1} {(206.36, 275.80) (210.42, 276.22)} 
    NET {} {} {} {} {} {mem_inst/n_987} {} {0.000} {0.000} {0.084} {0.006} {71.815} {124.906} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-53.018} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-53.017} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.870} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.229} {-52.862} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.235} {0.000} {0.208} {} {0.464} {-52.627} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.005} {0.000} {0.209} {0.406} {0.470} {-52.622} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][2]} {C}
  ENDPT {mem_inst/registers_reg[21][2]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.470}
    {-} {Setup} {0.483}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.907}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.814}
    {=} {Slack Time} {53.092}
  END_SLK_CLC
  SLK 53.092
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.517} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.518} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.745} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.756} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {119.059} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {119.067} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {120.034} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {120.034} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.450} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.451} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.690} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.691} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.239} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.240} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.823} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.824} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {122.062} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {122.062} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.470} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.382} {122.474} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {0.959} {0.000} {1.046} {} {70.341} {123.433} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.001} {0.000} {1.046} {0.085} {70.342} {123.434} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.254} {0.000} {0.248} {} {70.596} {123.688} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.248} {0.018} {70.596} {123.688} {} {} {} 
    INST {mem_inst/g9327__5526} {A} {v} {Q} {^} {} {NO2HDX1} {0.877} {0.000} {1.038} {} {71.473} {124.565} {} {8} {(143.08, 236.04) (143.19, 237.38)} 
    NET {} {} {} {} {} {mem_inst/n_804} {} {0.004} {0.000} {1.038} {0.083} {71.477} {124.569} {} {} {} 
    INST {mem_inst/g9126__1617} {S} {^} {Q} {v} {} {MU2HDX0} {0.337} {0.000} {0.083} {} {71.814} {124.906} {} {1} {(210.84, 257.88) (214.90, 258.30)} 
    NET {} {} {} {} {} {mem_inst/n_989} {} {0.000} {0.000} {0.083} {0.006} {71.814} {124.907} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-53.018} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-53.018} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.871} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.229} {-52.863} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.235} {0.000} {0.208} {} {0.464} {-52.628} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.005} {0.000} {0.209} {0.406} {0.470} {-52.622} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][6]} {C}
  ENDPT {mem_inst/registers_reg[21][6]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Setup} {0.483}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.917}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.823}
    {=} {Slack Time} {53.094}
  END_SLK_CLC
  SLK 53.094
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.519} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.520} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.747} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.758} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {119.061} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {119.069} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {120.036} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {120.036} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.452} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.452} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.692} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.693} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.241} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.241} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.825} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.825} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {122.064} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {122.064} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.472} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.382} {122.476} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {0.959} {0.000} {1.046} {} {70.341} {123.435} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.001} {0.000} {1.046} {0.085} {70.342} {123.436} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.254} {0.000} {0.248} {} {70.596} {123.690} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.248} {0.018} {70.596} {123.690} {} {} {} 
    INST {mem_inst/g9327__5526} {A} {v} {Q} {^} {} {NO2HDX1} {0.877} {0.000} {1.038} {} {71.473} {124.567} {} {8} {(143.08, 236.04) (143.19, 237.38)} 
    NET {} {} {} {} {} {mem_inst/n_804} {} {0.003} {0.000} {1.038} {0.083} {71.477} {124.571} {} {} {} 
    INST {mem_inst/g9130__8246} {S} {^} {Q} {v} {} {MU2HDX0} {0.346} {0.000} {0.091} {} {71.822} {124.917} {} {1} {(178.36, 275.80) (174.30, 276.22)} 
    NET {} {} {} {} {} {mem_inst/n_985} {} {0.000} {0.000} {0.091} {0.007} {71.823} {124.917} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-53.020} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-53.020} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.873} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.866} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.222} {} {0.473} {-52.621} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.007} {0.000} {0.223} {0.434} {0.479} {-52.615} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[11][0]} {C}
  ENDPT {mem_inst/registers_reg[11][0]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Setup} {0.480}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.919}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.824}
    {=} {Slack Time} {53.095}
  END_SLK_CLC
  SLK 53.095
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.520} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.521} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.748} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.759} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {119.062} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {119.070} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {120.036} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {120.037} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.453} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.453} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.693} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.694} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.242} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.242} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.826} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.826} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {122.065} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {122.065} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.473} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.381} {122.476} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.002} {0.000} {1.103} {} {70.384} {123.479} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.000} {0.000} {1.103} {0.090} {70.384} {123.479} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.287} {0.000} {0.275} {} {70.671} {123.766} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.275} {0.021} {70.671} {123.766} {} {} {} 
    INST {mem_inst/g9321__5477} {A} {v} {Q} {^} {} {NO2HDX1} {0.820} {0.000} {0.947} {} {71.491} {124.586} {} {8} {(115.64, 233.24) (115.75, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_810} {} {0.001} {0.000} {0.947} {0.076} {71.491} {124.586} {} {} {} 
    INST {mem_inst/g9156__1705} {S} {^} {Q} {v} {} {MU2HDX0} {0.333} {0.000} {0.080} {} {71.824} {124.919} {} {1} {(110.04, 239.96) (114.10, 240.38)} 
    NET {} {} {} {} {} {mem_inst/n_959} {} {0.000} {0.000} {0.080} {0.005} {71.824} {124.919} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-53.021} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-53.021} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.874} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.867} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.222} {} {0.473} {-52.622} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.223} {0.434} {0.479} {-52.616} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[11][4]} {C}
  ENDPT {mem_inst/registers_reg[11][4]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.482}
    {-} {Setup} {0.479}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.923}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.828}
    {=} {Slack Time} {53.095}
  END_SLK_CLC
  SLK 53.095
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.520} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.521} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.748} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.759} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {119.062} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {119.070} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {120.037} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {120.037} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.453} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.453} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.693} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.694} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.242} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.242} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.826} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.826} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {122.065} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {122.065} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.473} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.381} {122.476} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.002} {0.000} {1.103} {} {70.384} {123.479} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.000} {0.000} {1.103} {0.090} {70.384} {123.479} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.287} {0.000} {0.275} {} {70.671} {123.766} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.275} {0.021} {70.671} {123.766} {} {} {} 
    INST {mem_inst/g9321__5477} {A} {v} {Q} {^} {} {NO2HDX1} {0.820} {0.000} {0.947} {} {71.491} {124.586} {} {8} {(115.64, 233.24) (115.75, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_810} {} {0.002} {0.000} {0.947} {0.076} {71.492} {124.588} {} {} {} 
    INST {mem_inst/g9160__6131} {S} {^} {Q} {v} {} {MU2HDX0} {0.336} {0.000} {0.082} {} {71.828} {124.923} {} {1} {(74.20, 247.24) (78.26, 246.82)} 
    NET {} {} {} {} {} {mem_inst/n_955} {} {0.000} {0.000} {0.082} {0.005} {71.828} {124.923} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-53.021} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-53.021} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.874} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.867} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.248} {0.000} {0.229} {} {0.476} {-52.619} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.006} {0.000} {0.229} {0.449} {0.482} {-52.613} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[11][6]} {C}
  ENDPT {mem_inst/registers_reg[11][6]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.483}
    {-} {Setup} {0.479}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.924}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.828}
    {=} {Slack Time} {53.096}
  END_SLK_CLC
  SLK 53.096
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.521} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.522} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.749} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.760} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {119.063} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {119.071} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {120.038} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {120.038} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.454} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.454} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.694} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.695} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.243} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.243} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.827} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.827} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {122.066} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {122.066} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.474} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.381} {122.477} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.002} {0.000} {1.103} {} {70.384} {123.480} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.000} {0.000} {1.103} {0.090} {70.384} {123.480} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.287} {0.000} {0.275} {} {70.671} {123.767} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.275} {0.021} {70.671} {123.767} {} {} {} 
    INST {mem_inst/g9321__5477} {A} {v} {Q} {^} {} {NO2HDX1} {0.820} {0.000} {0.947} {} {71.491} {124.587} {} {8} {(115.64, 233.24) (115.75, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_810} {} {0.002} {0.000} {0.947} {0.076} {71.492} {124.588} {} {} {} 
    INST {mem_inst/g9099__2802} {S} {^} {Q} {v} {} {MU2HDX0} {0.335} {0.000} {0.082} {} {71.828} {124.924} {} {1} {(94.36, 248.92) (90.30, 249.34)} 
    NET {} {} {} {} {} {mem_inst/n_1016} {} {0.000} {0.000} {0.082} {0.005} {71.828} {124.924} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-53.022} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-53.022} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.875} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.868} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.248} {0.000} {0.229} {} {0.476} {-52.620} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.006} {0.000} {0.229} {0.449} {0.483} {-52.613} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[11][1]} {C}
  ENDPT {mem_inst/registers_reg[11][1]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.483}
    {-} {Setup} {0.479}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.924}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.827}
    {=} {Slack Time} {53.097}
  END_SLK_CLC
  SLK 53.097
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.522} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.523} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.750} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.761} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {119.064} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {119.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {120.039} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {120.039} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.455} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.456} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.695} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.696} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.244} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.245} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.828} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.829} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {122.067} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {122.067} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.475} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.381} {122.479} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.002} {0.000} {1.103} {} {70.384} {123.481} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.000} {0.000} {1.103} {0.090} {70.384} {123.481} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.287} {0.000} {0.275} {} {70.671} {123.768} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.275} {0.021} {70.671} {123.768} {} {} {} 
    INST {mem_inst/g9321__5477} {A} {v} {Q} {^} {} {NO2HDX1} {0.820} {0.000} {0.947} {} {71.491} {124.588} {} {8} {(115.64, 233.24) (115.75, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_810} {} {0.002} {0.000} {0.947} {0.076} {71.493} {124.590} {} {} {} 
    INST {mem_inst/g9157__5122} {S} {^} {Q} {v} {} {MU2HDX0} {0.335} {0.000} {0.081} {} {71.827} {124.924} {} {1} {(73.64, 266.84) (77.70, 267.26)} 
    NET {} {} {} {} {} {mem_inst/n_958} {} {0.000} {0.000} {0.081} {0.005} {71.827} {124.924} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-53.023} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-53.023} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.876} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.869} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.248} {0.000} {0.229} {} {0.476} {-52.621} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.007} {0.000} {0.229} {0.449} {0.483} {-52.614} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[11][2]} {C}
  ENDPT {mem_inst/registers_reg[11][2]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.483}
    {-} {Setup} {0.479}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.924}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.827}
    {=} {Slack Time} {53.097}
  END_SLK_CLC
  SLK 53.097
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.522} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.523} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.750} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.761} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {119.065} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {119.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {120.039} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {120.039} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.455} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.456} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.696} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.696} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.244} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.245} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.828} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.829} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {122.067} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {122.067} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.475} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.381} {122.479} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.002} {0.000} {1.103} {} {70.384} {123.481} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.000} {0.000} {1.103} {0.090} {70.384} {123.481} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.287} {0.000} {0.275} {} {70.671} {123.768} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.275} {0.021} {70.671} {123.768} {} {} {} 
    INST {mem_inst/g9321__5477} {A} {v} {Q} {^} {} {NO2HDX1} {0.820} {0.000} {0.947} {} {71.491} {124.588} {} {8} {(115.64, 233.24) (115.75, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_810} {} {0.002} {0.000} {0.947} {0.076} {71.492} {124.589} {} {} {} 
    INST {mem_inst/g9158__8246} {S} {^} {Q} {v} {} {MU2HDX0} {0.335} {0.000} {0.081} {} {71.827} {124.924} {} {1} {(89.88, 248.92) (85.82, 249.34)} 
    NET {} {} {} {} {} {mem_inst/n_957} {} {0.000} {0.000} {0.081} {0.005} {71.827} {124.924} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-53.024} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-53.023} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.876} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.869} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.248} {0.000} {0.229} {} {0.476} {-52.621} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.007} {0.000} {0.229} {0.449} {0.483} {-52.614} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 94
PATH 95
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[11][5]} {C}
  ENDPT {mem_inst/registers_reg[11][5]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.485}
    {-} {Setup} {0.479}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.926}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.827}
    {=} {Slack Time} {53.098}
  END_SLK_CLC
  SLK 53.098
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.523} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.525} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.751} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.762} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {119.066} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {119.074} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {120.040} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {120.040} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.456} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.457} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.697} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.697} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.245} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.246} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.830} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.830} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {122.068} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {122.069} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.476} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.381} {122.480} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.002} {0.000} {1.103} {} {70.384} {123.482} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.000} {0.000} {1.103} {0.090} {70.384} {123.482} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.287} {0.000} {0.275} {} {70.671} {123.769} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.275} {0.021} {70.671} {123.769} {} {} {} 
    INST {mem_inst/g9321__5477} {A} {v} {Q} {^} {} {NO2HDX1} {0.820} {0.000} {0.947} {} {71.491} {124.589} {} {8} {(115.64, 233.24) (115.75, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_810} {} {0.002} {0.000} {0.947} {0.076} {71.492} {124.591} {} {} {} 
    INST {mem_inst/g9161__1881} {S} {^} {Q} {v} {} {MU2HDX0} {0.335} {0.000} {0.082} {} {71.827} {124.926} {} {1} {(74.20, 256.20) (70.14, 255.78)} 
    NET {} {} {} {} {} {mem_inst/n_954} {} {0.000} {0.000} {0.082} {0.005} {71.827} {124.926} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-53.025} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-53.024} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.877} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.870} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.248} {0.000} {0.229} {} {0.476} {-52.622} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.008} {0.000} {0.229} {0.449} {0.485} {-52.614} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 95
PATH 96
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[11][3]} {C}
  ENDPT {mem_inst/registers_reg[11][3]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.482}
    {-} {Setup} {0.479}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.924}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.825}
    {=} {Slack Time} {53.099}
  END_SLK_CLC
  SLK 53.099
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.524} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.525} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.752} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.763} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {119.066} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {119.074} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {120.040} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {120.041} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.457} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.457} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.697} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.698} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.246} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.246} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.830} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.830} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {122.069} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {122.069} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.476} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.381} {122.480} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.002} {0.000} {1.103} {} {70.384} {123.483} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.000} {0.000} {1.103} {0.090} {70.384} {123.483} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.287} {0.000} {0.275} {} {70.671} {123.770} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.275} {0.021} {70.671} {123.770} {} {} {} 
    INST {mem_inst/g9321__5477} {A} {v} {Q} {^} {} {NO2HDX1} {0.820} {0.000} {0.947} {} {71.491} {124.589} {} {8} {(115.64, 233.24) (115.75, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_810} {} {0.001} {0.000} {0.947} {0.076} {71.491} {124.590} {} {} {} 
    INST {mem_inst/g9159__7098} {S} {^} {Q} {v} {} {MU2HDX0} {0.334} {0.000} {0.080} {} {71.825} {124.924} {} {1} {(103.32, 239.96) (99.26, 240.38)} 
    NET {} {} {} {} {} {mem_inst/n_956} {} {0.000} {0.000} {0.080} {0.005} {71.825} {124.924} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-53.025} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-53.025} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.877} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.870} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.248} {0.000} {0.229} {} {0.476} {-52.622} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.006} {0.000} {0.229} {0.449} {0.482} {-52.617} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 96
PATH 97
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][7]} {C}
  ENDPT {mem_inst/registers_reg[21][7]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Setup} {0.480}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.919}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.812}
    {=} {Slack Time} {53.107}
  END_SLK_CLC
  SLK 53.107
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.532} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.533} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.760} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.771} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {119.075} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {119.082} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {120.049} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {120.049} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.465} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.466} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.706} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.706} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.254} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.255} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.838} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.839} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {122.077} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {122.077} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.485} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.382} {122.489} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {0.959} {0.000} {1.046} {} {70.341} {123.448} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.001} {0.000} {1.046} {0.085} {70.342} {123.449} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.254} {0.000} {0.248} {} {70.596} {123.703} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.248} {0.018} {70.596} {123.703} {} {} {} 
    INST {mem_inst/g9327__5526} {A} {v} {Q} {^} {} {NO2HDX1} {0.877} {0.000} {1.038} {} {71.473} {124.581} {} {8} {(143.08, 236.04) (143.19, 237.38)} 
    NET {} {} {} {} {} {mem_inst/n_804} {} {0.003} {0.000} {1.038} {0.083} {71.476} {124.584} {} {} {} 
    INST {mem_inst/g9131__7098} {S} {^} {Q} {v} {} {MU2HDX0} {0.336} {0.000} {0.082} {} {71.812} {124.919} {} {1} {(191.24, 256.20) (195.30, 255.78)} 
    NET {} {} {} {} {} {mem_inst/n_984} {} {0.000} {0.000} {0.082} {0.005} {71.812} {124.919} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-53.034} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-53.033} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.886} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.879} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.222} {} {0.473} {-52.635} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.223} {0.434} {0.479} {-52.628} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 97
PATH 98
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][3]} {C}
  ENDPT {mem_inst/registers_reg[21][3]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Setup} {0.480}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.920}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.809}
    {=} {Slack Time} {53.111}
  END_SLK_CLC
  SLK 53.111
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.536} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.537} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.764} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.775} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {119.078} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {119.086} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {120.052} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {120.053} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.469} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.469} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.709} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.709} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.257} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.258} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.842} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.842} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {122.081} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {122.081} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.488} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.382} {122.492} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {0.959} {0.000} {1.046} {} {70.341} {123.452} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.001} {0.000} {1.046} {0.085} {70.342} {123.453} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.254} {0.000} {0.248} {} {70.596} {123.706} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.248} {0.018} {70.596} {123.707} {} {} {} 
    INST {mem_inst/g9327__5526} {A} {v} {Q} {^} {} {NO2HDX1} {0.877} {0.000} {1.038} {} {71.473} {124.584} {} {8} {(143.08, 236.04) (143.19, 237.38)} 
    NET {} {} {} {} {} {mem_inst/n_804} {} {0.003} {0.000} {1.038} {0.083} {71.476} {124.587} {} {} {} 
    INST {mem_inst/g9127__2802} {S} {^} {Q} {v} {} {MU2HDX0} {0.333} {0.000} {0.079} {} {71.809} {124.920} {} {1} {(189.56, 256.20) (185.50, 255.78)} 
    NET {} {} {} {} {} {mem_inst/n_988} {} {0.000} {0.000} {0.079} {0.005} {71.809} {124.920} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-53.037} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-53.037} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.889} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.883} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.222} {} {0.473} {-52.638} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.007} {0.000} {0.223} {0.434} {0.479} {-52.631} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 98
PATH 99
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[14][5]} {C}
  ENDPT {mem_inst/registers_reg[14][5]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.483}
    {-} {Setup} {0.482}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.922}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.792}
    {=} {Slack Time} {53.130}
  END_SLK_CLC
  SLK 53.130
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.555} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.556} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.783} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.794} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {119.097} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {119.105} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {120.071} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {120.072} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.488} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.488} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.728} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.729} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.277} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.277} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.861} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.861} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {122.100} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {122.100} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.507} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.381} {122.511} {} {} {} 
    INST {mem_inst/g9661__1705} {A} {v} {Q} {^} {} {NO2HDX1} {0.901} {0.000} {0.969} {} {70.283} {123.413} {} {6} {(139.72, 206.36) (139.84, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_740} {} {0.001} {0.000} {0.969} {0.078} {70.284} {123.414} {} {} {} 
    INST {mem_inst/g9522} {A} {^} {Q} {v} {} {INHDX1} {0.238} {0.000} {0.231} {} {70.522} {123.652} {} {2} {(138.04, 227.08) (137.34, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_739} {} {0.000} {0.000} {0.231} {0.016} {70.522} {123.652} {} {} {} 
    INST {mem_inst/g9322__2398} {A} {v} {Q} {^} {} {NO2HDX1} {0.919} {0.051} {1.038} {} {71.442} {124.572} {} {8} {(134.12, 233.24) (134.24, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_809} {} {0.003} {0.000} {1.038} {0.084} {71.445} {124.575} {} {} {} 
    INST {mem_inst/g9169__2346} {S} {^} {Q} {v} {} {MU2HDX0} {0.347} {0.000} {0.092} {} {71.792} {124.921} {} {1} {(70.84, 275.80) (74.90, 276.22)} 
    NET {} {} {} {} {} {mem_inst/n_950} {} {0.000} {0.000} {0.092} {0.007} {71.792} {124.922} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-53.056} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-53.056} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.908} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.902} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.248} {0.000} {0.229} {} {0.476} {-52.653} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.007} {0.000} {0.229} {0.449} {0.483} {-52.647} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 99
PATH 100
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[14][7]} {C}
  ENDPT {mem_inst/registers_reg[14][7]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.479}
    {-} {Setup} {0.482}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.918}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {71.785}
    {=} {Slack Time} {53.132}
  END_SLK_CLC
  SLK 53.132
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {118.557} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {118.559} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {118.785} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {118.796} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {119.100} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {119.108} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {0.966} {0.000} {0.356} {} {66.941} {120.074} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.356} {0.107} {66.942} {120.075} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.416} {0.000} {0.340} {} {67.358} {120.490} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.000} {0.000} {0.340} {0.017} {67.358} {120.491} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.240} {0.016} {0.202} {} {67.598} {120.731} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.000} {0.000} {0.202} {0.014} {67.599} {120.731} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {0.548} {0.006} {0.192} {} {68.147} {121.279} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.192} {0.016} {68.147} {121.280} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {0.584} {0.006} {0.170} {} {68.731} {121.864} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.170} {0.026} {68.731} {121.864} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.239} {0.000} {0.230} {} {68.970} {122.103} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.230} {0.014} {68.970} {122.103} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.407} {0.000} {0.425} {} {69.378} {122.510} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.004} {0.000} {0.426} {0.082} {69.381} {122.514} {} {} {} 
    INST {mem_inst/g9661__1705} {A} {v} {Q} {^} {} {NO2HDX1} {0.901} {0.000} {0.969} {} {70.283} {123.415} {} {6} {(139.72, 206.36) (139.84, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_740} {} {0.001} {0.000} {0.969} {0.078} {70.284} {123.417} {} {} {} 
    INST {mem_inst/g9522} {A} {^} {Q} {v} {} {INHDX1} {0.238} {0.000} {0.231} {} {70.522} {123.655} {} {2} {(138.04, 227.08) (137.34, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_739} {} {0.000} {0.000} {0.231} {0.016} {70.522} {123.655} {} {} {} 
    INST {mem_inst/g9322__2398} {A} {v} {Q} {^} {} {NO2HDX1} {0.919} {0.051} {1.038} {} {71.442} {124.574} {} {8} {(134.12, 233.24) (134.24, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_809} {} {0.001} {0.000} {1.038} {0.084} {71.443} {124.576} {} {} {} 
    INST {mem_inst/g9171__7410} {S} {^} {Q} {v} {} {MU2HDX0} {0.342} {0.000} {0.087} {} {71.785} {124.918} {} {1} {(123.48, 256.20) (119.42, 255.78)} 
    NET {} {} {} {} {} {mem_inst/n_948} {} {0.000} {0.000} {0.087} {0.006} {71.785} {124.918} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.015}
    {+} {Source Insertion Delay} {0.059}
    {=} {Beginpoint Arrival Time} {0.074}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.034} {0.032} {0.074} {-53.059} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.034} {0.032} {0.074} {-53.058} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.147} {0.000} {0.132} {} {0.221} {-52.911} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.132} {0.238} {0.228} {-52.904} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.245} {0.000} {0.222} {} {0.473} {-52.660} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.223} {0.434} {0.479} {-52.653} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 100

