<profile>

<section name = "Vitis HLS Report for 'Mmap2Stream_Pipeline_VITIS_LOOP_18_1'" level="0">
<item name = "Date">Wed May  8 14:03:53 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">project</item>
<item name = "Solution">Mmap2Stream (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.431 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_18_1">?, ?, 3, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 106, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 103, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_2_fu_99_p2">+, 0, 0, 71, 64, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln18_fu_94_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="i_fu_54">9, 2, 64, 128</column>
<column name="mmap_blk_n_R">9, 2, 1, 2</column>
<column name="stream_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="i_fu_54">64, 0, 64, 0</column>
<column name="icmp_ln18_reg_141">1, 0, 1, 0</column>
<column name="mmap_addr_read_reg_145">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Mmap2Stream_Pipeline_VITIS_LOOP_18_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Mmap2Stream_Pipeline_VITIS_LOOP_18_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Mmap2Stream_Pipeline_VITIS_LOOP_18_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Mmap2Stream_Pipeline_VITIS_LOOP_18_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Mmap2Stream_Pipeline_VITIS_LOOP_18_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Mmap2Stream_Pipeline_VITIS_LOOP_18_1, return value</column>
<column name="m_axi_mmap_AWVALID">out, 1, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_AWREADY">in, 1, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_AWADDR">out, 64, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_AWID">out, 1, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_AWLEN">out, 32, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_AWSIZE">out, 3, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_AWBURST">out, 2, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_AWLOCK">out, 2, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_AWCACHE">out, 4, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_AWPROT">out, 3, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_AWQOS">out, 4, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_AWREGION">out, 4, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_AWUSER">out, 1, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_WVALID">out, 1, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_WREADY">in, 1, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_WDATA">out, 32, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_WSTRB">out, 4, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_WLAST">out, 1, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_WID">out, 1, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_WUSER">out, 1, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_ARVALID">out, 1, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_ARREADY">in, 1, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_ARADDR">out, 64, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_ARID">out, 1, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_ARLEN">out, 32, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_ARSIZE">out, 3, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_ARBURST">out, 2, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_ARLOCK">out, 2, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_ARCACHE">out, 4, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_ARPROT">out, 3, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_ARQOS">out, 4, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_ARREGION">out, 4, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_ARUSER">out, 1, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_RVALID">in, 1, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_RREADY">out, 1, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_RDATA">in, 32, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_RLAST">in, 1, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_RID">in, 1, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_RFIFONUM">in, 9, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_RUSER">in, 1, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_RRESP">in, 2, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_BVALID">in, 1, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_BREADY">out, 1, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_BRESP">in, 2, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_BID">in, 1, m_axi, mmap, pointer</column>
<column name="m_axi_mmap_BUSER">in, 1, m_axi, mmap, pointer</column>
<column name="stream_din">out, 33, ap_fifo, stream, pointer</column>
<column name="stream_full_n">in, 1, ap_fifo, stream, pointer</column>
<column name="stream_write">out, 1, ap_fifo, stream, pointer</column>
<column name="sext_ln18">in, 62, ap_none, sext_ln18, scalar</column>
<column name="n">in, 64, ap_none, n, scalar</column>
</table>
</item>
</section>
</profile>
