From 7b30ed0a884e9df25e1ac7c2514570355d7e0bb5 Mon Sep 17 00:00:00 2001
From: Valentin Raevsky <valentin@compulab.co.il>
Date: Sun, 23 Mar 2025 10:06:06 +0200
Subject: [PATCH 4/5] Add compulab boards suppor

Signed-off-by: Valentin Raevsky <valentin@compulab.co.il>
---
 arch/arm64/boot/dts/Makefile                  |    1 +
 arch/arm64/boot/dts/compulab/Makefile         |   10 +
 .../boot/dts/compulab/Makefile.iot-imx8mp     |   16 +
 .../boot/dts/compulab/Makefile.mcm-imx8mp     |   68 +
 .../boot/dts/compulab/Makefile.mcm-imx93      |    8 +
 .../boot/dts/compulab/Makefile.som-imx8mp     |   36 +
 .../boot/dts/compulab/Makefile.ucm-imx8mm     |   18 +
 .../boot/dts/compulab/Makefile.ucm-imx8mp     |  130 ++
 .../boot/dts/compulab/Makefile.ucm-imx93      |   16 +
 .../boot/dts/compulab/Makefile.ucm-imx95      |    9 +
 .../compulab/compulab-imx8m-plus-ldo4.dtsi    |    7 +
 .../compulab/compulab-imx8m-plus-rpmsg.dtsi   |  133 ++
 .../compulab/compulab-imx8m-plus-rpmsg.dtso   |    2 +
 .../compulab/compulab-imx8m-plus-spidev.dtsi  |   33 +
 .../compulab/compulab-imx8m-plus-thermal.dtsi |   29 +
 .../compulab/compulab-imx8m-plus-thermal.dtso |    2 +
 .../compulab/compulab-imx8m-plus-ws2812b.dtsi |   56 +
 .../iot-gate-imx8plus-brkout_pwm_gpio.dts     |   86 +
 .../dts/compulab/iot-gate-imx8plus-falcon.dts |   22 +
 .../compulab/iot-gate-imx8plus-gpio-keys.dtso |   26 +
 .../dts/compulab/iot-gate-imx8plus-m2adc.dts  |   45 +
 .../dts/compulab/iot-gate-imx8plus-m2emmc.dts |   51 +
 .../dts/compulab/iot-gate-imx8plus-m2tpm.dts  |   61 +
 .../dts/compulab/iot-gate-imx8plus-rpmsg.dts  |   23 +
 .../dts/compulab/iot-gate-imx8plus-usbdev.dts |   12 +
 .../boot/dts/compulab/iot-gate-imx8plus.dts   |   15 +
 .../boot/dts/compulab/iotdin-imx8p-rpmsg.dts  |   23 +
 arch/arm64/boot/dts/compulab/iotdin-imx8p.dts |   14 +
 .../dts/compulab/mcm-imx8m-mini-input.dtsi    |   36 +
 .../boot/dts/compulab/mcm-imx8m-mini-m4.dts   |   21 +
 .../dts/compulab/mcm-imx8m-mini-rs485.dtsi    |   22 +
 .../dts/compulab/mcm-imx8m-mini-spidev.dtsi   |   48 +
 .../dts/compulab/mcm-imx8m-mini-thermal.dts   |   34 +
 .../boot/dts/compulab/mcm-imx8m-mini.dts      |   18 +
 .../boot/dts/compulab/mcm-imx8m-mini.dtsi     |  709 +++++++++
 .../boot/dts/compulab/mcm-imx8m-plus-can.dtsi |   65 +
 .../boot/dts/compulab/mcm-imx8m-plus-can.dtso |    7 +
 .../compulab/mcm-imx8m-plus-eb-audimx9.dtsi   |   74 +
 .../compulab/mcm-imx8m-plus-eb-audimx9.dtso   |    7 +
 .../mcm-imx8m-plus-eb-eth-overlay.dts         |    5 +
 .../dts/compulab/mcm-imx8m-plus-eb-eth.dtsi   |   49 +
 .../dts/compulab/mcm-imx8m-plus-eb-eth.dtso   |    7 +
 .../compulab/mcm-imx8m-plus-full-header.dtso  |    6 +
 .../compulab/mcm-imx8m-plus-hdmi-header.dtso  |    6 +
 .../compulab/mcm-imx8m-plus-hdmi-overlay.dts  |    5 +
 .../dts/compulab/mcm-imx8m-plus-hdmi.dtsi     |   71 +
 .../dts/compulab/mcm-imx8m-plus-hdmi.dtso     |    2 +
 .../mcm-imx8m-plus-headless-header.dtso       |    6 +
 .../dts/compulab/mcm-imx8m-plus-ldo4.dtso     |    2 +
 .../compulab/mcm-imx8m-plus-lvds-header.dtso  |    6 +
 .../compulab/mcm-imx8m-plus-lvds-overlay.dts  |    5 +
 .../dts/compulab/mcm-imx8m-plus-lvds.dtsi     |  117 ++
 .../dts/compulab/mcm-imx8m-plus-lvds.dtso     |    2 +
 .../compulab/mcm-imx8m-plus-mipi-header.dtso  |    6 +
 .../dts/compulab/mcm-imx8m-plus-mipi.dtsi     |  103 ++
 .../dts/compulab/mcm-imx8m-plus-mipi.dtso     |    2 +
 .../dts/compulab/mcm-imx8m-plus-mmc2.dtsi     |   71 +
 .../dts/compulab/mcm-imx8m-plus-mmc2.dtso     |    8 +
 .../dts/compulab/mcm-imx8m-plus-pcie.dtsi     |   28 +
 .../dts/compulab/mcm-imx8m-plus-pcie.dtso     |    7 +
 .../dts/compulab/mcm-imx8m-plus-pinctrl.dtsi  |  208 +++
 .../dts/compulab/mcm-imx8m-plus-rpmsg.dtso    |    2 +
 .../dts/compulab/mcm-imx8m-plus-sd8997.dtsi   |   71 +
 .../dts/compulab/mcm-imx8m-plus-sd8997.dtso   |    8 +
 .../boot/dts/compulab/mcm-imx8m-plus-som.dts  |   13 +
 .../dts/compulab/mcm-imx8m-plus-spidev.dtso   |    7 +
 .../dts/compulab/mcm-imx8m-plus-thermal.dtso  |   21 +
 .../dts/compulab/mcm-imx8m-plus-uart1.dtsi    |   16 +
 .../dts/compulab/mcm-imx8m-plus-uart1.dtso    |    8 +
 .../dts/compulab/mcm-imx8m-plus-uart3.dtsi    |   16 +
 .../dts/compulab/mcm-imx8m-plus-uart3.dtso    |    7 +
 .../dts/compulab/mcm-imx8m-plus-uart4.dtsi    |   16 +
 .../dts/compulab/mcm-imx8m-plus-uart4.dtso    |    7 +
 .../dts/compulab/mcm-imx8m-plus-usbdev.dtsi   |   18 +
 .../dts/compulab/mcm-imx8m-plus-usbdev.dtso   |    2 +
 .../boot/dts/compulab/mcm-imx8m-plus.dts      |   21 +
 .../boot/dts/compulab/mcm-imx8m-plus.dtsi     |  511 ++++++
 .../mcm-imx8m-plus_mipi-csi1-ar1335-af.dtso   |   11 +
 .../mcm-imx8m-plus_mipi-csi1-ar1335-mcu.dtso  |   20 +
 .../mcm-imx8m-plus_mipi-csi2-ar1335-af.dtso   |   11 +
 .../mcm-imx8m-plus_mipi-csi2-ar1335-mcu.dtso  |   21 +
 .../compulab/mcm-imx93-eb-audimx9-overlay.dts |   14 +
 .../dts/compulab/mcm-imx93-eb-eth-overlay.dts |   14 +
 .../boot/dts/compulab/mcm-imx93-headless.dts  |   15 +
 .../dts/compulab/mcm-imx93-lpspi-slave.dts    |   28 +
 .../boot/dts/compulab/mcm-imx93-lpspi.dts     |   42 +
 .../dts/compulab/mcm-imx93-lvds-overlay.dtso  |   16 +
 .../boot/dts/compulab/mcm-imx93-lvds.dtsi     |  102 ++
 .../boot/dts/compulab/mcm-imx93-mipi-csi.dts  |   34 +
 .../dts/compulab/mcm-imx93-mipi-overlay.dts   |   16 +
 .../boot/dts/compulab/mcm-imx93-mipi.dts      |   14 +
 .../boot/dts/compulab/mcm-imx93-mipi.dtsi     |  123 ++
 .../boot/dts/compulab/mcm-imx93-pinctrl.dtsi  |  160 ++
 .../compulab/mcm-imx93-thermal-overlay.dtso   |   14 +
 .../boot/dts/compulab/mcm-imx93-thermal.dts   |   14 +
 .../boot/dts/compulab/mcm-imx93-thermal.dtsi  |    7 +
 arch/arm64/boot/dts/compulab/mcm-imx93.dtsi   |  501 ++++++
 .../mmc1_iot-gate-imx8plus-falcon.dts         |    7 +
 .../compulab/mmc1_ucm-imx8m-plus-falcon.dts   |    7 +
 .../mmc2_iot-gate-imx8plus-falcon.dts         |    7 +
 .../compulab/mmc2_ucm-imx8m-plus-falcon.dts   |    7 +
 arch/arm64/boot/dts/compulab/overlay.h        |   12 +
 arch/arm64/boot/dts/compulab/overlay95.h      |    7 +
 .../arm64/boot/dts/compulab/sb-iotdimx8p.dtsi |  678 ++++++++
 .../boot/dts/compulab/sb-iotgimx8-can.dts     |  161 ++
 .../boot/dts/compulab/sb-iotgimx8-ied-m4.dts  |   63 +
 .../dts/compulab/sb-iotgimx8-ied-wakeup.dts   |   59 +
 .../boot/dts/compulab/sb-iotgimx8-ied.dts     |  290 ++++
 .../boot/dts/compulab/sb-iotgimx8-poed.dts    |   80 +
 .../boot/dts/compulab/sb-iotgimx8-poedv2.dts  |   64 +
 arch/arm64/boot/dts/compulab/sb-iotgimx8.dts  |  328 ++++
 .../boot/dts/compulab/sb-iotgimx8plus.dtsi    |  271 ++++
 .../boot/dts/compulab/sb-mcm-imx8-rev1.dtsi   |  374 +++++
 .../boot/dts/compulab/sb-ucm-imx8-rev2.dtsi   |  438 ++++++
 .../boot/dts/compulab/sb-ucmimx8plus.dtsi     |   20 +
 .../boot/dts/compulab/sb-ucmimx8plus.dtso     |    2 +
 .../dts/compulab/sbc-mcm-imx8m-mini-input.dts |   10 +
 .../dts/compulab/sbc-mcm-imx8m-mini-rs485.dts |   15 +
 .../compulab/sbc-mcm-imx8m-mini-spidev.dts    |   10 +
 .../boot/dts/compulab/sbc-mcm-imx8m-mini.dts  |    9 +
 .../dts/compulab/sbc-mcm-imx93-audio.dtsi     |   73 +
 .../boot/dts/compulab/sbc-mcm-imx93-can.dtsi  |   31 +
 .../dts/compulab/sbc-mcm-imx93-ethernet.dtsi  |  101 ++
 .../boot/dts/compulab/sbc-mcm-imx93-i2c.dtsi  |   49 +
 .../boot/dts/compulab/sbc-mcm-imx93-leds.dtsi |   18 +
 .../dts/compulab/sbc-mcm-imx93-lpspi.dtsi     |   33 +
 .../boot/dts/compulab/sbc-mcm-imx93-uart.dtsi |   35 +
 .../arm64/boot/dts/compulab/sbc-mcm-imx93.dts |   26 +
 .../sbev-ucmimx8plus-basler-dual.dtsi         |    2 +
 .../sbev-ucmimx8plus-basler-dual.dtso         |    8 +
 .../sbev-ucmimx8plus-camera-csi1-power.dtsi   |   22 +
 .../sbev-ucmimx8plus-camera-csi2-power.dtsi   |   21 +
 .../dts/compulab/sbev-ucmimx8plus-cma.dtso    |    2 +
 .../compulab/sbev-ucmimx8plus-csi1-isi0.dtsi  |    3 +
 .../compulab/sbev-ucmimx8plus-csi1-isi0.dtso  |    7 +
 .../compulab/sbev-ucmimx8plus-csi1-isp0.dtsi  |    3 +
 .../compulab/sbev-ucmimx8plus-csi1-isp0.dtso  |    7 +
 .../compulab/sbev-ucmimx8plus-csi1-link.dtsi  |   46 +
 .../dts/compulab/sbev-ucmimx8plus-csi1.dtsi   |    3 +
 .../dts/compulab/sbev-ucmimx8plus-csi1.dtso   |    7 +
 .../compulab/sbev-ucmimx8plus-csi2-isi1.dtsi  |    3 +
 .../compulab/sbev-ucmimx8plus-csi2-isi1.dtso  |    7 +
 .../compulab/sbev-ucmimx8plus-csi2-isp1.dtsi  |    3 +
 .../compulab/sbev-ucmimx8plus-csi2-isp1.dtso  |    7 +
 .../compulab/sbev-ucmimx8plus-csi2-link.dtsi  |   43 +
 .../dts/compulab/sbev-ucmimx8plus-csi2.dtsi   |   65 +
 .../dts/compulab/sbev-ucmimx8plus-csi2.dtso   |    7 +
 .../sbev-ucmimx8plus-enet1-phy-id.dtso        |   10 +
 .../dts/compulab/sbev-ucmimx8plus-enet1.dtsi  |   60 +
 .../dts/compulab/sbev-ucmimx8plus-enet1.dtso  |    2 +
 .../dts/compulab/sbev-ucmimx8plus-hdmi.dtso   |    7 +
 .../dts/compulab/sbev-ucmimx8plus-isi0.dtsi   |   13 +
 .../dts/compulab/sbev-ucmimx8plus-isi1.dtsi   |   13 +
 .../dts/compulab/sbev-ucmimx8plus-isp0.dtsi   |   11 +
 .../dts/compulab/sbev-ucmimx8plus-isp1.dtsi   |   11 +
 .../dts/compulab/sbev-ucmimx8plus-leds.dtsi   |   37 +
 .../dts/compulab/sbev-ucmimx8plus-leds.dtso   |    2 +
 .../dts/compulab/sbev-ucmimx8plus-lvds.dtsi   |  125 ++
 .../dts/compulab/sbev-ucmimx8plus-lvds.dtso   |    2 +
 .../dts/compulab/sbev-ucmimx8plus-mmc2.dtsi   |   76 +
 .../dts/compulab/sbev-ucmimx8plus-mmc2.dtso   |    2 +
 .../compulab/sbev-ucmimx8plus-p15_spi.dtsi    |   37 +
 .../compulab/sbev-ucmimx8plus-p15_spi.dtso    |    7 +
 .../compulab/sbev-ucmimx8plus-p16_i2c.dtsi    |   27 +
 .../compulab/sbev-ucmimx8plus-p16_i2c.dtso    |    7 +
 .../compulab/sbev-ucmimx8plus-p17_can.dtsi    |   19 +
 .../compulab/sbev-ucmimx8plus-p17_can.dtso    |    8 +
 .../compulab/sbev-ucmimx8plus-p18_gpio.dtsi   |   62 +
 .../compulab/sbev-ucmimx8plus-p18_gpio.dtso   |    7 +
 .../compulab/sbev-ucmimx8plus-p19_uart-b.dtsi |   30 +
 .../compulab/sbev-ucmimx8plus-p19_uart-b.dtso |    7 +
 .../compulab/sbev-ucmimx8plus-p20_uart-a.dtsi |   34 +
 .../compulab/sbev-ucmimx8plus-p20_uart-a.dtso |    7 +
 .../dts/compulab/sbev-ucmimx8plus-wm8962.dtsi |   88 ++
 .../dts/compulab/sbev-ucmimx8plus-wm8962.dtso |    2 +
 .../boot/dts/compulab/sbev-ucmimx8plus.dtsi   |   37 +
 .../boot/dts/compulab/sbev-ucmimx8plus.dtso   |    2 +
 .../compulab/som-imx8m-plus-hdmi-overlay.dtso |    5 +
 .../boot/dts/compulab/som-imx8m-plus-hdmi.dts |   23 +
 .../dts/compulab/som-imx8m-plus-hdmi.dtsi     |   26 +
 .../dts/compulab/som-imx8m-plus-headless.dts  |   25 +
 .../compulab/som-imx8m-plus-lvds-overlay.dtso |    5 +
 .../boot/dts/compulab/som-imx8m-plus-lvds.dts |   23 +
 .../dts/compulab/som-imx8m-plus-lvds.dtsi     |   19 +
 .../compulab/som-imx8m-plus-mipi-overlay.dtso |    5 +
 .../boot/dts/compulab/som-imx8m-plus-mipi.dts |   23 +
 .../dts/compulab/som-imx8m-plus-mipi.dtsi     |   19 +
 .../dts/compulab/som-imx8m-plus-pinctrl.dtsi  |  436 ++++++
 .../dts/compulab/som-imx8m-plus-rpmsg.dts     |   23 +
 .../dts/compulab/som-imx8m-plus-thermal.dts   |   23 +
 .../dts/compulab/som-imx8m-plus-usbdev.dts    |   23 +
 .../boot/dts/compulab/som-imx8m-plus.dts      |   16 +
 .../boot/dts/compulab/som-imx8m-plus.dtsi     |  921 +++++++++++
 .../som-imx8m-plus_mipi-csi1-ar0234.dts       |   36 +
 .../som-imx8m-plus_mipi-csi1-ar0521.dts       |   34 +
 .../som-imx8m-plus_mipi-csi1-ar1335-mcu.dts   |   43 +
 .../som-imx8m-plus_mipi-csi1-imx219.dts       |   83 +
 .../som-imx8m-plus_mipi-csi1-imx219.dtso      |   69 +
 .../som-imx8m-plus_mipi-csi1-ov5647.dtso      |   69 +
 .../dts/compulab/som-imx8m-plus_mipi-csi1.dts |   30 +
 .../compulab/som-imx8m-plus_mipi-csi1.dtsi    |   51 +
 .../som-imx8m-plus_mipi-csi2-ar0234.dts       |   35 +
 .../som-imx8m-plus_mipi-csi2-ar0521.dts       |   34 +
 .../som-imx8m-plus_mipi-csi2-ar1335-mcu.dts   |   43 +
 .../som-imx8m-plus_mipi-csi2-imx219.dtso      |   68 +
 .../som-imx8m-plus_mipi-csi2-ov5647.dtso      |   68 +
 .../dts/compulab/som-imx8m-plus_mipi-csi2.dts |   30 +
 .../compulab/som-imx8m-plus_mipi-csi2.dtsi    |   51 +
 .../dts/compulab/ucm-imx8m-mini-rev1.4.dts    |   24 +
 .../dts/compulab/ucm-imx8m-mini-thermal.dts   |   34 +
 .../boot/dts/compulab/ucm-imx8m-mini.dts      |   24 +
 .../boot/dts/compulab/ucm-imx8m-mini.dtsi     |  514 ++++++
 .../boot/dts/compulab/ucm-imx8m-plus-can.dtsi |   39 +
 .../boot/dts/compulab/ucm-imx8m-plus-can.dtso |   10 +
 .../boot/dts/compulab/ucm-imx8m-plus-cma.dtsi |   15 +
 .../boot/dts/compulab/ucm-imx8m-plus-cma.dtso |    2 +
 .../dts/compulab/ucm-imx8m-plus-falcon.dts    |   19 +
 .../dts/compulab/ucm-imx8m-plus-flexspi.dtsi  |   33 +
 .../dts/compulab/ucm-imx8m-plus-hdmi.dtsi     |   70 +
 .../dts/compulab/ucm-imx8m-plus-hdmi.dtso     |    7 +
 .../dts/compulab/ucm-imx8m-plus-headless.dts  |   28 +
 .../boot/dts/compulab/ucm-imx8m-plus-ldo4.dts |   24 +
 .../dts/compulab/ucm-imx8m-plus-legacy.dts    | 1278 +++++++++++++++
 .../dts/compulab/ucm-imx8m-plus-lvds.dtsi     |  117 ++
 .../dts/compulab/ucm-imx8m-plus-lvds.dtso     |    7 +
 .../compulab/ucm-imx8m-plus-mipi-enabled.dtsi |   27 +
 .../dts/compulab/ucm-imx8m-plus-mipi.dtsi     |   69 +
 .../dts/compulab/ucm-imx8m-plus-mipi.dtso     |    7 +
 .../boot/dts/compulab/ucm-imx8m-plus-mmc.dtsi |   34 +
 .../boot/dts/compulab/ucm-imx8m-plus-mmc.dtso |    5 +
 .../dts/compulab/ucm-imx8m-plus-nopcie.dts    |   34 +
 .../boot/dts/compulab/ucm-imx8m-plus-p21.dts  |   43 +
 .../dts/compulab/ucm-imx8m-plus-pcie.dtsi     |   28 +
 .../dts/compulab/ucm-imx8m-plus-pcie.dtso     |    7 +
 .../dts/compulab/ucm-imx8m-plus-pinctrl.dtsi  |  280 ++++
 .../dts/compulab/ucm-imx8m-plus-rpmsg.dts     |   23 +
 .../boot/dts/compulab/ucm-imx8m-plus-rtc.dtso |    8 +
 .../boot/dts/compulab/ucm-imx8m-plus-sbev.dts |   16 +
 .../boot/dts/compulab/ucm-imx8m-plus-som.dts  |   23 +
 .../dts/compulab/ucm-imx8m-plus-spidev.dtso   |    7 +
 .../dts/compulab/ucm-imx8m-plus-thermal.dtso  |   21 +
 .../dts/compulab/ucm-imx8m-plus-uart1.dts     |   30 +
 .../dts/compulab/ucm-imx8m-plus-usbdev.dtsi   |   18 +
 .../dts/compulab/ucm-imx8m-plus-usbdev.dtso   |    2 +
 .../dts/compulab/ucm-imx8m-plus-wm8731.dtsi   |   93 ++
 .../dts/compulab/ucm-imx8m-plus-wm8731.dtso   |    2 +
 .../dts/compulab/ucm-imx8m-plus-ws2812b.dtso  |    7 +
 .../boot/dts/compulab/ucm-imx8m-plus.dts      |   25 +
 .../boot/dts/compulab/ucm-imx8m-plus.dtsi     |  519 ++++++
 .../ucm-imx8m-plus_mipi-csi1-ar0234.dtso      |   12 +
 .../ucm-imx8m-plus_mipi-csi1-ar0521.dtso      |   11 +
 .../ucm-imx8m-plus_mipi-csi1-ar1335-af.dtso   |   11 +
 .../ucm-imx8m-plus_mipi-csi1-ar1335-mcu.dtso  |   20 +
 .../ucm-imx8m-plus_mipi-csi1-imx219.dtso      |   69 +
 .../ucm-imx8m-plus_mipi-csi1-imx477.dts       |   65 +
 .../ucm-imx8m-plus_mipi-csi1-ov5647.dtso      |   79 +
 .../dts/compulab/ucm-imx8m-plus_mipi-csi1.dts |   14 +
 .../compulab/ucm-imx8m-plus_mipi-csi1.dtsi    |   67 +
 .../ucm-imx8m-plus_mipi-csi2-ar0521.dts       |   22 +
 .../ucm-imx8m-plus_mipi-csi2-ar1335-af.dtso   |   11 +
 .../ucm-imx8m-plus_mipi-csi2-imx219.dtso      |   74 +
 .../dts/compulab/ucm-imx8m-plus_mipi-csi2.dts |   34 +
 .../compulab/ucm-imx8m-plus_mipi-csi2.dtsi    |   67 +
 .../dts/compulab/ucm-imx8m-plus_mipi-dual.dts |   49 +
 arch/arm64/boot/dts/compulab/ucm-imx91.dts    | 1082 +++++++++++++
 .../ucm-imx93-eb-audimx9-overlay.dtso         |   14 +
 .../dts/compulab/ucm-imx93-eb-audimx9.dts     |   14 +
 .../dts/compulab/ucm-imx93-eb-audimx9.dtsi    |    7 +
 .../compulab/ucm-imx93-eb-eth-overlay.dtso    |   14 +
 .../boot/dts/compulab/ucm-imx93-eb-eth.dts    |   14 +
 .../boot/dts/compulab/ucm-imx93-eb-eth.dtsi   |    3 +
 .../boot/dts/compulab/ucm-imx93-falcon.dts    |   12 +
 .../boot/dts/compulab/ucm-imx93-headless.dts  |   15 +
 .../dts/compulab/ucm-imx93-lvds-overlay.dtso  |   16 +
 .../boot/dts/compulab/ucm-imx93-lvds.dtsi     |   88 ++
 .../boot/dts/compulab/ucm-imx93-mipi-csi.dts  |   34 +
 .../dts/compulab/ucm-imx93-mipi-overlay.dtso  |   15 +
 .../boot/dts/compulab/ucm-imx93-mipi.dts      |   14 +
 .../boot/dts/compulab/ucm-imx93-mipi.dtsi     |  110 ++
 .../boot/dts/compulab/ucm-imx93-pinctrl.dtsi  |  251 +++
 .../compulab/ucm-imx93-thermal-overlay.dtso   |   14 +
 .../boot/dts/compulab/ucm-imx93-thermal.dts   |   14 +
 .../boot/dts/compulab/ucm-imx93-thermal.dtsi  |    7 +
 arch/arm64/boot/dts/compulab/ucm-imx93.dts    |   14 +
 arch/arm64/boot/dts/compulab/ucm-imx93.dtsi   |  664 ++++++++
 .../boot/dts/compulab/ucm-imx95-lvds.dtsi     |  101 ++
 .../boot/dts/compulab/ucm-imx95-lvds.dtso     |    2 +
 .../boot/dts/compulab/ucm-imx95-pinctrl.dtsi  |  370 +++++
 .../boot/dts/compulab/ucm-imx95-rpmsg.dtsi    |  201 +++
 .../arm64/boot/dts/compulab/ucm-imx95-som.dts |  831 ++++++++++
 arch/arm64/boot/dts/compulab/ucm-imx95.dts    |    7 +
 arch/arm64/boot/dts/compulab/wifi-iw612.dtsi  |   44 +
 arch/arm64/boot/dts/compulab/wifi-lwb5.dtsi   |   58 +
 arch/arm64/configs/compulab-mx93_defconfig    | 1065 +++++++++++++
 arch/arm64/configs/compulab-mx95_defconfig    | 1171 ++++++++++++++
 arch/arm64/configs/compulab.config            |   24 +
 arch/arm64/configs/compulab_v8_defconfig      | 1390 +++++++++++++++++
 .../configs/compulab_v8_falcon_defconfig      | 1081 +++++++++++++
 .../configs/ucm-imx8m-mini_android_defconfig  |  849 ++++++++++
 firmware/brcm/BCM4335C0.hcd                   |  Bin 0 -> 66896 bytes
 300 files changed, 25086 insertions(+)
 create mode 100644 arch/arm64/boot/dts/compulab/Makefile
 create mode 100644 arch/arm64/boot/dts/compulab/Makefile.iot-imx8mp
 create mode 100644 arch/arm64/boot/dts/compulab/Makefile.mcm-imx8mp
 create mode 100644 arch/arm64/boot/dts/compulab/Makefile.mcm-imx93
 create mode 100644 arch/arm64/boot/dts/compulab/Makefile.som-imx8mp
 create mode 100644 arch/arm64/boot/dts/compulab/Makefile.ucm-imx8mm
 create mode 100644 arch/arm64/boot/dts/compulab/Makefile.ucm-imx8mp
 create mode 100644 arch/arm64/boot/dts/compulab/Makefile.ucm-imx93
 create mode 100644 arch/arm64/boot/dts/compulab/Makefile.ucm-imx95
 create mode 100644 arch/arm64/boot/dts/compulab/compulab-imx8m-plus-ldo4.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/compulab-imx8m-plus-rpmsg.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/compulab-imx8m-plus-rpmsg.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/compulab-imx8m-plus-spidev.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/compulab-imx8m-plus-thermal.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/compulab-imx8m-plus-thermal.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/compulab-imx8m-plus-ws2812b.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/iot-gate-imx8plus-brkout_pwm_gpio.dts
 create mode 100644 arch/arm64/boot/dts/compulab/iot-gate-imx8plus-falcon.dts
 create mode 100644 arch/arm64/boot/dts/compulab/iot-gate-imx8plus-gpio-keys.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/iot-gate-imx8plus-m2adc.dts
 create mode 100644 arch/arm64/boot/dts/compulab/iot-gate-imx8plus-m2emmc.dts
 create mode 100644 arch/arm64/boot/dts/compulab/iot-gate-imx8plus-m2tpm.dts
 create mode 100644 arch/arm64/boot/dts/compulab/iot-gate-imx8plus-rpmsg.dts
 create mode 100644 arch/arm64/boot/dts/compulab/iot-gate-imx8plus-usbdev.dts
 create mode 100644 arch/arm64/boot/dts/compulab/iot-gate-imx8plus.dts
 create mode 100644 arch/arm64/boot/dts/compulab/iotdin-imx8p-rpmsg.dts
 create mode 100644 arch/arm64/boot/dts/compulab/iotdin-imx8p.dts
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-mini-input.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-mini-m4.dts
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-mini-rs485.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-mini-spidev.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-mini-thermal.dts
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-mini.dts
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-mini.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-can.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-can.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-eb-audimx9.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-eb-audimx9.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-eb-eth-overlay.dts
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-eb-eth.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-eb-eth.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-full-header.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-hdmi-header.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-hdmi-overlay.dts
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-hdmi.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-hdmi.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-headless-header.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-ldo4.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-lvds-header.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-lvds-overlay.dts
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-lvds.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-lvds.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-mipi-header.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-mipi.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-mipi.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-mmc2.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-mmc2.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-pcie.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-pcie.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-pinctrl.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-rpmsg.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-sd8997.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-sd8997.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-som.dts
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-spidev.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-thermal.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-uart1.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-uart1.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-uart3.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-uart3.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-uart4.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-uart4.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-usbdev.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus-usbdev.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus.dts
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus_mipi-csi1-ar1335-af.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus_mipi-csi1-ar1335-mcu.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus_mipi-csi2-ar1335-af.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx8m-plus_mipi-csi2-ar1335-mcu.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx93-eb-audimx9-overlay.dts
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx93-eb-eth-overlay.dts
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx93-headless.dts
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx93-lpspi-slave.dts
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx93-lpspi.dts
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx93-lvds-overlay.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx93-lvds.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx93-mipi-csi.dts
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx93-mipi-overlay.dts
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx93-mipi.dts
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx93-mipi.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx93-pinctrl.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx93-thermal-overlay.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx93-thermal.dts
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx93-thermal.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/mcm-imx93.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/mmc1_iot-gate-imx8plus-falcon.dts
 create mode 100644 arch/arm64/boot/dts/compulab/mmc1_ucm-imx8m-plus-falcon.dts
 create mode 100644 arch/arm64/boot/dts/compulab/mmc2_iot-gate-imx8plus-falcon.dts
 create mode 100644 arch/arm64/boot/dts/compulab/mmc2_ucm-imx8m-plus-falcon.dts
 create mode 100644 arch/arm64/boot/dts/compulab/overlay.h
 create mode 100644 arch/arm64/boot/dts/compulab/overlay95.h
 create mode 100644 arch/arm64/boot/dts/compulab/sb-iotdimx8p.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sb-iotgimx8-can.dts
 create mode 100644 arch/arm64/boot/dts/compulab/sb-iotgimx8-ied-m4.dts
 create mode 100644 arch/arm64/boot/dts/compulab/sb-iotgimx8-ied-wakeup.dts
 create mode 100644 arch/arm64/boot/dts/compulab/sb-iotgimx8-ied.dts
 create mode 100644 arch/arm64/boot/dts/compulab/sb-iotgimx8-poed.dts
 create mode 100644 arch/arm64/boot/dts/compulab/sb-iotgimx8-poedv2.dts
 create mode 100644 arch/arm64/boot/dts/compulab/sb-iotgimx8.dts
 create mode 100644 arch/arm64/boot/dts/compulab/sb-iotgimx8plus.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sb-mcm-imx8-rev1.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sb-ucm-imx8-rev2.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sb-ucmimx8plus.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sb-ucmimx8plus.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/sbc-mcm-imx8m-mini-input.dts
 create mode 100644 arch/arm64/boot/dts/compulab/sbc-mcm-imx8m-mini-rs485.dts
 create mode 100644 arch/arm64/boot/dts/compulab/sbc-mcm-imx8m-mini-spidev.dts
 create mode 100644 arch/arm64/boot/dts/compulab/sbc-mcm-imx8m-mini.dts
 create mode 100644 arch/arm64/boot/dts/compulab/sbc-mcm-imx93-audio.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbc-mcm-imx93-can.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbc-mcm-imx93-ethernet.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbc-mcm-imx93-i2c.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbc-mcm-imx93-leds.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbc-mcm-imx93-lpspi.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbc-mcm-imx93-uart.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbc-mcm-imx93.dts
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-basler-dual.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-basler-dual.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-camera-csi1-power.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-camera-csi2-power.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-cma.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi1-isi0.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi1-isi0.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi1-isp0.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi1-isp0.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi1-link.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi1.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi1.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi2-isi1.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi2-isi1.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi2-isp1.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi2-isp1.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi2-link.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi2.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi2.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-enet1-phy-id.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-enet1.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-enet1.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-hdmi.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-isi0.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-isi1.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-isp0.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-isp1.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-leds.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-leds.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-lvds.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-lvds.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-mmc2.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-mmc2.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p15_spi.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p15_spi.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p16_i2c.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p16_i2c.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p17_can.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p17_can.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p18_gpio.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p18_gpio.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p19_uart-b.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p19_uart-b.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p20_uart-a.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p20_uart-a.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-wm8962.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-wm8962.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/sbev-ucmimx8plus.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus-hdmi-overlay.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus-hdmi.dts
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus-hdmi.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus-headless.dts
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus-lvds-overlay.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus-lvds.dts
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus-lvds.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus-mipi-overlay.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus-mipi.dts
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus-mipi.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus-pinctrl.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus-rpmsg.dts
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus-thermal.dts
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus-usbdev.dts
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus.dts
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1-ar0234.dts
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1-ar0521.dts
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1-ar1335-mcu.dts
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1-imx219.dts
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1-imx219.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1-ov5647.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1.dts
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi2-ar0234.dts
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi2-ar0521.dts
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi2-ar1335-mcu.dts
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi2-imx219.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi2-ov5647.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi2.dts
 create mode 100644 arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi2.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-mini-rev1.4.dts
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-mini-thermal.dts
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-mini.dts
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-mini.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-can.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-can.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-cma.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-cma.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-falcon.dts
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-flexspi.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-hdmi.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-hdmi.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-headless.dts
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-ldo4.dts
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-legacy.dts
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-lvds.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-lvds.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-mipi-enabled.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-mipi.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-mipi.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-mmc.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-mmc.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-nopcie.dts
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-p21.dts
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-pcie.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-pcie.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-pinctrl.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-rpmsg.dts
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-rtc.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-sbev.dts
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-som.dts
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-spidev.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-thermal.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-uart1.dts
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-usbdev.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-usbdev.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-wm8731.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-wm8731.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus-ws2812b.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus.dts
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1-ar0234.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1-ar0521.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1-ar1335-af.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1-ar1335-mcu.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1-imx219.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1-imx477.dts
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1-ov5647.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1.dts
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi2-ar0521.dts
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi2-ar1335-af.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi2-imx219.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi2.dts
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi2.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-dual.dts
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx91.dts
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx93-eb-audimx9-overlay.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx93-eb-audimx9.dts
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx93-eb-audimx9.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx93-eb-eth-overlay.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx93-eb-eth.dts
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx93-eb-eth.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx93-falcon.dts
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx93-headless.dts
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx93-lvds-overlay.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx93-lvds.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx93-mipi-csi.dts
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx93-mipi-overlay.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx93-mipi.dts
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx93-mipi.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx93-pinctrl.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx93-thermal-overlay.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx93-thermal.dts
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx93-thermal.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx93.dts
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx93.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx95-lvds.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx95-lvds.dtso
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx95-pinctrl.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx95-rpmsg.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx95-som.dts
 create mode 100644 arch/arm64/boot/dts/compulab/ucm-imx95.dts
 create mode 100644 arch/arm64/boot/dts/compulab/wifi-iw612.dtsi
 create mode 100644 arch/arm64/boot/dts/compulab/wifi-lwb5.dtsi
 create mode 100644 arch/arm64/configs/compulab-mx93_defconfig
 create mode 100644 arch/arm64/configs/compulab-mx95_defconfig
 create mode 100644 arch/arm64/configs/compulab.config
 create mode 100644 arch/arm64/configs/compulab_v8_defconfig
 create mode 100644 arch/arm64/configs/compulab_v8_falcon_defconfig
 create mode 100644 arch/arm64/configs/ucm-imx8m-mini_android_defconfig
 create mode 100644 firmware/brcm/BCM4335C0.hcd

diff --git a/arch/arm64/boot/dts/Makefile b/arch/arm64/boot/dts/Makefile
index 30dd6347a929..05e11cbd49b1 100644
--- a/arch/arm64/boot/dts/Makefile
+++ b/arch/arm64/boot/dts/Makefile
@@ -11,6 +11,7 @@ subdir-y += arm
 subdir-y += bitmain
 subdir-y += broadcom
 subdir-y += cavium
+subdir-y += compulab
 subdir-y += exynos
 subdir-y += freescale
 subdir-y += hisilicon
diff --git a/arch/arm64/boot/dts/compulab/Makefile b/arch/arm64/boot/dts/compulab/Makefile
new file mode 100644
index 000000000000..272ca5a396cd
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/Makefile
@@ -0,0 +1,10 @@
+DTC_FLAGS := -@
+
+include $(srctree)/arch/arm64/boot/dts/compulab/Makefile.ucm-imx8mm
+include $(srctree)/arch/arm64/boot/dts/compulab/Makefile.ucm-imx8mp
+include $(srctree)/arch/arm64/boot/dts/compulab/Makefile.iot-imx8mp
+include $(srctree)/arch/arm64/boot/dts/compulab/Makefile.som-imx8mp
+include $(srctree)/arch/arm64/boot/dts/compulab/Makefile.mcm-imx8mp
+include $(srctree)/arch/arm64/boot/dts/compulab/Makefile.ucm-imx93
+include $(srctree)/arch/arm64/boot/dts/compulab/Makefile.mcm-imx93
+include $(srctree)/arch/arm64/boot/dts/compulab/Makefile.ucm-imx95
diff --git a/arch/arm64/boot/dts/compulab/Makefile.iot-imx8mp b/arch/arm64/boot/dts/compulab/Makefile.iot-imx8mp
new file mode 100644
index 000000000000..bae0b7148331
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/Makefile.iot-imx8mp
@@ -0,0 +1,16 @@
+# IOT-GATE-IMX8PLUS
+dtb-$(CONFIG_ARCH_MXC) += iot-gate-imx8plus.dtb
+dtb-$(CONFIG_ARCH_MXC) += iot-gate-imx8plus-usbdev.dtb
+dtb-$(CONFIG_ARCH_MXC) += iot-gate-imx8plus-m2adc.dtb
+dtb-$(CONFIG_ARCH_MXC) += iot-gate-imx8plus-m2emmc.dtb
+dtb-$(CONFIG_ARCH_MXC) += iot-gate-imx8plus-m2tpm.dtb
+dtb-$(CONFIG_ARCH_MXC) += iot-gate-imx8plus-brkout_pwm_gpio.dtb
+dtb-$(CONFIG_ARCH_MXC) += iot-gate-imx8plus-rpmsg.dtb
+# falocn mode
+dtb-$(CONFIG_ARCH_MXC) += mmc1_iot-gate-imx8plus-falcon.dtb
+dtb-$(CONFIG_ARCH_MXC) += mmc2_iot-gate-imx8plus-falcon.dtb
+# IOTDIN-IMX8P
+dtb-$(CONFIG_ARCH_MXC) += iotdin-imx8p.dtb
+dtb-$(CONFIG_ARCH_MXC) += iotdin-imx8p-rpmsg.dtb
+# Overlays
+dtb-$(CONFIG_ARCH_MXC) += iot-gate-imx8plus-gpio-keys.dtbo
diff --git a/arch/arm64/boot/dts/compulab/Makefile.mcm-imx8mp b/arch/arm64/boot/dts/compulab/Makefile.mcm-imx8mp
new file mode 100644
index 000000000000..b8ca847e441c
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/Makefile.mcm-imx8mp
@@ -0,0 +1,68 @@
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-plus-som.dtb
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-plus.dtb
+
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-plus-eb-eth.dtbo
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-plus-eb-audimx9.dtbo
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-plus-pcie.dtbo
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-plus-can.dtbo
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-plus-usbdev.dtbo
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-plus-rpmsg.dtbo
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-plus-ldo4.dtbo
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-plus-spidev.dtbo
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-plus-sd8997.dtbo
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-plus-mmc2.dtbo
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-plus-uart1.dtbo
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-plus-uart3.dtbo
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-plus-uart4.dtbo
+
+mcm-imx8m-plus-headless-dtbs := mcm-imx8m-plus-som.dtb \
+		mcm-imx8m-plus-can.dtbo \
+		mcm-imx8m-plus-pcie.dtbo \
+		mcm-imx8m-plus-sd8997.dtbo \
+		mcm-imx8m-plus-mmc2.dtbo \
+		mcm-imx8m-plus-headless-header.dtbo
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-plus-headless.dtb
+
+mcm-imx8m-plus-full-dtbs := mcm-imx8m-plus-headless.dtb \
+		mcm-imx8m-plus-mipi.dtbo \
+		mcm-imx8m-plus-lvds.dtbo \
+		mcm-imx8m-plus-hdmi.dtbo \
+		mcm-imx8m-plus-full-header.dtbo
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-plus-full.dtb
+
+mcm-imx8m-plus-evk-eth-dtbs := mcm-imx8m-plus-full.dtb \
+		mcm-imx8m-plus-eb-eth.dtbo
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-plus-evk-eth.dtb
+
+mcm-imx8m-plus-evk-audio-dtbs := mcm-imx8m-plus-full.dtb \
+		mcm-imx8m-plus-eb-audimx9.dtbo
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-plus-evk-audio.dtb
+
+mcm-imx8m-plus-thermal-dtbs := mcm-imx8m-plus-headless.dtb \
+		mcm-imx8m-plus-thermal.dtbo
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-plus-thermal.dtb
+
+mcm-imx8m-plus-mipi-dtbs := mcm-imx8m-plus-headless.dtb \
+	mcm-imx8m-plus-mipi.dtbo mcm-imx8m-plus-mipi-header.dtbo
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-plus-mipi.dtb
+
+mcm-imx8m-plus-lvds-dtbs := mcm-imx8m-plus-headless.dtb \
+	mcm-imx8m-plus-lvds.dtbo mcm-imx8m-plus-lvds-header.dtbo
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-plus-lvds.dtb
+
+mcm-imx8m-plus-hdmi-dtbs := mcm-imx8m-plus-headless.dtb \
+	mcm-imx8m-plus-hdmi.dtbo mcm-imx8m-plus-hdmi-header.dtbo
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-plus-hdmi.dtb
+
+mcm-imx8m-plus_mipi-csi1-ar1335-af-dtbs := mcm-imx8m-plus.dtb mcm-imx8m-plus_mipi-csi1-ar1335-af.dtbo
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-plus_mipi-csi1-ar1335-af.dtb
+
+mcm-imx8m-plus_mipi-csi2-ar1335-af-dtbs := mcm-imx8m-plus.dtb mcm-imx8m-plus_mipi-csi2-ar1335-af.dtbo
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-plus_mipi-csi2-ar1335-af.dtb
+
+mcm-imx8m-plus_mipi-csi1-ar1335-mcu-dtbs := mcm-imx8m-plus.dtb mcm-imx8m-plus_mipi-csi1-ar1335-mcu.dtbo
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-plus_mipi-csi1-ar1335-mcu.dtb
+
+mcm-imx8m-plus_mipi-csi2-ar1335-mcu-dtbs := mcm-imx8m-plus.dtb mcm-imx8m-plus_mipi-csi2-ar1335-mcu.dtbo
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-plus_mipi-csi2-ar1335-mcu.dtb
+
diff --git a/arch/arm64/boot/dts/compulab/Makefile.mcm-imx93 b/arch/arm64/boot/dts/compulab/Makefile.mcm-imx93
new file mode 100644
index 000000000000..e0e3b878cb25
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/Makefile.mcm-imx93
@@ -0,0 +1,8 @@
+# i.MX9
+dtb-$(CONFIG_SOC_IMX9) += sbc-mcm-imx93.dtb
+dtb-$(CONFIG_SOC_IMX9) += mcm-imx93-lpspi.dtb
+dtb-$(CONFIG_SOC_IMX9) += mcm-imx93-lpspi-slave.dtb
+dtb-$(CONFIG_SOC_IMX9) += mcm-imx93-thermal.dtb
+# i.MX9 overlays
+dtb-$(CONFIG_SOC_IMX9) += mcm-imx93-lvds-overlay.dtbo
+dtb-$(CONFIG_SOC_IMX9) += mcm-imx93-thermal-overlay.dtbo
diff --git a/arch/arm64/boot/dts/compulab/Makefile.som-imx8mp b/arch/arm64/boot/dts/compulab/Makefile.som-imx8mp
new file mode 100644
index 000000000000..e09ee3bd0c1f
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/Makefile.som-imx8mp
@@ -0,0 +1,36 @@
+DTC_FLAGS := -@
+
+dtb-$(CONFIG_ARCH_MXC) += som-imx8m-plus.dtb
+dtb-$(CONFIG_ARCH_MXC) += som-imx8m-plus_mipi-csi1.dtb
+dtb-$(CONFIG_ARCH_MXC) += som-imx8m-plus_mipi-csi1-ar1335-mcu.dtb
+
+som-imx8m-plus_mipi-csi1-imx219-dtbs := som-imx8m-plus.dtb som-imx8m-plus_mipi-csi1-imx219.dtbo
+dtb-$(CONFIG_ARCH_MXC) += som-imx8m-plus_mipi-csi1-imx219.dtb
+
+som-imx8m-plus_mipi-csi1-ov5647-dtbs := som-imx8m-plus.dtb som-imx8m-plus_mipi-csi1-ov5647.dtbo
+dtb-$(CONFIG_ARCH_MXC) += som-imx8m-plus_mipi-csi1-ov5647.dtb
+
+som-imx8m-plus_mipi-csi2-ov5647-dtbs := som-imx8m-plus.dtb som-imx8m-plus_mipi-csi2-ov5647.dtbo
+dtb-$(CONFIG_ARCH_MXC) += som-imx8m-plus_mipi-csi2-ov5647.dtb
+
+# Dual imx219 setup
+som-imx8m-plus_mipi-csi1-csi2-dtbs := som-imx8m-plus.dtb som-imx8m-plus_mipi-csi1-imx219.dtbo som-imx8m-plus_mipi-csi2-imx219.dtbo
+dtb-$(CONFIG_ARCH_MXC) += som-imx8m-plus_mipi-csi1-csi2.dtb
+
+dtb-$(CONFIG_ARCH_MXC) += som-imx8m-plus_mipi-csi1-ar0234.dtb
+dtb-$(CONFIG_ARCH_MXC) += som-imx8m-plus_mipi-csi1-ar0521.dtb
+dtb-$(CONFIG_ARCH_MXC) += som-imx8m-plus_mipi-csi2.dtb
+dtb-$(CONFIG_ARCH_MXC) += som-imx8m-plus_mipi-csi2-ar1335-mcu.dtb
+dtb-$(CONFIG_ARCH_MXC) += som-imx8m-plus_mipi-csi2-ar0234.dtb
+dtb-$(CONFIG_ARCH_MXC) += som-imx8m-plus_mipi-csi2-ar0521.dtb
+dtb-$(CONFIG_ARCH_MXC) += som-imx8m-plus-headless.dtb
+dtb-$(CONFIG_ARCH_MXC) += som-imx8m-plus-hdmi.dtb
+dtb-$(CONFIG_ARCH_MXC) += som-imx8m-plus-lvds.dtb
+dtb-$(CONFIG_ARCH_MXC) += som-imx8m-plus-mipi.dtb
+dtb-$(CONFIG_ARCH_MXC) += som-imx8m-plus-rpmsg.dtb
+dtb-$(CONFIG_ARCH_MXC) += som-imx8m-plus-thermal.dtb
+dtb-$(CONFIG_ARCH_MXC) += som-imx8m-plus-usbdev.dtb
+# overlays
+dtb-$(CONFIG_ARCH_MXC) += som-imx8m-plus-mipi-overlay.dtbo
+dtb-$(CONFIG_ARCH_MXC) += som-imx8m-plus-lvds-overlay.dtbo
+dtb-$(CONFIG_ARCH_MXC) += som-imx8m-plus-hdmi-overlay.dtbo
diff --git a/arch/arm64/boot/dts/compulab/Makefile.ucm-imx8mm b/arch/arm64/boot/dts/compulab/Makefile.ucm-imx8mm
new file mode 100644
index 000000000000..9214cf085dbe
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/Makefile.ucm-imx8mm
@@ -0,0 +1,18 @@
+# i.MX8M-mini
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-mini.dtb
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-mini-thermal.dtb
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-mini.dtb
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-mini-m4.dtb
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-mini-rev1.4.dtb
+dtb-$(CONFIG_ARCH_MXC) += mcm-imx8m-mini-thermal.dtb
+dtb-$(CONFIG_ARCH_MXC) += sbc-mcm-imx8m-mini.dtb
+dtb-$(CONFIG_ARCH_MXC) += sbc-mcm-imx8m-mini-rs485.dtb
+dtb-$(CONFIG_ARCH_MXC) += sbc-mcm-imx8m-mini-spidev.dtb
+dtb-$(CONFIG_ARCH_MXC) += sbc-mcm-imx8m-mini-input.dtb
+dtb-$(CONFIG_ARCH_MXC) += sb-iotgimx8.dtb
+dtb-$(CONFIG_ARCH_MXC) += sb-iotgimx8-can.dtb
+dtb-$(CONFIG_ARCH_MXC) += sb-iotgimx8-ied.dtb
+dtb-$(CONFIG_ARCH_MXC) += sb-iotgimx8-ied-m4.dtb
+dtb-$(CONFIG_ARCH_MXC) += sb-iotgimx8-poed.dtb
+dtb-$(CONFIG_ARCH_MXC) += sb-iotgimx8-poedv2.dtb
+dtb-$(CONFIG_ARCH_MXC) += sb-iotgimx8-ied-wakeup.dtb
diff --git a/arch/arm64/boot/dts/compulab/Makefile.ucm-imx8mp b/arch/arm64/boot/dts/compulab/Makefile.ucm-imx8mp
new file mode 100644
index 000000000000..de4c5b8c4161
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/Makefile.ucm-imx8mp
@@ -0,0 +1,130 @@
+# DTC_FLAGS := -@
+
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus.dtb
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus-som.dtb
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus-headless.dtb
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus-sbev.dtb
+dtb-$(CONFIG_ARCH_MXC) += mmc1_ucm-imx8m-plus-falcon.dtb
+dtb-$(CONFIG_ARCH_MXC) += mmc2_ucm-imx8m-plus-falcon.dtb
+
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus-ldo4.dtb
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus-spidev.dtbo
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus-ws2812b.dtbo
+# the features' overlays
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus-mipi.dtbo
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus-lvds.dtbo
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus-hdmi.dtbo
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus-rtc.dtbo
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus-pcie.dtbo
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus-mmc.dtbo
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus-can.dtbo
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus-cma.dtbo
+dtb-$(CONFIG_ARCH_MXC) += compulab-imx8m-plus-rpmsg.dtbo
+dtb-$(CONFIG_ARCH_MXC) += compulab-imx8m-plus-thermal.dtbo
+
+# sbev-ucmimx8plus
+dtb-$(CONFIG_ARCH_MXC) += sbev-ucmimx8plus.dtbo
+dtb-$(CONFIG_ARCH_MXC) += sbev-ucmimx8plus-enet1.dtbo
+dtb-$(CONFIG_ARCH_MXC) += sbev-ucmimx8plus-enet1-phy-id.dtbo
+dtb-$(CONFIG_ARCH_MXC) += sbev-ucmimx8plus-mmc2.dtbo
+dtb-$(CONFIG_ARCH_MXC) += sbev-ucmimx8plus-wm8962.dtbo
+dtb-$(CONFIG_ARCH_MXC) += sbev-ucmimx8plus-lvds.dtbo
+dtb-$(CONFIG_ARCH_MXC) += sbev-ucmimx8plus-hdmi.dtbo
+dtb-$(CONFIG_ARCH_MXC) += sbev-ucmimx8plus-cma.dtbo
+
+dtb-$(CONFIG_ARCH_MXC) += sbev-ucmimx8plus-leds.dtbo
+dtb-$(CONFIG_ARCH_MXC) += sbev-ucmimx8plus-p15_spi.dtbo
+dtb-$(CONFIG_ARCH_MXC) += sbev-ucmimx8plus-p16_i2c.dtbo
+dtb-$(CONFIG_ARCH_MXC) += sbev-ucmimx8plus-p17_can.dtbo
+dtb-$(CONFIG_ARCH_MXC) += sbev-ucmimx8plus-p18_gpio.dtbo
+dtb-$(CONFIG_ARCH_MXC) += sbev-ucmimx8plus-p19_uart-b.dtbo
+dtb-$(CONFIG_ARCH_MXC) += sbev-ucmimx8plus-p20_uart-a.dtbo
+
+# sensors
+dtb-$(CONFIG_ARCH_MXC) += sbev-ucmimx8plus-csi1-isp0.dtbo
+dtb-$(CONFIG_ARCH_MXC) += sbev-ucmimx8plus-csi2-isp1.dtbo
+dtb-$(CONFIG_ARCH_MXC) += sbev-ucmimx8plus-csi1-isi0.dtbo
+dtb-$(CONFIG_ARCH_MXC) += sbev-ucmimx8plus-csi2-isi1.dtbo
+
+sbev-ucmimx8plus-headless-dtbs := ucm-imx8m-plus-sbev.dtb \
+		sbev-ucmimx8plus-enet1.dtbo \
+		sbev-ucmimx8plus-wm8962.dtbo \
+		sbev-ucmimx8plus-p15_spi.dtbo \
+		sbev-ucmimx8plus-p16_i2c.dtbo \
+		sbev-ucmimx8plus-p17_can.dtbo \
+		sbev-ucmimx8plus-p18_gpio.dtbo \
+		sbev-ucmimx8plus-p19_uart-b.dtbo \
+		sbev-ucmimx8plus-p20_uart-a.dtbo
+
+dtb-$(CONFIG_ARCH_MXC) += sbev-ucmimx8plus-headless.dtb
+
+sbev-ucmimx8plus-dtbs := sbev-ucmimx8plus-headless.dtb \
+		sbev-ucmimx8plus-lvds.dtbo
+
+dtb-$(CONFIG_ARCH_MXC) += sbev-ucmimx8plus.dtb
+
+sbev-ucmimx8plus-lvds-dtbs := sbev-ucmimx8plus-headless.dtb \
+		sbev-ucmimx8plus-lvds.dtbo
+
+dtb-$(CONFIG_ARCH_MXC) += sbev-ucmimx8plus-lvds.dtb
+
+sbev-ucmimx8plus-hdmi-dtbs := sbev-ucmimx8plus-headless.dtb \
+		sbev-ucmimx8plus-hdmi.dtbo
+
+dtb-$(CONFIG_ARCH_MXC) += sbev-ucmimx8plus-hdmi.dtb
+
+sbev-ucmimx8plus-dualhead-dtbs := sbev-ucmimx8plus-headless.dtb \
+		sbev-ucmimx8plus-lvds.dtbo \
+		sbev-ucmimx8plus-hdmi.dtbo
+
+dtb-$(CONFIG_ARCH_MXC) += sbev-ucmimx8plus-dualhead.dtb
+
+sbc-ucm-imx8m-plus-dtbs := ucm-imx8m-plus.dtb \
+		ucm-imx8m-plus-can.dtbo
+
+dtb-$(CONFIG_ARCH_MXC) += sbc-ucm-imx8m-plus.dtb
+
+ucm-imx8m-plus-thermal-dtbs := ucm-imx8m-plus-headless.dtb ucm-imx8m-plus-thermal.dtbo
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus-thermal.dtb
+
+ucm-imx8m-plus-mipi-dtbs := ucm-imx8m-plus-headless.dtb sb-ucmimx8plus.dtbo ucm-imx8m-plus-mipi.dtbo
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus-mipi.dtb
+
+ucm-imx8m-plus-hdmi-dtbs := ucm-imx8m-plus-headless.dtb ucm-imx8m-plus-hdmi.dtbo
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus-hdmi.dtb
+
+ucm-imx8m-plus-lvds-dtbs := ucm-imx8m-plus-headless.dtb sb-ucmimx8plus.dtbo ucm-imx8m-plus-lvds.dtbo
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus-lvds.dtb
+
+ucm-imx8m-plus-usbdev-dtbs := ucm-imx8m-plus.dtb ucm-imx8m-plus-usbdev.dtbo
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus-usbdev.dtb
+
+ucm-imx8m-plus-wm8731-dtbs := ucm-imx8m-plus.dtb ucm-imx8m-plus-wm8731.dtbo
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus-wm8731.dtb
+
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus-rpmsg.dtb
+
+# All heads + sensor
+ucm-imx8m-plus_mipi-csi1-ar1335-af-dtbs := ucm-imx8m-plus.dtb ucm-imx8m-plus_mipi-csi1-ar1335-af.dtbo
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus_mipi-csi1-ar1335-af.dtb
+
+ucm-imx8m-plus_mipi-csi2-ar1335-af-dtbs := ucm-imx8m-plus.dtb ucm-imx8m-plus_mipi-csi2-ar1335-af.dtbo
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus_mipi-csi2-ar1335-af.dtb
+
+ucm-imx8m-plus_mipi-csi1-ar1335-mcu-dtbs := ucm-imx8m-plus.dtb ucm-imx8m-plus_mipi-csi1-ar1335-mcu.dtbo
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus_mipi-csi1-ar1335-mcu.dtb
+
+ucm-imx8m-plus_mipi-csi1-imx219-dtbs := ucm-imx8m-plus.dtb ucm-imx8m-plus_mipi-csi1-imx219.dtbo
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus_mipi-csi1-imx219.dtb
+
+ucm-imx8m-plus_mipi-csi2-imx219-dtbs := ucm-imx8m-plus.dtb ucm-imx8m-plus_mipi-csi2-imx219.dtbo
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus_mipi-csi2-imx219.dtb
+
+ucm-imx8m-plus_mipi-csi1-ov5647-dtbs := ucm-imx8m-plus.dtb ucm-imx8m-plus_mipi-csi1-ov5647.dtbo
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus_mipi-csi1-ov5647.dtb
+
+ucm-imx8m-plus_mipi-csi1-ar0521-dtbs := ucm-imx8m-plus.dtb ucm-imx8m-plus_mipi-csi1-ar0521.dtbo
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus_mipi-csi1-ar0521.dtb
+
+ucm-imx8m-plus_mipi-csi1-ar0234-dtbs := ucm-imx8m-plus.dtb ucm-imx8m-plus_mipi-csi1-ar0234.dtbo
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx8m-plus_mipi-csi1-ar0234.dtb
diff --git a/arch/arm64/boot/dts/compulab/Makefile.ucm-imx93 b/arch/arm64/boot/dts/compulab/Makefile.ucm-imx93
new file mode 100644
index 000000000000..a092599c0d65
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/Makefile.ucm-imx93
@@ -0,0 +1,16 @@
+# i.MX9
+dtb-$(CONFIG_SOC_IMX9) += ucm-imx91.dtb
+dtb-$(CONFIG_SOC_IMX9) += ucm-imx93.dtb
+dtb-$(CONFIG_SOC_IMX9) += ucm-imx93-headless.dtb
+dtb-$(CONFIG_SOC_IMX9) += ucm-imx93-mipi.dtb
+dtb-$(CONFIG_SOC_IMX9) += ucm-imx93-mipi-csi.dtb
+dtb-$(CONFIG_SOC_IMX9) += ucm-imx93-eb-eth.dtb
+dtb-$(CONFIG_SOC_IMX9) += ucm-imx93-eb-audimx9.dtb
+dtb-$(CONFIG_SOC_IMX9) += ucm-imx93-thermal.dtb
+dtb-$(CONFIG_SOC_IMX9) += ucm-imx93-falcon.dtb
+# i.MX9 overlays
+dtb-$(CONFIG_SOC_IMX9) += ucm-imx93-lvds-overlay.dtbo
+dtb-$(CONFIG_SOC_IMX9) += ucm-imx93-mipi-overlay.dtbo
+dtb-$(CONFIG_SOC_IMX9) += ucm-imx93-eb-eth-overlay.dtbo
+dtb-$(CONFIG_SOC_IMX9) += ucm-imx93-eb-audimx9-overlay.dtbo
+dtb-$(CONFIG_SOC_IMX9) += ucm-imx93-thermal-overlay.dtbo
diff --git a/arch/arm64/boot/dts/compulab/Makefile.ucm-imx95 b/arch/arm64/boot/dts/compulab/Makefile.ucm-imx95
new file mode 100644
index 000000000000..02e875d6ad5a
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/Makefile.ucm-imx95
@@ -0,0 +1,9 @@
+DTC_FLAGS := -@
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx95-som.dtb
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx95.dtb
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx95-lvds.dtbo
+
+ucm-imx95-evk-dtbs := ucm-imx95-som.dtb \
+		ucm-imx95-lvds.dtbo
+
+dtb-$(CONFIG_ARCH_MXC) += ucm-imx95-evk.dtb
diff --git a/arch/arm64/boot/dts/compulab/compulab-imx8m-plus-ldo4.dtsi b/arch/arm64/boot/dts/compulab/compulab-imx8m-plus-ldo4.dtsi
new file mode 100644
index 000000000000..8339fddaf95f
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/compulab-imx8m-plus-ldo4.dtsi
@@ -0,0 +1,7 @@
+/* This is a way of disabling regulator
+ delete-node does not work in overlays
+*/
+
+&ldo4 {
+	regulator-max-microvolt = <1800000>;
+};
diff --git a/arch/arm64/boot/dts/compulab/compulab-imx8m-plus-rpmsg.dtsi b/arch/arm64/boot/dts/compulab/compulab-imx8m-plus-rpmsg.dtsi
new file mode 100644
index 000000000000..6b28fd683ca3
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/compulab-imx8m-plus-rpmsg.dtsi
@@ -0,0 +1,133 @@
+/*
+ * Copyright 2022 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+&{/} {
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+
+		m4_reserved: m4@80000000 {
+			no-map;
+			reg = <0 0x80000000 0 0x1000000>;
+		};
+
+		vdev0vring0: vdev0vring0@55000000 {
+			reg = <0 0x55000000 0 0x8000>;
+			no-map;
+		};
+
+		vdev0vring1: vdev0vring1@55008000 {
+			reg = <0 0x55008000 0 0x8000>;
+			no-map;
+		};
+
+		vdevbuffer: vdevbuffer@55400000 {
+			compatible = "shared-dma-pool";
+			reg = <0 0x55400000 0 0x100000>;
+			no-map;
+		};
+
+		rsc_table: rsc_table@550ff000 {
+			reg = <0 0x550ff000 0 0x1000>;
+			no-map;
+		};
+
+		audio_reserved: audio@81000000 {
+			compatible = "shared-dma-pool";
+			no-map;
+			reg = <0 0x81000000 0 0x10000000>;
+		};
+
+		micfil_reserved: mic_rpmsg@91000000 {
+			compatible = "shared-dma-pool";
+			no-map;
+			reg = <0 0x91000000 0 0x100000>;
+		};
+	};
+
+	sound-micfil {
+		status = "disabled";
+	};
+
+	rpmsg_micfil: rpmsg_micfil {
+		compatible = "fsl,imx8mp-rpmsg-audio";
+		model = "micfil-audio";
+		fsl,platform = "rpmsg-micfil-channel";
+		fsl,enable-lpa;
+		fsl,rpmsg-in;
+		assigned-clocks = <&clk IMX8MP_CLK_PDM>;
+		assigned-clock-parents = <&clk IMX8MP_AUDIO_PLL1_OUT>;
+		assigned-clock-rates = <196608000>;
+		clocks = <&audio_blk_ctrl IMX8MP_CLK_AUDIOMIX_PDM_IPG>,
+			 <&audio_blk_ctrl IMX8MP_CLK_AUDIOMIX_PDM_ROOT>,
+			 <&audio_blk_ctrl IMX8MP_CLK_AUDIOMIX_SDMA3_ROOT>,
+			 <&clk IMX8MP_AUDIO_PLL1_OUT>,
+			 <&clk IMX8MP_AUDIO_PLL2_OUT>;
+		clock-names = "ipg", "mclk", "dma", "pll8k", "pll11k";
+		memory-region = <&micfil_reserved>;
+		power-domains = <&audiomix_pd>;
+		status = "okay";
+	};
+
+	imx8mp-cm7 {
+		compatible = "fsl,imx8mn-cm7";
+		rsc-da = <0x55000000>;
+		clocks = <&clk IMX8MP_CLK_M7_DIV>,
+			 <&audio_blk_ctrl IMX8MP_CLK_AUDIOMIX_AUDPLL_ROOT>;
+		clock-names = "core", "audio";
+		mbox-names = "tx", "rx", "rxdb";
+		mboxes = <&mu 0 1
+			  &mu 1 1
+			  &mu 3 1>;
+		memory-region = <&vdevbuffer>, <&vdev0vring0>, <&vdev0vring1>, <&rsc_table>;
+		status = "okay";
+		fsl,startup-delay-ms = <500>;
+	};
+};
+
+&flexcan1 {
+	status = "disabled";
+};
+
+&flexcan2 {
+	status = "disabled";
+};
+
+&flexspi {
+	status = "disabled";
+};
+
+&pwm4{
+	status = "disabled";
+};
+
+&sai3 {
+	status = "disabled";
+};
+
+&micfil {
+	status = "disabled";
+};
+
+&sdma3{
+	status = "disabled";
+};
+
+&uart3 {
+    status = "disabled";
+};
+
+&uart4 {
+	status = "disabled";
+};
diff --git a/arch/arm64/boot/dts/compulab/compulab-imx8m-plus-rpmsg.dtso b/arch/arm64/boot/dts/compulab/compulab-imx8m-plus-rpmsg.dtso
new file mode 100644
index 000000000000..6c5e4748528f
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/compulab-imx8m-plus-rpmsg.dtso
@@ -0,0 +1,2 @@
+#include "overlay.h"
+#include "compulab-imx8m-plus-rpmsg.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/compulab-imx8m-plus-spidev.dtsi b/arch/arm64/boot/dts/compulab/compulab-imx8m-plus-spidev.dtsi
new file mode 100644
index 000000000000..3f31bbfcd426
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/compulab-imx8m-plus-spidev.dtsi
@@ -0,0 +1,33 @@
+&iomuxc {
+
+	pinctrl_ecspi2: ecspi2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_ECSPI2_SCLK__ECSPI2_SCLK		0x82
+			MX8MP_IOMUXC_ECSPI2_MOSI__ECSPI2_MOSI		0x82
+			MX8MP_IOMUXC_ECSPI2_MISO__ECSPI2_MISO		0x82
+		>;
+	};
+
+	pinctrl_ecspi2_cs: ecspi2cs {
+		fsl,pins = <
+			MX8MP_IOMUXC_ECSPI2_SS0__GPIO5_IO13		0x40000
+		>;
+	};
+
+};
+
+&ecspi2 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	fsl,spi-num-chipselects = <1>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi2 &pinctrl_ecspi2_cs>;
+	cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
+	status = "okay";
+
+	spidev1: spi@0 {
+		reg = <0>;
+		compatible = "rohm,dh2228fv";
+		spi-max-frequency = <500000>;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/compulab-imx8m-plus-thermal.dtsi b/arch/arm64/boot/dts/compulab/compulab-imx8m-plus-thermal.dtsi
new file mode 100644
index 000000000000..e6b2a1a24aa4
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/compulab-imx8m-plus-thermal.dtsi
@@ -0,0 +1,29 @@
+/*
+ * Copyright 2022 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+&cpu_alert0 {
+	temperature = <125000>;
+};
+
+&cpu_crit0 {
+	temperature = <155000>;
+};
+
+&soc_alert0 {
+	temperature = <125000>;
+};
+
+&soc_crit0 {
+	temperature = <155000>;
+};
diff --git a/arch/arm64/boot/dts/compulab/compulab-imx8m-plus-thermal.dtso b/arch/arm64/boot/dts/compulab/compulab-imx8m-plus-thermal.dtso
new file mode 100644
index 000000000000..198d7fae2445
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/compulab-imx8m-plus-thermal.dtso
@@ -0,0 +1,2 @@
+#include "overlay.h"
+#include "compulab-imx8m-plus-thermal.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/compulab-imx8m-plus-ws2812b.dtsi b/arch/arm64/boot/dts/compulab/compulab-imx8m-plus-ws2812b.dtsi
new file mode 100644
index 000000000000..3b34df40bfc8
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/compulab-imx8m-plus-ws2812b.dtsi
@@ -0,0 +1,56 @@
+#include <dt-bindings/leds/common.h>
+
+/* Sample device tree for connecting an RGB led strip to the SBEV board
+ * Connectivity:
+ * 5V0  P17.1
+ * GRD  P17.8
+ * MOSI P15.3
+ */
+
+&iomuxc {
+	pinctrl_ecspi2: ecspi2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_ECSPI2_MOSI__ECSPI2_MOSI		0x82
+		>;
+	};
+};
+
+&ecspi2 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi2>;
+	status = "okay";
+
+        led-controller@0 {
+            compatible = "worldsemi,ws2812b";
+            reg = <0>;
+            #address-cells = <1>;
+            #size-cells = <0>;
+            spi-max-frequency = <2850000>;
+            multi-led@0 {
+                reg = <0>;
+                color = <LED_COLOR_ID_RGB>;
+                function = LED_FUNCTION_HEARTBEAT;
+                function-enumerator = <0>;
+            };
+            multi-led@1 {
+                reg = <1>;
+                color = <LED_COLOR_ID_RGB>;
+                function = LED_FUNCTION_HEARTBEAT;
+                function-enumerator = <1>;
+            };
+            multi-led@2 {
+                reg = <2>;
+                color = <LED_COLOR_ID_RGB>;
+                function = LED_FUNCTION_HEARTBEAT;
+                function-enumerator = <2>;
+            };
+            multi-led@3 {
+                reg = <3>;
+                color = <LED_COLOR_ID_RGB>;
+                function = LED_FUNCTION_HEARTBEAT;
+                function-enumerator = <3>;
+            };
+        };
+};
diff --git a/arch/arm64/boot/dts/compulab/iot-gate-imx8plus-brkout_pwm_gpio.dts b/arch/arm64/boot/dts/compulab/iot-gate-imx8plus-brkout_pwm_gpio.dts
new file mode 100644
index 000000000000..b7cb14a84aff
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/iot-gate-imx8plus-brkout_pwm_gpio.dts
@@ -0,0 +1,86 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2023 CompuLab Ltd
+ */
+
+#include "iot-gate-imx8plus.dts"
+
+/*
+ * IOT-GATE-IMX8PLUS with BRKOUT extension module in M.2 Expansion Connector
+ * Example pionout:
+ * ----+----+----------
+ *  P1 | P5 | Function
+ * ----+----+----------
+ *  11 | 09 | PWM3_OUT
+ *  09 | 07 | PWM4_OUT
+ *  21 | 13 | GPIO5_IO10
+ *  23 | 11 | GPIO5_IO11
+ *  17 | 14 | GPIO5_IO12
+ *  15 | 12 | GPIO5_IO13
+ *  34 | 08 | I2C5_SDA
+ *  36 | 10 | I2C5_SCL
+ */
+
+&gpio5 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_gpio5>;
+	status = "okay";
+};
+
+&ecspi2 {
+	status = "disabled";
+};
+
+&i2c5 {
+	status = "okay";
+
+	eeprom_m2: eeprom-i2c5@54 {
+		compatible = "atmel,24c08";
+		pagesize = <16>;
+		reg = <0x54>;
+		status = "okay";
+	};
+};
+
+&i2c6 {
+	status = "disabled";
+};
+
+&pwm3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm3>;
+	status = "okay";
+};
+
+&pwm4 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm4>;
+	status = "okay";
+};
+
+&usdhc2 {
+	status = "disabled";
+};
+
+&iomuxc {
+	pinctrl_gpio5: gpio5grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_ECSPI2_SCLK__GPIO5_IO10			0x100 /* P5-13 */
+			MX8MP_IOMUXC_ECSPI2_MOSI__GPIO5_IO11			0x100 /* P5-11 */
+			MX8MP_IOMUXC_ECSPI2_MISO__GPIO5_IO12			0x100 /* P5-14 */
+			MX8MP_IOMUXC_ECSPI2_SS0__GPIO5_IO13			0x100 /* P5-12 */
+		>;
+	};
+
+	pinctrl_pwm3: pwm3grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI5_RXC__PWM3_OUT				0x116 /* P5-09 */
+		>;
+	};
+
+	pinctrl_pwm4: pwm4grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI5_RXFS__PWM4_OUT			0x116 /* P5-11 */
+		>;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/iot-gate-imx8plus-falcon.dts b/arch/arm64/boot/dts/compulab/iot-gate-imx8plus-falcon.dts
new file mode 100644
index 000000000000..069b8160b503
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/iot-gate-imx8plus-falcon.dts
@@ -0,0 +1,22 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2024 CompuLab Ltd
+ */
+
+#include "ucm-imx8m-plus.dtsi"
+#include "ucm-imx8m-plus-can.dtsi"
+#include "ucm-imx8m-plus-pcie.dtsi"
+#include "sb-iotgimx8plus.dtsi"
+
+/ {
+	model = "CompuLab IOT-GATE-IMX8PLUS falcon";
+	compatible = "compulab,iot-gate-imx8plus", "compulab,ucm-imx8m-plus-som", "fsl,imx8mp";
+	memory@40000000 {
+		device_type = "memory";
+		reg = <0x0 0x40000000 0 0x80000000>;
+	};
+};
+
+&resmem {
+	/delete-node/linux,cma;
+};
diff --git a/arch/arm64/boot/dts/compulab/iot-gate-imx8plus-gpio-keys.dtso b/arch/arm64/boot/dts/compulab/iot-gate-imx8plus-gpio-keys.dtso
new file mode 100644
index 000000000000..bb7c1b54e2d9
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/iot-gate-imx8plus-gpio-keys.dtso
@@ -0,0 +1,26 @@
+/dts-v1/;
+/plugin/;
+
+/*
+ !!! WARNING !!!
+ If a GPIO pin turned into a gpio-keys, it is not longer available as a regular gpio pin.
+ Neither gpiolib nor sysfs work with this pin.
+ 
+ HowTo:
+ grab event)
+ evtest --grab /dev/input/by-path/platform-gpio-keys-event
+ wtach for interrupts count)
+ watch -n 0.5 "cat /proc/interrupts  | awk '/DIO_IN/'"	
+
+*/
+
+&{/} {
+	gpio-keys {
+		compatible = "gpio-keys";
+		switch-1 {
+			label = "DIO_IN";
+			linux,code = <0x100>;
+			gpios = <&gpio4 29 0>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/iot-gate-imx8plus-m2adc.dts b/arch/arm64/boot/dts/compulab/iot-gate-imx8plus-m2adc.dts
new file mode 100644
index 000000000000..21e8816deb45
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/iot-gate-imx8plus-m2adc.dts
@@ -0,0 +1,45 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2023 CompuLab Ltd
+ */
+
+#include "iot-gate-imx8plus-m2tpm.dts"
+
+/* IOT-GATE-IMX8PLUS with ADS1015 A2DC + SLB9670 TPM extension module in M.2 Expansion Connector */
+
+&i2c5 {
+	ads1015: adc@48 {
+		compatible = "ti,ads1015";
+		reg = <0x48>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		/* Voltage over AIN0 and GND */
+		channel@4 {
+			reg = <4>;
+			ti,datarate = <4>;
+			ti,gain = <2>;
+		};
+
+		/* Voltage over AIN1 and GND */
+		channel@5 {
+			reg = <5>;
+			ti,datarate = <4>;
+			ti,gain = <2>;
+		};
+
+		/*Voltage over AIN2 and GND */
+		channel@6 {
+			reg = <6>;
+			ti,datarate = <4>;
+			ti,gain = <2>;
+		};
+
+		/* Voltage over AIN3 and GND */
+		channel@7 {
+			reg = <7>;
+			ti,datarate = <4>;
+			ti,gain = <2>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/iot-gate-imx8plus-m2emmc.dts b/arch/arm64/boot/dts/compulab/iot-gate-imx8plus-m2emmc.dts
new file mode 100644
index 000000000000..7724bef782df
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/iot-gate-imx8plus-m2emmc.dts
@@ -0,0 +1,51 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2023 CompuLab Ltd
+ */
+
+#include "iot-gate-imx8plus-m2tpm.dts"
+
+/* IOT-GATE-IMX8PLUS with eMMC/TPM extension module in M.2 Expansion Connector */
+
+/ {
+	reg_usdhc2_vsel: regulator-usdhc2-vsel {
+		compatible = "regulator-gpio";
+		regulator-name = "sd-vsel";
+		regulator-min-microvolt = <1800000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio1 4 GPIO_ACTIVE_HIGH>;
+		states = <1800000 0x1 3300000 0x0>;
+	};
+};
+
+&i2c5 {
+	pca9555_m2:pca9555-m2emmc@20 {
+		compatible = "nxp,pca9555";
+		gpio-controller;
+		#gpio-cells = <2>;
+		reg = <0x20>;
+		gpio-line-names =
+			"16G", "32G", "64G", "128G",
+			"", "", "", "", "", "",
+			"", "", "", "", "", "";
+	};
+};
+
+&usdhc2 {
+	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
+	non-removable;
+	no-1-8-v;
+	keep-power-in-suspend;
+	vqmmc-supply = <&reg_usdhc2_vsel>;
+	status = "okay";
+};
+
+&iomuxc {
+	pinctrl_usdhc2_gpio: usdhc2grp-gpio {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO04__GPIO1_IO04			0x110
+		>;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/iot-gate-imx8plus-m2tpm.dts b/arch/arm64/boot/dts/compulab/iot-gate-imx8plus-m2tpm.dts
new file mode 100644
index 000000000000..c8a69c697331
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/iot-gate-imx8plus-m2tpm.dts
@@ -0,0 +1,61 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2022 CompuLab Ltd
+ */
+
+#include "iot-gate-imx8plus.dts"
+
+/* IOT-GATE-IMX8PLUS with TPM extension module in M.2 Expansion Connector */
+
+/ {
+	tpm_nreset: tpm-nreset {
+		compatible = "gpio-reset";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_tpm_nrst>;
+		reset-gpios = <&gpio3 20 GPIO_ACTIVE_HIGH>;
+		#reset-cells = <0>;
+		initially-in-reset;
+	};
+};
+
+&ecspi2 {
+	status = "okay";
+
+	/delete-node/ spidev2@0;
+
+	slb9670: slb9670-ecspi2@0 {
+		resets = <&tpm_nreset>;
+		compatible = "infineon,slb9670", "tcg,tpm_tis-spi";
+		reg = <0>;
+		spi-max-frequency = <5000000>;
+		status = "okay";
+	};
+};
+
+&i2c5 {
+	status = "okay";
+
+	eeprom_m2: eeprom-i2c5@54 {
+		compatible = "atmel,24c08";
+		pagesize = <16>;
+		reg = <0x54>;
+		status = "okay";
+	};
+};
+
+&i2c6 {
+	status = "disabled";
+};
+
+&usdhc2 {
+	status = "disabled";
+};
+
+&iomuxc {
+	pinctrl_tpm_nrst: tpmnrstgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI5_RXC__GPIO3_IO20			0x110
+		>;
+	};
+};
+
diff --git a/arch/arm64/boot/dts/compulab/iot-gate-imx8plus-rpmsg.dts b/arch/arm64/boot/dts/compulab/iot-gate-imx8plus-rpmsg.dts
new file mode 100644
index 000000000000..87866587fa7f
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/iot-gate-imx8plus-rpmsg.dts
@@ -0,0 +1,23 @@
+/*
+ * Copyright 2024 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+
+#include "iot-gate-imx8plus.dts"
+#include "compulab-imx8m-plus-rpmsg.dtsi"
+
+/ {
+	model = "CompuLab IOT-GATE-IMX8PLUS (rpmsg)";
+	compatible = "compulab,iot-gate-imx8plus", "compulab,ucm-imx8m-plus-som", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/iot-gate-imx8plus-usbdev.dts b/arch/arm64/boot/dts/compulab/iot-gate-imx8plus-usbdev.dts
new file mode 100644
index 000000000000..b542987d87e7
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/iot-gate-imx8plus-usbdev.dts
@@ -0,0 +1,12 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2022 CompuLab Ltd
+ */
+
+#include "iot-gate-imx8plus.dts"
+#include "ucm-imx8m-plus-usbdev.dtsi"
+
+/ {
+	model = "CompuLab IOT-GATE-IMX8PLUS (usbdev)";
+	compatible = "compulab,iot-gate-imx8plus", "compulab,ucm-imx8m-plus-som", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/iot-gate-imx8plus.dts b/arch/arm64/boot/dts/compulab/iot-gate-imx8plus.dts
new file mode 100644
index 000000000000..ec0e9fafcca9
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/iot-gate-imx8plus.dts
@@ -0,0 +1,15 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2022 CompuLab Ltd
+ */
+
+#include "ucm-imx8m-plus.dtsi"
+#include "ucm-imx8m-plus-can.dtsi"
+#include "ucm-imx8m-plus-pcie.dtsi"
+#include "ucm-imx8m-plus-hdmi.dtsi"
+#include "sb-iotgimx8plus.dtsi"
+
+/ {
+	model = "CompuLab IOT-GATE-IMX8PLUS";
+	compatible = "compulab,iot-gate-imx8plus", "compulab,ucm-imx8m-plus-som", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/iotdin-imx8p-rpmsg.dts b/arch/arm64/boot/dts/compulab/iotdin-imx8p-rpmsg.dts
new file mode 100644
index 000000000000..cb8db4555148
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/iotdin-imx8p-rpmsg.dts
@@ -0,0 +1,23 @@
+/*
+ * Copyright 2024 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+
+#include "iotdin-imx8p.dts"
+#include "compulab-imx8m-plus-rpmsg.dtsi"
+
+/ {
+	model = "CompuLab IOTDIN-IMX8P (rpmsg)";
+	compatible = "compulab,iotdin-imx8p", "compulab,iot-gate-imx8plus", "compulab,ucm-imx8m-plus-som", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/iotdin-imx8p.dts b/arch/arm64/boot/dts/compulab/iotdin-imx8p.dts
new file mode 100644
index 000000000000..e8c6420512f4
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/iotdin-imx8p.dts
@@ -0,0 +1,14 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2024 CompuLab Ltd
+ */
+
+#include "ucm-imx8m-plus.dtsi"
+#include "ucm-imx8m-plus-can.dtsi"
+#include "ucm-imx8m-plus-pcie.dtsi"
+#include "sb-iotdimx8p.dtsi"
+
+/ {
+	model = "CompuLab IOTDIN-IMX8P";
+	compatible = "compulab,iotdin-imx8p", "compulab,iot-gate-imx8plus", "compulab,ucm-imx8m-plus-som", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-mini-input.dtsi b/arch/arm64/boot/dts/compulab/mcm-imx8m-mini-input.dtsi
new file mode 100644
index 000000000000..09f5d80e6a03
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-mini-input.dtsi
@@ -0,0 +1,36 @@
+/* SB-MCM8M P20 header
+* P20.28  -- GPIO1_IO8
+*/
+
+#include <dt-bindings/input/linux-event-codes.h>
+
+/ {
+	gpio_keys: gpio-keys {
+		compatible = "gpio-keys";
+		autorepeat;
+
+		back {
+			gpios = <&gpio1 8 GPIO_ACTIVE_LOW>;
+			linux,code = <KEY_PROG1>;
+			label = "Key Prog1";
+			linux,input-type = <1>;
+			debounce-interval = <100>;
+			wakeup-source;
+		};
+	};
+};
+
+&iomuxc {
+	mcm-imx8m-mini-input {
+		pinctrl_input: input1grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_GPIO1_IO08_GPIO1_IO8	0x159
+			>;
+		};
+	};
+};
+
+&gpio_keys {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_input>;
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-mini-m4.dts b/arch/arm64/boot/dts/compulab/mcm-imx8m-mini-m4.dts
new file mode 100644
index 000000000000..2e9ce351bf95
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-mini-m4.dts
@@ -0,0 +1,21 @@
+/*
+ * Copyright (C) 2020 CopuLab Ltd.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+
+#include "mcm-imx8m-mini.dtsi"
+
+&uart1 {
+	status = "disabled";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-mini-rs485.dtsi b/arch/arm64/boot/dts/compulab/mcm-imx8m-mini-rs485.dtsi
new file mode 100644
index 000000000000..a15cad144ea2
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-mini-rs485.dtsi
@@ -0,0 +1,22 @@
+&iomuxc {
+	mcm-imx8m-mini-rs485 {
+		pinctrl_uart4_rs485: uart4grp_rs485 {
+			fsl,pins = <
+				MX8MM_IOMUXC_ECSPI2_MISO_GPIO5_IO12      0x140
+				MX8MM_IOMUXC_ECSPI2_MOSI_UART4_DCE_TX    0x140
+				MX8MM_IOMUXC_ECSPI2_SCLK_UART4_DCE_RX    0x140
+			>;
+		};
+	};
+};
+
+&uart4 { /* rs485 */
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart4_rs485>;
+	assigned-clocks = <&clk IMX8MM_CLK_UART4>;
+	assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
+        linux,rs485-enabled-at-boot-time;
+        rs485-rts-active-high;
+        rts-gpios = <&gpio5 12 GPIO_ACTIVE_HIGH>;
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-mini-spidev.dtsi b/arch/arm64/boot/dts/compulab/mcm-imx8m-mini-spidev.dtsi
new file mode 100644
index 000000000000..4ed41b4cc20e
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-mini-spidev.dtsi
@@ -0,0 +1,48 @@
+/* SB-MCM8M P20 header
+* P20.1  -- ECSPI3_SS0
+* P20.3  -- ECSPI3_MISO
+* P20.9  -- ECSPI3_MOSI
+* P20.11 -- ECSPI3_SCLK
+*/
+
+&iomuxc {
+	mcm-imx8m-mini-spidev {
+		pinctrl_ecspi3: ecspi3grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_UART2_RXD_ECSPI3_MISO	0x140
+				MX8MM_IOMUXC_UART1_TXD_ECSPI3_MOSI	0x140
+				MX8MM_IOMUXC_UART1_RXD_ECSPI3_SCLK	0x140
+			>;
+		};
+
+		pinctrl_ecspi3_cs: ecspi3cs {
+			fsl,pins = <
+				MX8MM_IOMUXC_UART2_TXD_GPIO5_IO25	0x40000
+			>;
+		};
+	};
+};
+
+&ecspi3 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	fsl,spi-num-chipselects = <1>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi3 &pinctrl_ecspi3_cs>;
+	cs-gpios = <&gpio5 25 GPIO_ACTIVE_LOW>;
+	status = "okay";
+
+	spidev1: spi@0 {
+		reg = <0>;
+		compatible = "rohm,dh2228fv";
+		spi-max-frequency = <500000>;
+	};
+};
+
+&uart1 {
+	status = "disabled";
+};
+
+&uart2 {
+	status = "disabled";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-mini-thermal.dts b/arch/arm64/boot/dts/compulab/mcm-imx8m-mini-thermal.dts
new file mode 100644
index 000000000000..922082c04199
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-mini-thermal.dts
@@ -0,0 +1,34 @@
+/*
+ * Copyright 2018 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+/* !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
+* This DT is intended for lab purposes ONLY
+!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!*/
+
+/dts-v1/;
+
+#include "mcm-imx8m-mini.dtsi"
+
+/ {
+	model = "CompuLab MCM i.MX8MM board (thermal)";
+	compatible = "cpl,mcm-imx8m-mini", "fsl,imx8mm";
+};
+
+&cpu_alert0 {
+	temperature = <125000>;
+};
+
+&cpu_crit0 {
+	temperature = <155000>;
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-mini.dts b/arch/arm64/boot/dts/compulab/mcm-imx8m-mini.dts
new file mode 100644
index 000000000000..1b2d7abd9d03
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-mini.dts
@@ -0,0 +1,18 @@
+/*
+ * Copyright 2021 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+
+#include "mcm-imx8m-mini.dtsi"
+#include "sb-mcm-imx8-rev1.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-mini.dtsi b/arch/arm64/boot/dts/compulab/mcm-imx8m-mini.dtsi
new file mode 100644
index 000000000000..df4c74eabad3
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-mini.dtsi
@@ -0,0 +1,709 @@
+/*
+ * Copyright 2018 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+
+#include "../freescale/imx8mm.dtsi"
+
+/ {
+	model = "CompuLab MCM i.MX8MM board";
+	compatible = "cpl,mcm-imx8m-mini", "fsl,imx8mm";
+
+	chosen {
+		bootargs = "console=ttymxc2,115200 earlycon=ec_imx6q,0x30880000,115200";
+		stdout-patch = &uart3;
+	};
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		rpmsg_reserved: rpmsg@0xb8000000 {
+			no-map;
+			reg = <0 0xb8000000 0 0x400000>;
+		};
+	};
+
+	leds {
+		compatible = "gpio-leds";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_gpio_led>;
+
+		heartbeat-led {
+			label = "Heartbeat";
+			gpios = <&gpio1 12 GPIO_ACTIVE_LOW>;
+			linux,default-trigger = "heartbeat";
+		};
+	};
+
+	reg_usdhc2_vmmc: regulator-usdhc2 {
+		compatible = "regulator-fixed";
+		regulator-name = "VSD_3V3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		startup-delay-us = <100>;
+		off-on-delay-us = <12000>;
+	};
+
+	regulator-usdhc3rst {
+		compatible = "regulator-fixed";
+		regulator-name = "usdhc3_rst";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio3 16 GPIO_ACTIVE_HIGH>;
+		regulator-always-on;
+		enable-active-high;
+	};
+
+	regulator-fec1rst {
+		compatible = "regulator-fixed";
+		regulator-name = "fec1_rst";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio1 10 GPIO_ACTIVE_HIGH>;
+		regulator-always-on;
+		enable-active-high;
+		startup-delay-us = <500>;
+	};
+
+	backlight {
+		compatible = "pwm-backlight";
+		pwms = <&pwm2 0 3000000 0>;
+
+		brightness-levels = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
+					17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
+					33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48
+					49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
+					65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80
+					81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96
+					97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112
+					113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128
+					129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144
+					145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160
+					161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176
+					177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192
+					193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208
+					209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224
+					225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240
+					241 242 243 244 245 246 247 248 249 250 251 252 253 254 255>;
+		default-brightness-level = <222>;
+		status = "okay";
+	};
+
+	usdhc1_pwrseq: usdhc1_pwrseq {
+		compatible = "mmc-pwrseq-simple";
+		reset-gpios = <&gpio2 10 GPIO_ACTIVE_LOW>;
+	};
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog_1>;
+
+	mcm-imx8m-mini {
+		pinctrl_hog_1: hoggrp-1 {
+			fsl,pins = <
+				MX8MM_IOMUXC_GPIO1_IO10_GPIO1_IO10	0x19
+				MX8MM_IOMUXC_NAND_READY_B_GPIO3_IO16	0x19
+			>;
+		};
+
+		pinctrl_fec1: fec1grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_ENET_MDC_ENET1_MDC		0x3
+				MX8MM_IOMUXC_ENET_MDIO_ENET1_MDIO	0x3
+				MX8MM_IOMUXC_ENET_TD3_ENET1_RGMII_TD3	0x1f
+				MX8MM_IOMUXC_ENET_TD2_ENET1_RGMII_TD2	0x1f
+				MX8MM_IOMUXC_ENET_TD1_ENET1_RGMII_TD1	0x1f
+				MX8MM_IOMUXC_ENET_TD0_ENET1_RGMII_TD0	0x1f
+				MX8MM_IOMUXC_ENET_RD3_ENET1_RGMII_RD3	0x91
+				MX8MM_IOMUXC_ENET_RD2_ENET1_RGMII_RD2	0x91
+				MX8MM_IOMUXC_ENET_RD1_ENET1_RGMII_RD1	0x91
+				MX8MM_IOMUXC_ENET_RD0_ENET1_RGMII_RD0	0x91
+				MX8MM_IOMUXC_ENET_TXC_ENET1_RGMII_TXC	0x1f
+				MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC	0x91
+				MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x91
+				MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x1f
+			>;
+		};
+
+		pinctrl_gpio_led: gpioledgrp {
+			fsl,pins = <
+				MX8MM_IOMUXC_GPIO1_IO12_GPIO1_IO12	0x19
+			>;
+		};
+
+
+		pinctrl_i2c1: i2c1grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_I2C1_SCL_I2C1_SCL			0x400001c3
+				MX8MM_IOMUXC_I2C1_SDA_I2C1_SDA			0x400001c3
+			>;
+		};
+
+		pinctrl_i2c2: i2c2grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_I2C2_SCL_I2C2_SCL			0x400001c3
+				MX8MM_IOMUXC_I2C2_SDA_I2C2_SDA			0x400001c3
+			>;
+		};
+
+		pinctrl_i2c3: i2c3grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_I2C3_SCL_I2C3_SCL			0x400001c3
+				MX8MM_IOMUXC_I2C3_SDA_I2C3_SDA			0x400001c3
+			>;
+		};
+
+		pinctrl_i2c4: i2c4grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_I2C4_SCL_I2C4_SCL			0x400001c3
+				MX8MM_IOMUXC_I2C4_SDA_I2C4_SDA			0x400001c3
+			>;
+		};
+
+		pinctrl_pmic: pmicirq {
+			fsl,pins = <
+				MX8MM_IOMUXC_GPIO1_IO03_GPIO1_IO3		0x41
+			>;
+		};
+
+		pinctrl_uart1: uart1grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_UART1_RXD_UART1_DCE_RX	0x140
+				MX8MM_IOMUXC_UART1_TXD_UART1_DCE_TX	0x140
+			>;
+		};
+
+		pinctrl_uart2: uart2grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_UART2_RXD_UART2_DCE_RX	0x140
+				MX8MM_IOMUXC_UART2_TXD_UART2_DCE_TX	0x140
+			>;
+		};
+
+		pinctrl_uart3: uart3grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_UART3_RXD_UART3_DCE_RX	0x49
+				MX8MM_IOMUXC_UART3_TXD_UART3_DCE_TX	0x49
+			>;
+		};
+
+		pinctrl_uart4: uart4grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_ECSPI2_MISO_UART4_DCE_CTS_B 0x140
+				MX8MM_IOMUXC_ECSPI2_MOSI_UART4_DCE_TX    0x140
+				MX8MM_IOMUXC_ECSPI2_SS0_UART4_DCE_RTS_B  0x140
+				MX8MM_IOMUXC_ECSPI2_SCLK_UART4_DCE_RX    0x140
+			>;
+		};
+
+		pinctrl_usdhc1_gpio: usdhc1grpgpio {
+			fsl,pins = <
+				MX8MM_IOMUXC_SD1_RESET_B_GPIO2_IO10	0x41
+			>;
+		};
+
+		pinctrl_usdhc1: usdhc1grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK		0x190
+				MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD		0x1d0
+				MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0	0x1d0
+				MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1	0x1d0
+				MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2	0x1d0
+				MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3	0x1d0
+				MX8MM_IOMUXC_GPIO1_IO03_USDHC1_VSELECT	0x1d0
+			>;
+		};
+
+		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
+			fsl,pins = <
+				MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK		0x194
+				MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD		0x1d4
+				MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0	0x1d4
+				MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1	0x1d4
+				MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2	0x1d4
+				MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3	0x1d4
+				MX8MM_IOMUXC_GPIO1_IO03_USDHC1_VSELECT	0x1d0
+			>;
+		};
+
+		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
+			fsl,pins = <
+				MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK		0x196
+				MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD		0x1d6
+				MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0	0x1d6
+				MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1	0x1d6
+				MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2	0x1d6
+				MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3	0x1d6
+				MX8MM_IOMUXC_GPIO1_IO03_USDHC1_VSELECT	0x1d0
+			>;
+		};
+
+		pinctrl_usdhc3: usdhc3grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK		0x40000190
+				MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d0
+				MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d0
+				MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d0
+				MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d0
+				MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d0
+				MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d0
+				MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d0
+				MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d0
+				MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d0
+				MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x190
+			>;
+		};
+
+		pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
+			fsl,pins = <
+				MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK		0x40000194
+				MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d4
+				MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d4
+				MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d4
+				MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d4
+				MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d4
+				MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d4
+				MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d4
+				MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d4
+				MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d4
+				MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x194
+			>;
+		};
+
+		pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
+			fsl,pins = <
+				MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK		0x40000196
+				MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d6
+				MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d6
+				MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d6
+				MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d6
+				MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d6
+				MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d6
+				MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d6
+				MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d6
+				MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d6
+				MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x196
+			>;
+		};
+
+		pinctrl_wdog: wdoggrp {
+			fsl,pins = <
+				MX8MM_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B		0xc6
+			>;
+		};
+
+		touchscreen_pins: tsgrp {
+			fsl,pins = <
+				MX8MM_IOMUXC_GPIO1_IO01_GPIO1_IO1		0x00
+			>;
+		};
+		/*
+		Copy & Paste from an MXP evk
+		As of now an external OSC1 25MHz is in use
+		Left as an example for the next revision
+		*/
+		pinctrl_csi1: csi1grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_GPIO1_IO15_CCMSRCGPCMIX_CLKO2	0x59
+				MX8MM_IOMUXC_GPIO1_IO14_CCMSRCGPCMIX_CLKO1	0x59
+			>;
+		};
+
+		pinctrl_sai2: sai2grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_SAI2_MCLK_SAI2_MCLK        0xd6
+				MX8MM_IOMUXC_SAI2_TXFS_SAI2_TX_SYNC     0xd6
+				MX8MM_IOMUXC_SAI2_RXFS_SAI2_RX_SYNC     0xd6
+				MX8MM_IOMUXC_SAI2_TXC_SAI2_TX_BCLK      0xd6
+				MX8MM_IOMUXC_SAI2_TXD0_SAI2_TX_DATA0    0xd6
+				MX8MM_IOMUXC_SAI2_RXD0_SAI2_RX_DATA0    0xd6
+			>;
+		};
+
+		pinctrl_pwm_backlight: pwm_backlightgrp {
+			fsl,pins = <
+				MX8MM_IOMUXC_GPIO1_IO13_PWM2_OUT	0x03
+			>;
+		};
+
+		pinctrl_flexspi0: flexspi0grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_NAND_ALE_QSPI_A_SCLK		0x1c2
+				MX8MM_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B		0x82
+				MX8MM_IOMUXC_NAND_DATA00_QSPI_A_DATA0		0x82
+				MX8MM_IOMUXC_NAND_DATA01_QSPI_A_DATA1		0x82
+				MX8MM_IOMUXC_NAND_DATA02_QSPI_A_DATA2		0x82
+				MX8MM_IOMUXC_NAND_DATA03_QSPI_A_DATA3		0x82
+			>;
+		};
+
+		pinctrl_bt: bt0grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_SD1_DATA4_GPIO2_IO6	0x19 /* BT_REG_ON */
+				MX8MM_IOMUXC_SD1_DATA5_GPIO2_IO7	0x19 /* BT_DEV_WU */
+				MX8MM_IOMUXC_SD1_DATA6_GPIO2_IO8	0x19 /* BT_HST_WU */
+			>;
+		};
+	};
+};
+
+&i2c2 {
+	clock-frequency = <400000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c2>;
+	status = "okay";
+
+	rtc@69 {
+		compatible = "ab1805";
+		reg = <0x69>;
+		pagesize = <16>;
+		sqw = "32768_Hz";
+		xt-frequency = <32773500>;
+		status = "okay";
+	};
+
+
+	pmic: bd71837@4b {
+		reg = <0x4b>;
+		compatible = "rohm,bd71837";
+		pinctrl-0 = <&pinctrl_pmic>;
+		interrupt-parent = <&gpio1>;
+		interrupts = <3 GPIO_ACTIVE_LOW>;
+		rohm,reset-snvs-powered;
+		status = "okay";
+
+		regulators {
+			buck1_reg: BUCK1 {
+				regulator-name = "BUCK1";
+				regulator-min-microvolt = <700000>;
+				regulator-max-microvolt = <1300000>;
+				regulator-boot-on;
+				regulator-always-on;
+				regulator-ramp-delay = <1250>;
+			};
+
+			buck2_reg: BUCK2 {
+				regulator-name = "BUCK2";
+				regulator-min-microvolt = <700000>;
+				regulator-max-microvolt = <1300000>;
+				regulator-boot-on;
+				regulator-always-on;
+				regulator-ramp-delay = <1250>;
+				rohm,dvs-run-voltage = <1000000>;
+				rohm,dvs-idle-voltage = <900000>;
+			};
+
+			buck3_reg: BUCK3 {
+				regulator-name = "BUCK3";
+				regulator-min-microvolt = <700000>;
+				regulator-max-microvolt = <1300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			buck4_reg: BUCK4 {
+				regulator-name = "BUCK4";
+				regulator-min-microvolt = <700000>;
+				regulator-max-microvolt = <1300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			buck5_reg: BUCK5 {
+				regulator-name = "BUCK5";
+				regulator-min-microvolt = <700000>;
+				regulator-max-microvolt = <1350000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			buck6_reg: BUCK6 {
+				regulator-name = "BUCK6";
+				regulator-min-microvolt = <3000000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			buck7_reg: BUCK7 {
+				regulator-name = "BUCK7";
+				regulator-min-microvolt = <1605000>;
+				regulator-max-microvolt = <1995000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			buck8_reg: BUCK8 {
+				regulator-name = "BUCK8";
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <1400000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo1_reg: LDO1 {
+				regulator-name = "LDO1";
+				regulator-min-microvolt = <1600000>;
+				regulator-max-microvolt = <1900000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo2_reg: LDO2 {
+				regulator-name = "LDO2";
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <900000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo3_reg: LDO3 {
+				regulator-name = "LDO3";
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo4_reg: LDO4 {
+				regulator-name = "LDO4";
+				regulator-min-microvolt = <900000>;
+				regulator-max-microvolt = <1800000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo5_reg: LDO5 {
+				regulator-name = "LDO5";
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <3300000>;
+			};
+
+			ldo6_reg: LDO6 {
+				regulator-name = "LDO6";
+				regulator-min-microvolt = <900000>;
+				regulator-max-microvolt = <1800000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo7_reg: LDO7 {
+				regulator-name = "LDO7";
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <3300000>;
+			};
+		};
+	};
+
+	eeprom@50 {
+		compatible = "atmel,24c08";
+		reg = <0x50>;
+		pagesize = <16>;
+	};
+};
+
+&i2c3 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c3>;
+	status = "disabled";
+};
+
+&i2c4 {
+	clock-frequency = <400000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c4>;
+	status = "disabled";
+};
+
+&snvs {
+	status = "okay";
+};
+
+&snvs_pwrkey {
+	status = "okay";
+};
+
+&fec1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_fec1>;
+	phy-mode = "rgmii-id";
+	phy-handle = <&ethphy0>;
+	fsl,magic-packet;
+	fsl,rgmii_rxc_dly;
+	status = "okay";
+
+	mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy0: ethernet-phy@0 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reg = <0>;
+			at803x,led-act-blind-workaround;
+			at803x,eee-okay;
+			at803x,vddio-1p8v;
+		};
+	};
+};
+
+&uart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1>;
+	assigned-clocks = <&clk IMX8MM_CLK_UART1>;
+	assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
+	status = "okay";
+};
+
+&uart2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart2>;
+	assigned-clocks = <&clk IMX8MM_CLK_UART2>;
+	assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
+	status = "okay";
+};
+
+&uart3 { /* console */
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart3>;
+	status = "okay";
+};
+
+&uart4 { /* bluetooth */
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart4>;
+	assigned-clocks = <&clk IMX8MM_CLK_UART4>;
+	assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
+	uart-has-rtscts;
+	status = "okay";
+
+	bluetooth {
+		compatible = "brcm,bcm4330-bt";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_bt>;
+		max-speed = <3000000>;
+		device-wakeup-gpios = <&gpio2 7 GPIO_ACTIVE_HIGH>;
+		host-wakeup-gpios = <&gpio2 8 GPIO_ACTIVE_HIGH>;
+		shutdown-gpios = <&gpio2 6 GPIO_ACTIVE_HIGH>;
+	};
+};
+
+&usdhc1 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc1>, <&pinctrl_usdhc1_gpio>;
+	pinctrl-1 = <&pinctrl_usdhc1_100mhz>, <&pinctrl_usdhc1_gpio>;
+	pinctrl-2 = <&pinctrl_usdhc1_200mhz>, <&pinctrl_usdhc1_gpio>;
+	bus-width = <4>;
+	no-1-8-v;
+};
+
+&usdhc3 {
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc3>;
+	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
+	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
+	no-1-8-v;
+	bus-width = <8>;
+	non-removable;
+	status = "okay";
+};
+
+&wdog1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_wdog>;
+	fsl,ext-reset-output;
+	status = "okay";
+};
+
+&A53_0 {
+	cpu-supply = <&buck2_reg>;
+};
+
+&A53_1 {
+	cpu-supply = <&buck2_reg>;
+};
+
+&A53_2 {
+	cpu-supply = <&buck2_reg>;
+};
+
+&A53_3 {
+	cpu-supply = <&buck2_reg>;
+};
+
+&gpu {
+	status = "okay";
+};
+
+&vpu_g1 {
+	status = "okay";
+};
+
+&vpu_g2 {
+	status = "okay";
+};
+
+&vpu_h1 {
+	status = "okay";
+};
+
+&usbotg1 {
+	dr_mode = "otg";
+	hnp-disable;
+	srp-disable;
+	disable-over-current;
+	status = "okay";
+};
+
+&usbotg2 {
+	dr_mode = "host";
+	hnp-disable;
+	srp-disable;
+	disable-over-current;
+	status = "okay";
+};
+
+&sai2 {
+	#sound-dai-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sai2>;
+	assigned-clocks = <&clk IMX8MM_CLK_SAI2>;
+	assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
+	assigned-clock-rates = <12288000>;
+	status = "okay";
+};
+
+&lcdif {
+	status = "okay";
+};
+
+&pwm2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm_backlight>;
+	status = "okay";
+};
+
+&cpu_alert0 {
+	temperature = <95000>;
+};
+&cpu_crit0 {
+	temperature = <105000>;
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-can.dtsi b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-can.dtsi
new file mode 100644
index 000000000000..688384b3c467
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-can.dtsi
@@ -0,0 +1,65 @@
+&{/} {
+	reg_can1_stby: regulator-can1-stby {
+		compatible = "regulator-fixed";
+		regulator-name = "can1-stby";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_flexcan1_reg>;
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio1 0 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+	};
+
+	reg_can2_stby: regulator-can2-stby {
+		compatible = "regulator-fixed";
+		regulator-name = "can2-stby";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_flexcan2_reg>;
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio1 1 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+	};
+};
+
+&flexcan1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexcan1>;
+	xceiver-supply = <&reg_can1_stby>;
+	status = "okay";
+};
+
+&flexcan2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexcan2>;
+	xceiver-supply = <&reg_can2_stby>;
+	status = "okay";
+};
+
+&iomuxc {
+	pinctrl_flexcan1: flexcan1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI2_RXC__CAN1_TX			0x154
+			MX8MP_IOMUXC_SAI2_TXC__CAN1_RX			0x154
+		>;
+	};
+
+	pinctrl_flexcan2: flexcan2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI2_TXD0__CAN2_TX			0x154
+			MX8MP_IOMUXC_SAI2_MCLK__CAN2_RX			0x154
+		>;
+	};
+
+	pinctrl_flexcan1_reg: flexcan1reggrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO00__GPIO1_IO00	0x154	/* CAN1_STBY */
+		>;
+	};
+
+	pinctrl_flexcan2_reg: flexcan2reggrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO01__GPIO1_IO01	0x154	/* CAN1_STBY */
+		>;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-can.dtso b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-can.dtso
new file mode 100644
index 000000000000..6284dcb80e98
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-can.dtso
@@ -0,0 +1,7 @@
+#include "overlay.h"
+#include "mcm-imx8m-plus-can.dtsi"
+
+/ {
+	model = "CompuLab MCM-iMX8M-Plus (can)";
+	compatible = "compulab,mcm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-eb-audimx9.dtsi b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-eb-audimx9.dtsi
new file mode 100644
index 000000000000..e14ff55a36c1
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-eb-audimx9.dtsi
@@ -0,0 +1,74 @@
+&{/} {
+	sound-wm8962 {
+		compatible = "fsl,imx-audio-wm8962x";
+		model = "wm8962-audio";
+		audio-cpu = <&sai3>;
+		audio-codec = <&codec>;
+		hp-det-gpio = <&gpio4 28 0>;
+		audio-routing =
+			"Headphone Jack", "HPOUTL",
+			"Headphone Jack", "HPOUTR",
+			"Ext Spk", "SPKOUTL",
+			"Ext Spk", "SPKOUTR",
+			"AMIC", "MICBIAS",
+			"IN1L", "AMIC",
+			"IN1R", "AMIC";
+	};
+};
+
+&i2c3 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	codec: wm8962@1a {
+		compatible = "wlf,wm8962";
+		reg = <0x1a>;
+		clocks = <&audio_blk_ctrl IMX8MP_CLK_AUDIOMIX_SAI3_MCLK1>;
+		DCVDD-supply = <&reg_audio_pwr>;
+		DBVDD-supply = <&reg_audio_pwr>;
+		AVDD-supply = <&reg_audio_pwr>;
+		CPVDD-supply = <&reg_audio_pwr>;
+		MICVDD-supply = <&reg_audio_pwr>;
+		PLLVDD-supply = <&reg_audio_pwr>;
+		SPKVDD1-supply = <&reg_audio_pwr>;
+		SPKVDD2-supply = <&reg_audio_pwr>;
+		gpio-cfg = <
+			0x0000 /* 0:Default */
+			0x0000 /* 1:Default */
+			0x0000 /* 2:FN_DMICCLK */
+			0x0000 /* 3:Default */
+			0x0000 /* 4:FN_DMICCDAT */
+			0x0000 /* 5:Default */
+		>;
+		status = "okay";
+	};
+};
+
+&sai3 {
+	#sound-dai-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sai3>;
+	assigned-clocks = <&clk IMX8MP_CLK_SAI3>;
+	assigned-clock-parents = <&clk IMX8MP_AUDIO_PLL1_OUT>;
+	assigned-clock-rates = <12288000>;
+	clocks = <&audio_blk_ctrl IMX8MP_CLK_AUDIOMIX_SAI3_IPG>, <&clk IMX8MP_CLK_DUMMY>,
+		 <&audio_blk_ctrl IMX8MP_CLK_AUDIOMIX_SAI3_MCLK1>, <&clk IMX8MP_CLK_DUMMY>,
+		 <&clk IMX8MP_CLK_DUMMY>;
+	clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
+	fsl,sai-mclk-direction-output;
+	status = "okay";
+};
+
+&iomuxc {
+	pinctrl_sai3: sai3grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI3_TXFS__AUDIOMIX_SAI3_TX_SYNC	0xd6
+			MX8MP_IOMUXC_SAI3_TXC__AUDIOMIX_SAI3_TX_BCLK	0xd6
+			MX8MP_IOMUXC_SAI3_RXD__AUDIOMIX_SAI3_RX_DATA00	0xd6
+			MX8MP_IOMUXC_SAI3_TXD__AUDIOMIX_SAI3_TX_DATA00	0xd6
+			MX8MP_IOMUXC_SAI3_MCLK__AUDIOMIX_SAI3_MCLK	0xd6
+			MX8MP_IOMUXC_SAI3_RXFS__GPIO4_IO28		0xd6
+		>;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-eb-audimx9.dtso b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-eb-audimx9.dtso
new file mode 100644
index 000000000000..365f1d05fcff
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-eb-audimx9.dtso
@@ -0,0 +1,7 @@
+#include "overlay.h"
+#include "mcm-imx8m-plus-eb-audimx9.dtsi"
+
+/ {
+	model = "CompuLab MCM-iMX8M-Plus (eb-audimx9)";
+	compatible = "compulab,mcm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-eb-eth-overlay.dts b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-eb-eth-overlay.dts
new file mode 100644
index 000000000000..cf0a53f769b4
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-eb-eth-overlay.dts
@@ -0,0 +1,5 @@
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/gpio/gpio.h>
+#include "mcm-imx8m-plus-eb-eth.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-eb-eth.dtsi b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-eb-eth.dtsi
new file mode 100644
index 000000000000..e54d5f0a4bf8
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-eb-eth.dtsi
@@ -0,0 +1,49 @@
+&fec {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_fec>;
+	phy-mode = "rgmii-id";
+	phy-handle = <&ethphy1>;
+	fsl,magic-packet;
+	status = "okay";
+
+	mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy1: ethernet-phy@5 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reset-gpios = <&gpio5 0 GPIO_ACTIVE_LOW>;
+			reset-assert-us = <10000>;
+			reset-deassert-us = <80000>;
+			reg = <5>;
+			eee-broken-1000t;
+			realtek,clkout-disable;
+		};
+	};
+};
+
+&iomuxc {
+	pinctrl_fec: fecgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI1_RXD2__ENET1_MDC		0x3
+			MX8MP_IOMUXC_SAI1_RXD3__ENET1_MDIO		0x3
+			MX8MP_IOMUXC_SAI1_RXD4__ENET1_RGMII_RD0		0x91
+			MX8MP_IOMUXC_SAI1_RXD5__ENET1_RGMII_RD1		0x91
+			MX8MP_IOMUXC_SAI1_RXD6__ENET1_RGMII_RD2		0x91
+			MX8MP_IOMUXC_SAI1_RXD7__ENET1_RGMII_RD3		0x91
+			MX8MP_IOMUXC_SAI1_TXC__ENET1_RGMII_RXC		0x91
+			MX8MP_IOMUXC_SAI1_TXFS__ENET1_RGMII_RX_CTL	0x91
+			MX8MP_IOMUXC_SAI1_TXD0__ENET1_RGMII_TD0		0x1f
+			MX8MP_IOMUXC_SAI1_TXD1__ENET1_RGMII_TD1		0x1f
+			MX8MP_IOMUXC_SAI1_TXD2__ENET1_RGMII_TD2		0x1f
+			MX8MP_IOMUXC_SAI1_TXD3__ENET1_RGMII_TD3		0x1f
+			MX8MP_IOMUXC_SAI1_TXD4__ENET1_RGMII_TX_CTL	0x1f
+			MX8MP_IOMUXC_SAI1_TXD5__ENET1_RGMII_TXC		0x1f
+			/* gpio */
+			MX8MP_IOMUXC_GPIO1_IO05__GPIO1_IO05		0x19 /* WOL */
+			MX8MP_IOMUXC_SAI3_TXFS__GPIO4_IO31 		0x19 /* INT */
+			MX8MP_IOMUXC_SAI3_TXC__GPIO5_IO00 		0x19 /* RST */
+		>;
+	};
+};
+
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-eb-eth.dtso b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-eb-eth.dtso
new file mode 100644
index 000000000000..976e6ab26fc5
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-eb-eth.dtso
@@ -0,0 +1,7 @@
+#include "overlay.h"
+#include "mcm-imx8m-plus-eb-eth.dtsi"
+
+/ {
+	model = "CompuLab MCM-iMX8M-Plus (eb-eth)";
+	compatible = "compulab,mcm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-full-header.dtso b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-full-header.dtso
new file mode 100644
index 000000000000..87c9886d9e6c
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-full-header.dtso
@@ -0,0 +1,6 @@
+#include "overlay.h"
+
+&{/} {
+	model = "CompuLab MCM-iMX8M-Plus (full)";
+	compatible = "compulab,mcm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-hdmi-header.dtso b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-hdmi-header.dtso
new file mode 100644
index 000000000000..2b3b8c21d601
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-hdmi-header.dtso
@@ -0,0 +1,6 @@
+#include "overlay.h"
+
+&{/} {
+	model = "CompuLab MCM-iMX8M-Plus (hdmi)";
+	compatible = "compulab,mcm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-hdmi-overlay.dts b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-hdmi-overlay.dts
new file mode 100644
index 000000000000..5907d5fe588b
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-hdmi-overlay.dts
@@ -0,0 +1,5 @@
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/gpio/gpio.h>
+#include "mcm-imx8m-plus-hdmi.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-hdmi.dtsi b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-hdmi.dtsi
new file mode 100644
index 000000000000..728fadd5c9e3
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-hdmi.dtsi
@@ -0,0 +1,71 @@
+/*
+ * Copyright 2024 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+&{/} {
+	sound-hdmi {
+		compatible = "fsl,imx-audio-hdmi";
+		model = "audio-hdmi";
+		audio-cpu = <&aud2htx>;
+		hdmi-out;
+		constraint-rate = <44100>,
+				<88200>,
+				<176400>,
+				<32000>,
+				<48000>,
+				<96000>,
+				<192000>;
+		status = "okay";
+	};
+};
+
+&irqsteer_hdmi {
+	status = "okay";
+};
+
+&hdmi_blk_ctrl {
+	status = "okay";
+};
+
+&hdmi_pavi {
+	status = "okay";
+};
+
+&hdmi {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hdmi>;
+	status = "okay";
+};
+
+&hdmiphy {
+	status = "okay";
+};
+
+&lcdif3 {
+	status = "okay";
+
+	thres-low  = <1 2>; /* (FIFO * 1 / 2) */
+	thres-high = <3 4>; /* (FIFO * 3 / 4) */
+};
+
+&iomuxc {
+	pinctrl_hdmi: hdmigrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_HDMI_DDC_SCL__HDMIMIX_HDMI_SCL	0x400001c3
+			MX8MP_IOMUXC_HDMI_DDC_SDA__HDMIMIX_HDMI_SDA	0x400001c3
+			MX8MP_IOMUXC_HDMI_HPD__HDMIMIX_HDMI_HPD		0x40000019
+			MX8MP_IOMUXC_HDMI_CEC__HDMIMIX_HDMI_CEC		0x40000019
+		>;
+	};
+};
+
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-hdmi.dtso b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-hdmi.dtso
new file mode 100644
index 000000000000..9eff4d13e953
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-hdmi.dtso
@@ -0,0 +1,2 @@
+#include "overlay.h"
+#include "mcm-imx8m-plus-hdmi.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-headless-header.dtso b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-headless-header.dtso
new file mode 100644
index 000000000000..0850eb18079f
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-headless-header.dtso
@@ -0,0 +1,6 @@
+#include "overlay.h"
+
+&{/} {
+	model = "CompuLab MCM-iMX8M-Plus (headless)";
+	compatible = "compulab,mcm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-ldo4.dtso b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-ldo4.dtso
new file mode 100644
index 000000000000..d1bab1554268
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-ldo4.dtso
@@ -0,0 +1,2 @@
+#include "overlay.h"
+#include "compulab-imx8m-plus-ldo4.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-lvds-header.dtso b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-lvds-header.dtso
new file mode 100644
index 000000000000..4c66ee9072ae
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-lvds-header.dtso
@@ -0,0 +1,6 @@
+#include "overlay.h"
+
+&{/} {
+	model = "CompuLab MCM-iMX8M-Plus (lvds)";
+	compatible = "compulab,mcm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-lvds-overlay.dts b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-lvds-overlay.dts
new file mode 100644
index 000000000000..93f9b36cf8fb
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-lvds-overlay.dts
@@ -0,0 +1,5 @@
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/gpio/gpio.h>
+#include "mcm-imx8m-plus-lvds.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-lvds.dtsi b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-lvds.dtsi
new file mode 100644
index 000000000000..b9e4488a6df3
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-lvds.dtsi
@@ -0,0 +1,117 @@
+/*
+ * Copyright 2024 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+&{/} {
+	lvds_backlight: lvds_backlight {
+		compatible = "pwm-backlight";
+		pwms = <&pwm2 0 300000 0>;
+		brightness-levels = <96 255>;
+		num-interpolated-steps = <12>;
+		default-brightness-level = <10>;
+		status = "disabled";
+	};
+
+	lvds_panel: lvds_panel {
+		compatible = "boe,hv070wsa-100";
+		backlight = <&lvds_backlight>;
+		enable-gpios = <&pca9555 6 GPIO_ACTIVE_HIGH>;
+		status = "disabled";
+
+		port {
+			panel_lvds_in: endpoint {
+				remote-endpoint = <&lvds_out>;
+			};
+		};
+	};
+};
+
+&i2c6 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	goodix_ts@5d {
+		compatible = "goodix,gt911";
+		reg = <0x5d>;
+
+		interrupt-parent = <&gpio2>;
+		interrupts = <20 IRQ_TYPE_LEVEL_HIGH>;
+
+		pinctrl-names = "default";
+		pinctrl-0 = <&touchscreen1_pins>;
+
+		irq-gpios = <&gpio2 20 GPIO_ACTIVE_HIGH>;
+		reset-gpios = <&pca9555 7 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+};
+
+&iomuxc {
+
+	pinctrl_pwm2: pwm2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SPDIF_RX__PWM2_OUT		0x116
+		 >;
+	};
+
+	touchscreen1_pins: ts1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD2_WP__GPIO2_IO20		0x00
+		>;
+	};
+};
+
+&pwm2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm2>;
+	status = "okay";
+};
+
+&lvds_backlight {
+	status = "okay";
+};
+
+&lvds_panel {
+	status = "okay";
+};
+
+&ldb {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	lvds-channel@0 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		fsl,data-mapping = "spwg";
+		fsl,data-width = <24>;
+		status = "okay";
+
+		port@1 {
+			reg = <1>;
+
+			lvds_out: endpoint {
+				remote-endpoint = <&panel_lvds_in>;
+			};
+		};
+	};
+};
+
+&ldb_phy {
+	status = "okay";
+};
+
+&lcdif2 {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-lvds.dtso b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-lvds.dtso
new file mode 100644
index 000000000000..04b01f11c61e
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-lvds.dtso
@@ -0,0 +1,2 @@
+#include "overlay.h"
+#include "mcm-imx8m-plus-lvds.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-mipi-header.dtso b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-mipi-header.dtso
new file mode 100644
index 000000000000..edd680908b22
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-mipi-header.dtso
@@ -0,0 +1,6 @@
+#include "overlay.h"
+
+&{/} {
+	model = "CompuLab MCM-iMX8M-Plus (mipi}";
+	compatible = "compulab,mcm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-mipi.dtsi b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-mipi.dtsi
new file mode 100644
index 000000000000..a19492299f8f
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-mipi.dtsi
@@ -0,0 +1,103 @@
+&{/} {
+	dsi_backlight: dsi_backlight {
+		compatible = "pwm-backlight";
+		pwms = <&pwm1 0 3000000 0>;
+		brightness-levels = <0 255>;
+		num-interpolated-steps = <255>;
+		default-brightness-level = <255>;
+		status = "okay";
+	};
+};
+
+&i2c5 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	goodix_ts@5d {
+		compatible = "goodix,gt911";
+		reg = <0x5d>;
+
+		interrupt-parent = <&gpio3>;
+		interrupts = <22 IRQ_TYPE_LEVEL_HIGH>;
+
+		pinctrl-names = "default";
+		pinctrl-0 = <&touchscreen_pins>;
+
+		irq-gpios = <&gpio3 22 GPIO_ACTIVE_HIGH>;
+		reset-gpios = <&pca9555 5 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+};
+
+&iomuxc {
+	pinctrl_pwm1: pwm1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SPDIF_EXT_CLK__PWM1_OUT	0x116
+		>;
+	};
+
+	touchscreen_pins: tsgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI5_RXD1__GPIO3_IO22	0x00
+		>;
+	};
+};
+
+&pwm1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm1>;
+	status = "okay";
+};
+
+&mipi_dsi {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+	mipi_panel: panel@0 {
+		compatible = "startek,kd050hdfia020";
+		reg = <0>;
+		reset-gpios = <&pca9555 4 GPIO_ACTIVE_LOW>;
+		dsi-lanes = <4>;
+		backlight = <&dsi_backlight>;
+		status = "okay";
+	};
+};
+
+&lcdif1 {
+	status = "okay";
+};
+
+#define MIPI_DSI_BACKLIGHT_GPIO
+#ifdef MIPI_DSI_BACKLIGHT_GPIO
+&dsi_backlight {
+	status = "disabled";
+};
+
+&pwm1 {
+	status = "disabled";
+};
+
+&mipi_dsi {
+	/delete-property/ backlight;
+};
+
+&iomuxc {
+	pinctrl_mipibl: pwm1mpipbl {
+		fsl,pins = <
+			MX8MP_IOMUXC_SPDIF_EXT_CLK__GPIO5_IO05  0x41
+		>;
+	};
+};
+
+&gpio5 {
+	regulator-mipi-gpio-blcklight {
+		gpio-hog;
+		gpios = <5 GPIO_ACTIVE_HIGH>;
+		line-name = "mipi-gpio-backlight";
+		output-high;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_mipibl>;
+	};
+};
+#endif
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-mipi.dtso b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-mipi.dtso
new file mode 100644
index 000000000000..31455ae4bb35
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-mipi.dtso
@@ -0,0 +1,2 @@
+#include "overlay.h"
+#include "mcm-imx8m-plus-mipi.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-mmc2.dtsi b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-mmc2.dtsi
new file mode 100644
index 000000000000..cddb86b1c0c0
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-mmc2.dtsi
@@ -0,0 +1,71 @@
+&{/} {
+	reg_usdhc2_vmmc: regulator-usdhc2 {
+		compatible = "regulator-fixed";
+		regulator-name = "VSD_3V3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		startup-delay-us = <100>;
+		off-on-delay-us = <12000>;
+	};
+};
+
+&iomuxc {
+	pinctrl_usdhc2_gpio: usdhc2grp-gpio {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD2_CD_B__GPIO2_IO12 	0x1c4
+			MX8MP_IOMUXC_SD2_RESET_B__GPIO2_IO19	0x41
+		>;
+	};
+
+	pinctrl_usdhc2: usdhc2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK	0x190
+			MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD	0x1d0
+			MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0	0x1d0
+			MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1	0x1d0
+			MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2	0x1d0
+			MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3	0x1d0
+			MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT	0xc1
+		>;
+	};
+
+	pinctrl_usdhc2_100mhz: usdhc2grp-100mhz {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK	0x194
+			MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD	0x1d4
+			MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0	0x1d4
+			MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1	0x1d4
+			MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2	0x1d4
+			MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3	0x1d4
+			MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc1
+		>;
+	};
+
+	pinctrl_usdhc2_200mhz: usdhc2grp-200mhz {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK	0x196
+			MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD	0x1d6
+			MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0	0x1d6
+			MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1	0x1d6
+			MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2	0x1d6
+			MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3	0x1d6
+			MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc1
+		>;
+	};
+
+};
+
+&usdhc2 {
+	assigned-clocks = <&clk IMX8MP_CLK_USDHC2>;
+	assigned-clock-rates = <400000000>;
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
+	cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
+	vmmc-supply = <&reg_usdhc2_vmmc>;
+	bus-width = <4>;
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-mmc2.dtso b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-mmc2.dtso
new file mode 100644
index 000000000000..d141d6c79302
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-mmc2.dtso
@@ -0,0 +1,8 @@
+#include "overlay.h"
+#include "mcm-imx8m-plus-mmc2.dtsi"
+
+/ {
+	model = "CompuLab MCM-iMX8M-Plus (sd-card on mmc2)";
+	compatible = "compulab,mcm-imx8m-plus", "fsl,imx8mp";
+};
+
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-pcie.dtsi b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-pcie.dtsi
new file mode 100644
index 000000000000..1d3cbadc364e
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-pcie.dtsi
@@ -0,0 +1,28 @@
+/*
+ * Copyright 2024 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+#include <dt-bindings/phy/phy-imx8-pcie.h>
+
+&pcie {
+	reset-gpio = <&pca9555 0 GPIO_ACTIVE_LOW>;
+	status = "okay";
+};
+
+&pcie_phy {
+	clocks = <&hsio_blk_ctrl>;
+	clock-names = "ref";
+	fsl,clkreq-unsupported;
+	fsl,refclk-pad-mode = <IMX8_PCIE_REFCLK_PAD_OUTPUT>;
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-pcie.dtso b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-pcie.dtso
new file mode 100644
index 000000000000..f2fc8eb4ec61
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-pcie.dtso
@@ -0,0 +1,7 @@
+#include "overlay.h"
+#include "mcm-imx8m-plus-pcie.dtsi"
+
+/ {
+	model = "CompuLab MCM-iMX8M-Plus (pice)";
+	compatible = "compulab,mcm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-pinctrl.dtsi b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-pinctrl.dtsi
new file mode 100644
index 000000000000..8d0c12a599de
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-pinctrl.dtsi
@@ -0,0 +1,208 @@
+#include <dt-bindings/usb/pd.h>
+#include "../freescale/imx8mp.dtsi"
+
+&iomuxc {
+
+	pinctrl_eqos: eqosgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_ENET_MDC__ENET_QOS_MDC	0x2
+			MX8MP_IOMUXC_ENET_MDIO__ENET_QOS_MDIO	0x2
+			MX8MP_IOMUXC_ENET_RD0__ENET_QOS_RGMII_RD0	0x90
+			MX8MP_IOMUXC_ENET_RD1__ENET_QOS_RGMII_RD1	0x90
+			MX8MP_IOMUXC_ENET_RD2__ENET_QOS_RGMII_RD2	0x90
+			MX8MP_IOMUXC_ENET_RD3__ENET_QOS_RGMII_RD3	0x90
+			MX8MP_IOMUXC_ENET_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK	0x90
+			MX8MP_IOMUXC_ENET_RX_CTL__ENET_QOS_RGMII_RX_CTL	0x90
+			MX8MP_IOMUXC_ENET_TD0__ENET_QOS_RGMII_TD0		0x16
+			MX8MP_IOMUXC_ENET_TD1__ENET_QOS_RGMII_TD1		0x16
+			MX8MP_IOMUXC_ENET_TD2__ENET_QOS_RGMII_TD2		0x16
+			MX8MP_IOMUXC_ENET_TD3__ENET_QOS_RGMII_TD3		0x16
+			MX8MP_IOMUXC_ENET_TX_CTL__ENET_QOS_RGMII_TX_CTL	0x16
+			MX8MP_IOMUXC_ENET_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK	0x16
+			MX8MP_IOMUXC_GPIO1_IO10__GPIO1_IO10				0x10
+		>;
+	};
+
+	pinctrl_flexspi0: flexspi0grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_NAND_ALE__FLEXSPI_A_SCLK		0x1c2
+			MX8MP_IOMUXC_NAND_CE0_B__FLEXSPI_A_SS0_B	0x82
+			MX8MP_IOMUXC_NAND_DATA00__FLEXSPI_A_DATA00	0x82
+			MX8MP_IOMUXC_NAND_DATA01__FLEXSPI_A_DATA01	0x82
+			MX8MP_IOMUXC_NAND_DATA02__FLEXSPI_A_DATA02	0x82
+			MX8MP_IOMUXC_NAND_DATA03__FLEXSPI_A_DATA03	0x82
+		>;
+	};
+
+	pinctrl_gpio_led: gpioledgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO12__GPIO1_IO12	0x140
+		>;
+	};
+
+	pinctrl_i2c1: i2c1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_I2C1_SCL__I2C1_SCL		0x400001c2
+			MX8MP_IOMUXC_I2C1_SDA__I2C1_SDA		0x400001c2
+		>;
+	};
+
+	pinctrl_i2c2: i2c2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_I2C2_SCL__I2C2_SCL			0x400001c2
+			MX8MP_IOMUXC_I2C2_SDA__I2C2_SDA			0x400001c2
+		>;
+	};
+
+	pinctrl_i2c3: i2c3grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_I2C3_SCL__I2C3_SCL			0x400001c2
+			MX8MP_IOMUXC_I2C3_SDA__I2C3_SDA			0x400001c2
+		>;
+	};
+
+	pinctrl_i2c5: i2c5grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI5_MCLK__I2C5_SDA		0x400001c2
+			MX8MP_IOMUXC_SAI5_RXD0__I2C5_SCL		0x400001c2
+		>;
+	};
+
+	pinctrl_i2c6: i2c6grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI5_RXFS__I2C6_SCL		0x400001c2
+			MX8MP_IOMUXC_SAI5_RXC__I2C6_SDA			0x400001c2
+		>;
+	};
+
+	pinctrl_mipi_dsi_en: mipi_dsi_en {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO08__GPIO1_IO08	0x16
+		>;
+	};
+
+	pinctrl_pcie: pciegrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_I2C4_SCL__PCIE_CLKREQ_B		0x60
+			MX8MP_IOMUXC_I2C4_SDA__GPIO5_IO21		0x10
+		>;
+	};
+
+	pinctrl_pmic: pmicirq {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO03__GPIO1_IO03	0x000001c0
+		>;
+	};
+
+	pinctrl_typec: typec1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI1_TXD7__GPIO4_IO19	0x1c4
+		>;
+	};
+
+	pinctrl_typec_mux: typec1muxgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI1_MCLK__GPIO4_IO20	0x16
+		>;
+	};
+
+	pinctrl_sai2: sai2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI2_TXC__AUDIOMIX_SAI2_TX_BCLK	0xd6
+			MX8MP_IOMUXC_SAI2_TXFS__AUDIOMIX_SAI2_TX_SYNC	0xd6
+			MX8MP_IOMUXC_SAI2_TXD0__AUDIOMIX_SAI2_TX_DATA00	0xd6
+			MX8MP_IOMUXC_SAI2_RXD0__AUDIOMIX_SAI2_RX_DATA00	0xd6
+		>;
+	};
+
+	pinctrl_i2c2_synaptics_dsx_io: synaptics_dsx_iogrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO09__GPIO1_IO09		0x16
+		>;
+	};
+
+	pinctrl_uart2: uart2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_UART2_RXD__UART2_DCE_RX	0x140
+			MX8MP_IOMUXC_UART2_TXD__UART2_DCE_TX	0x140
+		>;
+	};
+
+	pinctrl_usb1_vbus: usb1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO14__GPIO1_IO14	0x10
+		>;
+	};
+
+	pinctrl_usdhc3: usdhc3grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK	0x190
+			MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD	0x1d0
+			MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0	0x1d0
+			MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1	0x1d0
+			MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2	0x1d0
+			MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3	0x1d0
+			MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4	0x1d0
+			MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5	0x1d0
+			MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6	0x1d0
+			MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7	0x1d0
+			MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE	0x190
+		>;
+	};
+
+	pinctrl_usdhc3_100mhz: usdhc3grp-100mhz {
+		fsl,pins = <
+			MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK	0x194
+			MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD	0x1d4
+			MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0	0x1d4
+			MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1	0x1d4
+			MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2	0x1d4
+			MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3	0x1d4
+			MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4	0x1d4
+			MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5	0x1d4
+			MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6	0x1d4
+			MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7	0x1d4
+			MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE	0x194
+		>;
+	};
+
+	pinctrl_usdhc3_200mhz: usdhc3grp-200mhz {
+		fsl,pins = <
+			MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK	0x196
+			MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD	0x1d6
+			MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0	0x1d6
+			MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1	0x1d6
+			MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2	0x1d6
+			MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3	0x1d6
+			MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4	0x1d6
+			MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5	0x1d6
+			MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6	0x1d6
+			MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7	0x1d6
+			MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE	0x196
+		>;
+	};
+
+	pinctrl_wdog: wdoggrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO02__WDOG1_WDOG_B	0xc6
+		>;
+	};
+
+	pinctrl_csi0_pwn: csi0_pwn_grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD1_STROBE__GPIO2_IO11	0x10
+		>;
+	};
+
+	pinctrl_csi_mclk: csi_mclk_grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO15__CCM_CLKO2	0x50
+		>;
+	};
+
+	pinctrl_pca9555_poweron: pca9555_poweron {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO08__GPIO1_IO08	0x40
+		>;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-rpmsg.dtso b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-rpmsg.dtso
new file mode 100644
index 000000000000..6c5e4748528f
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-rpmsg.dtso
@@ -0,0 +1,2 @@
+#include "overlay.h"
+#include "compulab-imx8m-plus-rpmsg.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-sd8997.dtsi b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-sd8997.dtsi
new file mode 100644
index 000000000000..e2ec39aa6e49
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-sd8997.dtsi
@@ -0,0 +1,71 @@
+&{/} {
+	usdhc1_pwrseq: usdhc1_pwrseq {
+		compatible = "mmc-pwrseq-simple";
+		reset-gpios = <&pca9555 1 GPIO_ACTIVE_LOW>;
+	};
+};
+
+&iomuxc {
+
+	pinctrl_usdhc1: usdhc1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD1_CLK__USDHC1_CLK	0x190
+			MX8MP_IOMUXC_SD1_CMD__USDHC1_CMD	0x1d0
+			MX8MP_IOMUXC_SD1_DATA0__USDHC1_DATA0	0x1d0
+			MX8MP_IOMUXC_SD1_DATA1__USDHC1_DATA1	0x1d0
+			MX8MP_IOMUXC_SD1_DATA2__USDHC1_DATA2	0x1d0
+			MX8MP_IOMUXC_SD1_DATA3__USDHC1_DATA3	0x1d0
+		>;
+	};
+
+	pinctrl_usdhc1_100mhz: usdhc1grp-100mhz {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD1_CLK__USDHC1_CLK	0x194
+			MX8MP_IOMUXC_SD1_CMD__USDHC1_CMD	0x1d4
+			MX8MP_IOMUXC_SD1_DATA0__USDHC1_DATA0	0x1d4
+			MX8MP_IOMUXC_SD1_DATA1__USDHC1_DATA1	0x1d4
+			MX8MP_IOMUXC_SD1_DATA2__USDHC1_DATA2	0x1d4
+			MX8MP_IOMUXC_SD1_DATA3__USDHC1_DATA3	0x1d4
+		>;
+	};
+
+	pinctrl_usdhc1_200mhz: usdhc1grp-200mhz {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD1_CLK__USDHC1_CLK	0x196
+			MX8MP_IOMUXC_SD1_CMD__USDHC1_CMD	0x1d6
+			MX8MP_IOMUXC_SD1_DATA0__USDHC1_DATA0	0x1d6
+			MX8MP_IOMUXC_SD1_DATA1__USDHC1_DATA1	0x1d6
+			MX8MP_IOMUXC_SD1_DATA2__USDHC1_DATA2	0x1d6
+			MX8MP_IOMUXC_SD1_DATA3__USDHC1_DATA3	0x1d6
+		>;
+	};
+
+};
+
+&usdhc1 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	assigned-clocks = <&clk IMX8MP_CLK_USDHC1>;
+	assigned-clock-rates = <400000000>;
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc1>;
+	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
+	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
+	mmc-pwrseq = <&usdhc1_pwrseq>;
+	bus-width = <4>;
+	non-removable;
+	keep-power-in-suspend;
+	no-1-8-v;
+	status = "okay";
+
+	mwifiex: wifi@1 {
+		compatible = "marvell,sd8997";
+		reg = <1>;
+	};
+
+	btmrvl: btmrvl@2 {
+		compatible = "marvell,sd8897-bt";
+		reg = <2>;
+	};
+};
+
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-sd8997.dtso b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-sd8997.dtso
new file mode 100644
index 000000000000..cacb70976b2b
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-sd8997.dtso
@@ -0,0 +1,8 @@
+#include "overlay.h"
+#include "mcm-imx8m-plus-sd8997.dtsi"
+
+/ {
+	model = "CompuLab MCM-iMX8M-Plus (sd8997)";
+	compatible = "compulab,mcm-imx8m-plus", "fsl,imx8mp";
+};
+
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-som.dts b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-som.dts
new file mode 100644
index 000000000000..9b78324c7088
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-som.dts
@@ -0,0 +1,13 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2024 CompuLab
+ */
+
+/dts-v1/;
+
+#include "mcm-imx8m-plus.dtsi"
+
+/ {
+	model = "CompuLab MCM-iMX8M-Plus (SOM)";
+	compatible = "compulab,mcm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-spidev.dtso b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-spidev.dtso
new file mode 100644
index 000000000000..dcbee552f235
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-spidev.dtso
@@ -0,0 +1,7 @@
+#include "overlay.h"
+#include "compulab-imx8m-plus-spidev.dtsi"
+
+/ {
+	model = "CompuLab MCM-iMX8M-Plus (spidev)";
+	compatible = "compulab,mcm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-thermal.dtso b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-thermal.dtso
new file mode 100644
index 000000000000..7d5ffa9cb37f
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-thermal.dtso
@@ -0,0 +1,21 @@
+/*
+ * Copyright 2024 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+#include "overlay.h"
+#include "compulab-imx8m-plus-thermal.dtsi"
+
+&{/} {
+	model = "CompuLab MCM-iMX8M-Plus (thermal)";
+	compatible = "compulab,mcm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-uart1.dtsi b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-uart1.dtsi
new file mode 100644
index 000000000000..5b2997a3dad8
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-uart1.dtsi
@@ -0,0 +1,16 @@
+&uart1 { /* console optional */
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1>;
+	assigned-clocks = <&clk IMX8MP_CLK_UART1>;
+	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_80M>;
+	status = "okay";
+};
+
+&iomuxc {
+	pinctrl_uart1: uart1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI2_RXFS__UART1_DCE_TX	0x49 /* P2-88/P20-18 */
+			MX8MP_IOMUXC_SD1_CMD__UART1_DCE_RX	0x49 /* P2-70/P20-17 */
+		>;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-uart1.dtso b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-uart1.dtso
new file mode 100644
index 000000000000..56755f691e64
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-uart1.dtso
@@ -0,0 +1,8 @@
+#include "overlay.h"
+#include "mcm-imx8m-plus-uart1.dtsi"
+
+/ {
+	model = "CompuLab MCM-iMX8M-Plus (uart1)";
+	compatible = "compulab,mcm-imx8m-plus", "fsl,imx8mp";
+};
+
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-uart3.dtsi b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-uart3.dtsi
new file mode 100644
index 000000000000..851446c61e8b
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-uart3.dtsi
@@ -0,0 +1,16 @@
+&uart3 { /* J22 RS485 (UART3) */
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart3>;
+	assigned-clocks = <&clk IMX8MP_CLK_UART3>;
+	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_80M>;
+	status = "okay";
+};
+
+&iomuxc {
+	pinctrl_uart3: uart3grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_UART3_RXD__UART3_DCE_RX	0x49
+			MX8MP_IOMUXC_UART3_TXD__UART3_DCE_TX	0x49
+		>;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-uart3.dtso b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-uart3.dtso
new file mode 100644
index 000000000000..f41b08412989
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-uart3.dtso
@@ -0,0 +1,7 @@
+#include "overlay.h"
+#include "mcm-imx8m-plus-uart3.dtsi"
+
+/ {
+	model = "CompuLab MCM-iMX8M-Plus (uart3)";
+	compatible = "compulab,mcm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-uart4.dtsi b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-uart4.dtsi
new file mode 100644
index 000000000000..dba13ecdd376
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-uart4.dtsi
@@ -0,0 +1,16 @@
+&uart4 { /* P17 RS232 (UART4) */
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart4>;
+	assigned-clocks = <&clk IMX8MP_CLK_UART4>;
+	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_80M>;
+	status = "okay";
+};
+
+&iomuxc {
+	pinctrl_uart4: uart4grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_UART4_RXD__UART4_DCE_RX	0x49
+			MX8MP_IOMUXC_UART4_TXD__UART4_DCE_TX	0x49
+		>;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-uart4.dtso b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-uart4.dtso
new file mode 100644
index 000000000000..d321a5428465
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-uart4.dtso
@@ -0,0 +1,7 @@
+#include "overlay.h"
+#include "mcm-imx8m-plus-uart4.dtsi"
+
+/ {
+	model = "CompuLab MCM-iMX8M-Plus (uart4)";
+	compatible = "compulab,mcm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-usbdev.dtsi b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-usbdev.dtsi
new file mode 100644
index 000000000000..92e83e41e35f
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-usbdev.dtsi
@@ -0,0 +1,18 @@
+/*
+ * Copyright 2024 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+&usb_dwc3_0 {
+	dr_mode = "peripheral";
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-usbdev.dtso b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-usbdev.dtso
new file mode 100644
index 000000000000..6c090354c355
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus-usbdev.dtso
@@ -0,0 +1,2 @@
+#include "overlay.h"
+#include "mcm-imx8m-plus-usbdev.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus.dts b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus.dts
new file mode 100644
index 000000000000..f963e98e2c3b
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus.dts
@@ -0,0 +1,21 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2024 CompuLab
+ */
+
+/dts-v1/;
+
+#include "mcm-imx8m-plus-som.dts"
+#include "mcm-imx8m-plus-mmc2.dtsi"
+#include "mcm-imx8m-plus-sd8997.dtsi"
+#include "mcm-imx8m-plus-can.dtsi"
+#include "mcm-imx8m-plus-pcie.dtsi"
+#include "mcm-imx8m-plus-eb-eth.dtsi"
+#include "mcm-imx8m-plus-mipi.dtsi"
+#include "mcm-imx8m-plus-lvds.dtsi"
+#include "mcm-imx8m-plus-hdmi.dtsi"
+
+/ {
+	model = "CompuLab MCM-iMX8M-Plus";
+	compatible = "compulab,mcm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus.dtsi b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus.dtsi
new file mode 100644
index 000000000000..b9f883d3f2e2
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus.dtsi
@@ -0,0 +1,511 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2021 CompuLab
+ */
+
+#include <dt-bindings/usb/pd.h>
+#include <dt-bindings/phy/phy-imx8-pcie.h>
+#include "../freescale/imx8mp.dtsi"
+#include "mcm-imx8m-plus-pinctrl.dtsi"
+
+/ {
+	chosen {
+		stdout-path = &uart2;
+	};
+
+	leds {
+		compatible = "gpio-leds";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_gpio_led>;
+
+		heartbeat-led {
+			label = "Heartbeat";
+			gpios = <&gpio1 12 GPIO_ACTIVE_LOW>;
+			linux,default-trigger = "heartbeat";
+		};
+	};
+
+	memory@40000000 {
+		device_type = "memory";
+		reg = <0x0 0x40000000 0 0xc0000000>,
+		      <0x1 0x00000000 0 0xc0000000>;
+	};
+
+	reg_usb1_host_vbus: regulator-usb1-vbus {
+		compatible = "regulator-fixed";
+		regulator-name = "usb1_host_vbus";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_usb1_vbus>;
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+		gpio = <&gpio1 14 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		regulator-always-on;
+	};
+
+	reg_audio_pwr: regulator-audio-pwr {
+		compatible = "regulator-fixed";
+		regulator-name = "audio-pwr";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		enable-active-high;
+		regulator-always-on;
+	};
+
+	sound-xcvr {
+		compatible = "fsl,imx-audio-card";
+		model = "imx-audio-xcvr";
+		pri-dai-link {
+			link-name = "XCVR PCM";
+			cpu {
+				sound-dai = <&xcvr>;
+			};
+		};
+	};
+};
+
+&A53_0 {
+	cpu-supply = <&buck2>;
+};
+
+&A53_1 {
+	cpu-supply = <&buck2>;
+};
+
+&A53_2 {
+	cpu-supply = <&buck2>;
+};
+
+&A53_3 {
+	cpu-supply = <&buck2>;
+};
+
+&dsp {
+	status = "okay";
+};
+
+&aud2htx {
+	status = "okay";
+};
+
+&eqos {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_eqos>;
+	phy-mode = "rgmii-id";
+	phy-handle = <&ethphy0>;
+	snps,force_thresh_dma_mode;
+	snps,mtl-tx-config = <&mtl_tx_setup>;
+	snps,mtl-rx-config = <&mtl_rx_setup>;
+	status = "okay";
+
+	mdio {
+		compatible = "snps,dwmac-mdio";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy0: ethernet-phy@4 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reset-gpios = <&gpio1 10 GPIO_ACTIVE_LOW>;
+			reset-assert-us = <10000>;
+			reset-deassert-us = <80000>;
+			reg = <4>;
+			eee-broken-1000t;
+			realtek,clkout-disable;
+		};
+
+		mtl_tx_setup: tx-queues-config {
+			snps,tx-queues-to-use = <5>;
+			snps,tx-sched-sp;
+			queue0 {
+				snps,dcb-algorithm;
+				snps,priority = <0x1>;
+			};
+			queue1 {
+				snps,dcb-algorithm;
+				snps,priority = <0x2>;
+			};
+			queue2 {
+				snps,dcb-algorithm;
+				snps,priority = <0x4>;
+			};
+			queue3 {
+				snps,dcb-algorithm;
+				snps,priority = <0x8>;
+			};
+			queue4 {
+				snps,dcb-algorithm;
+				snps,priority = <0xf0>;
+			};
+		};
+		mtl_rx_setup: rx-queues-config {
+			snps,rx-queues-to-use = <5>;
+			snps,rx-sched-sp;
+			queue0 {
+				snps,dcb-algorithm;
+				snps,priority = <0x1>;
+				snps,map-to-dma-channel = <0>;
+			};
+			queue1 {
+				snps,dcb-algorithm;
+				snps,priority = <0x2>;
+				snps,map-to-dma-channel = <1>;
+			};
+			queue2 {
+				snps,dcb-algorithm;
+				snps,priority = <0x4>;
+				snps,map-to-dma-channel = <2>;
+			};
+			queue3 {
+				snps,dcb-algorithm;
+				snps,priority = <0x8>;
+				snps,map-to-dma-channel = <3>;
+			};
+			queue4 {
+				snps,dcb-algorithm;
+				snps,priority = <0xf0>;
+				snps,map-to-dma-channel = <4>;
+			};
+		};
+	};
+};
+
+&flexspi {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexspi0>;
+	status = "okay";
+
+	flash0: mt25qu256aba@0 {
+		reg = <0>;
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "jedec,spi-nor";
+		spi-max-frequency = <80000000>;
+		spi-tx-bus-width = <4>;
+		spi-rx-bus-width = <4>;
+	};
+};
+
+&i2c1 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c1>;
+	status = "okay";
+
+	pmic: pca9450@25 {
+		reg = <0x25>;
+		compatible = "nxp,pca9450c";
+		/* PMIC PCA9450 PMIC_nINT GPIO1_IO3 */
+		pinctrl-0 = <&pinctrl_pmic>;
+		interrupt-parent = <&gpio1>;
+		interrupts = <3 GPIO_ACTIVE_LOW>;
+
+		regulators {
+			buck1: BUCK1 {
+				regulator-name = "BUCK1";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <2187500>;
+				regulator-boot-on;
+				regulator-always-on;
+				regulator-ramp-delay = <3125>;
+			};
+
+			buck2: BUCK2 {
+				regulator-name = "BUCK2";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <2187500>;
+				regulator-boot-on;
+				regulator-always-on;
+				regulator-ramp-delay = <3125>;
+				nxp,dvs-run-voltage = <950000>;
+				nxp,dvs-standby-voltage = <850000>;
+			};
+
+			buck4: BUCK4{
+				regulator-name = "BUCK4";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <3400000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			buck5: BUCK5{
+				regulator-name = "BUCK5";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <3400000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			buck6: BUCK6 {
+				regulator-name = "BUCK6";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <3400000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo1: LDO1 {
+				regulator-name = "LDO1";
+				regulator-min-microvolt = <1600000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo2: LDO2 {
+				regulator-name = "LDO2";
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <1150000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo3: LDO3 {
+				regulator-name = "LDO3";
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo4: LDO4 {
+				regulator-name = "LDO4";
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo5: LDO5 {
+				regulator-name = "LDO5";
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+		};
+	};
+};
+
+&i2c2 {
+	clock-frequency = <400000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c2>;
+	status = "okay";
+
+	pca9555:pca9555@20 {
+		compatible = "nxp,pca9555";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_pca9555_poweron>;
+		reset-gpios = <&gpio1 8 GPIO_ACTIVE_LOW>;
+		gpio-controller;
+		#gpio-cells = <2>;
+		reg = <0x20>;
+	};
+
+	eeprom@50 {
+		compatible = "atmel,24c08";
+		reg = <0x50>;
+		pagesize = <16>;
+	};
+
+	eeprom@54 {
+		compatible = "atmel,24c08";
+		reg = <0x54>;
+		pagesize = <16>;
+	};
+
+	rtc@69 {
+		compatible = "ab1805";
+		reg = <0x69>;
+		pagesize = <16>;
+		sqw = "32768_Hz";
+		xt-frequency = <32772300>;
+		status = "okay";
+	};
+};
+
+&i2c3 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c3>;
+	status = "disabled";
+};
+
+&i2c5 {
+	clock-frequency = <400000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c5>;
+	status = "disabled";
+};
+
+&i2c6 {
+	clock-frequency = <400000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c6>;
+	status = "disabled";
+};
+
+&snvs_pwrkey {
+	status = "okay";
+};
+
+&easrc {
+	fsl,asrc-rate  = <48000>;
+	status = "okay";
+};
+
+&sai2 {
+	#sound-dai-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sai2>;
+	assigned-clocks = <&clk IMX8MP_CLK_SAI2>;
+	assigned-clock-parents = <&clk IMX8MP_AUDIO_PLL1_OUT>;
+	assigned-clock-rates = <12288000>;
+	status = "disabled";
+};
+
+&xcvr {
+	#sound-dai-cells = <0>;
+	status = "disabled";
+};
+
+&sdma2 {
+	status = "okay";
+};
+
+&uart2 {
+	/* console */
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart2>;
+	assigned-clocks = <&clk IMX8MP_CLK_UART2>;
+	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_80M>;
+	status = "okay";
+};
+
+&usb3_phy0 {
+	fsl,phy-tx-preemp-amp-tune = <3>;
+	status = "okay";
+};
+
+&usb3_0 {
+	status = "okay";
+};
+
+&usb_dwc3_0 {
+	dr_mode = "host";
+	status = "okay";
+};
+
+&usb3_phy1 {
+	fsl,phy-tx-preemp-amp-tune = <3>;
+	fsl,phy-tx-vref-tune = <0xb>;
+	status = "okay";
+};
+
+&usb3_1 {
+	status = "okay";
+};
+
+&usb_dwc3_1 {
+	dr_mode = "host";
+	status = "okay";
+};
+
+&usdhc3 {
+	assigned-clocks = <&clk IMX8MP_CLK_USDHC3>;
+	assigned-clock-rates = <400000000>;
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc3>;
+	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
+	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
+	bus-width = <8>;
+	non-removable;
+	status = "okay";
+};
+
+&wdog1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_wdog>;
+	fsl,ext-reset-output;
+	status = "okay";
+};
+
+&vpu_g1 {
+	status = "okay";
+};
+
+&vpu_g2 {
+	status = "okay";
+};
+
+&vpu_vc8000e {
+	status = "okay";
+};
+
+&vpu_v4l2 {
+	status = "okay";
+};
+
+&gpu_3d {
+	status = "okay";
+};
+
+&gpu_2d {
+	status = "okay";
+};
+
+&ml_vipsi {
+	status = "okay";
+};
+
+&mix_gpu_ml {
+	status = "okay";
+};
+
+&mipi_csi_0 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "disabled";
+};
+
+&mipi_csi_1 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "disabled";
+};
+
+
+&cameradev {
+	status = "disabled";
+};
+
+&isi_0 {
+	status = "disabled";
+	fsl,chain_buf;
+
+	cap_device {
+		status = "okay";
+	};
+
+};
+
+&isi_1 {
+	status = "disabled";
+	fsl,chain_buf;
+
+	cap_device {
+		status = "okay";
+	};
+};
+
+&resmem {
+	/* global autoconfigured region for contiguous allocations */
+	linux,cma {
+		compatible = "shared-dma-pool";
+		reusable;
+		size = <0 0x2c000000>;
+		alloc-ranges = <0 0x40000000 0 0x80000000>;
+		linux,cma-default;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus_mipi-csi1-ar1335-af.dtso b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus_mipi-csi1-ar1335-af.dtso
new file mode 100644
index 000000000000..09cb3f54e7df
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus_mipi-csi1-ar1335-af.dtso
@@ -0,0 +1,11 @@
+#include "overlay.h"
+#include "ucm-imx8m-plus_mipi-csi1.dtsi"
+
+&{/} {
+	model = "CompuLab MCM-iMX8M-Plus with ar_1335_af mipi csi1 enabled";
+	compatible = "compulab,mcm-imx8m-plus", "fsl,imx8mp";
+};
+
+&sensor_mipi1 {
+	compatible = "econ,ar1335_af", "ar1335_af";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus_mipi-csi1-ar1335-mcu.dtso b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus_mipi-csi1-ar1335-mcu.dtso
new file mode 100644
index 000000000000..b99cec1da2b5
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus_mipi-csi1-ar1335-mcu.dtso
@@ -0,0 +1,20 @@
+#include "overlay.h"
+#include "ucm-imx8m-plus_mipi-csi1.dtsi"
+
+&{/} {
+	model = "CompuLab MCM-iMX8M-Plus with ar_1335_mcu mipi csi1 enabled";
+	compatible = "compulab,mcm-imx8m-plus", "fsl,imx8mp";
+};
+
+&sensor_mipi1 {
+	compatible = "aptina,ar1335_mcu", "ar1335_mcu";
+	pwdn-gpios = <&pca9555 8 GPIO_ACTIVE_LOW>;
+};
+
+&mipi1_ep {
+	data-lanes = <1 2>;
+};
+
+&mipi1_sensor_ep {
+	data-lanes = <2>;
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus_mipi-csi2-ar1335-af.dtso b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus_mipi-csi2-ar1335-af.dtso
new file mode 100644
index 000000000000..154910e7043f
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus_mipi-csi2-ar1335-af.dtso
@@ -0,0 +1,11 @@
+#include "overlay.h"
+#include "ucm-imx8m-plus_mipi-csi2.dtsi"
+
+&{/} {
+	model = "CompuLab MCM-iMX8M-Plus with ar_1335_af mipi csi2 enabled";
+	compatible = "compulab,mcm-imx8m-plus", "fsl,imx8mp";
+};
+
+&sensor_mipi2 {
+	compatible = "econ,ar1335_af", "ar1335_af";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx8m-plus_mipi-csi2-ar1335-mcu.dtso b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus_mipi-csi2-ar1335-mcu.dtso
new file mode 100644
index 000000000000..c2f0ae7eb18a
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx8m-plus_mipi-csi2-ar1335-mcu.dtso
@@ -0,0 +1,21 @@
+#include "overlay.h"
+#include "ucm-imx8m-plus_mipi-csi2.dtsi"
+
+&{/} {
+	model = "CompuLab MCM-iMX8M-Plus with ar_1335_mcu mipi csi2 enabled";
+	compatible = "compulab,mcm-imx8m-plus", "fsl,imx8mp";
+};
+
+&sensor_mipi2 {
+	compatible = "aptina,ar1335_mcu", "ar1335_mcu";
+	pwn-gpios = <&pca9555 12 GPIO_ACTIVE_HIGH>;
+	rst-gpios = <&pca9555 13 GPIO_ACTIVE_HIGH>;
+};
+
+&mipi2_ep {
+	data-lanes = <1 2>;
+};
+
+&mipi2_sensor_ep {
+	data-lanes = <2>;
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx93-eb-audimx9-overlay.dts b/arch/arm64/boot/dts/compulab/mcm-imx93-eb-audimx9-overlay.dts
new file mode 100644
index 000000000000..ac8f4c22444e
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx93-eb-audimx9-overlay.dts
@@ -0,0 +1,14 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2022 NXP
+ */
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/gpio/gpio.h>
+#include "mcm-imx93-eb-audimx9.dtsi"
+
+/ {
+	model = "CompuLab MCM-i.MX93 board, eb-audimx9-overlay";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx93-eb-eth-overlay.dts b/arch/arm64/boot/dts/compulab/mcm-imx93-eb-eth-overlay.dts
new file mode 100644
index 000000000000..17c4d9ab9c32
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx93-eb-eth-overlay.dts
@@ -0,0 +1,14 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2022 NXP
+ */
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/gpio/gpio.h>
+#include "mcm-imx93-eb-eth.dtsi"
+
+/ {
+	model = "CompuLab MCM-i.MX93 board, eb-eth-overlay";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx93-headless.dts b/arch/arm64/boot/dts/compulab/mcm-imx93-headless.dts
new file mode 100644
index 000000000000..d99de83451be
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx93-headless.dts
@@ -0,0 +1,15 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2023 Compulab
+ */
+
+/dts-v1/;
+
+#include <dt-bindings/usb/pd.h>
+#include "../freescale/imx93.dtsi"
+#include "mcm-imx93.dtsi"
+
+/ {
+	model = "CompuLab MCM-i.MX93 board, headless";
+	compatible = "compulab,mcm-imx93", "fsl,imx93";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx93-lpspi-slave.dts b/arch/arm64/boot/dts/compulab/mcm-imx93-lpspi-slave.dts
new file mode 100644
index 000000000000..1593b93b95f4
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx93-lpspi-slave.dts
@@ -0,0 +1,28 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2022 NXP
+ */
+
+#include "mcm-imx93-lpspi.dts"
+
+/delete-node/&spidev0;
+
+&lpspi3 {
+	#address-cells = <0>;
+	pinctrl-0 = <&pinctrl_lpspi3>;
+	pinctrl-1 = <&pinctrl_lpspi3>;
+	/delete-property/ cs-gpios;
+
+	spi-slave;
+};
+
+&iomuxc {
+	pinctrl_lpspi3: lpspi3grp {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO08__LPSPI3_PCS0		0x3fe
+			MX93_PAD_GPIO_IO09__LPSPI3_SIN		0x3fe
+			MX93_PAD_GPIO_IO10__LPSPI3_SOUT		0x3fe
+			MX93_PAD_GPIO_IO11__LPSPI3_SCK		0x3fe
+		>;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx93-lpspi.dts b/arch/arm64/boot/dts/compulab/mcm-imx93-lpspi.dts
new file mode 100644
index 000000000000..4e1c0256a1fb
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx93-lpspi.dts
@@ -0,0 +1,42 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2022 NXP
+ */
+
+#include "sbc-mcm-imx93.dts"
+
+&flexcan2 {
+	status = "disabled";
+};
+
+&lpuart7 {
+	status = "disabled";
+};
+
+&lpspi3 {
+	fsl,spi-num-chipselects = <1>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_lpspi3>;
+	pinctrl-1 = <&pinctrl_lpspi3>;
+	cs-gpios = <&gpio2 8 GPIO_ACTIVE_LOW>;
+	dmas = <&edma2 12 0 0>, <&edma2 13 0 1>;
+	dma-names = "tx", "rx";
+	status = "okay";
+
+	spidev0: spi@0 {
+		reg = <0>;
+		compatible = "lwn,bk4";
+		spi-max-frequency = <25000000>;
+	};
+};
+
+&iomuxc {
+	pinctrl_lpspi3: lpspi3grp {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO08__GPIO2_IO08		0x3fe
+			MX93_PAD_GPIO_IO09__LPSPI3_SIN		0x3fe
+			MX93_PAD_GPIO_IO10__LPSPI3_SOUT		0x3fe
+			MX93_PAD_GPIO_IO11__LPSPI3_SCK		0x3fe
+		>;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx93-lvds-overlay.dtso b/arch/arm64/boot/dts/compulab/mcm-imx93-lvds-overlay.dtso
new file mode 100644
index 000000000000..508c86ecdaa9
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx93-lvds-overlay.dtso
@@ -0,0 +1,16 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2022 NXP
+ */
+
+/dts-v1/;
+/plugin/;
+
+#include "../freescale/imx93-pinfunc.h"
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include "mcm-imx93-lvds.dtsi"
+
+/ {
+	model = "CompuLab MCM-i.MX93 board, lvds-overlay";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx93-lvds.dtsi b/arch/arm64/boot/dts/compulab/mcm-imx93-lvds.dtsi
new file mode 100644
index 000000000000..9b85d5814fb1
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx93-lvds.dtsi
@@ -0,0 +1,102 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2022 NXP
+ */
+
+#include <dt-bindings/gpio/gpio.h>
+
+/ {
+	lvds_backlight: lvds_backlight {
+		compatible = "pwm-backlight";
+		pwms = <&tpm4 2 50000 0>;
+		brightness-levels = <0 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
+					36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67
+					68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98>;
+		default-brightness-level = <98>;
+		status = "okay";
+	};
+
+	lvds0_panel {
+		compatible = "boe,hv070wsa-100";
+		backlight = <&lvds_backlight>;
+		enable-gpios = <&pca9555 6 GPIO_ACTIVE_HIGH>;
+
+		port {
+			panel_lvds_in: endpoint {
+				remote-endpoint = <&lvds_out>;
+			};
+		};
+	};
+};
+
+&dphy {
+	status = "disabled";
+};
+
+&dsi {
+	status = "disabled";
+};
+
+&lcdif {
+	assigned-clock-rates = <300000000>, <121000000>, <400000000>, <133333333>;
+	status = "okay";
+};
+
+&ldb {
+	status = "okay";
+
+	lvds-channel@0 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		status = "okay";
+
+		port@1 {
+			reg = <1>;
+
+			lvds_out: endpoint {
+				remote-endpoint = <&panel_lvds_in>;
+			};
+		};
+	};
+};
+
+&ldb_phy {
+	status = "okay";
+};
+
+&iomuxc {
+	touchscreen0_pins: ts0grp {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO20__GPIO2_IO20		0x31e
+		>;
+	};
+	pinctrl_tpm4: tpm4grp {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO13__TPM4_CH2	0x59e
+		 >;
+	};
+};
+
+&lpi2c3 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	goodix_ts: goodix@5d {
+		compatible = "goodix,gt911";
+		reg = <0x5d>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&touchscreen0_pins>;
+		interrupt-parent = <&gpio2>;
+		interrupts = <20 IRQ_TYPE_LEVEL_HIGH>;
+		irq-gpios = <&gpio2 20 GPIO_ACTIVE_HIGH>;
+		reset-gpios = <&pca9555 7 GPIO_ACTIVE_HIGH>;
+		touchscreen-inverted-x;
+		touchscreen-inverted-y;
+		status = "okay";
+	};
+};
+
+&tpm4 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_tpm4>;
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx93-mipi-csi.dts b/arch/arm64/boot/dts/compulab/mcm-imx93-mipi-csi.dts
new file mode 100644
index 000000000000..3bfa80c03d09
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx93-mipi-csi.dts
@@ -0,0 +1,34 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2023 CompuLab
+ */
+
+/dts-v1/;
+
+#include "mcm-imx93.dtsi"
+#include "mcm-imx93-lvds.dtsi"
+
+/ {
+	model = "CompuLab MCM-i.MX93 with mipi csi enabled";
+	compatible = "compulab,mcm-imx93", "fsl,imx93";
+};
+
+&cameradev {
+	status = "okay";
+};
+
+&isi_0 {
+	status = "okay";
+
+	cap_device {
+		status = "okay";
+	};
+};
+
+&sensor_mipi2 {
+	status = "okay";
+};
+
+&mipi_csi {
+        status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx93-mipi-overlay.dts b/arch/arm64/boot/dts/compulab/mcm-imx93-mipi-overlay.dts
new file mode 100644
index 000000000000..0c7082f61311
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx93-mipi-overlay.dts
@@ -0,0 +1,16 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2022 NXP
+ */
+
+/dts-v1/;
+/plugin/;
+
+#include "../freescale/imx93-pinfunc.h"
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include "mcm-imx93-mipi.dtsi"
+
+/ {
+	model = "CompuLab MCM-i.MX93 board, mipi-overlay";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx93-mipi.dts b/arch/arm64/boot/dts/compulab/mcm-imx93-mipi.dts
new file mode 100644
index 000000000000..f3947bbbc025
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx93-mipi.dts
@@ -0,0 +1,14 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2023 Compulab
+ */
+
+/dts-v1/;
+
+#include "mcm-imx93.dtsi"
+#include "mcm-imx93-mipi.dtsi"
+
+/ {
+	model = "CompuLab MCM-i.MX93 board, build-in-mipi";
+	compatible = "compulab,mcm-imx93", "fsl,imx93";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx93-mipi.dtsi b/arch/arm64/boot/dts/compulab/mcm-imx93-mipi.dtsi
new file mode 100644
index 000000000000..7aa451cd0c5e
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx93-mipi.dtsi
@@ -0,0 +1,123 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2022 NXP
+ */
+
+/ {
+	dsi_backlight: dsi_backlight {
+		compatible = "pwm-backlight";
+		pwms = <&tpm5 0 3000000 0>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_tpm5>;
+
+		status = "okay";
+
+		brightness-levels = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
+					17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
+					33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48
+					49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
+					65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80
+					81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96
+					97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112
+					113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128
+					129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144
+					145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160
+					161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176
+					177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192
+					193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208
+					209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224
+					225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240
+					241 242 243 244 245 246 247 248 249 250 251 252 253 254 255>;
+		default-brightness-level = <222>;
+	};
+};
+
+&tpm5 {
+	status = "okay";
+};
+
+&ldb {
+	status = "disabled";
+};
+
+&ldb_phy {
+	status = "disabled";
+};
+
+&lcdif {
+	assigned-clock-rates = <300000000>, <121000000>, <400000000>, <133333333>;
+	status = "okay";
+};
+
+&dsi {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+	panel@0 {
+		compatible = "startek,kd050hdfia020";
+		backlight = <&dsi_backlight>;
+		reset-gpios = <&pca9555 4 GPIO_ACTIVE_LOW>;
+		reg = <0>;
+		dsi-lanes = <4>;
+		panel-width-mm = <62>;
+		panel-height-mm = <110>;
+		status = "okay";
+
+		panel-timing {
+				clock-frequency = <60000000>;
+				/*X*/
+				hsync-len     = <10>;
+				hback-porch   = <30>;
+				hactive       = <720>;
+				hfront-porch  = <20>;
+				/*Y*/
+				vsync-len     = <10>;
+				vback-porch   = <20>;
+				vactive       = <1280>;
+				vfront-porch  = <10>;
+		};
+		port {
+			panel_in: endpoint {
+				remote-endpoint = <&dsi_out>;
+			};
+		};
+	};
+
+	ports {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		port@1 {
+			reg = <1>;
+
+			dsi_out: endpoint {
+				remote-endpoint = <&panel_in>;
+			};
+		};
+	};
+};
+
+&dphy {
+	status = "okay";
+};
+
+&iomuxc {
+	touchscreen1_pins: ts1grp {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO21__GPIO2_IO21		0x31e
+		>;
+	};
+};
+
+&lpi2c3 {
+	goodix_ts: goodix@5d {
+		compatible = "goodix,gt911";
+		reg = <0x5d>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&touchscreen1_pins>;
+		interrupt-parent = <&gpio2>;
+		interrupts = <21 IRQ_TYPE_LEVEL_HIGH>;
+		irq-gpios = <&gpio2 21 GPIO_ACTIVE_HIGH>;
+		reset-gpios = <&pca9555 5 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx93-pinctrl.dtsi b/arch/arm64/boot/dts/compulab/mcm-imx93-pinctrl.dtsi
new file mode 100644
index 000000000000..b253352bb192
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx93-pinctrl.dtsi
@@ -0,0 +1,160 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2023 Compulab
+ */
+
+&iomuxc {
+	pinctrl_gpio_led: gpioledgrp {
+		fsl,pins = <
+			MX93_PAD_PDM_BIT_STREAM1__GPIO1_IO10	0x206
+		>;
+	};
+
+	pinctrl_lpi2c1: lpi2c1grp {
+		fsl,pins = <
+			MX93_PAD_I2C1_SCL__LPI2C1_SCL			0x40000b9e
+			MX93_PAD_I2C1_SDA__LPI2C1_SDA			0x40000b9e
+		>;
+	};
+
+	pinctrl_lpi2c2: lpi2c2grp {
+		fsl,pins = <
+			MX93_PAD_I2C2_SCL__LPI2C2_SCL			0x40000b9e
+			MX93_PAD_I2C2_SDA__LPI2C2_SDA			0x40000b9e
+		>;
+	};
+
+	pinctrl_lpi2c3: lpi2c3grp {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO28__LPI2C3_SDA			0x40000b9e
+			MX93_PAD_GPIO_IO29__LPI2C3_SCL			0x40000b9e
+		>;
+	};
+
+	pinctrl_pcal6524: pcal6524grp {
+		fsl,pins = <
+			MX93_PAD_CCM_CLKO2__GPIO3_IO27			0x31e
+		>;
+	};
+
+	pinctrl_uart1: uart1grp {
+		fsl,pins = <
+			MX93_PAD_UART1_RXD__LPUART1_RX			0x31e
+			MX93_PAD_UART1_TXD__LPUART1_TX			0x31e
+		>;
+	};
+
+	pinctrl_usdhc1: usdhc1grp {
+		fsl,pins = <
+			MX93_PAD_SD1_CLK__USDHC1_CLK		0x17fe
+			MX93_PAD_SD1_CMD__USDHC1_CMD		0x13fe
+			MX93_PAD_SD1_DATA0__USDHC1_DATA0	0x13fe
+			MX93_PAD_SD1_DATA1__USDHC1_DATA1	0x13fe
+			MX93_PAD_SD1_DATA2__USDHC1_DATA2	0x13fe
+			MX93_PAD_SD1_DATA3__USDHC1_DATA3	0x13fe
+			MX93_PAD_SD1_DATA4__USDHC1_DATA4	0x13fe
+			MX93_PAD_SD1_DATA5__USDHC1_DATA5	0x13fe
+			MX93_PAD_SD1_DATA6__USDHC1_DATA6	0x13fe
+			MX93_PAD_SD1_DATA7__USDHC1_DATA7	0x13fe
+			MX93_PAD_SD1_STROBE__USDHC1_STROBE	0x17fe
+		>;
+	};
+
+	pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp {
+		fsl,pins = <
+			MX93_PAD_SD2_RESET_B__GPIO3_IO07	0x31e
+		>;
+	};
+
+	pinctrl_usdhc2_gpio: usdhc2gpiogrp {
+		fsl,pins = <
+			MX93_PAD_SD2_CD_B__GPIO3_IO00		0x31e
+		>;
+	};
+
+	pinctrl_usdhc2: usdhc2grp {
+		fsl,pins = <
+			MX93_PAD_SD2_CLK__USDHC2_CLK		0x17fe
+			MX93_PAD_SD2_CMD__USDHC2_CMD		0x13fe
+			MX93_PAD_SD2_DATA0__USDHC2_DATA0	0x13fe
+			MX93_PAD_SD2_DATA1__USDHC2_DATA1	0x13fe
+			MX93_PAD_SD2_DATA2__USDHC2_DATA2	0x13fe
+			MX93_PAD_SD2_DATA3__USDHC2_DATA3	0x13fe
+			MX93_PAD_SD2_VSELECT__USDHC2_VSELECT	0x51e
+		>;
+	};
+
+	pinctrl_usdhc3: usdhc3grp {
+		fsl,pins = <
+			MX93_PAD_SD3_CLK__USDHC3_CLK			0x17fe
+			MX93_PAD_SD3_CMD__USDHC3_CMD			0x13fe
+			MX93_PAD_SD3_DATA0__USDHC3_DATA0		0x13fe
+			MX93_PAD_SD3_DATA1__USDHC3_DATA1        	0x13fe
+			MX93_PAD_SD3_DATA2__USDHC3_DATA2        	0x13fe
+			MX93_PAD_SD3_DATA3__USDHC3_DATA3        	0x13fe
+		>;
+	};
+
+	pinctrl_reg_usdhc3_vmmc: regusdhc3vmmcgrp {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO17__GPIO2_IO17			0x31e
+		>;
+	};
+
+	pinctrl_reg_btregon: reg_btrego {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO18__GPIO2_IO18			0x31e
+		>;
+	};
+
+	pinctrl_usdhc3_wlan: usdhc3wlangrp {
+		fsl,pins = <
+			MX93_PAD_CCM_CLKO1__GPIO3_IO26			0x31e
+			MX93_PAD_GPIO_IO07__GPIO2_IO07			0x31e
+			/*MX93_PAD_GPIO_IO17__GPIO2_IO17			0x31e*/
+		>;
+	};
+
+	pinctrl_sai3: sai3grp {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO26__SAI3_TX_SYNC		0x31e
+			MX93_PAD_GPIO_IO16__SAI3_TX_BCLK		0x31e
+			/*MX93_PAD_GPIO_IO17__SAI3_MCLK		0x31e*/
+			MX93_PAD_GPIO_IO19__SAI3_TX_DATA00		0x31e
+			MX93_PAD_GPIO_IO20__SAI3_RX_DATA00		0x31e
+		>;
+	};
+
+	pinctrl_pdm: pdmgrp {
+		fsl,pins = <
+			MX93_PAD_PDM_CLK__PDM_CLK			0x31e
+			MX93_PAD_PDM_BIT_STREAM0__PDM_BIT_STREAM00	0x31e
+			MX93_PAD_PDM_BIT_STREAM1__PDM_BIT_STREAM01	0x31e
+		>;
+	};
+
+	pinctrl_spdif: spdifgrp {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO22__SPDIF_IN		0x31e
+			MX93_PAD_GPIO_IO23__SPDIF_OUT		0x31e
+		>;
+	};
+
+	pinctrl_pmic: pmicirq {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO24__GPIO2_IO24		0x31e
+		>;
+	};
+
+	pinctrl_tpm5: tmp5grp {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO22__TPM5_CH1		0x31e
+		>;
+	};
+
+	pinctrl_gpioexp: gpioexp {
+		fsl,pins = <
+			MX93_PAD_PDM_CLK__GPIO1_IO08			0x31e
+		>;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx93-thermal-overlay.dtso b/arch/arm64/boot/dts/compulab/mcm-imx93-thermal-overlay.dtso
new file mode 100644
index 000000000000..d9b241b1bff0
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx93-thermal-overlay.dtso
@@ -0,0 +1,14 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2022 NXP
+ */
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/gpio/gpio.h>
+#include "mcm-imx93-thermal.dtsi"
+
+/ {
+	model = "CompuLab MCM-i.MX93 board, thermal-overlay";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx93-thermal.dts b/arch/arm64/boot/dts/compulab/mcm-imx93-thermal.dts
new file mode 100644
index 000000000000..c3a58c100375
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx93-thermal.dts
@@ -0,0 +1,14 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2023 Compulab
+ */
+
+/dts-v1/;
+
+#include "sbc-mcm-imx93.dts"
+#include "mcm-imx93-thermal.dtsi"
+
+/ {
+	model = "CompuLab MCM-i.MX93 board, thermal";
+	compatible = "compulab,mcm-imx93", "fsl,imx93";
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx93-thermal.dtsi b/arch/arm64/boot/dts/compulab/mcm-imx93-thermal.dtsi
new file mode 100644
index 000000000000..5f66915c0356
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx93-thermal.dtsi
@@ -0,0 +1,7 @@
+&cpu_alert {
+	temperature = <120000>;
+};
+
+&cpu_crit {
+	temperature = <160000>;
+};
diff --git a/arch/arm64/boot/dts/compulab/mcm-imx93.dtsi b/arch/arm64/boot/dts/compulab/mcm-imx93.dtsi
new file mode 100644
index 000000000000..549463107be4
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mcm-imx93.dtsi
@@ -0,0 +1,501 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2023 Compulab
+ */
+
+#include <dt-bindings/usb/pd.h>
+#include "../freescale/imx93.dtsi"
+#include "mcm-imx93-pinctrl.dtsi"
+
+&ele_fw2 {
+	memory-region = <&ele_reserved>;
+};
+
+/ {
+	chosen {
+		stdout-path = &lpuart1;
+	};
+
+	leds:leds {
+		compatible = "gpio-leds";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_gpio_led>;
+
+		heartbeat-led {
+			gpios = <&gpio1 10 GPIO_ACTIVE_LOW>;
+			linux,default-trigger = "heartbeat";
+		};
+	};
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		linux,cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			alloc-ranges = <0 0x80000000 0 0x95ffffff>;
+			size = <0 0x8000000>;
+			linux,cma-default;
+		};
+
+		ethosu_mem: ethosu_region@C0000000 {
+			compatible = "shared-dma-pool";
+			reusable;
+			reg = <0x0 0xC0000000 0x0 0x10000000>;
+		};
+
+		vdev0vring0: vdev0vring0@a4000000 {
+			reg = <0 0xa4000000 0 0x8000>;
+			no-map;
+		};
+
+		vdev0vring1: vdev0vring1@a4008000 {
+			reg = <0 0xa4008000 0 0x8000>;
+			no-map;
+		};
+
+		vdev1vring0: vdev1vring0@a4000000 {
+			reg = <0 0xa4010000 0 0x8000>;
+			no-map;
+		};
+
+		vdev1vring1: vdev1vring1@a4018000 {
+			reg = <0 0xa4018000 0 0x8000>;
+			no-map;
+		};
+
+		rsc_table: rsc_table@2021f000 {
+			reg = <0 0x2021f000 0 0x1000>;
+			no-map;
+		};
+
+		vdevbuffer: vdevbuffer@84020000 {
+			compatible = "shared-dma-pool";
+			reg = <0 0xa4020000 0 0x100000>;
+			no-map;
+		};
+
+		ele_reserved: ele-reserved@a4120000 {
+			compatible = "shared-dma-pool";
+			reg = <0 0xa4120000 0 0x100000>;
+			no-map;
+		};
+	};
+
+	ethosu {
+		compatible = "arm,ethosu";
+		fsl,cm33-proc = <&cm33>;
+		memory-region = <&ethosu_mem>;
+		power-domains = <&mlmix>;
+	};
+
+	reg_usdhc2_vmmc: regulator-usdhc2 {
+		compatible = "regulator-fixed";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>;
+		regulator-name = "VSD_3V3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio3 7 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+	};
+
+	reg_vref_1v8: regulator-adc-vref {
+		compatible = "regulator-fixed";
+		regulator-name = "vref_1v8";
+		regulator-min-microvolt = <1800000>;
+		regulator-max-microvolt = <1800000>;
+	};
+
+	usdhc3_pwrseq: usdhc3_pwrseq {
+		compatible = "mmc-pwrseq-simple";
+		reset-gpios = <&gpio2 17 GPIO_ACTIVE_LOW>;
+	};
+
+	sound-micfil {
+		compatible = "fsl,imx-audio-card";
+		model = "imx-audio-micfil";
+		pri-dai-link {
+			link-name = "micfil hifi";
+			format = "i2s";
+			cpu {
+				sound-dai = <&micfil>;
+			};
+		};
+	};
+
+	sound-xcvr {
+		compatible = "fsl,imx-audio-card";
+		model = "imx-audio-xcvr";
+		pri-dai-link {
+			link-name = "XCVR PCM";
+			cpu {
+				sound-dai = <&xcvr>;
+			};
+		};
+	};
+};
+
+&aips2 {
+	tpm5: pwm@42500000 {
+		compatible = "fsl,imx7ulp-pwm";
+		reg = <0x42500000 0x1000>;
+		clocks = <&clk IMX93_CLK_TPM5_GATE>;
+		assigned-clocks = <&clk IMX93_CLK_TPM5>;
+		assigned-clock-parents = <&clk IMX93_CLK_24M>;
+		assigned-clock-rates = <24000000>;
+		#pwm-cells = <3>;
+		status = "disabled";
+	};
+};
+
+&sai3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sai3>;
+	assigned-clocks = <&clk IMX93_CLK_SAI3>;
+	assigned-clock-parents = <&clk IMX93_CLK_AUDIO_PLL>;
+	assigned-clock-rates = <12288000>;
+	fsl,sai-mclk-direction-output;
+	status = "disabled";
+};
+
+&micfil {
+	#sound-dai-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pdm>;
+	assigned-clocks = <&clk IMX93_CLK_PDM>;
+	assigned-clock-parents = <&clk IMX93_CLK_AUDIO_PLL>;
+	assigned-clock-rates = <49152000>;
+	status = "disabled";
+};
+
+&xcvr {
+	#sound-dai-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_spdif>;
+	clocks = <&clk IMX93_CLK_BUS_WAKEUP>,
+		<&clk IMX93_CLK_SPDIF_GATE>,
+		<&clk IMX93_CLK_DUMMY>,
+		<&clk IMX93_CLK_AUD_XCVR_GATE>,
+		<&clk IMX93_CLK_AUDIO_PLL>;
+	clock-names = "ipg", "phy", "spba", "pll_ipg", "pll8k";
+	assigned-clocks = <&clk IMX93_CLK_SPDIF>,
+			 <&clk IMX93_CLK_AUDIO_XCVR>;
+	assigned-clock-parents = <&clk IMX93_CLK_AUDIO_PLL>,
+			 <&clk IMX93_CLK_SYS_PLL_PFD1_DIV2>;
+	assigned-clock-rates = <12288000>, <200000000>;
+	status = "disabled";
+};
+
+&adc1 {
+	vref-supply = <&reg_vref_1v8>;
+	status = "okay";
+};
+
+&cm33 {
+	mbox-names = "tx", "rx", "rxdb";
+	mboxes = <&mu1 0 1
+		  &mu1 1 1
+		  &mu1 3 1>;
+	memory-region = <&vdevbuffer>, <&vdev0vring0>, <&vdev0vring1>,
+			<&vdev1vring0>, <&vdev1vring1>, <&rsc_table>;
+	fsl,startup-delay-ms = <500>;
+	status = "okay";
+};
+
+&gpio1 {
+	regulator-gpioexp {
+		gpio-hog;
+		gpios = <8 GPIO_ACTIVE_HIGH>;
+		line-name = "exp_npwren";
+		output-high;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_gpioexp>;
+	};
+};
+
+&lpi2c1 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	clock-frequency = <400000>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_lpi2c1>;
+	pinctrl-1 = <&pinctrl_lpi2c1>;
+	status = "okay";
+
+	eeprom@50 {
+		compatible = "atmel,24c08";
+		reg = <0x50>;
+		pagesize = <16>;
+	};
+};
+
+&lpi2c2 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	clock-frequency = <400000>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_lpi2c2>;
+	pinctrl-1 = <&pinctrl_lpi2c2>;
+	status = "okay";
+
+	pmic@25 {
+		compatible = "nxp,pca9451a";
+		reg = <0x25>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_pmic>;
+		interrupt-parent = <&gpio2>;
+		interrupts = <24 IRQ_TYPE_LEVEL_LOW>;
+
+		regulators {
+			buck1: BUCK1 {
+				regulator-name = "BUCK1";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <2187500>;
+				regulator-boot-on;
+				regulator-always-on;
+				regulator-ramp-delay = <3125>;
+			};
+
+			buck2: BUCK2 {
+				regulator-name = "BUCK2";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <2187500>;
+				regulator-boot-on;
+				regulator-always-on;
+				regulator-ramp-delay = <3125>;
+			};
+
+			buck4: BUCK4{
+				regulator-name = "BUCK4";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <3400000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			buck5: BUCK5{
+				regulator-name = "BUCK5";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <3400000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			buck6: BUCK6 {
+				regulator-name = "BUCK6";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <3400000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo1: LDO1 {
+				regulator-name = "LDO1";
+				regulator-min-microvolt = <1600000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo2: LDO2 {
+				regulator-name = "LDO2";
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <1150000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo3: LDO3 {
+				regulator-name = "LDO3";
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo4: LDO4 {
+				regulator-name = "LDO4";
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo5: LDO5 {
+				regulator-name = "LDO5";
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+		};
+	};
+};
+
+&lpi2c3 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	clock-frequency = <400000>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_lpi2c3>;
+	pinctrl-1 = <&pinctrl_lpi2c3>;
+	status = "okay";
+
+	sensor_mipi2: mipi2@42 {
+		compatible = "aptina,ar1335_mcu";
+		reg = <0x42>;
+		clocks = <&clk IMX93_CLK_MIPI_PHY_CFG>;
+		clock-names = "xclk";
+		pwdn-gpios = <&pca9555 8 GPIO_ACTIVE_HIGH>;
+		pwn-gpios = <&pca9555 8 GPIO_ACTIVE_HIGH>;
+		rst-gpios = <&pca9555 9 GPIO_ACTIVE_LOW>;
+		mclk = <24000000>;
+		mclk_source = <0>;
+		mipi_csi;
+		camera_mipi_lanes = <2>;
+		status = "disabled";
+
+		port {
+			ar1335_mipi_ep: endpoint {
+				remote-endpoint = <&mipi_csi_ep>;
+				data-lanes = <1 2>;
+				clock-lanes = <0>;
+			};
+		};
+	};
+};
+
+&mipi_csi {
+        #address-cells = <1>;
+        #size-cells = <0>;
+        status = "okay";
+
+        port@0 {
+                reg = <0>;
+                mipi_csi_ep: endpoint {
+                        remote-endpoint = <&ar1335_mipi_ep>;
+                        data-lanes = <2>;
+                        cfg-clk-range = <28>;
+                        hs-clk-range = <0x2b>;
+                        bus-type = <4>;
+                };
+        };
+};
+
+&lpuart1 { /* console */
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1>;
+	status = "okay";
+};
+
+&media_blk_ctrl {
+	status = "okay";
+};
+
+&mu1 {
+	status = "okay";
+};
+
+&mu2 {
+	status = "okay";
+};
+
+&usbotg1 {
+	dr_mode = "otg";
+	disable-over-current;
+	samsung,picophy-pre-emp-curr-control = <3>;
+	samsung,picophy-dc-vol-level-adjust = <7>;
+	status = "okay";
+};
+
+&usbotg2 {
+	dr_mode = "host";
+	hnp-disable;
+	srp-disable;
+	adp-disable;
+	/*usb-role-switch;*/
+	disable-over-current;
+	samsung,picophy-pre-emp-curr-control = <3>;
+	samsung,picophy-dc-vol-level-adjust = <7>;
+	status = "okay";
+};
+
+&usdhc1 {
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc1>;
+	pinctrl-1 = <&pinctrl_usdhc1>;
+	pinctrl-2 = <&pinctrl_usdhc1>;
+	bus-width = <8>;
+	non-removable;
+	status = "okay";
+};
+
+&usdhc2 {
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-1 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-2 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
+	cd-gpios = <&gpio3 00 GPIO_ACTIVE_LOW>;
+	vmmc-supply = <&reg_usdhc2_vmmc>;
+	bus-width = <4>;
+	status = "okay";
+	no-sdio;
+	no-mmc;
+};
+
+&usdhc3 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc3>, <&pinctrl_usdhc3_wlan>;
+	pinctrl-1 = <&pinctrl_usdhc3>, <&pinctrl_usdhc3_wlan>;
+	pinctrl-2 = <&pinctrl_usdhc3>, <&pinctrl_usdhc3_wlan>;
+	mmc-pwrseq = <&usdhc3_pwrseq>;
+	bus-width = <4>;
+	non-removable;
+	wakeup-source;
+	no-1-8-v;
+	keep-power-in-suspend;
+	status = "okay";
+
+	mwifiex: wifi@1 {
+		compatible = "marvell,sd8997";
+		reg = <1>;
+	};
+
+	btmrvl: btmrvl@2 {
+		compatible = "marvell,sd8897-bt";
+		reg = <2>;
+	};
+};
+
+&wdog3 {
+	status = "okay";
+};
+
+&epxp {
+	status = "okay";
+};
+
+&cameradev {
+	status = "disabled";
+};
+
+&isi_0 {
+	status = "okay";
+
+	cap_device {
+		status = "okay";
+	};
+};
+
+&cpu_alert {
+	temperature = <95000>;
+};
+
+&cpu_crit {
+	temperature = <105000>;
+};
diff --git a/arch/arm64/boot/dts/compulab/mmc1_iot-gate-imx8plus-falcon.dts b/arch/arm64/boot/dts/compulab/mmc1_iot-gate-imx8plus-falcon.dts
new file mode 100644
index 000000000000..9830224cabc6
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mmc1_iot-gate-imx8plus-falcon.dts
@@ -0,0 +1,7 @@
+#include "iot-gate-imx8plus-falcon.dts"
+
+/ {
+    chosen {
+        bootargs = "console=ttymxc1,115200 root=/dev/mmcblk1p2 rootwait rw quiet";
+    };
+};
diff --git a/arch/arm64/boot/dts/compulab/mmc1_ucm-imx8m-plus-falcon.dts b/arch/arm64/boot/dts/compulab/mmc1_ucm-imx8m-plus-falcon.dts
new file mode 100644
index 000000000000..c1b167c85802
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mmc1_ucm-imx8m-plus-falcon.dts
@@ -0,0 +1,7 @@
+#include "ucm-imx8m-plus-falcon.dts"
+
+/ {
+    chosen {
+        bootargs = "console=ttymxc1,115200 root=/dev/mmcblk1p2 rootwait rw quiet";
+    };
+};
diff --git a/arch/arm64/boot/dts/compulab/mmc2_iot-gate-imx8plus-falcon.dts b/arch/arm64/boot/dts/compulab/mmc2_iot-gate-imx8plus-falcon.dts
new file mode 100644
index 000000000000..531490918894
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mmc2_iot-gate-imx8plus-falcon.dts
@@ -0,0 +1,7 @@
+#include "iot-gate-imx8plus-falcon.dts"
+
+/ {
+    chosen {
+        bootargs = "console=ttymxc1,115200 root=/dev/mmcblk2p2 rootwait rw quiet";
+    };
+};
diff --git a/arch/arm64/boot/dts/compulab/mmc2_ucm-imx8m-plus-falcon.dts b/arch/arm64/boot/dts/compulab/mmc2_ucm-imx8m-plus-falcon.dts
new file mode 100644
index 000000000000..c7a485227c1e
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/mmc2_ucm-imx8m-plus-falcon.dts
@@ -0,0 +1,7 @@
+#include "ucm-imx8m-plus-falcon.dts"
+
+/ {
+    chosen {
+        bootargs = "console=ttymxc1,115200 root=/dev/mmcblk2p2 rootwait rw quiet";
+    };
+};
diff --git a/arch/arm64/boot/dts/compulab/overlay.h b/arch/arm64/boot/dts/compulab/overlay.h
new file mode 100644
index 000000000000..ddbf4cbd2c61
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/overlay.h
@@ -0,0 +1,12 @@
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/clock/imx8mp-clock.h>
+#include <dt-bindings/reset/imx8mp-reset.h>
+#include <dt-bindings/power/imx8mp-power.h>
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/input/input.h>
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include <dt-bindings/thermal/thermal.h>
+
+#include "../freescale/imx8mp-pinfunc.h"
diff --git a/arch/arm64/boot/dts/compulab/overlay95.h b/arch/arm64/boot/dts/compulab/overlay95.h
new file mode 100644
index 000000000000..ec6bb553c27d
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/overlay95.h
@@ -0,0 +1,7 @@
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/clock/fsl,imx95-clock.h>
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/pwm/pwm.h>
+#include "../freescale/imx95-pinfunc.h"
diff --git a/arch/arm64/boot/dts/compulab/sb-iotdimx8p.dtsi b/arch/arm64/boot/dts/compulab/sb-iotdimx8p.dtsi
new file mode 100644
index 000000000000..184a1d8c8f60
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sb-iotdimx8p.dtsi
@@ -0,0 +1,678 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2024 CompuLab Ltd
+ */
+
+#include <dt-bindings/leds/common.h>
+
+#define LED_PATTERN_MORSE_OK		1 270 0 90 1 270 0 90 1 270 0 290 1 270 0 90 1 90 0 90 1 270 0 1260
+#define LED_PATTERN_MORSE_SOS		1 90 0 90 1 90 0 90 1 90 0 270 1 270 0 90 1 270 0 90 1 270 0 270 1 90 0 90 1 90 0 90 1 90 0 1260
+
+/ {
+
+	aliases {
+		rtc0 = &ab1805_rtc;
+		rtc1 = &snvs_rtc;
+	};
+
+	chosen {
+		stdout-path = &uart2; /* console */
+	};
+
+	gpio_keys: gpio-keys {
+		compatible = "gpio-keys";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_gpiokeys>;
+		autorepeat;
+
+		config-button {
+			label = "config-button";
+			gpios = <&gpio4 12 GPIO_ACTIVE_LOW>;
+			linux,code = <KEY_CONFIG>;
+		};
+	};
+
+	reg_usdhc2_vsel: regulator-usdhc2-vsel {
+		compatible = "regulator-gpio";
+		regulator-name = "sd-vsel";
+		regulator-min-microvolt = <1800000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio1 4 GPIO_ACTIVE_HIGH>;
+		states = <1800000 0x1 3300000 0x0>;
+	};
+
+	/***** Reset *****/
+	tpm_nreset: tpm-nreset {
+		compatible = "gpio-reset";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_tpm_reset>;
+		reset-gpios = <&gpio2 12 GPIO_ACTIVE_HIGH>;
+		#reset-cells = <0>;
+		reset-delay-us = <1000>;
+		reset-post-delay-ms = <1>;
+		initially-in-reset;
+	};
+
+	usb_hub_reset: usb-hub-reset {
+		compatible = "gpio-reset";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_usb_hub_reset>;
+		reset-gpios = <&gpio2 10 GPIO_ACTIVE_HIGH>;
+		#reset-cells = <0>;
+		initially-in-reset;
+	};
+
+	usb2_vbus_en: usb2-vbus-en {
+		compatible = "gpio-reset";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_usb2_vbus_en>;
+		reset-gpios = <&gpio4 20 GPIO_ACTIVE_HIGH>;
+		#reset-cells = <0>;
+		initially-in-reset;
+	};
+	/***** Reset - End *****/
+
+	usdhc2_pwrseq: usdhc2_pwrseq {
+		compatible = "mmc-pwrseq-simple";
+		reset-gpios = <&pca9555_sb 0 GPIO_ACTIVE_LOW>;
+	};
+
+	user-leds {
+		compatible = "gpio-leds";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_user_leds>;
+
+		user-led-a-green {
+			label = "Green_A";
+			color = <LED_COLOR_ID_GREEN>;
+			gpios = <&pca9555_sb 1 GPIO_ACTIVE_HIGH>;
+			default-state = "off";
+		};
+		user-led-a-red {
+			label = "Red_A";
+			color = <LED_COLOR_ID_RED>;
+			gpios = <&pca9555_sb 3 GPIO_ACTIVE_HIGH>;
+			default-state = "off";
+		};
+		user-led-b-green {
+			label = "Green_B";
+			color = <LED_COLOR_ID_GREEN>;
+			gpios = <&pca9555_sb 2 GPIO_ACTIVE_HIGH>;
+			default-state = "off";
+		};
+		user-led-b-red {
+			label = "Red_B";
+			color = <LED_COLOR_ID_RED>;
+			gpios = <&pca9555_sb 4 GPIO_ACTIVE_HIGH>;
+			default-state = "off";
+		};
+
+		power-led-abmer {
+			label = "PowerLED_Amber";
+			color = <LED_COLOR_ID_AMBER>;
+			gpios = <&pca9555_sb 7 GPIO_ACTIVE_HIGH>;
+			linux,default-trigger = "pattern";
+		};
+		power-led-blue {
+			label = "PowerLED_Blue";
+			color = <LED_COLOR_ID_BLUE>;
+			gpios = <&gpio1 0 GPIO_ACTIVE_HIGH>;
+			linux,default-trigger = "pattern";
+			led-pattern = <LED_PATTERN_MORSE_OK>;
+		};
+	};
+
+	/***** 1-wire *****/
+	w1_00: w1-00 {
+		compatible = "w1-gpio";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_w1_00>;
+		gpios = <&gpio4 28 GPIO_ACTIVE_HIGH>;
+	};
+	w1_01: w1-01 {
+		compatible = "w1-gpio";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_w1_01>;
+		gpios = <&gpio4 25 GPIO_ACTIVE_HIGH>;
+	};
+	w1_02: w1-02 {
+		compatible = "w1-gpio";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_w1_02>;
+		gpios = <&gpio4 22 GPIO_ACTIVE_HIGH>;
+	};
+	w1_03: w1-03 {
+		compatible = "w1-gpio";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_w1_03>;
+		gpios = <&gpio3 26 GPIO_ACTIVE_HIGH>;
+	};
+	w1_04: w1-04 {
+		compatible = "w1-gpio";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_w1_04>;
+		gpios = <&gpio5 5 GPIO_ACTIVE_HIGH>;
+	};
+	w1_05: w1-05 {
+		compatible = "w1-gpio";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_w1_05>;
+		gpios = <&gpio3 28 GPIO_ACTIVE_HIGH>;
+	};
+	w1_06: w1-06 {
+		compatible = "w1-gpio";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_w1_06>;
+		gpios = <&gpio3 29 GPIO_ACTIVE_HIGH>;
+	};
+	w1_07: w1-07 {
+		compatible = "w1-gpio";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_w1_07>;
+		gpios = <&gpio1 1 GPIO_ACTIVE_HIGH>;
+	};
+	/***** 1-wire - End *****/
+};
+
+&cpu_alert0 {
+	temperature = <90000>;
+};
+
+&cpu_crit0 {
+	temperature = <100000>;
+};
+
+&soc_alert0 {
+	temperature = <90000>;
+};
+
+&soc_crit0 {
+	temperature = <100000>;
+};
+
+&gpio1 {
+	gpio-line-names = "", "1WIRE7", "", "PMIC IRQ", "",
+			"", "", "", "", "",
+			"ECOS PHY Reset", "", "Heartbeat LED", "", "",
+			"LS_IN/VDC_EXT", "", "", "", "",
+			"", "", "", "", "",
+			"", "", "", "", "";
+	status = "okay";
+};
+
+&gpio2 {
+	gpio-line-names = "", "", "", "", "",
+			"", "", "", "", "",
+			"USBHUB_RSTn", "", "TPM_RSTn", "", "",
+			"", "", "", "", "ADC_INT1",
+			"ADC_INT0";
+	status = "okay";
+};
+
+&gpio3 {
+	gpio-line-names = "", "", "", "", "",
+			"", "", "", "", "",
+			"", "", "", "", "",
+			"", "", "", "", "",
+			"", "", "", "", "",
+			"", "1WIRE3", "PCIE_WAKEn", "1WIRE5", "1WIRE6";
+	status = "okay";
+};
+
+&gpio4 {
+	gpio-line-names = "", "", "", "", "",
+			"", "", "", "", "",
+			"", "", "SYS_CONFIG", "", "",
+			"USB1_SS_SEL", "", "", "", "",
+			"", "", "1WIRE2", "", "ENET1_nRST",
+			"1WIRE1", "", "", "1WIRE0", "DIO_INT2",
+			"DO00", "DIO_INT3";
+	status = "okay";
+};
+
+&gpio5 {
+	gpio-line-names = "DI01", "", "PCIE_PERSTn", "DI00", "DO01",
+			"1WIRE4", "", "", "", "",
+			"", "", "", "", "",
+			"", "", "", "", "",
+			"", "", "DIO_INT0", "DIO_INT1", "",
+			"", "", "", "", "";
+	status = "okay";
+};
+
+&gpu_3d {
+	status = "disabled";
+};
+
+&gpu_2d {
+	status = "disabled";
+};
+
+&fec {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_fec>, <&pinctrl_fec_phy_reset>;
+	phy-mode = "rgmii-id";
+	phy-handle = <&fecphy>;
+	fsl,magic-packet;
+	status = "okay";
+
+	mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		fecphy: fec-phy@0 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reg = <0>;
+			reset-gpios = <&gpio4 24 GPIO_ACTIVE_LOW>;
+			reset-assert-us = <10000>;
+			reset-deassert-us = <80000>;
+			eee-broken-1000t;
+			realtek,clkout-disable;
+		};
+	};
+};
+
+&i2c3 {
+	clock-frequency = <400000>;
+	status = "okay";
+
+	pca9555_sb: pca9555-sb@20 {
+		compatible = "nxp,pca9555";
+		gpio-controller;
+		#gpio-cells = <2>;
+		reg = <0x20>;
+		gpio-line-names =
+			"WLAN_PDn", "ULED2_GREEN", "ULED1_GREEN", "ULED2_RED",
+			"ULED1_RED", "MODEM_RSTn", "RF_KILLn", "LED_AMBR_CNTL",
+			"PWR_EN", "USB_RESET1", "USB_RESET2", "USB_RESET3",
+			"B2B_GPIO0", "B2B_GPIO1", "B2B_GPIO2", "B2B_GPIO3";
+
+		pwr_en: pwren_ebifm {
+			gpio-hog;
+			gpios = <8 GPIO_ACTIVE_HIGH>;
+			output-high;
+			line-name = "PWR_EN-EBIFM";
+		};
+	};
+
+	slb9673: slb9673-i2c3@2e {
+		resets = <&tpm_nreset>;
+		reset-names = "TPM_RSTn";
+		compatible = "infineon,slb9673";
+		reg = <0x2e>;
+	};
+
+	eeprom_sb: eeprom-sb@50 {
+		compatible = "atmel,24c08";
+		reg = <0x50>;
+		pagesize = <16>;
+	};
+};
+
+/***** I/O TERMINAL BLOCK - Begin *****/
+&flexcan2 {
+	/* POD1: CAN */
+	status = "okay";
+};
+
+&uart3 {
+	/* POD3: RS232 */
+	status = "okay";
+};
+
+&uart4 {
+	/* POD2: RS-485 */
+	status = "okay";
+};
+
+/***** I/O TERMINAL BLOCK - End *****/
+
+&usb_dwc3_0 {
+	dr_mode = "host";
+	status = "okay";
+};
+
+&usb_dwc3_1 {
+	status = "okay";
+};
+
+&usdhc2 {
+	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
+	non-removable;
+	wakeup-source;
+	no-1-8-v;
+	mmc-pwrseq = <&usdhc2_pwrseq>;
+	vqmmc-supply = <&reg_usdhc2_vsel>;
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	mwifiex: wifi@1 {
+		compatible = "marvell,sd8997";
+		reg = <1>;
+};
+
+	btmrvl: btmrvl@2 {
+		compatible = "marvell,sd8897-bt";
+		reg = <2>;
+	};
+};
+
+/***** B2B CONNECTOR - Begin *****/
+&ecspi2 {
+	status = "disabled";
+
+	spidev2_0: spidev2@0 {
+		status = "disabled";
+	};
+};
+
+&i2c5 {
+	status = "okay";
+
+	di8o8_0: pca9555-di8o8-0@20 {
+		compatible = "nxp,pca9555";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_di8o8_0>;
+		gpio-controller;
+		#gpio-cells = <2>;
+		interrupt-controller;
+		#interrupt-cells = <2>;
+		interrupt-parent = <&gpio5>;
+		interrupts = <22 IRQ_TYPE_LEVEL_LOW>;
+		reg = <0x20>;
+		gpio-line-names =
+			"IN0",  "IN1",  "IN2",  "IN3",
+			"IN4",  "IN5",  "IN6",  "IN7",
+			"OUT0", "OUT1", "OUT2", "OUT3",
+			"OUT4", "OUT5", "OUT6", "OUT7";
+	};
+
+	di8o8_1: di8o8-1@21 {
+		compatible = "nxp,pca9555";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_di8o8_1>;
+		gpio-controller;
+		#gpio-cells = <2>;
+		interrupt-controller;
+		#interrupt-cells = <2>;
+		interrupt-parent = <&gpio5>;
+		interrupts = <23 IRQ_TYPE_LEVEL_LOW>;
+		reg = <0x21>;
+		gpio-line-names =
+			"IN0",  "IN1",  "IN2",  "IN3",
+			"IN4",  "IN5",  "IN6",  "IN7",
+			"OUT0", "OUT1", "OUT2", "OUT3",
+			"OUT4", "OUT5", "OUT6", "OUT7";
+	};
+
+	di8o8_2: di8o8-2@22 {
+		compatible = "nxp,pca9555";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_di8o8_2>;
+		gpio-controller;
+		#gpio-cells = <2>;
+		interrupt-controller;
+		#interrupt-cells = <2>;
+		interrupt-parent = <&gpio4>;
+		interrupts = <29 IRQ_TYPE_LEVEL_LOW>;
+		reg = <0x22>;
+		gpio-line-names =
+			"IN0",  "IN1",  "IN2",  "IN3",
+			"IN4",  "IN5",  "IN6",  "IN7",
+			"OUT0", "OUT1", "OUT2", "OUT3",
+			"OUT4", "OUT5", "OUT6", "OUT7";
+	};
+
+	di8o8_3: di8o8-3@23 {
+		compatible = "nxp,pca9555";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_di8o8_3>;
+		gpio-controller;
+		#gpio-cells = <2>;
+		interrupt-controller;
+		#interrupt-cells = <2>;
+		interrupt-parent = <&gpio4>;
+		interrupts = <31 IRQ_TYPE_LEVEL_LOW>;
+		reg = <0x23>;
+		gpio-line-names =
+			"IN0",  "IN1",  "IN2",  "IN3",
+			"IN4",  "IN5",  "IN6",  "IN7",
+			"OUT0", "OUT1", "OUT2", "OUT3",
+			"OUT4", "OUT5", "OUT6", "OUT7";
+	};
+};
+
+&i2c6 {
+	clock-frequency = <100000>;
+	status = "okay";
+
+	adc_0: adc-0@48 {
+		compatible = "ti,ads1015";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_adc_0>;
+		interrupt-parent = <&gpio2>;
+		interrupts = <20 IRQ_TYPE_LEVEL_LOW>;
+		reg = <0x48>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		/* Voltage over AIN0 and GND */
+		channel@4 {
+			reg = <4>;
+			ti,datarate = <4>;
+			ti,gain = <2>;
+		};
+
+		/* Voltage over AIN1 and GND */
+		channel@5 {
+			reg = <5>;
+			ti,datarate = <4>;
+			ti,gain = <2>;
+		};
+
+		/*Voltage over AIN2 and GND */
+		channel@6 {
+			reg = <6>;
+			ti,datarate = <4>;
+			ti,gain = <2>;
+		};
+
+		/* Voltage over AIN3 and GND */
+		channel@7 {
+			reg = <7>;
+			ti,datarate = <4>;
+			ti,gain = <2>;
+		};
+	};
+
+	adc_1: adc-1@49 {
+		compatible = "ti,ads1015";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_adc_1>;
+		interrupt-parent = <&gpio2>;
+		interrupts = <19 IRQ_TYPE_LEVEL_LOW>;
+		reg = <0x49>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		/* Voltage over AIN0 and GND */
+		channel@4 {
+			reg = <4>;
+			ti,datarate = <4>;
+			ti,gain = <2>;
+		};
+
+		/* Voltage over AIN1 and GND */
+		channel@5 {
+			reg = <5>;
+			ti,datarate = <4>;
+			ti,gain = <2>;
+		};
+
+		/*Voltage over AIN2 and GND */
+		channel@6 {
+			reg = <6>;
+			ti,datarate = <4>;
+			ti,gain = <2>;
+		};
+
+		/* Voltage over AIN3 and GND */
+		channel@7 {
+			reg = <7>;
+			ti,datarate = <4>;
+			ti,gain = <2>;
+		};
+	};
+};
+
+&pcie {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pcie>;
+	reset-gpio = <&gpio5 2 GPIO_ACTIVE_LOW>;
+	status = "okay";
+};
+
+&pcie_phy {
+	status = "okay";
+};
+/***** B2B CONNECTOR - End *****/
+
+&iomuxc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_di2o2>;
+
+	pinctrl_fec_phy_reset: fecphyrstgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI2_TXFS__GPIO4_IO24			0x10
+		>;
+	};
+
+	pinctrl_di2o2: di2o2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SPDIF_TX__GPIO5_IO03			0x00  /* DI2O2 IN0 */
+			MX8MP_IOMUXC_SAI3_TXC__GPIO5_IO00			0x00  /* DI2O2 IN1 */
+			MX8MP_IOMUXC_SAI3_RXD__GPIO4_IO30			0x100 /* DI2O2 OUT0 */
+			MX8MP_IOMUXC_SPDIF_RX__GPIO5_IO04			0x100 /* DI2O2 OUT1 */
+		>;
+	};
+
+	pinctrl_gpiokeys: gpiokeysgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI1_TXD0__GPIO4_IO12			0x140 /* P5-18 */
+		>;
+	};
+
+	pinctrl_adc_0: adc_0grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD2_WP__GPIO2_IO20				0x140
+		>;
+	};
+	pinctrl_adc_1: adc_1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD2_RESET_B__GPIO2_IO19			0x140
+		>;
+	};
+
+	pinctrl_di8o8_0: di8o8_0grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_UART1_RXD__GPIO5_IO22			0x140
+		>;
+	};
+	pinctrl_di8o8_1: di8o8_1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_UART1_TXD__GPIO5_IO23			0x140
+		>;
+	};
+	pinctrl_di8o8_2: di8o8_2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI3_RXC__GPIO4_IO29			0x140
+		>;
+	};
+	pinctrl_di8o8_3: di8o8_3grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI3_TXFS__GPIO4_IO31			0x140
+		>;
+	};
+
+	pinctrl_pcie: pciegrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_I2C4_SCL__PCIE_CLKREQ_B			0x60 /* open drain, pull up */
+			MX8MP_IOMUXC_HDMI_DDC_SDA__GPIO3_IO27			0x1c4 /* PCIE_WAKEn */
+			MX8MP_IOMUXC_SAI3_MCLK__GPIO5_IO02			0x40 /* PCIE_PERSTn */
+		>;
+	};
+
+	pinctrl_tpm_reset: tpmrstgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD2_CD_B__GPIO2_IO12			0x110
+		>;
+	};
+
+	pinctrl_usb_hub_reset: usbhubrstgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD1_RESET_B__GPIO2_IO10			0x110
+		>;
+	};
+
+	pinctrl_usb2_vbus_en: usb2vbusengrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI1_MCLK__GPIO4_IO20			0x154
+		>;
+	};
+
+	pinctrl_usdhc2_gpio: usdhc2grp-gpio {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO04__GPIO1_IO04			0x100
+		>;
+	};
+
+	pinctrl_user_leds: userledsgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO00__GPIO1_IO00			0x110
+		>;
+	};
+
+	pinctrl_w1_00: w1grp-00 {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI3_RXFS__GPIO4_IO28			0x140 /* J5-B19 */
+		>;
+	};
+	pinctrl_w1_01: w1grp-01 {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI2_TXC__GPIO4_IO25			0x140 /* J5-B18 */
+		>;
+	};
+	pinctrl_w1_02: w1grp-02 {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI2_RXC__GPIO4_IO22			0x140 /* J5-B17 */
+		>;
+	};
+	pinctrl_w1_03: w1grp-03 {
+		fsl,pins = <
+			MX8MP_IOMUXC_HDMI_DDC_SCL__GPIO3_IO26			0x140 /* J5-B16 */
+		>;
+	};
+	pinctrl_w1_04: w1grp-04 {
+		fsl,pins = <
+			MX8MP_IOMUXC_SPDIF_EXT_CLK__GPIO5_IO05			0x140 /* J5-B15 */
+		>;
+	};
+	pinctrl_w1_05: w1grp-05 {
+		fsl,pins = <
+			MX8MP_IOMUXC_HDMI_CEC__GPIO3_IO28			0x140 /* J5-B14 */
+		>;
+	};
+	pinctrl_w1_06: w1grp-06 {
+		fsl,pins = <
+			MX8MP_IOMUXC_HDMI_HPD__GPIO3_IO29			0x140 /* J5-B13 */
+		>;
+	};
+	pinctrl_w1_07: w1grp-07 {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO01__GPIO1_IO01			0x140 /* J5-B12 */
+		>;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/sb-iotgimx8-can.dts b/arch/arm64/boot/dts/compulab/sb-iotgimx8-can.dts
new file mode 100644
index 000000000000..43a363f73eaa
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sb-iotgimx8-can.dts
@@ -0,0 +1,161 @@
+/*
+ * Copyright (C) 2020 CompuLab Ltd.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#include "sb-iotgimx8.dts"
+
+/ {
+	model = "CompuLab SB-IOTGIMX8 board + CAN bus extension";
+	compatible = "sb-iotgimx8-can", "sb-iotgimx8", "cpl,ucm-imx8m-mini", "fsl,imx8mm";
+
+	clocks {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clk40m: clk@1 {
+			compatible = "fixed-clock";
+			reg = <1>;
+			#clock-cells = <0>;
+			clock-frequency = <40000000>;
+			clock-output-names = "clk40m";
+		};
+	};
+
+	regulator-can0term {
+		compatible = "regulator-fixed";
+		regulator-name = "can0_term";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio3 8 GPIO_ACTIVE_LOW>;
+		regulator-always-on;
+		enable-active-low;
+	};
+
+	regulator-can1term {
+		compatible = "regulator-fixed";
+		regulator-name = "can1_term";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio3 9 GPIO_ACTIVE_LOW>;
+		regulator-always-on;
+		enable-active-low;
+	};
+};
+
+&i2c4 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c4>;
+	status = "okay";
+
+	eeprom@54 {
+		compatible = "atmel,24c08";
+		reg = <0x54>;
+		pagesize = <16>;
+	};
+};
+
+&ecspi2 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	fsl,spi-num-chipselects = <1>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi2 &pinctrl_ecspi2_cs>;
+	cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
+	status = "okay";
+
+	can0: can@0 {
+		compatible = "microchip,mcp2518fd";
+		reg = <0>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_can0>;
+		interrupt-parent = <&gpio5>;
+		interrupts = <0 IRQ_TYPE_LEVEL_LOW>;
+		spi-max-frequency = <20000000>;
+		clocks = <&clk40m>;
+	};
+};
+
+&ecspi3 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	fsl,spi-num-chipselects = <1>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi3 &pinctrl_ecspi3_cs>;
+	cs-gpios = <&gpio5 25 GPIO_ACTIVE_LOW>;
+	status = "okay";
+
+	can1: can@0 {
+		compatible = "microchip,mcp2518fd";
+		reg = <0>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_can1>;
+		interrupt-parent = <&gpio5>;
+		interrupts = <28 IRQ_TYPE_LEVEL_LOW>;
+		spi-max-frequency = <20000000>;
+		clocks = <&clk40m>;
+	};
+};
+
+&iomuxc {
+	sb-ucm-imx8-can {
+		pinctrl_i2c4: i2c4grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_I2C4_SCL_I2C4_SCL		0x400001c3
+				MX8MM_IOMUXC_I2C4_SDA_I2C4_SDA		0x400001c3
+			>;
+		};
+
+		pinctrl_ecspi2: ecspi2grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK	0x02
+				MX8MM_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI	0x02
+				MX8MM_IOMUXC_ECSPI2_MISO_ECSPI2_MISO	0x102
+			>;
+		};
+
+		pinctrl_ecspi2_cs: ecspi2_csgrp {
+			fsl,pins = <
+				MX8MM_IOMUXC_ECSPI2_SS0_GPIO5_IO13	0x40000
+			>;
+		};
+
+		pinctrl_ecspi3: ecspi3grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_UART1_RXD_ECSPI3_SCLK	0x02
+				MX8MM_IOMUXC_UART1_TXD_ECSPI3_MOSI	0x02
+				MX8MM_IOMUXC_UART2_RXD_ECSPI3_MISO	0x102
+			>;
+		};
+
+		pinctrl_ecspi3_cs: ecspi3_csgrp {
+			fsl,pins = <
+				MX8MM_IOMUXC_UART2_TXD_GPIO5_IO25	0x40000
+			>;
+		};
+
+
+		pinctrl_can0: can0grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_SAI3_TXC_GPIO5_IO0		0x00
+				MX8MM_IOMUXC_NAND_DATA02_GPIO3_IO8	0x00
+			>;
+		};
+
+		pinctrl_can1: can1grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_UART4_RXD_GPIO5_IO28	0x00
+				MX8MM_IOMUXC_NAND_DATA03_GPIO3_IO9	0x00
+			>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/sb-iotgimx8-ied-m4.dts b/arch/arm64/boot/dts/compulab/sb-iotgimx8-ied-m4.dts
new file mode 100644
index 000000000000..c56e116acaaa
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sb-iotgimx8-ied-m4.dts
@@ -0,0 +1,63 @@
+/*
+ * Copyright (C) 2021 CompuLab Ltd.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#include "sb-iotgimx8-ied.dts"
+
+/ {
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		m4_reserved: m4@0x80000000 {
+			no-map;
+			reg = <0 0x80000000 0 0x1000000>;
+		};
+
+		vdev0vring0: vdev0vring0@b8000000 {
+			compatible = "shared-dma-pool";
+			reg = <0 0xb8000000 0 0x8000>;
+			no-map;
+		};
+
+		vdev0vring1: vdev0vring1@b8008000 {
+			compatible = "shared-dma-pool";
+			reg = <0 0xb8008000 0 0x8000>;
+			no-map;
+		};
+
+		rsc_table: rsc_table@b80ff000 {
+			reg = <0 0xb80ff000 0 0x1000>;
+			no-map;
+		};
+
+		vdevbuffer: vdevbuffer@b8400000 {
+			compatible = "shared-dma-pool";
+			reg = <0 0xb8400000 0 0x100000>;
+			no-map;
+		};
+	};
+
+	imx8mm-cm4 {
+		compatible = "fsl,imx8mm-cm4";
+		rsc-da = <0xb8000000>;
+		clocks = <&clk IMX8MM_CLK_M4_DIV>;
+		mbox-names = "tx", "rx", "rxdb";
+		mboxes = <&mu 0 1
+			  &mu 1 1
+			  &mu 3 1>;
+		memory-region = <&vdevbuffer>, <&vdev0vring0>, <&vdev0vring1>, <&rsc_table>;
+		syscon = <&src>;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/sb-iotgimx8-ied-wakeup.dts b/arch/arm64/boot/dts/compulab/sb-iotgimx8-ied-wakeup.dts
new file mode 100644
index 000000000000..db1bf5775a4a
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sb-iotgimx8-ied-wakeup.dts
@@ -0,0 +1,59 @@
+/*
+ * Copyright (C) 2021 CompuLab Ltd.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#include <dt-bindings/input/gpio-keys.h>
+#include "sb-iotgimx8-ied.dts"
+
+/ {
+	gpio-keys {
+		compatible = "gpio-keys";
+
+		 in0 {
+			label = "in0";
+			gpios = <&gpio3 0 GPIO_ACTIVE_HIGH>;
+			linux,input-type = <EV_KEY>;
+			linux,code = <KEY_0>;
+			wakeup-source;
+			debounce-interval = <1000>;
+			wakeup-event-action = <EV_ACT_ASSERTED>;
+		};
+		in1 {
+			label = "in1";
+			gpios = <&gpio3 1 GPIO_ACTIVE_LOW>;
+			linux,input-type = <EV_KEY>;
+			linux,code = <KEY_1>;
+			wakeup-source;
+			debounce-interval = <1000>;
+			wakeup-event-action = <EV_ACT_DEASSERTED>;
+		};
+		in2 {
+			label = "in2";
+			gpios = <&gpio3 6 GPIO_ACTIVE_LOW>;
+			linux,input-type = <EV_KEY>;
+			linux,code = <KEY_2>;
+			wakeup-source;
+			debounce-interval = <1000>;
+			wakeup-event-action = <EV_ACT_DEASSERTED>;
+		};
+		in3 {
+			label = "in3";
+			gpios = <&gpio3 7 GPIO_ACTIVE_LOW>;
+			linux,input-type = <EV_KEY>;
+			linux,code = <KEY_3>;
+			wakeup-source;
+			debounce-interval = <1000>;
+			wakeup-event-action = <EV_ACT_DEASSERTED>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/sb-iotgimx8-ied.dts b/arch/arm64/boot/dts/compulab/sb-iotgimx8-ied.dts
new file mode 100644
index 000000000000..26d983fa925a
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sb-iotgimx8-ied.dts
@@ -0,0 +1,290 @@
+/*
+ * Copyright (C) 2020 CompuLab Ltd.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#include "sb-iotgimx8.dts"
+
+/delete-node/ &pinctrl_uart4;
+
+/ {
+	model = "CompuLab SB-IOTGIMX8 board + IED-BASE extension";
+	compatible = "sb-iotgimx8-ied", "sb-iotgimx8", "cpl,ucm-imx8m-mini", "fsl,imx8mm";
+
+	clocks {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clk40m: clk@1 {
+			compatible = "fixed-clock";
+			reg = <1>;
+			#clock-cells = <0>;
+			clock-frequency = <40000000>;
+			clock-output-names = "clk40m";
+		};
+	};
+
+	regulator-uart2-trm {
+		compatible = "regulator-fixed";
+		regulator-name = "uart2-trm";
+		gpio = <&gpio5 12 GPIO_ACTIVE_LOW>;
+		regulator-always-on;
+		enable-active-low;
+	};
+
+	regulator-uart4-trm {
+		compatible = "regulator-fixed";
+		regulator-name = "uart4-trm";
+		gpio = <&gpio5 24 GPIO_ACTIVE_LOW>;
+		regulator-always-on;
+		enable-active-low;
+	};
+
+	regulatot-tpm0-rst {
+		compatible = "regulator-fixed";
+		regulator-name = "tpm0-rst";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio4 31 GPIO_ACTIVE_HIGH>;
+		regulator-always-on;
+		enable-active-high;
+	};
+
+	regulator-tpm1-rst {
+		compatible = "regulator-fixed";
+		regulator-name = "tpm1-rst";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio4 31 GPIO_ACTIVE_HIGH>;
+		regulator-always-on;
+		enable-active-high;
+	};
+
+	vref_adc: regulator-vref-adc {
+		compatible = "regulator-fixed";
+		regulator-name = "vref_adc";
+		regulator-min-microvolt = <2400000>;
+		regulator-max-microvolt = <2400000>;
+		regulator-always-on;
+	};
+};
+
+&i2c4 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c4>;
+	status = "okay";
+
+	pca9555:pca9555@22 {
+		compatible = "nxp,pca9555";
+		gpio-controller;
+		#gpio-cells = <2>;
+		reg = <0x22>;
+	};
+
+	eeprom@54 {
+		compatible = "atmel,24c08";
+		reg = <0x54>;
+		pagesize = <16>;
+	};
+};
+
+&uart2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart2 &pinctrl_uart2_gpio>;
+};
+
+&uart4 {
+	pinctrl-0 = <&pinctrl_uart4 &pinctrl_uart4_gpio>;
+	/delete-property/ uart-has-rtscts;
+	status = "disabled";
+};
+
+&ecspi2 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	fsl,spi-num-chipselects = <1>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi2 &pinctrl_ecspi2_cs>;
+	cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
+
+	can0: can@0 {
+		compatible = "microchip,mcp2518fd";
+		reg = <0>;
+		microchip,rx-int = <&gpio4 31 IRQ_TYPE_LEVEL_LOW>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_can0>;
+		interrupt-parent = <&gpio5>;
+		interrupts = <0 IRQ_TYPE_LEVEL_LOW>;
+		spi-max-frequency = <20000000>;
+		clocks = <&clk40m>;
+		status = "disabled";
+	};
+	tpm0: tpm@0 {
+		compatible = "infineon,slb9670", "tcg,tpm_tis-spi";
+		reg = <0>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_tpm0>;
+		spi-max-frequency = <5000000>;
+		status = "disabled";
+	};
+	adc0: adc@0 {
+		compatible = "maxim,max11108";
+		reg = <0>;
+		vref-supply = <&vref_adc>;
+		spi-max-frequency = <20000000>;
+		status = "disabled";
+	};
+};
+
+&ecspi3 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	fsl,spi-num-chipselects = <1>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi3 &pinctrl_ecspi3_cs>;
+	cs-gpios = <&gpio5 25 GPIO_ACTIVE_LOW>;
+
+	can1: can@0 {
+		compatible = "microchip,mcp2518fd";
+		reg = <0>;
+		microchip,rx-int = <&gpio5 28 IRQ_TYPE_LEVEL_LOW>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_can1>;
+		interrupt-parent = <&gpio5>;
+		interrupts = <29 IRQ_TYPE_LEVEL_LOW>;
+		spi-max-frequency = <20000000>;
+		clocks = <&clk40m>;
+		status = "disabled";
+	};
+	tpm1: tpm@0 {
+		compatible = "infineon,slb9670", "tcg,tpm_tis-spi";
+		reg = <0>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_tpm1>;
+		spi-max-frequency = <5000000>;
+		status = "disabled";
+	};
+	adc1: adc@0 {
+		compatible = "maxim,max11108";
+		reg = <0>;
+		vref-supply = <&vref_adc>;
+		spi-max-frequency = <20000000>;
+		status = "disabled";
+	};
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog_sb_iotgimx8_ied>;
+
+	sb-iotgimx8-ied {
+		pinctrl_hog_sb_iotgimx8_ied: hoggrp-sb-iotgimx8-ied {
+			fsl,pins = <
+				/* IED-DI4O4 */
+				MX8MM_IOMUXC_NAND_ALE_GPIO3_IO0		0x100 /* IN 0 */
+				MX8MM_IOMUXC_NAND_CE0_B_GPIO3_IO1	0x100 /* IN 1 */
+				MX8MM_IOMUXC_NAND_DATA00_GPIO3_IO6	0x100 /* IN 2 */
+				MX8MM_IOMUXC_NAND_DATA01_GPIO3_IO7	0x100 /* IN 3 */
+				MX8MM_IOMUXC_NAND_DATA02_GPIO3_IO8	0x100 /* OUT 0 */
+				MX8MM_IOMUXC_NAND_DATA03_GPIO3_IO9	0x100 /* OUT 1 */
+			>;
+		};
+
+		pinctrl_i2c4: i2c4grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_I2C4_SCL_I2C4_SCL		0x400001c3
+				MX8MM_IOMUXC_I2C4_SDA_I2C4_SDA		0x400001c3
+			>;
+		};
+
+		pinctrl_uart2: uart2grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_SAI3_TXFS_UART2_DCE_RX	0x140
+				MX8MM_IOMUXC_SAI3_TXC_UART2_DCE_TX	0x140
+			>;
+		};
+
+		pinctrl_uart2_gpio: uart2_cs_grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_ECSPI2_MISO_GPIO5_IO12	0x00
+			>;
+		};
+
+		pinctrl_uart4: uart4grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_UART4_RXD_UART4_DCE_RX	0x140
+				MX8MM_IOMUXC_UART4_TXD_UART4_DCE_TX	0x140
+			>;
+		};
+
+		pinctrl_uart4_gpio: uart4_cs_grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_UART2_RXD_GPIO5_IO24	0x00
+			>;
+		};
+
+		pinctrl_ecspi2: ecspi2grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK	0x02
+				MX8MM_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI	0x02
+				MX8MM_IOMUXC_ECSPI2_MISO_ECSPI2_MISO	0x102
+			>;
+		};
+
+		pinctrl_ecspi2_cs: ecspi2_csgrp {
+			fsl,pins = <
+				MX8MM_IOMUXC_ECSPI2_SS0_GPIO5_IO13	0x40000
+			>;
+		};
+
+		pinctrl_ecspi3: ecspi3grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_UART1_RXD_ECSPI3_SCLK	0x02
+				MX8MM_IOMUXC_UART1_TXD_ECSPI3_MOSI	0x02
+				MX8MM_IOMUXC_UART2_RXD_ECSPI3_MISO	0x102
+			>;
+		};
+
+		pinctrl_ecspi3_cs: ecspi3_csgrp {
+			fsl,pins = <
+				MX8MM_IOMUXC_UART2_TXD_GPIO5_IO25	0x40000
+			>;
+		};
+
+
+		pinctrl_can0: can0grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_SAI3_TXC_GPIO5_IO0		0x00
+				MX8MM_IOMUXC_SAI3_TXFS_GPIO4_IO31       0x00
+			>;
+		};
+
+		pinctrl_can1: can1grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_UART4_TXD_GPIO5_IO29	0x00
+				MX8MM_IOMUXC_UART4_RXD_GPIO5_IO28	0x00
+			>;
+		};
+
+		pinctrl_tpm0: tpm0grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_SAI3_TXFS_GPIO4_IO31       0x0
+			>;
+		};
+
+		pinctrl_tpm1: tpm1grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_UART4_RXD_GPIO5_IO28	0x0
+			>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/sb-iotgimx8-poed.dts b/arch/arm64/boot/dts/compulab/sb-iotgimx8-poed.dts
new file mode 100644
index 000000000000..6159170522da
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sb-iotgimx8-poed.dts
@@ -0,0 +1,80 @@
+/*
+ * Copyright (C) 2020 CompuLab Ltd.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#include "sb-iotgimx8.dts"
+
+/ {
+	model = "CompuLab SB-IOTGIMX8 board + IE-POED extension";
+	compatible = "sb-iotgimx8-poed", "sb-iotgimx8", "cpl,ucm-imx8m-mini", "fsl,imx8mm";
+
+};
+
+&i2c4 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c4>;
+	status = "okay";
+
+	eeprom@54 {
+		compatible = "atmel,24c08";
+		reg = <0x54>;
+		pagesize = <16>;
+	};
+};
+
+&ecspi2 {
+	/delete-property/ dmas;
+	/delete-property/ dma-names;
+	#address-cells = <1>;
+	#size-cells = <0>;
+	fsl,spi-num-chipselects = <1>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi2 &pinctrl_ecspi2_cs>;
+	cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
+	status = "okay";
+
+	encx24j600@0 {
+		compatible = "microchip,encx24j600";
+		spi-max-frequency = <40000000>;
+		reg = <0>;
+		interrupt-parent = <&gpio3>;
+		interrupts = <1 IRQ_TYPE_EDGE_FALLING>;
+	};
+};
+
+&iomuxc {
+	sb-iotgimx8-poed {
+		pinctrl_i2c4: i2c4grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_I2C4_SCL_I2C4_SCL		0x400001c3
+				MX8MM_IOMUXC_I2C4_SDA_I2C4_SDA		0x400001c3
+			>;
+		};
+
+		pinctrl_ecspi2: ecspi2grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK	0x02
+				MX8MM_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI	0x02
+				MX8MM_IOMUXC_ECSPI2_MISO_ECSPI2_MISO	0x102
+			>;
+		};
+
+		pinctrl_ecspi2_cs: ecspi2_csgrp {
+			fsl,pins = <
+				MX8MM_IOMUXC_ECSPI2_SS0_GPIO5_IO13	0x4000
+				MX8MM_IOMUXC_NAND_CE0_B_GPIO3_IO1	0x04146
+			>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/sb-iotgimx8-poedv2.dts b/arch/arm64/boot/dts/compulab/sb-iotgimx8-poedv2.dts
new file mode 100644
index 000000000000..db46ab7d1985
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sb-iotgimx8-poedv2.dts
@@ -0,0 +1,64 @@
+/*
+ * Copyright (C) 2021 CompuLab Ltd.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#include "sb-iotgimx8.dts"
+
+/ {
+	model = "CompuLab SB-IOTGIMX8 board + IE-POED-v2 extension";
+	compatible = "sb-iotgimx8-poedv2", "sb-iotgimx8", "cpl,ucm-imx8m-mini", "fsl,imx8mm";
+
+	regulator-usbmux-mod {
+		compatible = "regulator-fixed";
+		regulator-name = "usbmux_mod";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio5 1 GPIO_ACTIVE_HIGH>;
+		regulator-always-on;
+		enable-active-high;
+	};
+};
+
+&i2c4 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c4>;
+	status = "okay";
+
+	eeprom@51 {
+		compatible = "atmel,24c02";
+		reg = <0x51>;
+		pagesize = <16>;
+	};
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog_sb_iotgimx8_poedv2>;
+
+	sb-iotgimx8-poedv2 {
+		pinctrl_hog_sb_iotgimx8_poedv2: hoggrp_sb-iotgimx8-poedv2 {
+			fsl,pins = <
+				/* USB_MUX */
+				MX8MM_IOMUXC_SAI3_TXD_GPIO5_IO1		0x00000140
+			>;
+		};
+
+		pinctrl_i2c4: i2c4grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_I2C4_SCL_I2C4_SCL		0x400001c3
+				MX8MM_IOMUXC_I2C4_SDA_I2C4_SDA		0x400001c3
+			>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/sb-iotgimx8.dts b/arch/arm64/boot/dts/compulab/sb-iotgimx8.dts
new file mode 100644
index 000000000000..e3b3356b001c
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sb-iotgimx8.dts
@@ -0,0 +1,328 @@
+/*
+ * Copyright (C) 2020 CompuLab Ltd.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+
+#include "ucm-imx8m-mini.dtsi"
+#include <dt-bindings/phy/phy-imx8-pcie.h>
+
+/ {
+	model = "CompuLab SB-IOTGIMX8 board";
+	compatible = "sb-iotgimx8", "cpl,ucm-imx8m-mini", "fsl,imx8mm";
+
+	regulator-usb-ports-pwron {
+		compatible = "regulator-fixed";
+		regulator-name = "usb_ports_pwron";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio4 28 GPIO_ACTIVE_HIGH>;
+		regulator-always-on;
+		enable-active-high;
+		regulator-boot-on;
+	};
+
+	regulator-usbhub-rst {
+		compatible = "regulator-fixed";
+		regulator-name = "usbhub_rst";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio3 24 GPIO_ACTIVE_HIGH>;
+		regulator-always-on;
+		enable-active-high;
+	};
+
+	regulator-uart1-mode {
+		compatible = "regulator-fixed";
+		regulator-name = "uart1_mode";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio4 26 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		regulator-always-on;
+	};
+
+	regulator-uart1-duplex {
+		compatible = "regulator-fixed";
+		regulator-name = "uart1_duplex";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio4 27 GPIO_ACTIVE_HIGH>;
+		regulator-always-on;
+		enable-active-high;
+	};
+
+	regulator-uart1-shdn {
+		compatible = "regulator-fixed";
+		regulator-name = "uart1_shdn";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio5 5 GPIO_ACTIVE_HIGH>;
+		regulator-always-on;
+		enable-active-high;
+	};
+
+	regulator-uart1-trmen {
+		compatible = "regulator-fixed";
+		regulator-name = "uart1_trmen";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio4 25 GPIO_ACTIVE_LOW>;
+		regulator-always-on;
+		enable-active-low;
+	};
+
+	regulator-usdhc2_v {
+		compatible = "regulator-fixed";
+		regulator-name = "usdhc2_v";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio1 4 GPIO_ACTIVE_HIGH>;
+		regulator-always-on;
+		enable-active-high;
+	};
+
+	reg_usdhc2_rst: regulator-usdhc2_rst {
+		compatible = "regulator-fixed";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_reg_usdhc2_rst>;
+		regulator-name = "usdhc2_rst";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
+		startup-delay-us = <100>;
+		off-on-delay-us = <12000>;
+		enable-active-high;
+	};
+
+	regulator-mpcie2_rst {
+		compatible = "regulator-fixed";
+		regulator-name = "mpcie2_rst";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio3 22 GPIO_ACTIVE_HIGH>;
+		regulator-always-on;
+		enable-active-high;
+	};
+
+	regulator-mpcie2lora_dis {
+		compatible = "regulator-fixed";
+		regulator-name = "mpcie2lora_dis";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio3 21 GPIO_ACTIVE_HIGH>;
+		regulator-always-on;
+		enable-active-high;
+	};
+
+	pcie0_refclk: pcie0-refclk {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <100000000>;
+	};
+};
+
+&uart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1 &pinctrl_uart1_gpio>;
+	assigned-clocks = <&clk IMX8MM_CLK_UART1>;
+	assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
+	linux,rs485-enabled-at-boot-time;
+	rs485-rts-active-high;
+	rts-gpios = <&gpio4 24 GPIO_ACTIVE_LOW>;
+	status = "okay";
+};
+
+&i2c1 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c1>;
+	status = "okay";
+
+	eeprom@54 {
+		compatible = "atmel,24c08";
+		reg = <0x54>;
+		pagesize = <16>;
+	};
+};
+
+&ecspi1 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	fsl,spi-num-chipselects = <1>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi1 &pinctrl_ecspi1_cs>;
+	cs-gpios = <&gpio5 9 GPIO_ACTIVE_LOW>;
+	status = "okay";
+};
+
+&uart4 {
+	/delete-node/ bluetooth;
+};
+
+&usbotg1 {
+	dr_mode = "host";
+	disable-over-current;
+	status = "okay";
+};
+
+&usbotg2 {
+	dr_mode = "host";
+	disable-over-current;
+	status = "okay";
+
+	#address-cells = <1>;
+	#size-cells = <0>;
+
+	usb9514@1 {
+		compatible = "usb424,9514";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_usb9514>;
+		reg = <1>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethernet: usbether@1 {
+			compatible = "usb424,ec00";
+			reg = <1>;
+		};
+	};
+};
+
+&usdhc1 {
+	status = "disabled";
+};
+
+&usdhc2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc2>;
+	bus-width = <4>;
+	mmc-ddr-1_8v;
+	no-mmc-hs400;
+	non-removable;
+	vmmc-supply = <&reg_usdhc2_rst>;
+	status = "okay";
+};
+
+&pcie_phy {
+	clocks = <&pcie0_refclk>;
+	clock-names = "ref";
+	fsl,refclk-pad-mode = <IMX8_PCIE_REFCLK_PAD_INPUT>;
+	fsl,clkreq-unsupported;
+	status = "okay";
+};
+
+&pcie0 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pcie0>;
+	reset-gpio = <&gpio3 20 GPIO_ACTIVE_LOW>;
+	clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>,
+		 <&clk IMX8MM_CLK_PCIE1_AUX>,
+		 <&clk IMX8MM_CLK_PCIE1_PHY>,
+		 <&pcie0_refclk>;
+	clock-names = "pcie", "pcie_aux", "pcie_phy", "pcie_bus";
+	assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>,
+			  <&clk IMX8MM_CLK_PCIE1_PHY>,
+			  <&clk IMX8MM_CLK_PCIE1_CTRL>;
+	assigned-clock-rates = <10000000>, <100000000>, <250000000>;
+	assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
+				 <&clk IMX8MM_SYS_PLL2_100M>,
+				 <&clk IMX8MM_SYS_PLL2_250M>;
+	ext_osc = <1>;
+	status = "okay";
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog_sb_iotgimx8>;
+
+	sb-iotgimx8 {
+		pinctrl_hog_sb_iotgimx8: hoggrp_sb-iotgimx8 {
+			fsl,pins = <
+				/* mPCIe2 */
+				MX8MM_IOMUXC_SAI5_RXD0_GPIO3_IO21	0x140 /* mPCIe2_LORA_DISABLE */
+				MX8MM_IOMUXC_SAI5_RXD1_GPIO3_IO22	0x140 /* mPCIe2_PERSTn */
+			>;
+		};
+
+		pinctrl_uart1: uart1grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_SAI2_RXC_UART1_DCE_RX	0x140
+				MX8MM_IOMUXC_SAI2_RXFS_UART1_DCE_TX	0x140
+				MX8MM_IOMUXC_SAI2_TXFS_GPIO4_IO24	0x140 /* RTS */
+				MX8MM_IOMUXC_SAI2_RXD0_UART1_DCE_RTS_B	0x140 /* CTS */
+			>;
+		};
+
+		pinctrl_uart1_gpio: uart1gpiogrp {
+			fsl,pins = <
+				MX8MM_IOMUXC_SAI2_TXD0_GPIO4_IO26	0x000 /* RS_485_232_SEL */
+				MX8MM_IOMUXC_SAI2_MCLK_GPIO4_IO27	0x140 /* RS_485_H/F_SEL */
+				MX8MM_IOMUXC_SPDIF_EXT_CLK_GPIO5_IO5	0x140 /* SHDN */
+				MX8MM_IOMUXC_SAI2_TXC_GPIO4_IO25	0x140 /* RS_485_TRMEN */
+			>;
+		};
+
+		pinctrl_i2c1: i2c1grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_I2C1_SCL_I2C1_SCL		0x400001c3
+				MX8MM_IOMUXC_I2C1_SDA_I2C1_SDA		0x400001c3
+			>;
+		};
+
+		pinctrl_ecspi1: ecspi1grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_ECSPI1_SCLK_ECSPI1_SCLK	0x82
+				MX8MM_IOMUXC_ECSPI1_MOSI_ECSPI1_MOSI	0x82
+				MX8MM_IOMUXC_ECSPI1_MISO_ECSPI1_MISO	0x82
+			>;
+		};
+
+		pinctrl_ecspi1_cs: ecspi1cs {
+			fsl,pins = <
+				MX8MM_IOMUXC_ECSPI1_SS0_GPIO5_IO9	0x40000
+			>;
+		};
+
+		pinctrl_usb9514: usb9514grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_SAI3_RXFS_GPIO4_IO28	0x140 /* USB_PS_EN */
+				MX8MM_IOMUXC_SAI5_RXD3_GPIO3_IO24	0x140 /* HUB_RSTn */
+			>;
+		};
+
+		pinctrl_usdhc2: usdhc2grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK		0x190
+				MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d0
+				MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d0
+				MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d0
+				MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d0
+				MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d0
+				MX8MM_IOMUXC_GPIO1_IO04_GPIO1_IO4	0x1d0 /* SD2_VSEL */
+			>;
+		};
+
+		pinctrl_reg_usdhc2_rst: usdhc2rst {
+			fsl,pins = <
+				MX8MM_IOMUXC_SD2_RESET_B_GPIO2_IO19	0x41  /* EMMC_RST */
+			>;
+		};
+
+		pinctrl_pcie0: pcie0grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_SAI5_RXC_GPIO3_IO20	0x140
+			>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/sb-iotgimx8plus.dtsi b/arch/arm64/boot/dts/compulab/sb-iotgimx8plus.dtsi
new file mode 100644
index 000000000000..710ca699e3c4
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sb-iotgimx8plus.dtsi
@@ -0,0 +1,271 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2022 CompuLab Ltd
+ */
+
+#include <dt-bindings/leds/common.h>
+
+/ {
+
+	aliases {
+		rtc0 = &ab1805_rtc;
+		rtc1 = &snvs_rtc;
+	};
+
+	chosen {
+		stdout-path = &uart2; /* console */
+	};
+
+	usb_hub_reset: usb-hub-reset {
+		compatible = "gpio-reset";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_usb_hub_reset>;
+		reset-gpios = <&gpio2 10 GPIO_ACTIVE_HIGH>;
+		#reset-cells = <0>;
+		initially-in-reset;
+	};
+
+	usb2_vbus_en: usb2-vbus-en {
+		compatible = "gpio-reset";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_usb2_vbus_en>;
+		reset-gpios = <&gpio4 20 GPIO_ACTIVE_HIGH>;
+		#reset-cells = <0>;
+		initially-in-reset;
+	};
+
+	user-leds {
+		compatible = "gpio-leds";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_user_leds>;
+
+		user-led-1-green {
+			label = "Green_1";
+			color = <LED_COLOR_ID_GREEN>;
+			gpios = <&gpio2 12 GPIO_ACTIVE_HIGH>;
+			default-state = "off";
+		};
+		user-led-1-red {
+			label = "Red_1";
+			color = <LED_COLOR_ID_RED>;
+			gpios = <&gpio5 5 GPIO_ACTIVE_HIGH>;
+			default-state = "off";
+		};
+		user-led-2-green {
+			label = "Green_2";
+			color = <LED_COLOR_ID_GREEN>;
+			gpios = <&gpio4 28 GPIO_ACTIVE_HIGH>;
+			default-state = "off";
+		};
+		user-led-2-red {
+			label = "Red_2";
+			color = <LED_COLOR_ID_RED>;
+			gpios = <&gpio5 1 GPIO_ACTIVE_HIGH>;
+			default-state = "off";
+		};
+		power-led-red {
+			label = "PowerLED_Red";
+			color = <LED_COLOR_ID_RED>;
+			gpios = <&gpio1 0 GPIO_ACTIVE_HIGH>;
+			default-state = "off";
+		};
+	};
+};
+
+&cpu_alert0 {
+	temperature = <100000>;
+};
+
+&cpu_crit0 {
+	temperature = <105000>;
+};
+
+&soc_alert0 {
+	temperature = <100000>;
+};
+
+&soc_crit0 {
+	temperature = <105000>;
+};
+
+&gpio1 {
+	gpio-line-names = "PowerLED_Red", "", "", "PMIC IRQ", "",
+			"", "", "", "", "",
+			"ECOS PHY Reset", "", "Heartbeat LED", "", "",
+			"USB MUX Sel", "", "", "", "",
+			"", "", "", "", "",
+			"", "", "", "", "";
+	status = "okay";
+};
+
+&fec {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_fec>, <&pinctrl_fec_phy_reset>;
+	phy-mode = "rgmii-id";
+	phy-handle = <&fecphy>;
+	fsl,magic-packet;
+	status = "okay";
+
+	mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		fecphy: fec-phy@0 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reg = <0>;
+			reset-gpios = <&gpio4 24 GPIO_ACTIVE_LOW>;
+			reset-assert-us = <10000>;
+			reset-deassert-us = <80000>;
+			eee-broken-1000t;
+			realtek,clkout-disable;
+		};
+	};
+};
+
+&i2c2 {
+	eeprom@54 {
+		compatible = "atmel,24c08";
+		reg = <0x54>;
+		pagesize = <16>;
+	};
+};
+
+&i2c3 {
+	status = "okay";
+
+	pca9555_sb:pca9555-sb@21 {
+		compatible = "nxp,pca9555";
+		gpio-controller;
+		#gpio-cells = <2>;
+		reg = <0x21>;
+		gpio-line-names =
+			"POD1_DET1", "POD1_DET2", "POD1_DET3", 
+			"POD2_DET1", "POD2_DET2", "POD2_DET3",
+			"POD3_DET1", "POD3_DET2", "POD3_DET3",
+			"POD4_DET1", "POD4_DET2", "POD4_DET3",
+			"GPIO_IE_A", "GPIO_IE_B", "GPIO_IE_C",
+			"RF_KILL#";
+	};
+};
+
+&flexcan1 {
+	status = "okay";
+};
+
+&flexcan2 {
+	status = "okay";
+};
+
+&pcie {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pcie>;
+	reset-gpio = <&gpio5 2 GPIO_ACTIVE_LOW>;
+	status = "okay";
+};
+
+&pcie_phy {
+	status = "okay";
+};
+
+&uart1 {
+	/* IE-RS232/RS485 slot A */
+	status = "okay";
+};
+
+&uart3 {
+	/* IE-RS232/RS485 slot B */
+	status = "okay";
+};
+
+&uart4 {
+	/* IE-RS232/RS485 slot C */
+	status = "okay";
+};
+
+&usb_dwc3_0 {
+	dr_mode = "host";
+	status = "okay";
+};
+
+&usb_dwc3_1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usb_mux_sel>;
+	status = "okay";
+};
+
+/***** EXPANSION CONNECTOR - Begin *****/
+
+&ecspi2 {
+	status = "okay";
+
+	spidev2_0: spidev2@0 {
+		status = "okay";
+	};
+};
+
+&i2c5 {
+	status = "okay";
+};
+
+&i2c6 {
+	status = "okay";
+};
+
+/***** EXPANSION CONNECTOR - End *****/
+
+&iomuxc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ie_di4o4>;
+
+	pinctrl_fec_phy_reset: fecphyrstgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI2_TXFS__GPIO4_IO24			0x10
+		>;
+	};
+
+	pinctrl_ie_di4o4: iedi4o4grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SPDIF_TX__GPIO5_IO03			0x00  /* DI4O4 IN0 */
+			MX8MP_IOMUXC_SAI3_TXC__GPIO5_IO00			0x00  /* DI4O4 IN1 */
+			MX8MP_IOMUXC_SAI3_TXFS__GPIO4_IO31			0x00  /* DI4O4 IN2 */
+			MX8MP_IOMUXC_SAI3_RXC__GPIO4_IO29			0x00  /* DI4O4 IN3 */
+			MX8MP_IOMUXC_SAI3_RXD__GPIO4_IO30			0x100 /* DI4O4 OUT0 */
+			MX8MP_IOMUXC_SPDIF_RX__GPIO5_IO04			0x100 /* DI4O4 OUT1 */
+			MX8MP_IOMUXC_GPIO1_IO01__GPIO1_IO01			0x100 /* DI4O4 OUT2 */
+			MX8MP_IOMUXC_SAI1_TXD0__GPIO4_IO12			0x100 /* DI4O4 OUT3 */
+		>;
+	};
+
+	pinctrl_pcie: pciegrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI3_MCLK__GPIO5_IO02			0x40
+		>;
+	};
+
+	pinctrl_usb_hub_reset: usbhubrst {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD1_RESET_B__GPIO2_IO10			0x100
+		>;
+	};
+
+	pinctrl_usb_mux_sel: usbmuxselgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO15__GPIO1_IO15			0x114
+		>;
+	};
+
+	pinctrl_usb2_vbus_en: usb2vbusengrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI1_MCLK__GPIO4_IO20			0x154
+		>;
+	};
+
+	pinctrl_user_leds: userledsgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD2_CD_B__GPIO2_IO12			0x110
+			MX8MP_IOMUXC_SPDIF_EXT_CLK__GPIO5_IO05			0x110
+			MX8MP_IOMUXC_SAI3_TXD__GPIO5_IO01			0x110
+			MX8MP_IOMUXC_SAI3_RXFS__GPIO4_IO28			0x110
+		>;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/sb-mcm-imx8-rev1.dtsi b/arch/arm64/boot/dts/compulab/sb-mcm-imx8-rev1.dtsi
new file mode 100644
index 000000000000..324f33f3889e
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sb-mcm-imx8-rev1.dtsi
@@ -0,0 +1,374 @@
+/*
+ * Copyright (C) 2018 CompuLab Ltd.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#include "../freescale/imx8mm-pinfunc.h"
+
+/ {
+	simple_sound: sound {
+		compatible = "simple-audio-card";
+		simple-audio-card,name = "cl-imx8m-mini";
+		simple-audio-card,widgets =
+			"Headphone", "Headphone Jack",
+			"Line", "Line Out",
+			"Microphone", "Mic Jack",
+			"Line", "Line In";
+		simple-audio-card,routing =
+			"Headphone Jack", "RHPOUT",
+			"Headphone Jack", "LHPOUT",
+			"MICIN", "Mic Bias",
+			"Mic Bias", "Mic Jack";
+		simple-audio-card,format = "i2s";
+		simple-audio-card,bitclock-master = <&sound_master>;
+		simple-audio-card,frame-master = <&sound_master>;
+
+		sound_master: simple-audio-card,cpu {
+			sound-dai = <&sai2>;
+			system-clock-frequency = <0>;
+			system-clock-direction = "out";
+		};
+
+		sound_codec: simple-audio-card,codec {
+			sound-dai = <&wm8731>;
+			system-clock-direction = "in";
+			system-clock-type = "mclk";
+		};
+	};
+
+	clocks {
+		clk40m: clk@1 {
+			compatible = "fixed-clock";
+			#reg = <1>;
+			#clock-cells = <0>;
+			clock-frequency = <40000000>;
+			clock-output-names = "clk40m";
+		};
+	};
+
+	regulator-can0term@0 {
+		compatible = "regulator-fixed";
+		regulator-name = "can0_term0";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio4 2 GPIO_ACTIVE_LOW>;
+		regulator-always-on;
+		enable-active-low;
+	};
+
+	regulator-can0term@1 {
+		compatible = "regulator-fixed";
+		regulator-name = "can0_term1";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio4 12 GPIO_ACTIVE_LOW>;
+		regulator-always-on;
+		enable-active-low;
+	};
+
+	uart4_sel: uart4sel {
+		compatible = "regulator-fixed";
+		regulator-name = "uart4_sel";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&pca9555 14 GPIO_ACTIVE_LOW>;
+		regulator-always-on;
+		enable-active-low;
+	};
+
+	usb2_sel: usb2sel {
+		compatible = "regulator-fixed";
+		regulator-name = "usb2_sel";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&pca9555 1 GPIO_ACTIVE_HIGH>;
+		regulator-always-on;
+		enable-active-high;
+	};
+
+	pcie0_refclk: pcie0-refclk {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <100000000>;
+	};
+};
+
+&usdhc1 {
+	non-removable;
+	pm-ignore-notify;
+	cap-power-off-card;
+	status = "okay";
+	mmc-pwrseq = <&usdhc1_pwrseq>;
+
+	brcmf: wifi@1 {
+		reg = <1>;
+		compatible = "brcm,bcm4329-fmac";
+		interrupt-parent = <&gpio2>;
+		interrupts = <9 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-names = "host-wake";
+	};
+};
+
+&iomuxc {
+	sb-mcm-imx8 {
+		pinctrl_ecspi1: ecspi1grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_ECSPI1_SCLK_ECSPI1_SCLK	0x02
+				MX8MM_IOMUXC_ECSPI1_MOSI_ECSPI1_MOSI	0x02
+				MX8MM_IOMUXC_ECSPI1_MISO_ECSPI1_MISO	0x102
+			>;
+		};
+
+		pinctrl_ecspi1_cs: ecspi1_csgrp {
+			fsl,pins = <
+				MX8MM_IOMUXC_ECSPI1_SS0_GPIO5_IO9	0x40000
+			>;
+		};
+
+		pinctrl_can0: can0grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_SAI1_TXFS_GPIO4_IO10	0x00
+				MX8MM_IOMUXC_SAI1_TXD0_GPIO4_IO12	0x00
+				MX8MM_IOMUXC_SAI1_RXD0_GPIO4_IO2	0x00
+			>;
+		};
+		
+		pinctrl_usdhc2_gpio: usdhc2grpgpio {
+			fsl,pins = <
+				MX8MM_IOMUXC_SD2_RESET_B_GPIO2_IO19	0x41
+				MX8MM_IOMUXC_SD2_CD_B_GPIO2_IO12	0x41
+				MX8MM_IOMUXC_SD2_WP_GPIO2_IO20		0x00
+			>;
+		};
+
+		pinctrl_usdhc2: usdhc2grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK		0x190
+				MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d0
+				MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d0
+				MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d0
+				MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d0
+				MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d0
+				MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT	0x1d0
+			>;
+		};
+
+		pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
+			fsl,pins = <
+				MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK		0x194
+				MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d4
+				MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d4
+				MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d4
+				MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d4
+				MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d4
+				MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT	0x1d0
+			>;
+		};
+
+		pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
+			fsl,pins = <
+				MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK		0x196
+				MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d6
+				MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d6
+				MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d6
+				MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d6
+				MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d6
+				MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT	0x1d0
+			>;
+		};
+	};
+};
+
+&ecspi1 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	fsl,spi-num-chipselects = <1>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi1 &pinctrl_ecspi1_cs>;
+	cs-gpios = <&gpio5 9 GPIO_ACTIVE_LOW>;
+	status = "okay";
+
+	can0: can@0 {
+		compatible = "microchip,mcp2518fd";
+		reg = <0>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_can0>;
+		interrupt-parent = <&gpio4>;
+		interrupts = <10 IRQ_TYPE_LEVEL_LOW>;
+		spi-max-frequency = <10000000>;
+		clocks = <&clk40m>;
+	};
+};
+
+&pcie0 {
+	compatible = "fsl,imx8mm-pcie";
+	reset-gpio = <&pca9555 0 GPIO_ACTIVE_LOW>;
+	clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>,
+		 <&clk IMX8MM_CLK_PCIE1_AUX>,
+		 <&clk IMX8MM_CLK_PCIE1_PHY>,
+		 <&pcie0_refclk>;
+	clock-names = "pcie", "pcie_aux", "pcie_phy", "pcie_bus";
+	ext_osc = <1>;
+	reserved-region = <&rpmsg_reserved>;
+	status = "okay";
+};
+
+&i2c1 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c1>;
+	status = "okay";
+
+	pca9555:pca9555@20 {
+		compatible = "nxp,pca9555";
+		gpio-controller;
+		#gpio-cells = <2>;
+		reg = <0x20>;
+	};
+
+	eeprom@54 {
+		compatible = "atmel,24c08";
+		reg = <0x54>;
+		pagesize = <16>;
+	};
+};
+
+&i2c4 {
+	clock-frequency = <400000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c4>;
+	status = "okay";
+
+	wm8731: wm8731@1a {
+		#sound-dai-cells = <0>;
+		compatible = "wlf,wm8731";
+		reg = <0x1a>;
+		status = "okay";
+	};
+
+	ov5640_mipi: ov5640_mipi@3c {
+		compatible = "ovti,ov5640_mipi";
+		reg = <0x3c>;
+		status = "okay";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_csi1>;
+		clocks = <&clk IMX8MM_CLK_CLKO1>;
+		clock-names = "csi_mclk";
+		assigned-clocks = <&clk IMX8MM_CLK_CLKO1>;
+		assigned-clock-parents = <&clk IMX8MM_CLK_24M>;
+		assigned-clock-rates = <0>, <24000000>;
+		csi_id = <0>;
+		/*
+		To be looked into & fixed
+		As of now the device is alwas out of reset & under the power
+		*/
+		pwn-gpios = <&pca9555 8 GPIO_ACTIVE_LOW>;
+		rst-gpios = <&pca9555 3 GPIO_ACTIVE_HIGH>;
+
+		mclk = <24000000>;
+		mclk_source = <0>;
+		mipi_csi;
+		port {
+			ov5640_mipi1_ep: endpoint {
+				remote-endpoint = <&mipi1_sensor_ep>;
+				data-lanes = <1 2>;
+				clocks-lanes = <0>;
+			};
+		};
+	};
+
+	goodix_ts@5d {
+		compatible = "goodix,gt911";
+		reg = <0x5d>;
+
+		interrupt-parent = <&gpio1>;
+		interrupts = <1 IRQ_TYPE_LEVEL_HIGH>;
+
+		pinctrl-names = "default";
+		pinctrl-0 = <&touchscreen_pins>;
+
+		irq-gpios = <&gpio1 1 GPIO_ACTIVE_HIGH>;
+		reset-gpios = <&pca9555 4 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+
+};
+
+&mipi_csi_1 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+	port {
+		mipi1_sensor_ep: endpoint@1 {
+			remote-endpoint = <&ov5640_mipi1_ep>;
+			data-lanes = <2>;
+			csis-hs-settle = <13>;
+			csis-clk-settle = <2>;
+			csis-wclk;
+		};
+
+		csi1_mipi_ep: endpoint@2 {
+			remote-endpoint = <&csi1_ep>;
+		};
+	};
+};
+
+&csi1_bridge {
+    fsl,mipi-mode;
+    status = "okay";
+
+    port {
+        csi1_ep: endpoint {
+            remote-endpoint = <&csi1_mipi_ep>;
+        };
+    };
+};
+
+&mipi_dsi {
+	status = "okay";
+	panel: panel@0 {
+		compatible = "startek,kd050hdfia020";
+		reg = <0>;
+		reset-gpio = <&pca9555 6 GPIO_ACTIVE_LOW>;
+		dsi-lanes = <4>;
+		status = "okay";
+	};
+};
+
+&flexspi {
+	compatible = "fsl,imx8mm-flexspi";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexspi0>;
+	status = "okay";
+
+	qspiflash0: qspiflash@0 {
+		reg = <0>;
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "w25x16", "jedec,spi-nor";
+		spi-max-frequency = <80000000>;
+		spi-nor,ddr-quad-read-dummy = <6>;
+	};
+};
+
+&usdhc2 {
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
+	cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
+	wp-gpios = <&gpio2 20 GPIO_ACTIVE_HIGH>;
+	no-1-8-v;
+	bus-width = <4>;
+	vmmc-supply = <&reg_usdhc2_vmmc>;
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/sb-ucm-imx8-rev2.dtsi b/arch/arm64/boot/dts/compulab/sb-ucm-imx8-rev2.dtsi
new file mode 100644
index 000000000000..7e223d04a27c
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sb-ucm-imx8-rev2.dtsi
@@ -0,0 +1,438 @@
+/*
+ * Copyright (C) 2018 CompuLab Ltd.
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#include <dt-bindings/phy/phy-imx8-pcie.h>
+
+/ {
+	simple_sound: sound {
+		compatible = "simple-audio-card";
+		simple-audio-card,name = "cl-imx8m-mini";
+		simple-audio-card,widgets =
+			"Headphone", "Headphone Jack",
+			"Line", "Line Out",
+			"Microphone", "Mic Jack",
+			"Line", "Line In";
+		simple-audio-card,routing =
+			"Headphone Jack", "RHPOUT",
+			"Headphone Jack", "LHPOUT",
+			"MICIN", "Mic Bias",
+			"Mic Bias", "Mic Jack";
+		simple-audio-card,format = "i2s";
+		simple-audio-card,bitclock-master = <&sound_master>;
+		simple-audio-card,frame-master = <&sound_master>;
+
+		sound_master: simple-audio-card,cpu {
+			sound-dai = <&sai2>;
+			system-clock-frequency = <0>;
+			system-clock-direction = "out";
+		};
+
+		sound_codec: simple-audio-card,codec {
+			sound-dai = <&wm8731>;
+			system-clock-direction = "in";
+			system-clock-type = "mclk";
+		};
+	};
+
+	clocks {
+		clk40m: clk@1 {
+			compatible = "fixed-clock";
+			#reg = <1>;
+			#clock-cells = <0>;
+			clock-frequency = <40000000>;
+			clock-output-names = "clk40m";
+		};
+	};
+
+	pcie0_refclk: pcie0-refclk {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <100000000>;
+	};
+
+	reg_usdhc2_vmmc: regulator-usdhc2 {
+		compatible = "regulator-fixed";
+		regulator-name = "VSD_3V3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		startup-delay-us = <100>;
+		off-on-delay-us = <12000>;
+	};
+
+	dsi_backlight: backlight {
+		compatible = "pwm-backlight";
+		pwms = <&pwm2 0 3000000 0>;
+
+		brightness-levels = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
+					17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
+					33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48
+					49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
+					65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80
+					81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96
+					97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112
+					113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128
+					129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144
+					145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160
+					161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176
+					177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192
+					193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208
+					209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224
+					225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240
+					241 242 243 244 245 246 247 248 249 250 251 252 253 254 255>;
+		default-brightness-level = <222>;
+		status = "okay";
+	};
+};
+
+&uart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1>;
+	assigned-clocks = <&clk IMX8MM_CLK_UART1>;
+	assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
+	status = "okay";
+};
+
+&uart2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart2>;
+	assigned-clocks = <&clk IMX8MM_CLK_UART2>;
+	assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
+	status = "okay";
+};
+
+&i2c1 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c1>;
+	status = "okay";
+
+	pca9555:pca9555@20 {
+		compatible = "nxp,pca9555";
+		gpio-controller;
+		#gpio-cells = <2>;
+		reg = <0x20>;
+	};
+
+	eeprom@54 {
+		compatible = "atmel,24c08";
+		reg = <0x54>;
+		pagesize = <16>;
+	};
+};
+
+&i2c3 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c3>;
+	status = "disabled";
+};
+
+&i2c4 {
+	clock-frequency = <400000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c4>;
+	status = "okay";
+
+	wm8731: wm8731@1a {
+		#sound-dai-cells = <0>;
+		compatible = "wlf,wm8731";
+		reg = <0x1a>;
+		status = "okay";
+	};
+
+	ov5640_mipi: ov5640_mipi@3c {
+		compatible = "ovti,ov5640_mipi";
+		reg = <0x3c>;
+		status = "okay";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_csi1>;
+		clocks = <&clk IMX8MM_CLK_CLKO1>;
+		clock-names = "csi_mclk";
+		assigned-clocks = <&clk IMX8MM_CLK_CLKO1>;
+		assigned-clock-parents = <&clk IMX8MM_CLK_24M>;
+		assigned-clock-rates = <0>, <24000000>;
+		csi_id = <0>;
+		/*
+		To be looked into & fixed
+		As of now the device is alwas out of reset & under the power
+		*/
+		pwn-gpios = <&pca9555 8 GPIO_ACTIVE_LOW>;
+		rst-gpios = <&pca9555 3 GPIO_ACTIVE_HIGH>;
+
+		mclk = <24000000>;
+		mclk_source = <0>;
+		mipi_csi;
+		port {
+			ov5640_mipi1_ep: endpoint {
+				remote-endpoint = <&mipi1_sensor_ep>;
+				data-lanes = <1 2>;
+				clocks-lanes = <0>;
+			};
+		};
+	};
+
+	goodix_ts@5d {
+		compatible = "goodix,gt911";
+		reg = <0x5d>;
+
+		interrupt-parent = <&gpio1>;
+		interrupts = <1 IRQ_TYPE_LEVEL_HIGH>;
+
+		pinctrl-names = "default";
+		pinctrl-0 = <&touchscreen_pins>;
+
+		irq-gpios = <&gpio1 1 GPIO_ACTIVE_HIGH>;
+		reset-gpios = <&pca9555 4 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+};
+
+&usbotg1 {
+	dr_mode = "otg";
+	hnp-disable;
+	srp-disable;
+	disable-over-current;
+	status = "okay";
+};
+
+&pwm2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm_backlight>;
+	status = "okay";
+};
+
+&usdhc2 {
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
+	cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
+	wp-gpios = <&gpio2 20 GPIO_ACTIVE_HIGH>;
+	no-1-8-v;
+	bus-width = <4>;
+	vmmc-supply = <&reg_usdhc2_vmmc>;
+	status = "okay";
+};
+
+&pcie_phy {
+	clocks = <&pcie0_refclk>;
+	clock-names = "ref";
+	fsl,refclk-pad-mode = <IMX8_PCIE_REFCLK_PAD_INPUT>;
+	fsl,clkreq-unsupported;
+	status = "okay";
+};
+
+&pcie0 {
+	reset-gpio = <&pca9555 0 GPIO_ACTIVE_LOW>;
+	clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>,
+		 <&clk IMX8MM_CLK_PCIE1_AUX>,
+		 <&clk IMX8MM_CLK_PCIE1_PHY>,
+		 <&pcie0_refclk>;
+	clock-names = "pcie", "pcie_aux", "pcie_phy", "pcie_bus";
+	ext_osc = <1>;
+	reserved-region = <&rpmsg_reserved>;
+	status = "okay";
+};
+
+&sai2 {
+	#sound-dai-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sai2>;
+	assigned-clocks = <&clk IMX8MM_CLK_SAI2>;
+	assigned-clock-parents = <&clk IMX8MM_AUDIO_PLL1_OUT>;
+	assigned-clock-rates = <12288000>;
+	status = "okay";
+};
+
+&mipi_csi_1 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+	port {
+		mipi1_sensor_ep: endpoint@1 {
+			remote-endpoint = <&ov5640_mipi1_ep>;
+			data-lanes = <2>;
+			csis-hs-settle = <13>;
+			csis-clk-settle = <2>;
+			csis-wclk;
+		};
+
+		csi1_mipi_ep: endpoint@2 {
+			remote-endpoint = <&csi1_ep>;
+		};
+	};
+};
+
+&csi1_bridge {
+	fsl,mipi-mode;
+	status = "okay";
+
+	port {
+		csi1_ep: endpoint {
+			remote-endpoint = <&csi1_mipi_ep>;
+		};
+	};
+};
+
+&mipi_dsi {
+	status = "okay";
+	panel: panel@0 {
+		compatible = "startek,kd050hdfia020";
+		reg = <0>;
+		reset-gpios = <&pca9555 6 GPIO_ACTIVE_LOW>;
+		backlight = <&dsi_backlight>;
+		dsi-lanes = <4>;
+		status = "okay";
+
+	};
+};
+
+&lcdif {
+	status = "okay";
+};
+
+&gpu {
+	status = "okay";
+};
+
+&vpu_g1 {
+	status = "okay";
+};
+
+&vpu_g2 {
+	status = "okay";
+};
+
+&vpu_h1 {
+	status = "okay";
+};
+
+&iomuxc {
+	sb-ucm-imx8 {
+		pinctrl_uart1: uart1grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_UART1_RXD_UART1_DCE_RX	0x140
+				MX8MM_IOMUXC_UART1_TXD_UART1_DCE_TX	0x140
+			>;
+		};
+
+		pinctrl_uart2: uart2grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_UART2_RXD_UART2_DCE_RX	0x140
+				MX8MM_IOMUXC_UART2_TXD_UART2_DCE_TX	0x140
+			>;
+		};
+
+		pinctrl_i2c1: i2c1grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_I2C1_SCL_I2C1_SCL		0x400001c3
+				MX8MM_IOMUXC_I2C1_SDA_I2C1_SDA		0x400001c3
+			>;
+		};
+
+		pinctrl_i2c3: i2c3grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_I2C3_SCL_I2C3_SCL		0x400001c3
+				MX8MM_IOMUXC_I2C3_SDA_I2C3_SDA		0x400001c3
+			>;
+		};
+
+		pinctrl_i2c4: i2c4grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_I2C4_SCL_I2C4_SCL		0x400001c3
+				MX8MM_IOMUXC_I2C4_SDA_I2C4_SDA		0x400001c3
+			>;
+		};
+
+		pinctrl_pwm_backlight: pwm_backlightgrp {
+			fsl,pins = <
+				MX8MM_IOMUXC_GPIO1_IO13_PWM2_OUT	0x03
+			>;
+		};
+
+		pinctrl_usdhc2_gpio: usdhc2grpgpio {
+			fsl,pins = <
+				MX8MM_IOMUXC_SD2_RESET_B_GPIO2_IO19	0x41
+				MX8MM_IOMUXC_SD2_CD_B_GPIO2_IO12	0x41
+				MX8MM_IOMUXC_SD2_WP_GPIO2_IO20		0x00
+			>;
+		};
+
+		pinctrl_usdhc2: usdhc2grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK		0x190
+				MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d0
+				MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d0
+				MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d0
+				MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d0
+				MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d0
+				MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT	0x1d0
+			>;
+		};
+
+		pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
+			fsl,pins = <
+				MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK		0x194
+				MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d4
+				MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d4
+				MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d4
+				MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d4
+				MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d4
+				MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT	0x1d0
+			>;
+		};
+
+		pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
+			fsl,pins = <
+				MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK		0x196
+				MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD		0x1d6
+				MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0	0x1d6
+				MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1	0x1d6
+				MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2	0x1d6
+				MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3	0x1d6
+				MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT	0x1d0
+			>;
+		};
+
+		pinctrl_sai2: sai2grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_SAI2_MCLK_SAI2_MCLK        0xd6
+				MX8MM_IOMUXC_SAI2_TXFS_SAI2_TX_SYNC     0xd6
+				MX8MM_IOMUXC_SAI2_RXFS_SAI2_RX_SYNC     0xd6
+				MX8MM_IOMUXC_SAI2_TXC_SAI2_TX_BCLK      0xd6
+				MX8MM_IOMUXC_SAI2_TXD0_SAI2_TX_DATA0    0xd6
+				MX8MM_IOMUXC_SAI2_RXD0_SAI2_RX_DATA0    0xd6
+			>;
+		};
+
+		touchscreen_pins: tsgrp {
+			fsl,pins = <
+				MX8MM_IOMUXC_GPIO1_IO01_GPIO1_IO1		0x00
+			>;
+		};
+
+		/*
+		Copy & Paste from an MXP evk
+		As of now an external OSC1 25MHz is in use
+		Left as an example for the next revision
+		*/
+		pinctrl_csi1: csi1grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_GPIO1_IO14_CCMSRCGPCMIX_CLKO1	0x59
+			>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/sb-ucmimx8plus.dtsi b/arch/arm64/boot/dts/compulab/sb-ucmimx8plus.dtsi
new file mode 100644
index 000000000000..ea7e6f0dd0c8
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sb-ucmimx8plus.dtsi
@@ -0,0 +1,20 @@
+&i2c2 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	pca9555:pca9555@20 {
+		compatible = "nxp,pca9555";
+		gpio-controller;
+		#gpio-cells = <2>;
+		reg = <0x20>;
+		status = "okay";
+	};
+
+	eeprom@54 {
+		compatible = "atmel,24c08";
+		reg = <0x54>;
+		pagesize = <16>;
+		status = "okay";
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/sb-ucmimx8plus.dtso b/arch/arm64/boot/dts/compulab/sb-ucmimx8plus.dtso
new file mode 100644
index 000000000000..172ea7014ca1
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sb-ucmimx8plus.dtso
@@ -0,0 +1,2 @@
+#include "overlay.h"
+#include "sb-ucmimx8plus.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/sbc-mcm-imx8m-mini-input.dts b/arch/arm64/boot/dts/compulab/sbc-mcm-imx8m-mini-input.dts
new file mode 100644
index 000000000000..2b50f6807aea
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbc-mcm-imx8m-mini-input.dts
@@ -0,0 +1,10 @@
+/dts-v1/;
+
+#include "mcm-imx8m-mini.dtsi"
+#include "mcm-imx8m-mini-input.dtsi"
+#include "sb-mcm-imx8-rev1.dtsi"
+
+/ {
+	model = "CompuLab MCM i.MX8MM on SB-MCM8M Rev 1.0";
+	compatible = "cpl,sbc-mcm-imx8m-mini", "cpl,mcm-imx8m-mini", "fsl,imx8mm";
+};
diff --git a/arch/arm64/boot/dts/compulab/sbc-mcm-imx8m-mini-rs485.dts b/arch/arm64/boot/dts/compulab/sbc-mcm-imx8m-mini-rs485.dts
new file mode 100644
index 000000000000..f35e01236594
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbc-mcm-imx8m-mini-rs485.dts
@@ -0,0 +1,15 @@
+/dts-v1/;
+
+#include "mcm-imx8m-mini.dtsi"
+#include "mcm-imx8m-mini-rs485.dtsi"
+#include "sb-mcm-imx8-rev1.dtsi"
+
+/ {
+	model = "CompuLab MCM i.MX8MM on SB-MCM8M Rev 1.0";
+	compatible = "cpl,sbc-mcm-imx8m-mini", "cpl,mcm-imx8m-mini", "fsl,imx8mm";
+};
+
+&uart4_sel {
+	/delete-property/ enable-active-low;
+	enable-active-high;
+};
diff --git a/arch/arm64/boot/dts/compulab/sbc-mcm-imx8m-mini-spidev.dts b/arch/arm64/boot/dts/compulab/sbc-mcm-imx8m-mini-spidev.dts
new file mode 100644
index 000000000000..b3e92c94c26c
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbc-mcm-imx8m-mini-spidev.dts
@@ -0,0 +1,10 @@
+/dts-v1/;
+
+#include "mcm-imx8m-mini.dtsi"
+#include "mcm-imx8m-mini-spidev.dtsi"
+#include "sb-mcm-imx8-rev1.dtsi"
+
+/ {
+	model = "CompuLab MCM i.MX8MM on SB-MCM8M Rev 1.0";
+	compatible = "cpl,sbc-mcm-imx8m-mini", "cpl,mcm-imx8m-mini", "fsl,imx8mm";
+};
diff --git a/arch/arm64/boot/dts/compulab/sbc-mcm-imx8m-mini.dts b/arch/arm64/boot/dts/compulab/sbc-mcm-imx8m-mini.dts
new file mode 100644
index 000000000000..5e446a55b511
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbc-mcm-imx8m-mini.dts
@@ -0,0 +1,9 @@
+/dts-v1/;
+
+#include "mcm-imx8m-mini.dtsi"
+#include "sb-mcm-imx8-rev1.dtsi"
+
+/ {
+	model = "CompuLab MCM i.MX8MM on SB-MCM8M Rev 1.0";
+	compatible = "cpl,sbc-mcm-imx8m-mini", "cpl,mcm-imx8m-mini", "fsl,imx8mm";
+};
diff --git a/arch/arm64/boot/dts/compulab/sbc-mcm-imx93-audio.dtsi b/arch/arm64/boot/dts/compulab/sbc-mcm-imx93-audio.dtsi
new file mode 100644
index 000000000000..897efe296b62
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbc-mcm-imx93-audio.dtsi
@@ -0,0 +1,73 @@
+/ {
+	reg_audio_pwr: regulator-audio-pwr {
+		compatible = "regulator-fixed";
+		regulator-name = "audio-pwr";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		enable-active-high;
+		regulator-always-on;
+	};
+
+	sound-wm8962 {
+		compatible = "fsl,imx-audio-wm8962x";
+		model = "wm8962-audio";
+		audio-cpu = <&sai1>;
+		audio-codec = <&codec>;
+		audio-routing =
+			"Headphone Jack", "HPOUTL",
+			"Headphone Jack", "HPOUTR",
+			"Ext Spk", "SPKOUTL",
+			"Ext Spk", "SPKOUTR",
+			"AMIC", "MICBIAS",
+			"IN3R", "AMIC",
+			"IN1R", "AMIC";
+	};
+};
+
+&lpi2c3 {
+	codec: wm8962@1a {
+		compatible = "wlf,wm8962";
+		reg = <0x1a>;
+		clocks = <&clk IMX93_CLK_SAI1_GATE>;
+		DCVDD-supply = <&reg_audio_pwr>;
+		DBVDD-supply = <&reg_audio_pwr>;
+		AVDD-supply = <&reg_audio_pwr>;
+		CPVDD-supply = <&reg_audio_pwr>;
+		MICVDD-supply = <&reg_audio_pwr>;
+		PLLVDD-supply = <&reg_audio_pwr>;
+		SPKVDD1-supply = <&reg_audio_pwr>;
+		SPKVDD2-supply = <&reg_audio_pwr>;
+		gpio-cfg = <
+			0x0000 /* 0:Default */
+			0x0000 /* 1:Default */
+			0x0000 /* 2:FN_DMICCLK */
+			0x0000 /* 3:Default */
+			0x0000 /* 4:FN_DMICCDAT */
+			0x0000 /* 5:Default */
+		>;
+		status = "okay";
+	};
+};
+
+&iomuxc {
+	pinctrl_sai1: sai1grp {
+		fsl,pins = <
+			MX93_PAD_SAI1_TXC__SAI1_TX_BCLK			0x31e
+			MX93_PAD_SAI1_TXFS__SAI1_TX_SYNC		0x31e
+			MX93_PAD_SAI1_TXD0__SAI1_TX_DATA00		0x31e
+			MX93_PAD_SAI1_RXD0__SAI1_RX_DATA00		0x31e
+		>;
+	};
+};
+
+&sai1 {
+	#sound-dai-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sai1>;
+	assigned-clocks = <&clk IMX93_CLK_SAI1>;
+	assigned-clock-parents = <&clk IMX93_CLK_AUDIO_PLL>;
+	assigned-clock-rates = <12288000>;
+	fsl,sai-mclk-direction-output;
+	status = "okay";
+};
+
diff --git a/arch/arm64/boot/dts/compulab/sbc-mcm-imx93-can.dtsi b/arch/arm64/boot/dts/compulab/sbc-mcm-imx93-can.dtsi
new file mode 100644
index 000000000000..ba722dcd3373
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbc-mcm-imx93-can.dtsi
@@ -0,0 +1,31 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2024 Compulab
+ */
+
+/ {
+	reg_can2_stby: regulator-can2-stby {
+		compatible = "regulator-fixed";
+		regulator-name = "can2-stby";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&pca9555 12 GPIO_ACTIVE_LOW>;
+		enable-active-low;
+	};
+};
+
+&iomuxc {
+	pinctrl_flexcan2: flexcan2grp {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO25__CAN2_TX	0x139e
+			MX93_PAD_GPIO_IO27__CAN2_RX	0x139e
+		>;
+	};
+};
+
+&flexcan2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexcan2>;
+	xceiver-supply = <&reg_can2_stby>;
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/sbc-mcm-imx93-ethernet.dtsi b/arch/arm64/boot/dts/compulab/sbc-mcm-imx93-ethernet.dtsi
new file mode 100644
index 000000000000..558f976ad184
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbc-mcm-imx93-ethernet.dtsi
@@ -0,0 +1,101 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2024 Compulab
+ */
+
+/ {
+	aliases {
+		ethernet0 = &eqos;
+		ethernet1 = &fec;
+	};
+};
+
+&iomuxc {
+	pinctrl_eqos: eqosgrp {
+		fsl,pins = <
+			MX93_PAD_ENET1_MDC__ENET_QOS_MDC			0x57e
+			MX93_PAD_ENET1_MDIO__ENET_QOS_MDIO			0x57e
+			MX93_PAD_ENET1_RD0__ENET_QOS_RGMII_RD0			0x57e
+			MX93_PAD_ENET1_RD1__ENET_QOS_RGMII_RD1			0x57e
+			MX93_PAD_ENET1_RD2__ENET_QOS_RGMII_RD2			0x57e
+			MX93_PAD_ENET1_RD3__ENET_QOS_RGMII_RD3			0x57e
+			MX93_PAD_ENET1_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK	0x5fe
+			MX93_PAD_ENET1_RX_CTL__ENET_QOS_RGMII_RX_CTL		0x57e
+			MX93_PAD_ENET1_TD0__ENET_QOS_RGMII_TD0			0x57e
+			MX93_PAD_ENET1_TD1__ENET_QOS_RGMII_TD1			0x57e
+			MX93_PAD_ENET1_TD2__ENET_QOS_RGMII_TD2			0x57e
+			MX93_PAD_ENET1_TD3__ENET_QOS_RGMII_TD3			0x57e
+			MX93_PAD_ENET1_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK	0x5fe
+			MX93_PAD_ENET1_TX_CTL__ENET_QOS_RGMII_TX_CTL		0x57e
+			/* reset phy gpio */
+			MX93_PAD_GPIO_IO06__GPIO2_IO06				0x31e
+		>;
+	};
+
+	pinctrl_fec: fecgrp {
+		fsl,pins = <
+			MX93_PAD_ENET2_MDC__ENET1_MDC			0x57e
+			MX93_PAD_ENET2_MDIO__ENET1_MDIO			0x57e
+			MX93_PAD_ENET2_RD0__ENET1_RGMII_RD0		0x57e
+			MX93_PAD_ENET2_RD1__ENET1_RGMII_RD1		0x57e
+			MX93_PAD_ENET2_RD2__ENET1_RGMII_RD2		0x57e
+			MX93_PAD_ENET2_RD3__ENET1_RGMII_RD3		0x57e
+			MX93_PAD_ENET2_RXC__ENET1_RGMII_RXC		0x5fe
+			MX93_PAD_ENET2_RX_CTL__ENET1_RGMII_RX_CTL	0x57e
+			MX93_PAD_ENET2_TD0__ENET1_RGMII_TD0		0x57e
+			MX93_PAD_ENET2_TD1__ENET1_RGMII_TD1		0x57e
+			MX93_PAD_ENET2_TD2__ENET1_RGMII_TD2		0x57e
+			MX93_PAD_ENET2_TD3__ENET1_RGMII_TD3		0x57e
+			MX93_PAD_ENET2_TXC__ENET1_RGMII_TXC		0x5fe
+			MX93_PAD_ENET2_TX_CTL__ENET1_RGMII_TX_CTL	0x57e
+		>;
+	};
+};
+
+&eqos {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_eqos>;
+	phy-mode = "rgmii-id";
+	phy-handle = <&ethphy1>;
+	status = "okay";
+
+	mdio {
+		compatible = "snps,dwmac-mdio";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clock-frequency = <5000000>;
+
+		ethphy1: ethernet-phy-eqos@4 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reset-gpios = <&gpio1 6 GPIO_ACTIVE_LOW>;
+			reset-assert-us = <10000>;
+			reset-deassert-us = <80000>;
+			reg = <4>;
+			eee-broken-1000t;
+			rtl821x,aldps-disable;
+			rtl821x,clkout-disable;
+		};
+	};
+};
+
+&fec {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_fec>;
+	phy-mode = "rgmii-id";
+	phy-handle = <&ethphy2>;
+	fsl,magic-packet;
+	status = "okay";
+
+	mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clock-frequency = <5000000>;
+
+		ethphy2: ethernet-phy-fec@5 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reg = <5>;
+			eee-broken-1000t;
+		};
+	};
+};
+
diff --git a/arch/arm64/boot/dts/compulab/sbc-mcm-imx93-i2c.dtsi b/arch/arm64/boot/dts/compulab/sbc-mcm-imx93-i2c.dtsi
new file mode 100644
index 000000000000..9451aeb76638
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbc-mcm-imx93-i2c.dtsi
@@ -0,0 +1,49 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2024 Compulab
+ */
+
+&lpi2c1 {
+	rtc@69 {
+		compatible = "ab1805";
+		reg = <0x69>;
+		pagesize = <16>;
+		sqw = "32768_hz";
+		xt-frequency = <32772300>;
+		status = "okay";
+	};
+};
+
+&lpi2c3 {
+        pca9555:pca9555@20 {
+                compatible = "nxp,pca9555";
+                gpio-controller;
+                #gpio-cells = <2>;
+                reg = <0x20>;
+        };
+
+	eeprom@54 {
+		compatible = "atmel,24c08";
+		reg = <0x54>;
+		pagesize = <16>;
+	};
+};
+
+&iomuxc {
+	pinctrl_lpi2c6: lpi2c6grp {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO04__LPI2C6_SDA	0x40000b9e
+			MX93_PAD_GPIO_IO05__LPI2C6_SCL	0x40000b9e
+		>;
+	};
+};
+
+&lpi2c6 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	clock-frequency = <400000>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_lpi2c6>;
+	pinctrl-1 = <&pinctrl_lpi2c6>;
+	status = "okay";
+}; 
diff --git a/arch/arm64/boot/dts/compulab/sbc-mcm-imx93-leds.dtsi b/arch/arm64/boot/dts/compulab/sbc-mcm-imx93-leds.dtsi
new file mode 100644
index 000000000000..ae49f607c36a
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbc-mcm-imx93-leds.dtsi
@@ -0,0 +1,18 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2024 Compulab
+ */
+
+#include "dt-bindings/leds/common.h"
+#include "dt-bindings/gpio/gpio.h"
+
+&leds {
+	user-led1-green {
+		gpios = <&pca9555 2 GPIO_ACTIVE_HIGH>;
+		default-state = "off";
+	};
+	user-led2-yellow {
+		gpios = <&pca9555 3 GPIO_ACTIVE_HIGH>;
+		default-state = "off";
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/sbc-mcm-imx93-lpspi.dtsi b/arch/arm64/boot/dts/compulab/sbc-mcm-imx93-lpspi.dtsi
new file mode 100644
index 000000000000..0ddbb704f3d1
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbc-mcm-imx93-lpspi.dtsi
@@ -0,0 +1,33 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2022 NXP
+ */
+
+&iomuxc {
+	pinctrl_lpspi3: lpspi3grp {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO08__GPIO2_IO08		0x3fe /*p15.4*/
+			MX93_PAD_GPIO_IO09__LPSPI3_SIN		0x3fe /*p15.2*/
+			MX93_PAD_GPIO_IO10__LPSPI3_SOUT		0x3fe /*p15.3*/
+			MX93_PAD_GPIO_IO11__LPSPI3_SCK		0x3fe /*p15.5*/
+		>;
+	};
+};
+
+&lpspi3 {
+	fsl,spi-num-chipselects = <1>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_lpspi3>;
+	pinctrl-1 = <&pinctrl_lpspi3>;
+	cs-gpios = <&gpio2 8 GPIO_ACTIVE_LOW>;
+	dmas = <&edma2 12 0 0>, <&edma2 13 0 1>;
+	dma-names = "tx", "rx";
+	status = "okay";
+
+	spidev0: spi@0 {
+		reg = <0>;
+		compatible = "lwn,bk4";
+		spi-max-frequency = <12000000>;
+	};
+};
+
diff --git a/arch/arm64/boot/dts/compulab/sbc-mcm-imx93-uart.dtsi b/arch/arm64/boot/dts/compulab/sbc-mcm-imx93-uart.dtsi
new file mode 100644
index 000000000000..8f05ec1a65a3
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbc-mcm-imx93-uart.dtsi
@@ -0,0 +1,35 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2024 Compulab
+ */
+
+&iomuxc {
+	pinctrl_uart3: uart3grp {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO14__LPUART3_TX	0x31e
+			MX93_PAD_GPIO_IO15__LPUART3_RX	0x31e
+		>;
+	};
+	pinctrl_uart5: uart5grp {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO00__LPUART5_TX		0x31e
+			MX93_PAD_GPIO_IO01__LPUART5_RX		0x31e
+			MX93_PAD_GPIO_IO02__LPUART5_CTS_B	0x31e
+			MX93_PAD_GPIO_IO03__LPUART5_RTS_B	0x31e
+		>;
+	};
+};
+&lpuart3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart3>;
+	/*fsl,uart-has-rtscts;*/
+	status = "okay";
+};
+
+&lpuart5 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart5>;
+	/*fsl,uart-has-rtscts;*/
+	status = "okay";
+};
+
diff --git a/arch/arm64/boot/dts/compulab/sbc-mcm-imx93.dts b/arch/arm64/boot/dts/compulab/sbc-mcm-imx93.dts
new file mode 100644
index 000000000000..766b3d3f3c0b
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbc-mcm-imx93.dts
@@ -0,0 +1,26 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2023 Compulab
+ */
+
+/dts-v1/;
+
+#include "mcm-imx93.dtsi"
+#include "mcm-imx93-lvds.dtsi"
+#include "sbc-mcm-imx93-leds.dtsi"
+#include "sbc-mcm-imx93-uart.dtsi"
+#include "sbc-mcm-imx93-i2c.dtsi"
+#include "sbc-mcm-imx93-ethernet.dtsi"
+#include "sbc-mcm-imx93-can.dtsi"
+#include "sbc-mcm-imx93-audio.dtsi"
+#include "sbc-mcm-imx93-lpspi.dtsi"
+
+/ {
+	model = "CompuLab MCM-i.MX93 board, build-in-lvds";
+	compatible = "compulab,mcm-imx93", "fsl,imx93";
+};
+
+&adc1 {
+	vref-supply = <&reg_vref_1v8>;
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-basler-dual.dtsi b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-basler-dual.dtsi
new file mode 100644
index 000000000000..ef7d01ffdbd3
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-basler-dual.dtsi
@@ -0,0 +1,2 @@
+#include "sbev-ucmimx8plus-csi1.dtsi"
+#include "sbev-ucmimx8plus-csi2.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-basler-dual.dtso b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-basler-dual.dtso
new file mode 100644
index 000000000000..1f30d0bdb4f8
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-basler-dual.dtso
@@ -0,0 +1,8 @@
+#include "overlay.h"
+#include "sbev-ucmimx8plus-basler-dual.dtsi"
+
+&{/} {
+	model = "CompuLab UCM-iMX8M-Plus with csi1 and csi2 enabled on EB-EVCAMBLR";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
+
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-camera-csi1-power.dtsi b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-camera-csi1-power.dtsi
new file mode 100644
index 000000000000..c9e83953ac7b
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-camera-csi1-power.dtsi
@@ -0,0 +1,22 @@
+&{/} {
+	csi1_pwr_dwn: regulator-csi1pwrdwn {
+		compatible = "regulator-fixed";
+		regulator-name = "csi1-pwr-dwn";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&pca9555 6 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		regulator-always-on;
+	};
+
+	csi1_rst: regulator-csi1rst {
+		compatible = "regulator-fixed";
+		regulator-name = "csi1-rst";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&pca9555 7 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		regulator-always-on;
+	};
+};
+
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-camera-csi2-power.dtsi b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-camera-csi2-power.dtsi
new file mode 100644
index 000000000000..13209dd515cc
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-camera-csi2-power.dtsi
@@ -0,0 +1,21 @@
+&{/} {
+	csi2_pwr_dwn: regulator-csi2pwrdwn {
+		compatible = "regulator-fixed";
+		regulator-name = "csi2-pwr-dwn";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&pca9555 11 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		regulator-always-on;
+	};
+
+	csi2_rst: regulator-csi2rst {
+		compatible = "regulator-fixed";
+		regulator-name = "csi2-rst";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&pca9555 12 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		regulator-always-on;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-cma.dtso b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-cma.dtso
new file mode 100644
index 000000000000..7e57d47ddd5e
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-cma.dtso
@@ -0,0 +1,2 @@
+#include "overlay.h"
+#include "ucm-imx8m-plus-cma.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi1-isi0.dtsi b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi1-isi0.dtsi
new file mode 100644
index 000000000000..a78c7e1c740d
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi1-isi0.dtsi
@@ -0,0 +1,3 @@
+#include "sbev-ucmimx8plus-camera-csi1-power.dtsi"
+#include "sbev-ucmimx8plus-csi1-link.dtsi"
+#include "sbev-ucmimx8plus-isi0.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi1-isi0.dtso b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi1-isi0.dtso
new file mode 100644
index 000000000000..730858273c25
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi1-isi0.dtso
@@ -0,0 +1,7 @@
+#include "overlay.h"
+#include "sbev-ucmimx8plus-csi1-isi0.dtsi"
+
+&{/} {
+	model = "CompuLab UCM-iMX8M-Plus with csi1/isi0 enabled on EB-EVCAMBLR";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi1-isp0.dtsi b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi1-isp0.dtsi
new file mode 100644
index 000000000000..cb5ec0cefd11
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi1-isp0.dtsi
@@ -0,0 +1,3 @@
+#include "sbev-ucmimx8plus-camera-csi1-power.dtsi"
+#include "sbev-ucmimx8plus-csi1-link.dtsi"
+#include "sbev-ucmimx8plus-isp0.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi1-isp0.dtso b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi1-isp0.dtso
new file mode 100644
index 000000000000..240b7c5900c5
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi1-isp0.dtso
@@ -0,0 +1,7 @@
+#include "overlay.h"
+#include "sbev-ucmimx8plus-csi1-isp0.dtsi"
+
+&{/} {
+	model = "CompuLab UCM-iMX8M-Plus with csi1/isp0 enabled on EB-EVCAMBLR";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi1-link.dtsi b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi1-link.dtsi
new file mode 100644
index 000000000000..a4612711b322
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi1-link.dtsi
@@ -0,0 +1,46 @@
+&i2c5 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	basler_0: basler0_camera@36 {
+		reg = <0x36>;
+		csi_id = <0x00>;
+		status = "okay";
+
+		port {
+			basler_ep_0: endpoint {
+				data-lanes = <1 2 3 4>;
+				clock-lanes = <0>;
+				link-frequencies = /bits/ 64 <600000000>;
+				max-lane-frequency = /bits/ 64 <600000000>;
+				max-pixel-frequency = /bits/ 64 <266000000>;
+				max-data-rate = /bits/ 64 <0>;
+
+				remote-endpoint = <&mipi_csi0_ep>;
+			};
+		};
+	};
+};
+
+&mipi_csi_0 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+	clock-frequency = <266000000>;
+	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_266M>;
+	assigned-clock-rates = <266000000>;
+
+	port@0 {
+		reg = <0>;
+		mipi_csi0_ep: endpoint {
+			remote-endpoint = <&basler_ep_0>;
+			data-lanes = <4>;
+			csis-hs-settle = <16>;
+		};
+	};
+};
+
+&cameradev {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi1.dtsi b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi1.dtsi
new file mode 100644
index 000000000000..cb5ec0cefd11
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi1.dtsi
@@ -0,0 +1,3 @@
+#include "sbev-ucmimx8plus-camera-csi1-power.dtsi"
+#include "sbev-ucmimx8plus-csi1-link.dtsi"
+#include "sbev-ucmimx8plus-isp0.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi1.dtso b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi1.dtso
new file mode 100644
index 000000000000..dee36d93d635
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi1.dtso
@@ -0,0 +1,7 @@
+#include "overlay.h"
+#include "sbev-ucmimx8plus-csi1.dtsi"
+
+&{/} {
+	model = "CompuLab UCM-iMX8M-Plus with csi1 enabled on EB-EVCAMBLR";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi2-isi1.dtsi b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi2-isi1.dtsi
new file mode 100644
index 000000000000..23757a7e0573
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi2-isi1.dtsi
@@ -0,0 +1,3 @@
+#include "sbev-ucmimx8plus-camera-csi2-power.dtsi"
+#include "sbev-ucmimx8plus-csi2-link.dtsi"
+#include "sbev-ucmimx8plus-isi1.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi2-isi1.dtso b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi2-isi1.dtso
new file mode 100644
index 000000000000..d18922efbf1e
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi2-isi1.dtso
@@ -0,0 +1,7 @@
+#include "overlay.h"
+#include "sbev-ucmimx8plus-csi2-isi1.dtsi"
+
+&{/} {
+	model = "CompuLab UCM-iMX8M-Plus with csi2/isi1 enabled on EB-EVCAMBLR";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi2-isp1.dtsi b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi2-isp1.dtsi
new file mode 100644
index 000000000000..9184ac4bbf97
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi2-isp1.dtsi
@@ -0,0 +1,3 @@
+#include "sbev-ucmimx8plus-camera-csi2-power.dtsi"
+#include "sbev-ucmimx8plus-csi2-link.dtsi"
+#include "sbev-ucmimx8plus-isp1.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi2-isp1.dtso b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi2-isp1.dtso
new file mode 100644
index 000000000000..a185c5836be8
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi2-isp1.dtso
@@ -0,0 +1,7 @@
+#include "overlay.h"
+#include "sbev-ucmimx8plus-csi2-isp1.dtsi"
+
+&{/} {
+	model = "CompuLab UCM-iMX8M-Plus with csi2/isp1 enabled on EB-EVCAMBLR";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi2-link.dtsi b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi2-link.dtsi
new file mode 100644
index 000000000000..7e53836fd816
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi2-link.dtsi
@@ -0,0 +1,43 @@
+&i2c6 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	basler_1: basler1_vvcam@36 {
+		reg = <0x36>;
+		csi_id = <0x01>;
+		status = "okay";
+
+		port {
+			basler_ep_1: endpoint {
+				data-lanes = <1 2 3 4>;
+				clock-lanes = <0>;
+				link-frequencies = /bits/ 64 <600000000>;
+				max-lane-frequency = /bits/ 64 <600000000>;
+				max-pixel-frequency = /bits/ 64 <266000000>;
+				max-data-rate = /bits/ 64 <0>;
+
+				remote-endpoint = <&mipi_csi1_ep>;
+			};
+		};
+	};
+};
+
+&mipi_csi_1 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	port@1 {
+		reg = <1>;
+		mipi_csi1_ep: endpoint {
+			remote-endpoint = <&basler_ep_1>;
+			data-lanes = <4>;
+			csis-hs-settle = <16>;
+		};
+	};
+};
+
+&cameradev {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi2.dtsi b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi2.dtsi
new file mode 100644
index 000000000000..d57a4f838ad0
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi2.dtsi
@@ -0,0 +1,65 @@
+#include "sbev-ucmimx8plus-camera-csi2-power.dtsi"
+
+&i2c6 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	basler_1: basler_camera_vvcam@36 {
+		compatible = "basler,basler-camera-vvcam", "basler-camera-vvcam";
+		reg = <0x36>;
+		csi_id = <0x01>;
+		status = "okay";
+
+		port {
+			basler_ep_1: endpoint {
+				data-lanes = <1 2 3 4>;
+				clock-lanes = <0>;
+				link-frequencies = /bits/ 64 <750000000>;
+
+				max-lane-frequency = /bits/ 64 <750000000>;
+				max-pixel-frequency = /bits/ 64 <266000000>;
+				max-data-rate = /bits/ 64 <0>;
+
+				remote-endpoint = <&mipi_csi1_ep>;
+			};
+		};
+	};
+};
+
+&cameradev {
+	status = "okay";
+};
+
+&isi_0 {
+	cap_device {
+		status = "disabled";
+	};
+};
+
+&isi_1 {
+	status = "disabled";
+};
+
+&isp_1 {
+	status = "okay";
+};
+
+&dewarp {
+	status = "okay";
+};
+
+&mipi_csi_1 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	port@1 {
+		reg = <1>;
+		mipi_csi1_ep: endpoint {
+			remote-endpoint = <&basler_ep_1>;
+			data-lanes = <4>;
+			csis-hs-settle = <16>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi2.dtso b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi2.dtso
new file mode 100644
index 000000000000..53492ec0f1d7
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-csi2.dtso
@@ -0,0 +1,7 @@
+#include "overlay.h"
+#include "sbev-ucmimx8plus-csi2.dtsi"
+
+&{/} {
+	model = "CompuLab UCM-iMX8M-Plus with csi2 enabled on EB-EVCAMBLR";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-enet1-phy-id.dtso b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-enet1-phy-id.dtso
new file mode 100644
index 000000000000..3f9be9453b83
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-enet1-phy-id.dtso
@@ -0,0 +1,10 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2024 CompuLab LTD.
+ */
+
+#include "overlay.h"
+
+&fec {
+	phy-mode = "rgmii-id";
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-enet1.dtsi b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-enet1.dtsi
new file mode 100644
index 000000000000..35342298b628
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-enet1.dtsi
@@ -0,0 +1,60 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2024 CompuLab LTD.
+ */
+
+&fec {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_fec>;
+	phy-mode = "rgmii-rxid";
+	phy-handle = <&ethphy1>;
+	fsl,magic-packet;
+	status = "okay";
+
+	mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy1: ethernet-phy@4 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reg = <4>;
+			reset-gpios = <&gpio4 24 GPIO_ACTIVE_LOW>;
+			reset-assert-us = <10000>;
+			reset-deassert-us = <80000>;
+			eee-broken-1000t;
+			realtek,aldps-enable;
+			realtek,clkout-disable;
+			interrupt-parent = <&gpio4>;
+			interrupts = <21 IRQ_TYPE_EDGE_FALLING>;
+		};
+	};
+};
+
+&iomuxc {
+	pinctrl_fec: fecgrp {
+		fsl,pins = <
+			/* mdio */
+			MX8MP_IOMUXC_SD1_CLK__ENET1_MDC			0x2
+			MX8MP_IOMUXC_SD1_CMD__ENET1_MDIO		0x2
+			/* */
+			MX8MP_IOMUXC_SD1_DATA1__ENET1_RGMII_TD0		0x16
+			MX8MP_IOMUXC_SD1_DATA0__ENET1_RGMII_TD1		0x16
+			MX8MP_IOMUXC_SAI1_TXD2__ENET1_RGMII_TD2		0x16
+			MX8MP_IOMUXC_SAI1_TXD3__ENET1_RGMII_TD3		0x16
+			/* */
+			MX8MP_IOMUXC_SAI1_TXD4__ENET1_RGMII_TX_CTL	0x16
+			MX8MP_IOMUXC_SAI1_TXD5__ENET1_RGMII_TXC		0x16
+
+			MX8MP_IOMUXC_SD1_DATA2__ENET1_RGMII_RD0		0x90
+			MX8MP_IOMUXC_SD1_DATA3__ENET1_RGMII_RD1		0x90
+			MX8MP_IOMUXC_SAI1_RXD6__ENET1_RGMII_RD2		0x90
+			/* PHYADDR */
+			MX8MP_IOMUXC_SAI1_RXD7__ENET1_RGMII_RD3		0x90
+			MX8MP_IOMUXC_SAI1_TXC__ENET1_RGMII_RXC		0x90
+			MX8MP_IOMUXC_SAI1_TXFS__ENET1_RGMII_RX_CTL	0x90
+			/* gpio */
+			MX8MP_IOMUXC_SAI2_RXFS__GPIO4_IO21		0x10 /* INT */
+			MX8MP_IOMUXC_SAI2_TXFS__GPIO4_IO24		0x10 /* RST */
+		>;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-enet1.dtso b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-enet1.dtso
new file mode 100644
index 000000000000..fa31f8b297d3
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-enet1.dtso
@@ -0,0 +1,2 @@
+#include "overlay.h"
+#include "sbev-ucmimx8plus-enet1.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-hdmi.dtso b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-hdmi.dtso
new file mode 100644
index 000000000000..faa6881269da
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-hdmi.dtso
@@ -0,0 +1,7 @@
+#include "overlay.h"
+#include "ucm-imx8m-plus-hdmi.dtsi"
+
+&{/} {
+	model = "CompuLab UCM-iMX8M-Plus (hdmi) on SBEV";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-isi0.dtsi b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-isi0.dtsi
new file mode 100644
index 000000000000..78b74f8d152f
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-isi0.dtsi
@@ -0,0 +1,13 @@
+&basler_0 {
+    compatible = "basler,basler-camera", "basler-camera";
+};
+
+&isi_0 {
+	status = "okay";
+	dma-coherent;
+	bsl,dma-invalidate;
+	fsl,chain_buf;
+	cap_device {
+		status = "okay";
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-isi1.dtsi b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-isi1.dtsi
new file mode 100644
index 000000000000..417b0594f6a6
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-isi1.dtsi
@@ -0,0 +1,13 @@
+&basler_1 {
+    compatible = "basler,basler-camera", "basler-camera";
+};
+
+&isi_1 {
+	status = "okay";
+	dma-coherent;
+	bsl,dma-invalidate;
+	fsl,chain_buf;
+	cap_device {
+		status = "okay";
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-isp0.dtsi b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-isp0.dtsi
new file mode 100644
index 000000000000..ebf77aea5290
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-isp0.dtsi
@@ -0,0 +1,11 @@
+&basler_0 {
+    compatible = "basler,basler-camera-vvcam", "basler-camera-vvcam";
+};
+
+&isp_0 {
+	status = "okay";
+};
+
+&dewarp {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-isp1.dtsi b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-isp1.dtsi
new file mode 100644
index 000000000000..aee8be35c635
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-isp1.dtsi
@@ -0,0 +1,11 @@
+&basler_1 {
+    compatible = "basler,basler-camera-vvcam", "basler-camera-vvcam";
+};
+
+&isp_1 {
+	status = "okay";
+};
+
+&dewarp {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-leds.dtsi b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-leds.dtsi
new file mode 100644
index 000000000000..606cc2fda4e3
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-leds.dtsi
@@ -0,0 +1,37 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2024 CompuLab LTD.
+ */
+
+#include <dt-bindings/leds/common.h>
+
+&{/} {
+	user-leds {
+		compatible = "gpio-leds";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_user_leds>;
+
+		user-led-1-green {
+			label = "green";
+			color = <LED_COLOR_ID_GREEN>;
+			gpios = <&gpio4 12 GPIO_ACTIVE_HIGH>;
+			default-state = "off";
+		};
+		user-led-1-yellow {
+			label = "yellow";
+			color = <LED_COLOR_ID_YELLOW>;
+			gpios = <&gpio2 20 GPIO_ACTIVE_HIGH>;
+			default-state = "off";
+		};
+	};
+
+};
+
+&iomuxc {
+	pinctrl_user_leds: userledsgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD2_WP__GPIO2_IO20		0x19
+			MX8MP_IOMUXC_SAI1_TXD0__GPIO4_IO12	0x19
+		>;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-leds.dtso b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-leds.dtso
new file mode 100644
index 000000000000..41ceaf55b8ec
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-leds.dtso
@@ -0,0 +1,2 @@
+#include "overlay.h"
+#include "sbev-ucmimx8plus-leds.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-lvds.dtsi b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-lvds.dtsi
new file mode 100644
index 000000000000..9b85d22aff8f
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-lvds.dtsi
@@ -0,0 +1,125 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2024 CompuLab LTD.
+ */
+
+&{/} {
+	lvds_backlight: lvds_backlight {
+		compatible = "pwm-backlight";
+		pwms = <&pwm2 0 300000 0>;
+		brightness-levels = <96 255>;
+		num-interpolated-steps = <16>;
+		default-brightness-level = <10>;
+		status = "okay";
+	};
+
+	lvds_panel: lvds0_panel {
+		compatible = "boe,hv070wsa-100";
+		backlight = <&lvds_backlight>;
+		enable-gpios = <&pca9555 3 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+
+		port {
+			panel_lvds_in: endpoint {
+				remote-endpoint = <&lvds_out>;
+			};
+		};
+	};
+
+	/* touch screen reset helper */
+	ts_reset: regulator-tsreset {
+		compatible = "regulator-fixed";
+		regulator-name = "tosuch-reset";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&pca9555 4 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		regulator-always-on;
+	};
+};
+
+&i2c3 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	goodix_ts@5d {
+		compatible = "goodix,gt911";
+		reg = <0x5d>;
+
+		interrupt-parent = <&gpio4>;
+		interrupts = <28 IRQ_TYPE_LEVEL_HIGH>;
+
+		pinctrl-names = "default";
+		pinctrl-0 = <&touchscreen1_pins>;
+
+		irq-gpios = <&gpio4 28 GPIO_ACTIVE_HIGH>;
+/* To be investigated; the drived does not take the device
+ * out of reset if reset-gpios is defined inside the device node
+ * as of now the ts_reset regulator allows working with the device
+ */
+		/* reset-gpios = <&pca9555 4 GPIO_ACTIVE_HIGH>; */
+		touchscreen-inverted-x;
+		touchscreen-inverted-y;
+		status = "okay";
+	};
+};
+
+&iomuxc {
+
+	pinctrl_pwm2: pwm2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SPDIF_RX__PWM2_OUT		0x116
+		 >;
+	};
+
+	touchscreen1_pins: ts1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI3_RXFS__GPIO4_IO28	0x19
+		>;
+	};
+};
+
+&pwm2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm2>;
+	status = "okay";
+};
+
+&lvds_backlight {
+	status = "okay";
+};
+
+&lvds_panel {
+	status = "okay";
+};
+
+&ldb {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	lvds-channel@0 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		fsl,data-mapping = "spwg";
+		fsl,data-width = <24>;
+		status = "okay";
+
+		port@1 {
+			reg = <1>;
+
+			lvds_out: endpoint {
+				remote-endpoint = <&panel_lvds_in>;
+			};
+		};
+	};
+};
+
+&ldb_phy {
+	status = "okay";
+};
+
+&lcdif2 {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-lvds.dtso b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-lvds.dtso
new file mode 100644
index 000000000000..2d3be71af246
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-lvds.dtso
@@ -0,0 +1,2 @@
+#include "overlay.h"
+#include "sbev-ucmimx8plus-lvds.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-mmc2.dtsi b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-mmc2.dtsi
new file mode 100644
index 000000000000..86aaf440d6b7
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-mmc2.dtsi
@@ -0,0 +1,76 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2024 CompuLab LTD.
+ */
+
+&{/} {
+	reg_usdhc2_vmmc: regulator-usdhc2 {
+		compatible = "regulator-fixed";
+		regulator-name = "VSD_3V3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		startup-delay-us = <100>;
+		off-on-delay-us = <12000>;
+	};
+};
+
+&iomuxc {
+	pinctrl_usdhc2_gpio: usdhc2grp-gpio {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD2_CD_B__GPIO2_IO12	0x1c4
+			MX8MP_IOMUXC_SD2_RESET_B__GPIO2_IO19	0x41
+		>;
+	};
+
+	pinctrl_usdhc2: usdhc2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK	0x190
+			MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD	0x1d0
+			MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0	0x1d0
+			MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1	0x1d0
+			MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2	0x1d0
+			MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3	0x1d0
+			MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT	0xc1
+		>;
+	};
+
+	pinctrl_usdhc2_100mhz: usdhc2grp-100mhz {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK	0x194
+			MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD	0x1d4
+			MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0	0x1d4
+			MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1	0x1d4
+			MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2	0x1d4
+			MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3	0x1d4
+			MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc1
+		>;
+	};
+
+	pinctrl_usdhc2_200mhz: usdhc2grp-200mhz {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK	0x196
+			MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD	0x1d6
+			MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0	0x1d6
+			MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1	0x1d6
+			MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2	0x1d6
+			MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3	0x1d6
+			MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc1
+		>;
+	};
+
+};
+
+&usdhc2 {
+	assigned-clocks = <&clk IMX8MP_CLK_USDHC2>;
+	assigned-clock-rates = <400000000>;
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
+	cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
+	vmmc-supply = <&reg_usdhc2_vmmc>;
+	bus-width = <4>;
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-mmc2.dtso b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-mmc2.dtso
new file mode 100644
index 000000000000..13300d688ee0
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-mmc2.dtso
@@ -0,0 +1,2 @@
+#include "overlay.h"
+#include "sbev-ucmimx8plus-mmc2.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p15_spi.dtsi b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p15_spi.dtsi
new file mode 100644
index 000000000000..b46104e109af
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p15_spi.dtsi
@@ -0,0 +1,37 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2024 CompuLab LTD.
+ */
+
+&iomuxc {
+	pinctrl_p15_ecspi2: p15_ecspi2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_ECSPI2_SCLK__ECSPI2_SCLK				0x82
+			MX8MP_IOMUXC_ECSPI2_MOSI__ECSPI2_MOSI				0x82
+			MX8MP_IOMUXC_ECSPI2_MISO__ECSPI2_MISO				0x82
+		>;
+	};
+
+	pinctrl_p15_ecspi2_cs: p15_ecspi2cs {
+		fsl,pins = <
+			MX8MP_IOMUXC_ECSPI2_SS0__GPIO5_IO13				0x40000
+		>;
+	};
+};
+
+&ecspi2 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	fsl,spi-num-chipselects = <1>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_p15_ecspi2>, <&pinctrl_p15_ecspi2_cs>;
+	cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
+	status = "okay";
+
+	spidev2_0: spidev2@0 {
+		reg = <0>;
+		compatible = "rohm,dh2228fv";
+		spi-max-frequency = <500000>;
+		status = "okay";
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p15_spi.dtso b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p15_spi.dtso
new file mode 100644
index 000000000000..26d2ad6e095f
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p15_spi.dtso
@@ -0,0 +1,7 @@
+#include "overlay.h"
+#include "sbev-ucmimx8plus-p15_spi.dtsi"
+
+/ {
+	model = "CompuLab MCM-iMX8M-Plus (p15_spi)";
+	compatible = "compulab,mcm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p16_i2c.dtsi b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p16_i2c.dtsi
new file mode 100644
index 000000000000..d86a43c7dc09
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p16_i2c.dtsi
@@ -0,0 +1,27 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2024 CompuLab LTD.
+ */
+
+&iomuxc {
+	pinctrl_i2c5_p17: i2c5_p17grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI5_MCLK__I2C5_SDA				0x400001c3
+			MX8MP_IOMUXC_SAI5_RXD0__I2C5_SCL				0x400001c3
+		>;
+	};
+};
+
+&i2c5 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	clock-frequency = <400000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c5_p17>;
+	status = "okay";
+	w1_ds2482: ds2482@18 {
+		compatible = "ds2482";
+		reg = <0x18>;
+		status = "okay";
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p16_i2c.dtso b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p16_i2c.dtso
new file mode 100644
index 000000000000..e9d7c29d1b2d
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p16_i2c.dtso
@@ -0,0 +1,7 @@
+#include "overlay.h"
+#include "sbev-ucmimx8plus-p16_i2c.dtsi"
+
+/ {
+	model = "CompuLab MCM-iMX8M-Plus (p16_i2c)";
+	compatible = "compulab,mcm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p17_can.dtsi b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p17_can.dtsi
new file mode 100644
index 000000000000..dad505ebad28
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p17_can.dtsi
@@ -0,0 +1,19 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2024 CompuLab LTD.
+ */
+
+&iomuxc {
+	pinctrl_p17_flexcan2: p17_flexcan2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI2_TXD0__CAN2_TX			0x154
+			MX8MP_IOMUXC_SAI2_MCLK__CAN2_RX			0x154
+		>;
+	};
+};
+
+&flexcan2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_p17_flexcan2>;
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p17_can.dtso b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p17_can.dtso
new file mode 100644
index 000000000000..036c7eb29a97
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p17_can.dtso
@@ -0,0 +1,8 @@
+#include "overlay.h"
+#include "sbev-ucmimx8plus-p17_can.dtsi"
+
+/ {
+	model = "CompuLab MCM-iMX8M-Plus (p17_can)";
+	compatible = "compulab,mcm-imx8m-plus", "fsl,imx8mp";
+};
+
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p18_gpio.dtsi b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p18_gpio.dtsi
new file mode 100644
index 000000000000..fe7064f55275
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p18_gpio.dtsi
@@ -0,0 +1,62 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2024 CompuLab LTD.
+ */
+
+&iomuxc {
+	pinctrl_gpio1_io0: gpio1_io0 {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO00__GPIO1_IO00	0x19
+		>;
+	};
+
+	pinctrl_gpio1_io1: gpio1_io1 {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO01__GPIO1_IO01	0x19
+		>;
+	};
+	pinctrl_gpio4_io25: gpio4_io25 {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI2_TXC__GPIO4_IO25	0x19
+		>;
+	};
+
+	pinctrl_gpio5_io20: gpio5_io20 {
+		fsl,pins = <
+			MX8MP_IOMUXC_I2C4_SCL__GPIO5_IO20	0x19
+		>;
+	};
+};
+
+&gpio1 {
+	gpio-line-names = "P18P4" , "P18P2";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_gpio1_io0>, <&pinctrl_gpio1_io1>;
+};
+
+&gpio4 {
+	gpio-line-names = "", "", "", "",
+			"", "", "", "",
+			"", "", "", "",
+			"", "", "", "",
+			"", "", "", "",
+			"", "", "", "",
+			"", "P18P6", "", "",
+			"", "", "", "";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_gpio4_io25>;
+};
+
+&gpio5 {
+	gpio-line-names = "", "", "", "",
+			"", "", "", "",
+			"", "", "", "",
+			"", "", "", "",
+			"", "", "", "",
+			"P18P3", "", "", "",
+			"", "", "", "",
+			"", "", "", "";
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_gpio5_io20>;
+};
+
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p18_gpio.dtso b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p18_gpio.dtso
new file mode 100644
index 000000000000..12990d5c146f
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p18_gpio.dtso
@@ -0,0 +1,7 @@
+#include "overlay.h"
+#include "sbev-ucmimx8plus-p18_gpio.dtsi"
+
+/ {
+	model = "CompuLab MCM-iMX8M-Plus (p18_gpio)";
+	compatible = "compulab,mcm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p19_uart-b.dtsi b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p19_uart-b.dtsi
new file mode 100644
index 000000000000..754812486e2b
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p19_uart-b.dtsi
@@ -0,0 +1,30 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2024 CompuLab LTD.
+ */
+
+&iomuxc {
+	pinctrl0_p19_uartb: set0_p19_uartb {
+		fsl,pins = <
+			MX8MP_IOMUXC_UART4_TXD__UART4_DCE_TX	0x140	/* P19P4 */
+			MX8MP_IOMUXC_UART4_RXD__UART4_DCE_RX	0x140	/* P19P2 */
+		>;
+	};
+
+	pinctrl1_p19_uartb: set1_p19_uartb {
+		fsl,pins = <
+			/* GPIO */
+			MX8MP_IOMUXC_UART4_TXD__GPIO5_IO29	0x19	/* gpio 147 */
+			MX8MP_IOMUXC_UART4_RXD__GPIO5_IO28	0x19	/* gpio 146 */
+
+		>;
+	};
+};
+
+&uart4 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl0_p19_uartb>;
+	assigned-clocks = <&clk IMX8MP_CLK_UART4>;
+	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_80M>;
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p19_uart-b.dtso b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p19_uart-b.dtso
new file mode 100644
index 000000000000..912545059c86
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p19_uart-b.dtso
@@ -0,0 +1,7 @@
+#include "overlay.h"
+#include "sbev-ucmimx8plus-p19_uart-b.dtsi"
+
+/ {
+	model = "CompuLab MCM-iMX8M-Plus (p19_uart-b)";
+	compatible = "compulab,mcm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p20_uart-a.dtsi b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p20_uart-a.dtsi
new file mode 100644
index 000000000000..b6e7a82d786f
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p20_uart-a.dtsi
@@ -0,0 +1,34 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2024 CompuLab LTD.
+ */
+
+&iomuxc {
+	pinctrl0_p20_uarta: set0_p20_uarta {
+		fsl,pins = <
+			MX8MP_IOMUXC_UART1_RXD__UART1_DCE_RX	0x140	/* P20P2 */
+			MX8MP_IOMUXC_UART1_TXD__UART1_DCE_TX	0x140	/* P20P4 */
+			/* flow control */
+			MX8MP_IOMUXC_UART3_TXD__UART1_DCE_RTS	0x140	/* P20P3 */
+			MX8MP_IOMUXC_UART3_RXD__UART1_DCE_CTS	0x140	/* P20P6 */
+		>;
+	};
+
+	pinctrl1_p20_uarta: set1_p20_uarta {
+		fsl,pins = <
+			/* GPIO */
+			MX8MP_IOMUXC_UART1_RXD__GPIO5_IO22	0x19	/* gpio 150 */
+			MX8MP_IOMUXC_UART1_TXD__GPIO5_IO23	0x19	/* gpio 151 */
+			MX8MP_IOMUXC_UART3_TXD__GPIO5_IO27	0x19	/* gpio 155 */
+			MX8MP_IOMUXC_UART3_RXD__GPIO5_IO26 	0x19	/* gpio 154 */
+		>;
+	};
+};
+
+&uart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl0_p20_uarta>;
+	assigned-clocks = <&clk IMX8MP_CLK_UART1>;
+	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_80M>;
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p20_uart-a.dtso b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p20_uart-a.dtso
new file mode 100644
index 000000000000..0383598f718d
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-p20_uart-a.dtso
@@ -0,0 +1,7 @@
+#include "overlay.h"
+#include "sbev-ucmimx8plus-p20_uart-a.dtsi"
+
+/ {
+	model = "CompuLab MCM-iMX8M-Plus (p20_uart-a)";
+	compatible = "compulab,mcm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-wm8962.dtsi b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-wm8962.dtsi
new file mode 100644
index 000000000000..1a464c56252a
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-wm8962.dtsi
@@ -0,0 +1,88 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2024 CompuLab LTD.
+ */
+
+&{/} {
+	reg_audio_pwr: regulator-audio-pwr {
+		compatible = "regulator-fixed";
+		regulator-name = "audio-pwr";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		enable-active-high;
+		regulator-always-on;
+	};
+
+	sound-wm8962 {
+		compatible = "fsl,imx-audio-wm8962x";
+		model = "wm8962-audio";
+		audio-cpu = <&sai3>;
+		audio-codec = <&codec>;
+		hp-det-gpio = <&gpio4 22 0>;
+		audio-routing =
+			"Headphone Jack", "HPOUTL",
+			"Headphone Jack", "HPOUTR",
+			"Ext Spk", "SPKOUTL",
+			"Ext Spk", "SPKOUTR",
+			"AMIC", "MICBIAS",
+			"IN1L", "AMIC",
+			"IN1R", "AMIC";
+	};
+};
+
+&i2c3 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	codec: wm8962@1a {
+		compatible = "wlf,wm8962";
+		reg = <0x1a>;
+		clocks = <&audio_blk_ctrl IMX8MP_CLK_AUDIOMIX_SAI3_MCLK1>;
+		DCVDD-supply = <&reg_audio_pwr>;
+		DBVDD-supply = <&reg_audio_pwr>;
+		AVDD-supply = <&reg_audio_pwr>;
+		CPVDD-supply = <&reg_audio_pwr>;
+		MICVDD-supply = <&reg_audio_pwr>;
+		PLLVDD-supply = <&reg_audio_pwr>;
+		SPKVDD1-supply = <&reg_audio_pwr>;
+		SPKVDD2-supply = <&reg_audio_pwr>;
+		gpio-cfg = <
+			0x0000 /* 0:Default */
+			0x0000 /* 1:Default */
+			0x0000 /* 2:FN_DMICCLK */
+			0x0000 /* 3:Default */
+			0x0000 /* 4:FN_DMICCDAT */
+			0x0000 /* 5:Default */
+		>;
+		status = "okay";
+	};
+};
+
+&sai3 {
+	#sound-dai-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sai3>;
+	assigned-clocks = <&clk IMX8MP_CLK_SAI3>;
+	assigned-clock-parents = <&clk IMX8MP_AUDIO_PLL1_OUT>;
+	assigned-clock-rates = <12288000>;
+	clocks = <&audio_blk_ctrl IMX8MP_CLK_AUDIOMIX_SAI3_IPG>, <&clk IMX8MP_CLK_DUMMY>,
+		 <&audio_blk_ctrl IMX8MP_CLK_AUDIOMIX_SAI3_MCLK1>, <&clk IMX8MP_CLK_DUMMY>,
+		 <&clk IMX8MP_CLK_DUMMY>;
+	clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
+	fsl,sai-mclk-direction-output;
+	status = "okay";
+};
+
+&iomuxc {
+	pinctrl_sai3: sai3grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI3_TXFS__AUDIOMIX_SAI3_TX_SYNC	0xd6
+			MX8MP_IOMUXC_SAI3_TXC__AUDIOMIX_SAI3_TX_BCLK	0xd6
+			MX8MP_IOMUXC_SAI3_RXD__AUDIOMIX_SAI3_RX_DATA00	0xd6
+			MX8MP_IOMUXC_SAI3_TXD__AUDIOMIX_SAI3_TX_DATA00	0xd6
+			MX8MP_IOMUXC_SAI3_MCLK__AUDIOMIX_SAI3_MCLK	0xd6
+			MX8MP_IOMUXC_SAI2_RXC__GPIO4_IO22		0xd6
+		>;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-wm8962.dtso b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-wm8962.dtso
new file mode 100644
index 000000000000..8770ee6e8b5e
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus-wm8962.dtso
@@ -0,0 +1,2 @@
+#include "overlay.h"
+#include "sbev-ucmimx8plus-wm8962.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus.dtsi b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus.dtsi
new file mode 100644
index 000000000000..908f5c3dea11
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus.dtsi
@@ -0,0 +1,37 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2024 CompuLab LTD.
+ */
+
+&{/} {
+	usb_power: regulator-usbpower {
+		compatible = "regulator-fixed";
+		regulator-name = "usb-power-en";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&pca9555 1 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		regulator-always-on;
+	};
+};
+
+&i2c3 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	pca9555:pca9555@20 {
+		compatible = "nxp,pca9555";
+		gpio-controller;
+		#gpio-cells = <2>;
+		reg = <0x20>;
+		status = "okay";
+	};
+
+	eeprom@54 {
+		compatible = "atmel,24c08";
+		reg = <0x54>;
+		pagesize = <16>;
+		status = "okay";
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus.dtso b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus.dtso
new file mode 100644
index 000000000000..3ee8f38403f9
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/sbev-ucmimx8plus.dtso
@@ -0,0 +1,2 @@
+#include "overlay.h"
+#include "sbev-ucmimx8plus.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus-hdmi-overlay.dtso b/arch/arm64/boot/dts/compulab/som-imx8m-plus-hdmi-overlay.dtso
new file mode 100644
index 000000000000..90ea1a4be175
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus-hdmi-overlay.dtso
@@ -0,0 +1,5 @@
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/gpio/gpio.h>
+#include "som-imx8m-plus-hdmi.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus-hdmi.dts b/arch/arm64/boot/dts/compulab/som-imx8m-plus-hdmi.dts
new file mode 100644
index 000000000000..b77bb60e20f4
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus-hdmi.dts
@@ -0,0 +1,23 @@
+/*
+ * Copyright 2021 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+
+#include "som-imx8m-plus-headless.dts"
+#include "som-imx8m-plus-hdmi.dtsi"
+
+/ {
+	model = "CompuLab SOM-iMX8M-Plus (hdmi)";
+	compatible = "compulab,som-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus-hdmi.dtsi b/arch/arm64/boot/dts/compulab/som-imx8m-plus-hdmi.dtsi
new file mode 100644
index 000000000000..99d703296299
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus-hdmi.dtsi
@@ -0,0 +1,26 @@
+&irqsteer_hdmi {
+	status = "okay";
+};
+
+&hdmi_blk_ctrl {
+	status = "okay";
+};
+
+&hdmi_pavi {
+	status = "okay";
+};
+
+&hdmi {
+	status = "okay";
+};
+
+&hdmiphy {
+	status = "okay";
+};
+
+&lcdif3 {
+	status = "okay";
+
+	thres-low  = <1 2>;             /* (FIFO * 1 / 2) */
+	thres-high = <3 4>;             /* (FIFO * 3 / 4) */
+};
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus-headless.dts b/arch/arm64/boot/dts/compulab/som-imx8m-plus-headless.dts
new file mode 100644
index 000000000000..858430d1a144
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus-headless.dts
@@ -0,0 +1,25 @@
+/*
+ * Copyright 2021 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+
+#include <dt-bindings/usb/pd.h>
+#include "../freescale/imx8mp.dtsi"
+#include "som-imx8m-plus-pinctrl.dtsi"
+#include "som-imx8m-plus.dtsi"
+
+/ {
+	model = "CompuLab SOM-iMX8M-Plus (headless)";
+	compatible = "compulab,som-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus-lvds-overlay.dtso b/arch/arm64/boot/dts/compulab/som-imx8m-plus-lvds-overlay.dtso
new file mode 100644
index 000000000000..280a458314d9
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus-lvds-overlay.dtso
@@ -0,0 +1,5 @@
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/gpio/gpio.h>
+#include "som-imx8m-plus-lvds.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus-lvds.dts b/arch/arm64/boot/dts/compulab/som-imx8m-plus-lvds.dts
new file mode 100644
index 000000000000..a3189727dfe5
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus-lvds.dts
@@ -0,0 +1,23 @@
+/*
+ * Copyright 2021 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+
+#include "som-imx8m-plus-headless.dts"
+#include "som-imx8m-plus-lvds.dtsi"
+
+/ {
+	model = "CompuLab SOM-iMX8M-Plus (lvds)";
+	compatible = "compulab,som-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus-lvds.dtsi b/arch/arm64/boot/dts/compulab/som-imx8m-plus-lvds.dtsi
new file mode 100644
index 000000000000..bd8abe9337e8
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus-lvds.dtsi
@@ -0,0 +1,19 @@
+&lvds_backlight {
+	status = "okay";
+};
+
+&lvds_panel {
+	status = "okay";
+};
+
+&ldb {
+	status = "okay";
+};
+
+&ldb_phy {
+	status = "okay";
+};
+
+&lcdif2 {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus-mipi-overlay.dtso b/arch/arm64/boot/dts/compulab/som-imx8m-plus-mipi-overlay.dtso
new file mode 100644
index 000000000000..adecb161fe82
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus-mipi-overlay.dtso
@@ -0,0 +1,5 @@
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/gpio/gpio.h>
+#include "som-imx8m-plus-mipi.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus-mipi.dts b/arch/arm64/boot/dts/compulab/som-imx8m-plus-mipi.dts
new file mode 100644
index 000000000000..c5a95d8df518
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus-mipi.dts
@@ -0,0 +1,23 @@
+/*
+ * Copyright 2021 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+
+#include "som-imx8m-plus-headless.dts"
+#include "som-imx8m-plus-mipi.dtsi"
+
+/ {
+	model = "CompuLab SOM-iMX8M-Plus (mipi)";
+	compatible = "compulab,som-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus-mipi.dtsi b/arch/arm64/boot/dts/compulab/som-imx8m-plus-mipi.dtsi
new file mode 100644
index 000000000000..45256f2c580c
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus-mipi.dtsi
@@ -0,0 +1,19 @@
+&pwm1 {
+	status = "okay";
+};
+
+&dsi_backlight {
+	status = "okay";
+};
+
+&mipi_dsi {
+	status = "okay";
+};
+
+&mipi_panel {
+		status = "okay";
+};
+
+&lcdif1 {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus-pinctrl.dtsi b/arch/arm64/boot/dts/compulab/som-imx8m-plus-pinctrl.dtsi
new file mode 100644
index 000000000000..8b63bc57632e
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus-pinctrl.dtsi
@@ -0,0 +1,436 @@
+&iomuxc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog>;
+
+	pinctrl_hog: hoggrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_HDMI_DDC_SCL__HDMIMIX_HDMI_SCL	0x400001c2
+			MX8MP_IOMUXC_HDMI_DDC_SDA__HDMIMIX_HDMI_SDA	0x400001c2
+			MX8MP_IOMUXC_HDMI_HPD__HDMIMIX_HDMI_HPD		0x40000010
+			MX8MP_IOMUXC_HDMI_CEC__HDMIMIX_HDMI_CEC		0x40000010
+			MX8MP_IOMUXC_GPIO1_IO15__CCM_CLKO2		0x50
+		>;
+	};
+
+	pinctrl_pwm1: pwm1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SPDIF_EXT_CLK__PWM1_OUT	0x116
+		>;
+	};
+
+	pinctrl_pwm2: pwm2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SPDIF_RX__PWM2_OUT		0x116
+		 >;
+	};
+
+	pinctrl_ecspi2: ecspi2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_ECSPI2_SCLK__ECSPI2_SCLK		0x82
+			MX8MP_IOMUXC_ECSPI2_MOSI__ECSPI2_MOSI		0x82
+			MX8MP_IOMUXC_ECSPI2_MISO__ECSPI2_MISO		0x82
+		>;
+	};
+
+	pinctrl_ecspi2_cs: ecspi2cs {
+		fsl,pins = <
+			MX8MP_IOMUXC_ECSPI2_SS0__GPIO5_IO13		0x40000
+		>;
+	};
+
+	pinctrl_eqos: eqosgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_ENET_MDC__ENET_QOS_MDC	0x2
+			MX8MP_IOMUXC_ENET_MDIO__ENET_QOS_MDIO	0x2
+			MX8MP_IOMUXC_ENET_RD0__ENET_QOS_RGMII_RD0	0x90
+			MX8MP_IOMUXC_ENET_RD1__ENET_QOS_RGMII_RD1	0x90
+			MX8MP_IOMUXC_ENET_RD2__ENET_QOS_RGMII_RD2	0x90
+			MX8MP_IOMUXC_ENET_RD3__ENET_QOS_RGMII_RD3	0x90
+			MX8MP_IOMUXC_ENET_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK	0x90
+			MX8MP_IOMUXC_ENET_RX_CTL__ENET_QOS_RGMII_RX_CTL	0x90
+			MX8MP_IOMUXC_ENET_TD0__ENET_QOS_RGMII_TD0		0x16
+			MX8MP_IOMUXC_ENET_TD1__ENET_QOS_RGMII_TD1		0x16
+			MX8MP_IOMUXC_ENET_TD2__ENET_QOS_RGMII_TD2		0x16
+			MX8MP_IOMUXC_ENET_TD3__ENET_QOS_RGMII_TD3		0x16
+			MX8MP_IOMUXC_ENET_TX_CTL__ENET_QOS_RGMII_TX_CTL	0x16
+			MX8MP_IOMUXC_ENET_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK	0x16
+			MX8MP_IOMUXC_GPIO1_IO10__GPIO1_IO10     0x10
+		>;
+	};
+
+	pinctrl_fec: fecgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI1_RXD2__ENET1_MDC		0x2
+			MX8MP_IOMUXC_SAI1_RXD3__ENET1_MDIO		0x2
+			MX8MP_IOMUXC_SAI1_RXD4__ENET1_RGMII_RD0		0x90
+			MX8MP_IOMUXC_SAI1_RXD5__ENET1_RGMII_RD1		0x90
+			MX8MP_IOMUXC_SAI1_RXD6__ENET1_RGMII_RD2		0x90
+			MX8MP_IOMUXC_SAI1_RXD7__ENET1_RGMII_RD3		0x90
+			MX8MP_IOMUXC_SAI1_TXC__ENET1_RGMII_RXC		0x90
+			MX8MP_IOMUXC_SAI1_TXFS__ENET1_RGMII_RX_CTL	0x90
+			MX8MP_IOMUXC_SAI1_TXD0__ENET1_RGMII_TD0		0x16
+			MX8MP_IOMUXC_SAI1_TXD1__ENET1_RGMII_TD1		0x16
+			MX8MP_IOMUXC_SAI1_TXD2__ENET1_RGMII_TD2		0x16
+			MX8MP_IOMUXC_SAI1_TXD3__ENET1_RGMII_TD3		0x16
+			MX8MP_IOMUXC_SAI1_TXD4__ENET1_RGMII_TX_CTL	0x16
+			MX8MP_IOMUXC_SAI1_TXD5__ENET1_RGMII_TXC		0x16
+			MX8MP_IOMUXC_SAI2_TXFS__GPIO4_IO24		0x10
+		>;
+	};
+
+	pinctrl_flexcan1: flexcan1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI2_RXC__CAN1_TX          0x154
+			MX8MP_IOMUXC_SAI2_TXC__CAN1_RX          0x154
+		>;
+	};
+
+	pinctrl_flexcan2: flexcan2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI2_TXD0__CAN2_TX          0x154
+			MX8MP_IOMUXC_SAI2_MCLK__CAN2_RX          0x154
+		>;
+	};
+
+	pinctrl_flexcan1_reg: flexcan1reggrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD1_DATA4__GPIO2_IO06	0x154	/* CAN1_STBY */
+		>;
+	};
+
+	pinctrl_flexcan2_reg: flexcan2reggrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD1_DATA5__GPIO2_IO07	0x154	/* CAN2_STBY */
+		>;
+	};
+
+	pinctrl_flexspi0: flexspi0grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_NAND_ALE__FLEXSPI_A_SCLK		0x1c2
+			MX8MP_IOMUXC_NAND_CE0_B__FLEXSPI_A_SS0_B	0x82
+			MX8MP_IOMUXC_NAND_DATA00__FLEXSPI_A_DATA00	0x82
+			MX8MP_IOMUXC_NAND_DATA01__FLEXSPI_A_DATA01	0x82
+			MX8MP_IOMUXC_NAND_DATA02__FLEXSPI_A_DATA02	0x82
+			MX8MP_IOMUXC_NAND_DATA03__FLEXSPI_A_DATA03	0x82
+		>;
+	};
+
+	pinctrl_gpio_led: gpioledgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO12__GPIO1_IO12	0x140
+		>;
+	};
+
+	pinctrl_i2c1: i2c1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_I2C1_SCL__I2C1_SCL		0x400001c2
+			MX8MP_IOMUXC_I2C1_SDA__I2C1_SDA		0x400001c2
+		>;
+	};
+
+	pinctrl_i2c2: i2c2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_I2C2_SCL__I2C2_SCL			0x400001c2
+			MX8MP_IOMUXC_I2C2_SDA__I2C2_SDA			0x400001c2
+		>;
+	};
+
+	pinctrl_i2c3: i2c3grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_I2C3_SCL__I2C3_SCL			0x400001c2
+			MX8MP_IOMUXC_I2C3_SDA__I2C3_SDA			0x400001c2
+		>;
+	};
+
+	pinctrl_i2c4: i2c4grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_I2C4_SCL__I2C4_SCL			0x400001c2
+			MX8MP_IOMUXC_I2C4_SDA__I2C4_SDA			0x400001c2
+		>;
+	};
+
+	pinctrl_i2c5: i2c5grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI5_MCLK__I2C5_SDA		0x400001c2
+			MX8MP_IOMUXC_SAI5_RXD0__I2C5_SCL		0x400001c2
+		>;
+	};
+
+	pinctrl_i2c6: i2c6grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI5_RXFS__I2C6_SCL		0x400001c2
+			MX8MP_IOMUXC_SAI5_RXC__I2C6_SDA			0x400001c2
+		>;
+	};
+
+	pinctrl_mipi_dsi_en: mipi_dsi_en {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO08__GPIO1_IO08	0x16
+		>;
+	};
+
+	pinctrl_pcie: pciegrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_I2C4_SCL__PCIE_CLKREQ_B		0x60 /* open drain, pull up */
+			MX8MP_IOMUXC_SD1_DATA4__GPIO2_IO06		0x40
+			MX8MP_IOMUXC_SD1_DATA5__GPIO2_IO07		0x40
+		>;
+	};
+
+	pinctrl_pmic: pmicirq {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO03__GPIO1_IO03	0x000001c0
+		>;
+	};
+
+	pinctrl_typec: typec1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI1_TXD7__GPIO4_IO19	0x1c4
+		>;
+	};
+
+	pinctrl_typec_mux: typec1muxgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI1_MCLK__GPIO4_IO20	0x16
+		>;
+	};
+
+	pinctrl_pdm: pdmgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI5_RXC__AUDIOMIX_PDM_CLK		0xd6
+			MX8MP_IOMUXC_SAI5_RXD0__AUDIOMIX_PDM_BIT_STREAM00	0xd6
+			MX8MP_IOMUXC_SAI5_RXD1__AUDIOMIX_PDM_BIT_STREAM01	0xd6
+			MX8MP_IOMUXC_SAI5_RXD2__AUDIOMIX_PDM_BIT_STREAM02	0xd6
+			MX8MP_IOMUXC_SAI5_RXD3__AUDIOMIX_PDM_BIT_STREAM03	0xd6
+		>;
+	};
+
+	pinctrl_sai2: sai2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI2_TXC__AUDIOMIX_SAI2_TX_BCLK	0xd6
+			MX8MP_IOMUXC_SAI2_TXFS__AUDIOMIX_SAI2_TX_SYNC	0xd6
+			MX8MP_IOMUXC_SAI2_TXD0__AUDIOMIX_SAI2_TX_DATA00	0xd6
+			MX8MP_IOMUXC_SAI2_RXD0__AUDIOMIX_SAI2_RX_DATA00	0xd6
+		>;
+	};
+
+	pinctrl_sai3: sai3grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI3_TXFS__AUDIOMIX_SAI3_TX_SYNC	0xd6
+			MX8MP_IOMUXC_SAI3_TXC__AUDIOMIX_SAI3_TX_BCLK	0xd6
+			MX8MP_IOMUXC_SAI3_RXD__AUDIOMIX_SAI3_RX_DATA00	0xd6
+			MX8MP_IOMUXC_SAI3_TXD__AUDIOMIX_SAI3_TX_DATA00	0xd6
+			MX8MP_IOMUXC_SAI3_MCLK__AUDIOMIX_SAI3_MCLK	0xd6
+			MX8MP_IOMUXC_SAI3_RXFS__GPIO4_IO28		0xd6
+			MX8MP_IOMUXC_SAI3_RXC__GPIO4_IO29		0xd6
+		>;
+	};
+
+	pinctrl_i2c2_synaptics_dsx_io: synaptics_dsx_iogrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO09__GPIO1_IO09		0x16
+		>;
+	};
+
+	pinctrl_uart1: uart1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_UART1_RXD__UART1_DCE_RX	0x140
+			MX8MP_IOMUXC_UART1_TXD__UART1_DCE_TX	0x140
+			MX8MP_IOMUXC_UART3_RXD__UART1_DCE_CTS	0x140
+			MX8MP_IOMUXC_UART3_TXD__UART1_DCE_RTS	0x140
+		>;
+	};
+
+	pinctrl_uart2: uart2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_UART2_RXD__UART2_DCE_RX	0x140
+			MX8MP_IOMUXC_UART2_TXD__UART2_DCE_TX	0x140
+		>;
+	};
+
+	pinctrl_uart3: uart3grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_ECSPI1_SCLK__UART3_DCE_RX		0x140
+			MX8MP_IOMUXC_ECSPI1_MOSI__UART3_DCE_TX		0x140
+			MX8MP_IOMUXC_ECSPI1_SS0__UART3_DCE_RTS		0x140
+			MX8MP_IOMUXC_ECSPI1_MISO__UART3_DCE_CTS		0x140
+		>;
+	};
+
+	pinctrl_usb1_vbus: usb1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO14__GPIO1_IO14	0x19
+		>;
+	};
+
+	pinctrl_usdhc1_gpio: usdhc1grp-gpio {
+		fsl,pins = <
+			/* WLAN_PD/marvell_PDn */
+			MX8MP_IOMUXC_GPIO1_IO00__GPIO1_IO00	0x10
+			/* WAKE_WLAN_IN/marvell_GPIO27 */
+			MX8MP_IOMUXC_GPIO1_IO01__GPIO1_IO01	0x10
+			/* WAKE_WLAN_OUT/marvell_GPIO14 */
+			MX8MP_IOMUXC_GPIO1_IO13__GPIO1_IO13	0x10
+		>;
+	};
+
+	pinctrl_usdhc1: usdhc1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD1_CLK__USDHC1_CLK	0x190
+			MX8MP_IOMUXC_SD1_CMD__USDHC1_CMD	0x1d0
+			MX8MP_IOMUXC_SD1_DATA0__USDHC1_DATA0	0x1d0
+			MX8MP_IOMUXC_SD1_DATA1__USDHC1_DATA1	0x1d0
+			MX8MP_IOMUXC_SD1_DATA2__USDHC1_DATA2	0x1d0
+			MX8MP_IOMUXC_SD1_DATA3__USDHC1_DATA3	0x1d0
+		>;
+	};
+
+	pinctrl_usdhc1_100mhz: usdhc1grp-100mhz {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD1_CLK__USDHC1_CLK	0x194
+			MX8MP_IOMUXC_SD1_CMD__USDHC1_CMD	0x1d4
+			MX8MP_IOMUXC_SD1_DATA0__USDHC1_DATA0	0x1d4
+			MX8MP_IOMUXC_SD1_DATA1__USDHC1_DATA1	0x1d4
+			MX8MP_IOMUXC_SD1_DATA2__USDHC1_DATA2	0x1d4
+			MX8MP_IOMUXC_SD1_DATA3__USDHC1_DATA3	0x1d4
+		>;
+	};
+
+	pinctrl_usdhc1_200mhz: usdhc1grp-200mhz {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD1_CLK__USDHC1_CLK	0x196
+			MX8MP_IOMUXC_SD1_CMD__USDHC1_CMD	0x1d6
+			MX8MP_IOMUXC_SD1_DATA0__USDHC1_DATA0	0x1d6
+			MX8MP_IOMUXC_SD1_DATA1__USDHC1_DATA1	0x1d6
+			MX8MP_IOMUXC_SD1_DATA2__USDHC1_DATA2	0x1d6
+			MX8MP_IOMUXC_SD1_DATA3__USDHC1_DATA3	0x1d6
+		>;
+	};
+
+	pinctrl_usdhc2_gpio: usdhc2grp-gpio {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD2_CD_B__GPIO2_IO12 	0x1c4
+			MX8MP_IOMUXC_SD2_RESET_B__GPIO2_IO19	0x40
+		>;
+	};
+
+	pinctrl_usdhc2: usdhc2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK	0x190
+			MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD	0x1d0
+			MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0	0x1d0
+			MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1	0x1d0
+			MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2	0x1d0
+			MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3	0x1d0
+			MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT	0xc0
+		>;
+	};
+
+	pinctrl_usdhc2_100mhz: usdhc2grp-100mhz {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK	0x194
+			MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD	0x1d4
+			MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0	0x1d4
+			MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1	0x1d4
+			MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2	0x1d4
+			MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3	0x1d4
+			MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc0
+		>;
+	};
+
+	pinctrl_usdhc2_200mhz: usdhc2grp-200mhz {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK	0x196
+			MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD	0x1d6
+			MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0	0x1d6
+			MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1	0x1d6
+			MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2	0x1d6
+			MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3	0x1d6
+			MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc0
+		>;
+	};
+
+	pinctrl_usdhc3: usdhc3grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK	0x190
+			MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD	0x1d0
+			MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0	0x1d0
+			MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1	0x1d0
+			MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2	0x1d0
+			MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3	0x1d0
+			MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4	0x1d0
+			MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5	0x1d0
+			MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6	0x1d0
+			MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7	0x1d0
+			MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE	0x190
+		>;
+	};
+
+	pinctrl_usdhc3_100mhz: usdhc3grp-100mhz {
+		fsl,pins = <
+			MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK	0x194
+			MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD	0x1d4
+			MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0	0x1d4
+			MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1	0x1d4
+			MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2	0x1d4
+			MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3	0x1d4
+			MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4	0x1d4
+			MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5	0x1d4
+			MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6	0x1d4
+			MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7	0x1d4
+			MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE	0x194
+		>;
+	};
+
+	pinctrl_usdhc3_200mhz: usdhc3grp-200mhz {
+		fsl,pins = <
+			MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK	0x196
+			MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD	0x1d6
+			MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0	0x1d6
+			MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1	0x1d6
+			MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2	0x1d6
+			MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3	0x1d6
+			MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4	0x1d6
+			MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5	0x1d6
+			MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6	0x1d6
+			MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7	0x1d6
+			MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE	0x196
+		>;
+	};
+
+	pinctrl_wdog: wdoggrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO02__WDOG1_WDOG_B	0xc6
+		>;
+	};
+
+	pinctrl_csi0_pwn: csi0_pwn_grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD1_STROBE__GPIO2_IO11	0x10
+		>;
+	};
+
+	pinctrl_csi_mclk: csi_mclk_grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO15__CCM_CLKO2	0x50
+		>;
+	};
+
+	touchscreen_pins: tsgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD1_DATA6__GPIO2_IO08	0x00
+		>;
+	};
+
+	touchscreen1_pins: ts1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD2_WP__GPIO2_IO20		0x00
+		>;
+	};
+
+	pinctrl_3v3_exp: exp1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD1_STROBE__GPIO2_IO11	0x10
+		>;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus-rpmsg.dts b/arch/arm64/boot/dts/compulab/som-imx8m-plus-rpmsg.dts
new file mode 100644
index 000000000000..4b16758d514f
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus-rpmsg.dts
@@ -0,0 +1,23 @@
+/*
+ * Copyright 2022 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+
+#include "som-imx8m-plus.dts"
+#include "compulab-imx8m-plus-rpmsg.dtsi"
+
+/ {
+	model = "CompuLab SOM-iMX8M-Plus (rpmsg)";
+	compatible = "compulab,som-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus-thermal.dts b/arch/arm64/boot/dts/compulab/som-imx8m-plus-thermal.dts
new file mode 100644
index 000000000000..7b1b385924a2
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus-thermal.dts
@@ -0,0 +1,23 @@
+/*
+ * Copyright 2021 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+
+#include "som-imx8m-plus.dts"
+#include "compulab-imx8m-plus-thermal.dtsi"
+
+/ {
+	model = "CompuLab SOM-iMX8M-Plus (thermal)";
+	compatible = "compulab,som-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus-usbdev.dts b/arch/arm64/boot/dts/compulab/som-imx8m-plus-usbdev.dts
new file mode 100644
index 000000000000..6c9a123fe6d8
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus-usbdev.dts
@@ -0,0 +1,23 @@
+/*
+ * Copyright 2021 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+
+#include "som-imx8m-plus.dts"
+#include "ucm-imx8m-plus-usbdev.dtsi"
+
+/ {
+	model = "CompuLab SOM-iMX8M-Plus (usbdev)";
+	compatible = "compulab,som-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus.dts b/arch/arm64/boot/dts/compulab/som-imx8m-plus.dts
new file mode 100644
index 000000000000..9760c64be16b
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus.dts
@@ -0,0 +1,16 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2021 CompuLab
+ */
+
+/dts-v1/;
+
+#include "som-imx8m-plus-headless.dts"
+#include "som-imx8m-plus-mipi.dtsi"
+#include "som-imx8m-plus-lvds.dtsi"
+#include "som-imx8m-plus-hdmi.dtsi"
+
+/ {
+	model = "CompuLab SOM-iMX8M-Plus, multiple displays";
+	compatible = "compulab,som-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus.dtsi b/arch/arm64/boot/dts/compulab/som-imx8m-plus.dtsi
new file mode 100644
index 000000000000..a63f1dc1e2f6
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus.dtsi
@@ -0,0 +1,921 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2021 CompuLab
+ */
+
+#include <dt-bindings/phy/phy-imx8-pcie.h>
+
+/ {
+	aliases {
+		ethphy0 = &ethphy0;
+		ethphy1 = &ethphy1;
+	};
+
+	chosen {
+		stdout-path = &uart2;
+	};
+
+	leds {
+		compatible = "gpio-leds";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_gpio_led>;
+
+		heartbeat-led {
+			label = "Heartbeat";
+			gpios = <&gpio1 12 GPIO_ACTIVE_LOW>;
+			linux,default-trigger = "heartbeat";
+		};
+	};
+
+	reg_can1_stby: regulator-can1-stby {
+		compatible = "regulator-fixed";
+		regulator-name = "can1-stby";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_flexcan1_reg>;
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio2 6 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+	};
+
+	reg_can2_stby: regulator-can2-stby {
+		compatible = "regulator-fixed";
+		regulator-name = "can2-stby";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_flexcan2_reg>;
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio2 7 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+	};
+
+	reg_usb1_host_vbus: regulator-usb1-vbus {
+		compatible = "regulator-fixed";
+		regulator-name = "usb1_host_vbus";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_usb1_vbus>;
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+		gpio = <&gpio1 14 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		regulator-always-on;
+	};
+
+	reg_usdhc1_vmmc: regulator-usdhc1 {
+		compatible = "regulator-fixed";
+		regulator-name = "usdhc1_vmmc";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio1 0 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		startup-delay-us = <100>;
+		off-on-delay-us = <12000>;
+	};
+
+	reg_usdhc2_vmmc: regulator-usdhc2 {
+		compatible = "regulator-fixed";
+		regulator-name = "VSD_3V3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		startup-delay-us = <100>;
+		off-on-delay-us = <12000>;
+	};
+
+	reg_3v3_exp: regulator-3v3-exp {
+		compatible = "regulator-fixed";
+		regulator-name = "3V3_EXP";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_3v3_exp>;
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+		gpio = <&gpio2 11 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		regulator-always-on;
+	};
+
+	sound-hdmi {
+		compatible = "fsl,imx-audio-hdmi";
+		model = "audio-hdmi";
+		audio-cpu = <&aud2htx>;
+		hdmi-out;
+		constraint-rate = <44100>,
+				<88200>,
+				<176400>,
+				<32000>,
+				<48000>,
+				<96000>,
+				<192000>;
+		status = "okay";
+	};
+
+	sound-micfil {
+		compatible = "fsl,imx-audio-card";
+		model = "imx-audio-micfil";
+		pri-dai-link {
+			link-name = "micfil hifi";
+			format = "i2s";
+			cpu {
+				sound-dai = <&micfil>;
+			};
+		};
+	};
+
+	sound-xcvr {
+		compatible = "fsl,imx-audio-card";
+		model = "imx-audio-xcvr";
+		pri-dai-link {
+			link-name = "XCVR PCM";
+			cpu {
+				sound-dai = <&xcvr>;
+			};
+		};
+	};
+
+	dsi_backlight: dsi_backlight {
+		compatible = "pwm-backlight";
+		pwms = <&pwm1 0 3000000 0>;
+
+		brightness-levels = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
+					17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
+					33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48
+					49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
+					65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80
+					81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96
+					97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112
+					113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128
+					129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144
+					145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160
+					161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176
+					177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192
+					193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208
+					209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224
+					225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240
+					241 242 243 244 245 246 247 248 249 250 251 252 253 254 255>;
+		default-brightness-level = <222>;
+		status = "disabled";
+	};
+
+	lvds_backlight: lvds_backlight {
+		compatible = "pwm-backlight";
+		pwms = <&pwm2 0 3000000 0>;
+
+		brightness-levels = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
+					17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
+					33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48
+					49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
+					65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80
+					81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96
+					97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112
+					113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128
+					129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144
+					145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160
+					161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176
+					177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192
+					193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208
+					209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224
+					225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240
+					241 242 243 244 245 246 247 248 249 250 251 252 253 254 255>;
+		default-brightness-level = <222>;
+		status = "disabled";
+	};
+
+	lvds_panel: lvds_panel {
+		compatible = "boe,hv070wsa-100";
+		backlight = <&lvds_backlight>;
+		enable-gpios = <&pca9555 6 GPIO_ACTIVE_HIGH>;
+		status = "disabled";
+
+		port {
+			panel_lvds_in: endpoint {
+				remote-endpoint = <&lvds_out>;
+			};
+		};
+	};
+
+	simple_sound: sound {
+		compatible = "simple-audio-card";
+		simple-audio-card,name = "som-imx8m-plus";
+		simple-audio-card,widgets =
+			"Headphone", "Headphone Jack",
+			"Line", "Line Out",
+			"Microphone", "Mic Jack",
+			"Line", "Line In";
+		simple-audio-card,routing =
+			"Headphone Jack", "RHPOUT",
+			"Headphone Jack", "LHPOUT",
+			"MICIN", "Mic Bias",
+			"Mic Bias", "Mic Jack";
+		simple-audio-card,format = "i2s";
+		simple-audio-card,bitclock-master = <&sound_master>;
+		simple-audio-card,frame-master = <&sound_master>;
+
+		sound_master: simple-audio-card,cpu {
+			sound-dai = <&sai3>;
+			system-clock-frequency = <0>;
+			system-clock-direction = "out";
+		};
+
+		sound_codec: simple-audio-card,codec {
+			sound-dai = <&wm8731>;
+			system-clock-direction = "in";
+			system-clock-type = "mclk";
+		};
+	};
+
+	pcie0_refclk: pcie0-refclk {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <100000000>;
+	};
+};
+
+&A53_0 {
+	cpu-supply = <&buck2>;
+};
+
+&A53_1 {
+	cpu-supply = <&buck2>;
+};
+
+&A53_2 {
+	cpu-supply = <&buck2>;
+};
+
+&A53_3 {
+	cpu-supply = <&buck2>;
+};
+
+&pwm1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm1>;
+	status = "disabled";
+};
+
+&pwm2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm2>;
+	status = "okay";
+};
+
+&aud2htx {
+	status = "okay";
+};
+
+&ecspi2 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	fsl,spi-num-chipselects = <1>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi2 &pinctrl_ecspi2_cs>;
+	cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
+	status = "okay";
+
+	spidev1: spi@0 {
+		reg = <0>;
+		compatible = "rohm,dh2228fv";
+		spi-max-frequency = <500000>;
+	};
+};
+
+&eqos {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_eqos>;
+	phy-mode = "rgmii-id";
+	phy-handle = <&ethphy1>;
+	snps,force_thresh_dma_mode;
+	snps,mtl-tx-config = <&mtl_tx_setup>;
+	snps,mtl-rx-config = <&mtl_rx_setup>;
+	status = "okay";
+
+	mdio {
+		compatible = "snps,dwmac-mdio";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy1: ethernet-phy@4 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reset-gpios = <&gpio1 10 GPIO_ACTIVE_LOW>;
+			reset-assert-us = <10000>;
+			reset-deassert-us = <80000>;
+			reg = <4>;
+			eee-broken-1000t;
+			realtek,clkout-disable;
+		};
+	};
+
+	mtl_tx_setup: tx-queues-config {
+		snps,tx-queues-to-use = <5>;
+		snps,tx-sched-sp;
+		queue0 {
+			snps,dcb-algorithm;
+			snps,priority = <0x1>;
+		};
+		queue1 {
+			snps,dcb-algorithm;
+			snps,priority = <0x2>;
+		};
+		queue2 {
+			snps,dcb-algorithm;
+			snps,priority = <0x4>;
+		};
+		queue3 {
+			snps,dcb-algorithm;
+			snps,priority = <0x8>;
+		};
+		queue4 {
+			snps,dcb-algorithm;
+			snps,priority = <0xf0>;
+		};
+	};
+
+	mtl_rx_setup: rx-queues-config {
+		snps,rx-queues-to-use = <5>;
+		snps,rx-sched-sp;
+		queue0 {
+			snps,dcb-algorithm;
+			snps,priority = <0x1>;
+			snps,map-to-dma-channel = <0>;
+		};
+		queue1 {
+			snps,dcb-algorithm;
+			snps,priority = <0x2>;
+			snps,map-to-dma-channel = <1>;
+		};
+		queue2 {
+			snps,dcb-algorithm;
+			snps,priority = <0x4>;
+			snps,map-to-dma-channel = <2>;
+		};
+		queue3 {
+			snps,dcb-algorithm;
+			snps,priority = <0x8>;
+			snps,map-to-dma-channel = <3>;
+		};
+		queue4 {
+			snps,dcb-algorithm;
+			snps,priority = <0xf0>;
+			snps,map-to-dma-channel = <4>;
+		};
+	};
+};
+
+&fec {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_fec>;
+	phy-mode = "rgmii-id";
+	phy-handle = <&ethphy0>;
+	fsl,magic-packet;
+	status = "okay";
+
+	mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy0: ethernet-phy@5 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reset-gpios = <&gpio4 24 GPIO_ACTIVE_LOW>;
+			reset-assert-us = <10000>;
+			reset-deassert-us = <80000>;
+			reg = <5>;
+			eee-broken-1000t;
+			realtek,clkout-disable;
+		};
+	};
+};
+
+&flexspi {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexspi0>;
+	status = "okay";
+
+	flash0: w25q128dw@0 {
+		reg = <0>;
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "jedec,spi-nor";
+		spi-max-frequency = <80000000>;
+		spi-tx-bus-width = <4>;
+		spi-rx-bus-width = <4>;
+	};
+};
+
+&i2c1 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c1>;
+	status = "okay";
+
+	pmic: pca9450@25 {
+		reg = <0x25>;
+		compatible = "nxp,pca9450c";
+		/* PMIC PCA9450 PMIC_nINT GPIO1_IO3 */
+		pinctrl-0 = <&pinctrl_pmic>;
+		interrupt-parent = <&gpio1>;
+		interrupts = <3 GPIO_ACTIVE_LOW>;
+
+		regulators {
+			buck1: BUCK1 {
+				regulator-name = "BUCK1";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <2187500>;
+				regulator-boot-on;
+				regulator-always-on;
+				regulator-ramp-delay = <3125>;
+			};
+
+			buck2: BUCK2 {
+				regulator-name = "BUCK2";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <2187500>;
+				regulator-boot-on;
+				regulator-always-on;
+				regulator-ramp-delay = <3125>;
+				nxp,dvs-run-voltage = <950000>;
+				nxp,dvs-standby-voltage = <850000>;
+			};
+
+			buck4: BUCK4{
+				regulator-name = "BUCK4";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <3400000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			buck5: BUCK5{
+				regulator-name = "BUCK5";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <3400000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			buck6: BUCK6 {
+				regulator-name = "BUCK6";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <3400000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo1: LDO1 {
+				regulator-name = "LDO1";
+				regulator-min-microvolt = <1600000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo2: LDO2 {
+				regulator-name = "LDO2";
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <1150000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo3: LDO3 {
+				regulator-name = "LDO3";
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo4: LDO4 {
+				regulator-name = "LDO4";
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo5: LDO5 {
+				regulator-name = "LDO5";
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+		};
+	};
+};
+
+&i2c2 {
+	clock-frequency = <400000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c2>;
+	status = "okay";
+
+	eeprom@50 {
+		compatible = "atmel,24c08";
+		reg = <0x50>;
+		pagesize = <16>;
+	};
+
+	rtc@69 {
+		compatible = "ab1805";
+		reg = <0x69>;
+		pagesize = <16>;
+		sqw = "32768_Hz";
+		xt-frequency = <32773500>;
+		status = "okay";
+	};
+};
+
+&i2c3 {
+	clock-frequency = <400000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c3>;
+	status = "okay";
+
+	goodix_ts@14 {
+		compatible = "goodix,gt911";
+		reg = <0x14>;
+
+		interrupt-parent = <&gpio2>;
+		interrupts = <20 IRQ_TYPE_LEVEL_HIGH>;
+
+		pinctrl-names = "default";
+		pinctrl-0 = <&touchscreen1_pins>;
+
+		irq-gpios = <&gpio2 20 GPIO_ACTIVE_HIGH>;
+		reset-gpios = <&pca9555 7 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+
+	wm8731: wm8731@1a {
+		#sound-dai-cells = <0>;
+		compatible = "wlf,wm8731";
+		reg = <0x1a>;
+		clocks = <&audio_blk_ctrl IMX8MP_CLK_AUDIOMIX_SAI3_MCLK1>;
+		clock-names = "mclk";
+		wlf,shared-lrclk;
+		status = "okay";
+	};
+
+        pca9555:pca9555@20 {
+                compatible = "nxp,pca9555";
+                gpio-controller;
+                #gpio-cells = <2>;
+                reg = <0x20>;
+        };
+
+	eeprom@54 {
+		compatible = "atmel,24c08";
+		reg = <0x54>;
+		pagesize = <16>;
+	};
+
+	goodix_ts@5d {
+		compatible = "goodix,gt911";
+		reg = <0x5d>;
+
+		interrupt-parent = <&gpio2>;
+		interrupts = <8 IRQ_TYPE_LEVEL_HIGH>;
+
+		pinctrl-names = "default";
+		pinctrl-0 = <&touchscreen_pins>;
+
+		irq-gpios = <&gpio2 8 GPIO_ACTIVE_HIGH>;
+		reset-gpios = <&pca9555 5 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+};
+
+&i2c4 {
+	clock-frequency = <400000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c4>;
+	status = "disabled";
+};
+
+&flexcan1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexcan1>;
+	xceiver-supply = <&reg_can1_stby>;
+	status = "okay";
+};
+
+&flexcan2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexcan2>;
+	xceiver-supply = <&reg_can2_stby>;
+	status = "okay";
+};
+
+&snvs_pwrkey {
+	status = "okay";
+};
+
+&easrc {
+	fsl,asrc-rate  = <48000>;
+	status = "okay";
+};
+
+&micfil {
+	#sound-dai-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pdm>;
+	assigned-clocks = <&clk IMX8MP_CLK_PDM>;
+	assigned-clock-parents = <&clk IMX8MP_AUDIO_PLL1_OUT>;
+	assigned-clock-rates = <196608000>;
+	status = "disabled";
+};
+
+&pcie {
+	reset-gpio = <&pca9555 0 GPIO_ACTIVE_LOW>;
+	clocks = <&clk IMX8MP_CLK_HSIO_ROOT>,
+		 <&clk IMX8MP_CLK_PCIE_ROOT>,
+		 <&clk IMX8MP_CLK_HSIO_AXI>;
+	clock-names = "pcie", "pcie_aux", "pcie_bus";
+	assigned-clocks = <&clk IMX8MP_CLK_PCIE_AUX>;
+	assigned-clock-rates = <500000000>;
+	assigned-clock-parents = <&clk IMX8MP_SYS_PLL2_50M>;
+	status = "okay";
+};
+
+&pcie_ep{
+	clocks = <&clk IMX8MP_CLK_HSIO_ROOT>,
+		 <&clk IMX8MP_CLK_PCIE_ROOT>,
+		 <&clk IMX8MP_CLK_HSIO_AXI>;
+	clock-names = "pcie", "pcie_aux", "pcie_bus";
+	assigned-clocks = <&clk IMX8MP_CLK_HSIO_AXI>,
+			  <&clk IMX8MP_CLK_PCIE_AUX>;
+	assigned-clock-rates = <500000000>, <10000000>;
+	assigned-clock-parents = <&clk IMX8MP_SYS_PLL2_500M>,
+				 <&clk IMX8MP_SYS_PLL2_50M>;
+	status = "disabled";
+};
+
+&pcie_phy {
+	fsl,refclk-pad-mode = <IMX8_PCIE_REFCLK_PAD_INPUT>;
+	clocks = <&pcie0_refclk>;
+	fsl,clkreq-unsupported;
+	clock-names = "ref";
+	status = "okay";
+};
+
+&sai2 {
+	#sound-dai-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sai2>;
+	assigned-clocks = <&clk IMX8MP_CLK_SAI2>;
+	assigned-clock-parents = <&clk IMX8MP_AUDIO_PLL1_OUT>;
+	assigned-clock-rates = <12288000>;
+	status = "disabled";
+};
+
+&sai3 {
+	#sound-dai-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sai3>;
+	assigned-clocks = <&clk IMX8MP_CLK_SAI3>;
+	assigned-clock-parents = <&clk IMX8MP_AUDIO_PLL1_OUT>;
+	assigned-clock-rates = <12288000>;
+	clocks = <&audio_blk_ctrl IMX8MP_CLK_AUDIOMIX_SAI3_IPG>, <&clk IMX8MP_CLK_DUMMY>,
+		 <&audio_blk_ctrl IMX8MP_CLK_AUDIOMIX_SAI3_MCLK1>, <&clk IMX8MP_CLK_DUMMY>,
+		 <&clk IMX8MP_CLK_DUMMY>;
+	clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
+	fsl,sai-mclk-direction-output;
+	status = "okay";
+};
+
+&xcvr {
+	#sound-dai-cells = <0>;
+	status = "disabled";
+};
+
+&sdma2 {
+	status = "okay";
+};
+
+&uart1 { /* BT */
+	/delete-property/dma-names;
+	/delete-property/dmas;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1>;
+	assigned-clocks = <&clk IMX8MP_CLK_UART1>;
+	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_80M>;
+	fsl,uart-has-rtscts;
+	status = "okay";
+};
+
+&uart2 {
+	/* console */
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart2>;
+	assigned-clocks = <&clk IMX8MP_CLK_UART2>;
+	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_80M>;
+	status = "okay";
+};
+
+&uart3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart3>;
+	assigned-clocks = <&clk IMX8MP_CLK_UART3>;
+	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_80M>;
+	fsl,uart-has-rtscts;
+	status = "okay";
+};
+
+&usb3_phy0 {
+	fsl,phy-tx-preemp-amp-tune = <3>;
+	status = "okay";
+};
+
+&usb3_0 {
+	status = "okay";
+};
+
+&usb_dwc3_0 {
+	dr_mode = "host";
+	status = "okay";
+};
+
+&usb3_phy1 {
+	fsl,phy-tx-preemp-amp-tune = <3>;
+	fsl,phy-tx-vref-tune = <0xb>;
+	status = "okay";
+};
+
+&usb3_1 {
+	status = "okay";
+};
+
+&usb_dwc3_1 {
+	dr_mode = "host";
+	status = "okay";
+};
+
+&usdhc1 {
+	assigned-clocks = <&clk IMX8MP_CLK_USDHC1>;
+	assigned-clock-rates = <400000000>;
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc1>, <&pinctrl_usdhc1_gpio>;
+	pinctrl-1 = <&pinctrl_usdhc1_100mhz>, <&pinctrl_usdhc1_gpio>;
+	pinctrl-2 = <&pinctrl_usdhc1_200mhz>, <&pinctrl_usdhc1_gpio>;
+	vmmc-supply = <&reg_usdhc1_vmmc>;
+	cap-power-off-card;
+	keep-power-in-suspend;
+	non-removable;
+	no-1-8-v;
+	bus-width = <4>;
+	status = "okay";
+
+	#address-cells = <1>;
+	#size-cells = <0>;
+	mwifiex: wifi@1 {
+		compatible = "marvell,sd8997";
+		reg = <1>;
+	};
+};
+
+&usdhc2 {
+	assigned-clocks = <&clk IMX8MP_CLK_USDHC2>;
+	assigned-clock-rates = <400000000>;
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
+	cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
+	vmmc-supply = <&reg_usdhc2_vmmc>;
+	bus-width = <4>;
+	status = "okay";
+};
+
+&usdhc3 {
+	assigned-clocks = <&clk IMX8MP_CLK_USDHC3>;
+	assigned-clock-rates = <400000000>;
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc3>;
+	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
+	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
+	bus-width = <8>;
+	non-removable;
+	status = "okay";
+};
+
+&wdog1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_wdog>;
+	fsl,ext-reset-output;
+	status = "okay";
+};
+
+&vpu_g1 {
+	status = "okay";
+};
+
+&vpu_g2 {
+	status = "okay";
+};
+
+&vpu_vc8000e {
+	status = "okay";
+};
+
+&vpu_v4l2 {
+	status = "okay";
+};
+
+&gpu_3d {
+	status = "okay";
+};
+
+&gpu_2d {
+	status = "okay";
+};
+
+&ml_vipsi {
+	status = "okay";
+};
+
+&mix_gpu_ml {
+	status = "okay";
+};
+
+&mipi_csi_0 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "disabled";
+};
+
+&mipi_csi_1 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "disabled";
+};
+
+
+&cameradev {
+	status = "disabled";
+};
+
+&isi_0 {
+	status = "disabled";
+	fsl,chain_buf;
+
+	cap_device {
+		status = "okay";
+	};
+
+};
+
+&isi_1 {
+	status = "disabled";
+	fsl,chain_buf;
+
+	cap_device {
+		status = "okay";
+	};
+};
+
+&dsp {
+	status = "okay";
+};
+
+&resmem {
+	/* global autoconfigured region for contiguous allocations */
+	linux,cma {
+		compatible = "shared-dma-pool";
+		reusable;
+		size = <0 0x2c000000>;
+		alloc-ranges = <0 0x40000000 0 0x80000000>;
+		linux,cma-default;
+	};
+};
+
+&mipi_dsi {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "disabled";
+	backlight = <&dsi_backlight>;
+
+	mipi_panel: panel@0 {
+		compatible = "startek,kd050hdfia020";
+		reg = <0>;
+		reset-gpio = <&pca9555 4 GPIO_ACTIVE_LOW>;
+		dsi-lanes = <4>;
+		status = "disabled";
+	};
+};
+
+&ldb {
+	status = "disabled";
+	lvds-channel@0 {
+		fsl,data-mapping = "spwg";
+		fsl,data-width = <24>;
+		status = "okay";
+
+		port@1 {
+			reg = <1>;
+
+			lvds_out: endpoint {
+				remote-endpoint = <&panel_lvds_in>;
+			};
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1-ar0234.dts b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1-ar0234.dts
new file mode 100644
index 000000000000..78a808a34f15
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1-ar0234.dts
@@ -0,0 +1,36 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2021 CompuLab
+ */
+
+/dts-v1/;
+
+#include "som-imx8m-plus.dts"
+#include "som-imx8m-plus_mipi-csi1.dtsi"
+
+/ {
+	model = "CompuLab SOM-iMX8M-Plus with ar0234 mipi csi1 enabled";
+	compatible = "compulab,som-imx8m-plus", "fsl,imx8mp";
+};
+
+&sensor_mipi1 {
+	compatible = "econ,ar0234", "ar0234";
+	camera-mipi-clk = <800>;
+};
+
+&cameradev {
+	status = "okay";
+};
+
+&isi_0 {
+	status = "okay";
+
+	cap_device {
+		status = "okay";
+	};
+
+	m2m_device {
+		status = "okay";
+	};
+};
+
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1-ar0521.dts b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1-ar0521.dts
new file mode 100644
index 000000000000..465a8c00ebe0
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1-ar0521.dts
@@ -0,0 +1,34 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2021 CompuLab
+ */
+
+/dts-v1/;
+
+#include "som-imx8m-plus.dts"
+#include "som-imx8m-plus_mipi-csi1.dtsi"
+
+/ {
+	model = "CompuLab UCM-iMX8M-Plus with ar0521 mipi csi1 enabled";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
+
+&sensor_mipi1 {
+	compatible = "econ,ar0521", "ar0521";
+};
+
+&cameradev {
+	status = "okay";
+};
+
+&isi_0 {
+	status = "okay";
+
+	cap_device {
+		status = "okay";
+	};
+
+	m2m_device {
+		status = "okay";
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1-ar1335-mcu.dts b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1-ar1335-mcu.dts
new file mode 100644
index 000000000000..de2175a3fc76
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1-ar1335-mcu.dts
@@ -0,0 +1,43 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2021 CompuLab
+ */
+
+/dts-v1/;
+
+#include "som-imx8m-plus.dts"
+#include "som-imx8m-plus_mipi-csi1.dtsi"
+
+/ {
+	model = "CompuLab SOM-iMX8M-Plus with ar_1335_mcu mipi csi1 enabled";
+	compatible = "compulab,som-imx8m-plus", "fsl,imx8mp";
+};
+
+&sensor_mipi1 {
+	compatible = "aptina,ar1335_mcu", "ar1335_mcu";
+	pwdn-gpios = <&pca9555 8 GPIO_ACTIVE_LOW>;
+};
+
+&mipi1_ep {
+	data-lanes = <1 2>;
+};
+
+&mipi1_sensor_ep {
+	data-lanes = <2>;
+};
+
+&cameradev {
+	status = "okay";
+};
+
+&isi_0 {
+	status = "okay";
+
+	cap_device {
+		status = "okay";
+	};
+
+	m2m_device {
+		status = "okay";
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1-imx219.dts b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1-imx219.dts
new file mode 100644
index 000000000000..c42d08345e08
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1-imx219.dts
@@ -0,0 +1,83 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2023 CompuLab
+ */
+
+/dts-v1/;
+
+#include "som-imx8m-plus.dts"
+
+/ {
+	model = "CompuLab SOM-iMX8M-Plus with ISP imx219 mipi csi1 enabled";
+	compatible = "compulab,som-imx8m-plus", "fsl,imx8mp";
+};
+
+&i2c3 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	imx219_mipi1: imx219_mipi1@10 {
+		compatible = "sony,imx219";
+		reg = <0x10>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_csi_mclk>;
+		clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
+		clock-names = "xclk";
+		assigned-clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
+		assigned-clock-parents = <&clk IMX8MP_CLK_24M>;
+		assigned-clock-rates = <24000000>;
+		csi_id = <0>;
+		rst-gpios = <&pca9555 11 GPIO_ACTIVE_HIGH>;
+		mclk = <24000000>;
+		mclk_source = <0>;
+		mipi_csi;
+		camera_mipi_lanes = <2>;
+		status = "okay";
+
+		port {
+			imx219_mipi1_ep: endpoint {
+				clock-lanes = <0>;
+				data-lanes = <1 2>;
+				clock-noncontinuous;
+				link-frequencies = /bits/ 64 <456000000>;
+				remote-endpoint = <&mipi1_sensor_ep>;
+			};
+		};
+	};
+};
+
+&mipi_csi_0 {
+	status = "okay";
+	port@0 {
+		mipi1_sensor_ep: endpoint {
+			remote-endpoint = <&imx219_mipi1_ep>;
+			data-lanes = <2>;
+			csis-hs-settle = <23>;
+			csis-clk-settle = <2>;
+			csis-wclk;
+		};
+	};
+};
+
+&cameradev {
+	status = "okay";
+};
+
+&isi_0 {
+	status = "disabled";
+
+};
+
+&isi_1 {
+	status = "disabled";
+
+};
+
+&isp_0 {
+	status = "okay";
+};
+
+&dewarp {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1-imx219.dtso b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1-imx219.dtso
new file mode 100644
index 000000000000..7d95a2413c85
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1-imx219.dtso
@@ -0,0 +1,69 @@
+#include "overlay.h"
+
+&i2c3 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	sensor_mipi1: sensor_mipi1 {
+		compatible = "sony,imx219";
+		reg = <0x10>;
+		clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
+		clock-names = "xclk";
+		assigned-clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
+		assigned-clock-parents = <&clk IMX8MP_CLK_24M>;
+		assigned-clock-rates = <24000000>;
+		csi_id = <0>;
+		rst-gpios = <&pca9555 8 GPIO_ACTIVE_HIGH>;
+		mclk = <24000000>;
+		mclk_source = <0>;
+		mipi_csi;
+		camera_mipi_lanes = <2>;
+		status = "okay";
+
+		port {
+			mipi1_ep: endpoint {
+				clock-lanes = <0>;
+				data-lanes = <1 2>;
+				clock-noncontinuous;
+				link-frequencies = /bits/ 64 <500000000>;
+				remote-endpoint = <&mipi1_sensor_ep>;
+			};
+		};
+	};
+};
+
+&mipi_csi_0 {
+	status = "okay";
+	port@0 {
+		mipi1_sensor_ep: endpoint {
+			remote-endpoint = <&mipi1_ep>;
+			data-lanes = <2>;
+			csis-hs-settle = <23>;
+			csis-clk-settle = <2>;
+			csis-wclk;
+		};
+	};
+};
+
+&cameradev {
+	status = "okay";
+};
+
+&isi_0 {
+	status = "disabled";
+
+};
+
+&isi_1 {
+	status = "disabled";
+
+};
+
+&isp_0 {
+	status = "okay";
+};
+
+&dewarp {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1-ov5647.dtso b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1-ov5647.dtso
new file mode 100644
index 000000000000..cd48a62fae4c
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1-ov5647.dtso
@@ -0,0 +1,69 @@
+#include "overlay.h"
+
+&i2c3 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	sensor_mipi1: sensor_mipi1 {
+		compatible = "ovti,ov5647";
+		reg = <0x36>;
+		clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
+		clock-names = "xclk";
+		assigned-clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
+		assigned-clock-parents = <&clk IMX8MP_CLK_24M>;
+		assigned-clock-rates = <24000000>;
+		csi_id = <0>;
+		rst-gpios = <&pca9555 8 GPIO_ACTIVE_HIGH>;
+		mclk = <24000000>;
+		mclk_source = <0>;
+		mipi_csi;
+		camera_mipi_lanes = <2>;
+		status = "okay";
+
+		port {
+			mipi1_ep: endpoint {
+				clock-lanes = <0>;
+				data-lanes = <1 2>;
+				clock-noncontinuous;
+				link-frequencies = /bits/ 64 <500000000>;
+				remote-endpoint = <&mipi1_sensor_ep>;
+			};
+		};
+	};
+};
+
+&mipi_csi_0 {
+	status = "okay";
+	port@0 {
+		mipi1_sensor_ep: endpoint {
+			remote-endpoint = <&mipi1_ep>;
+			data-lanes = <2>;
+			csis-hs-settle = <23>;
+			csis-clk-settle = <2>;
+			csis-wclk;
+		};
+	};
+};
+
+&cameradev {
+	status = "okay";
+};
+
+&isi_0 {
+	status = "disabled";
+
+};
+
+&isi_1 {
+	status = "disabled";
+
+};
+
+&isp_0 {
+	status = "okay";
+};
+
+&dewarp {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1.dts b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1.dts
new file mode 100644
index 000000000000..ece9325a0755
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1.dts
@@ -0,0 +1,30 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2021 CompuLab
+ */
+
+/dts-v1/;
+
+#include "som-imx8m-plus.dts"
+#include "som-imx8m-plus_mipi-csi1.dtsi"
+
+/ {
+	model = "CompuLab SOM-iMX8M-Plus with mipi csi1 enabled";
+	compatible = "compulab,som-imx8m-plus", "fsl,imx8mp";
+};
+
+&cameradev {
+	status = "okay";
+};
+
+&isi_0 {
+	status = "okay";
+
+	cap_device {
+		status = "okay";
+	};
+
+	m2m_device {
+		status = "okay";
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1.dtsi b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1.dtsi
new file mode 100644
index 000000000000..c8c3f78822d9
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi1.dtsi
@@ -0,0 +1,51 @@
+/*
+ * Copyright 2022 CompuLab
+ */
+
+&i2c3 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	sensor_mipi1: mipi1@42 {
+		compatible = "econ,ar1335_af", "ar1335_af";
+		reg = <0x42>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_csi_mclk>;
+		clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
+		clock-names = "xclk";
+		assigned-clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
+		assigned-clock-parents = <&clk IMX8MP_CLK_24M>;
+		assigned-clock-rates = <24000000>;
+		csi_id = <0>;
+		pwn-gpios = <&pca9555 8 GPIO_ACTIVE_HIGH>;
+		rst-gpios = <&pca9555 9 GPIO_ACTIVE_LOW>;
+		mclk = <24000000>;
+		mclk_source = <0>;
+		mipi_csi;
+		camera_mipi_lanes = <4>;
+		status = "okay";
+
+		port {
+			mipi1_ep: endpoint {
+				data-lanes = <1 2 3 4>;
+				clock-lanes = <0>;
+				remote-endpoint = <&mipi1_sensor_ep>;
+			};
+		};
+	};
+};
+
+&mipi_csi_0 {
+	status = "okay";
+	port@0 {
+		reg = <0>;
+		mipi1_sensor_ep: endpoint {
+			csis-hs-settle = <23>;
+			csis-clk-settle = <2>;
+			csis-wclk;
+			data-lanes = <4>;
+			remote-endpoint = <&mipi1_ep>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi2-ar0234.dts b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi2-ar0234.dts
new file mode 100644
index 000000000000..c2fcf932a0d8
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi2-ar0234.dts
@@ -0,0 +1,35 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2021 CompuLab
+ */
+
+/dts-v1/;
+
+#include "som-imx8m-plus.dts"
+#include "som-imx8m-plus_mipi-csi2.dtsi"
+
+/ {
+	model = "CompuLab SOM-iMX8M-Plus with ar0234 mipi csi2 enabled";
+	compatible = "compulab,som-imx8m-plus", "fsl,imx8mp";
+};
+
+&sensor_mipi2 {
+	compatible = "econ,ar0234", "ar0234";
+	camera-mipi-clk = <800>;
+};
+
+&cameradev {
+	status = "okay";
+};
+
+&isi_1 {
+	status = "okay";
+
+	cap_device {
+		status = "okay";
+	};
+
+	m2m_device {
+		status = "okay";
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi2-ar0521.dts b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi2-ar0521.dts
new file mode 100644
index 000000000000..ee88ec3e2ebc
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi2-ar0521.dts
@@ -0,0 +1,34 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2021 CompuLab
+ */
+
+/dts-v1/;
+
+#include "som-imx8m-plus.dts"
+#include "som-imx8m-plus_mipi-csi2.dtsi"
+
+/ {
+	model = "CompuLab UCM-iMX8M-Plus with ar0521 mipi csi2 enabled";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
+
+&sensor_mipi2 {
+	compatible = "econ,ar0521", "ar0521";
+};
+
+&cameradev {
+	status = "okay";
+};
+
+&isi_1 {
+	status = "okay";
+
+	cap_device {
+		status = "okay";
+	};
+
+	m2m_device {
+		status = "okay";
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi2-ar1335-mcu.dts b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi2-ar1335-mcu.dts
new file mode 100644
index 000000000000..95dc0d13e644
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi2-ar1335-mcu.dts
@@ -0,0 +1,43 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2021 CompuLab
+ */
+
+/dts-v1/;
+
+#include "som-imx8m-plus.dts"
+#include "som-imx8m-plus_mipi-csi2.dtsi"
+
+/ {
+	model = "CompuLab SOM-iMX8M-Plus with ar_1335_mcu mipi csi2 enabled";
+	compatible = "compulab,som-imx8m-plus", "fsl,imx8mp";
+};
+
+&sensor_mipi2 {
+	compatible = "aptina,ar1335_mcu", "ar1335_mcu";
+	pwdn-gpios = <&pca9555 12 GPIO_ACTIVE_LOW>;
+};
+
+&mipi2_ep {
+	data-lanes = <1 2>;
+};
+
+&mipi2_sensor_ep {
+	data-lanes = <2>;
+};
+
+&cameradev {
+	status = "okay";
+};
+
+&isi_1 {
+	status = "okay";
+
+	cap_device {
+		status = "okay";
+	};
+
+	m2m_device {
+		status = "okay";
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi2-imx219.dtso b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi2-imx219.dtso
new file mode 100644
index 000000000000..1af90bb619c5
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi2-imx219.dtso
@@ -0,0 +1,68 @@
+#include "overlay.h"
+
+&i2c4 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	sensor_mipi2: sensor_mipi2 {
+		compatible = "sony,imx219";
+		reg = <0x10>;
+		clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
+		clock-names = "xclk";
+		assigned-clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
+		assigned-clock-parents = <&clk IMX8MP_CLK_24M>;
+		assigned-clock-rates = <24000000>;
+		csi_id = <1>;
+		rst-gpios = <&pca9555 13 GPIO_ACTIVE_HIGH>;
+		mclk = <24000000>;
+		mclk_source = <0>;
+		mipi_csi;
+		status = "okay";
+
+		port {
+			mipi2_ep: endpoint {
+				clock-lanes = <0>;
+				data-lanes = <1 2>;
+				clock-noncontinuous;
+				link-frequencies = /bits/ 64 <500000000>;
+				remote-endpoint = <&mipi2_sensor_ep>;
+			};
+		};
+	};
+};
+
+&mipi_csi_1 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+	port@1 {
+		reg = <1>;
+		mipi2_sensor_ep: endpoint {
+			remote-endpoint = <&mipi2_ep>;
+			data-lanes = <2>;
+		};
+	};
+};
+
+&cameradev {
+	status = "okay";
+};
+
+&isi_0 {
+	status = "disabled";
+
+};
+
+&isi_1 {
+	status = "disabled";
+
+};
+
+&isp_1 {
+	status = "okay";
+};
+
+&dewarp {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi2-ov5647.dtso b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi2-ov5647.dtso
new file mode 100644
index 000000000000..7739f22614b3
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi2-ov5647.dtso
@@ -0,0 +1,68 @@
+#include "overlay.h"
+
+&i2c4 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	sensor_mipi2: sensor_mipi2 {
+		compatible = "ovti,ov5647";
+		reg = <0x36>;
+		clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
+		clock-names = "xclk";
+		assigned-clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
+		assigned-clock-parents = <&clk IMX8MP_CLK_24M>;
+		assigned-clock-rates = <24000000>;
+		csi_id = <1>;
+		rst-gpios = <&pca9555 13 GPIO_ACTIVE_HIGH>;
+		mclk = <24000000>;
+		mclk_source = <0>;
+		mipi_csi;
+		status = "okay";
+
+		port {
+			mipi2_ep: endpoint {
+				clock-lanes = <0>;
+				data-lanes = <1 2>;
+				clock-noncontinuous;
+				link-frequencies = /bits/ 64 <500000000>;
+				remote-endpoint = <&mipi2_sensor_ep>;
+			};
+		};
+	};
+};
+
+&mipi_csi_1 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+	port@1 {
+		reg = <1>;
+		mipi2_sensor_ep: endpoint {
+			remote-endpoint = <&mipi2_ep>;
+			data-lanes = <2>;
+		};
+	};
+};
+
+&cameradev {
+	status = "okay";
+};
+
+&isi_0 {
+	status = "disabled";
+
+};
+
+&isi_1 {
+	status = "disabled";
+
+};
+
+&isp_1 {
+	status = "okay";
+};
+
+&dewarp {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi2.dts b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi2.dts
new file mode 100644
index 000000000000..8181562fcd3a
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi2.dts
@@ -0,0 +1,30 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2021 CompuLab
+ */
+
+/dts-v1/;
+
+#include "som-imx8m-plus.dts"
+#include "som-imx8m-plus_mipi-csi2.dtsi"
+
+/ {
+	model = "CompuLab SOM-iMX8M-Plus with mipi csi2 enabled";
+	compatible = "compulab,som-imx8m-plus", "fsl,imx8mp";
+};
+
+&cameradev {
+	status = "okay";
+};
+
+&isi_1 {
+	status = "okay";
+
+	cap_device {
+		status = "okay";
+	};
+
+	m2m_device {
+		status = "okay";
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi2.dtsi b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi2.dtsi
new file mode 100644
index 000000000000..9290a6984829
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/som-imx8m-plus_mipi-csi2.dtsi
@@ -0,0 +1,51 @@
+/*
+ * Copyright 2022 CompuLab
+ */
+
+&i2c4 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	sensor_mipi2: mipi2@42 {
+		compatible = "econ,ar1335_af", "ar1335_af";
+		reg = <0x42>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_csi_mclk>;
+		clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
+		clock-names = "xclk";
+		assigned-clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
+		assigned-clock-parents = <&clk IMX8MP_CLK_24M>;
+		assigned-clock-rates = <24000000>;
+		csi_id = <0x01>;
+		pwn-gpios = <&pca9555 12 GPIO_ACTIVE_HIGH>;
+		rst-gpios = <&pca9555 13 GPIO_ACTIVE_LOW>;
+		mclk = <24000000>;
+		mclk_source = <0>;
+		mipi_csi;
+		camera_mipi_lanes = <4>;
+		status = "okay";
+
+		port {
+			mipi2_ep: endpoint {
+				data-lanes = <1 2 3 4>;
+				clock-lanes = <0>;
+				remote-endpoint = <&mipi2_sensor_ep>;
+			};
+		};
+	};
+};
+
+&mipi_csi_1 {
+	status = "okay";
+	port@1 {
+		reg = <1>;
+		mipi2_sensor_ep: endpoint {
+			csis-hs-settle = <23>;
+			csis-clk-settle = <2>;
+			csis-wclk;
+			data-lanes = <4>;
+			remote-endpoint = <&mipi2_ep>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-mini-rev1.4.dts b/arch/arm64/boot/dts/compulab/ucm-imx8m-mini-rev1.4.dts
new file mode 100644
index 000000000000..03d8b7f9dfc1
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-mini-rev1.4.dts
@@ -0,0 +1,24 @@
+/*
+ * Copyright 2018 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+
+#include "ucm-imx8m-mini.dtsi"
+#include "sb-ucm-imx8-rev2.dtsi"
+#include "wifi-iw612.dtsi"
+
+/ {
+	model = "CompuLab UCM i.MX8MM board rev 1.4";
+	compatible = "cpl,ucm-imx8m-mini", "fsl,imx8mm";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-mini-thermal.dts b/arch/arm64/boot/dts/compulab/ucm-imx8m-mini-thermal.dts
new file mode 100644
index 000000000000..f1ca570d2054
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-mini-thermal.dts
@@ -0,0 +1,34 @@
+/*
+ * Copyright 2018 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+/* !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
+* This DT is intended for lab purposes ONLY
+!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!*/
+
+/dts-v1/;
+
+#include "ucm-imx8m-mini.dts"
+
+/ {
+	model = "CompuLab MCM i.MX8MM board (thermal)";
+	compatible = "cpl,mcm-imx8m-mini", "fsl,imx8mm";
+};
+
+&cpu_alert0 {
+	temperature = <125000>;
+};
+
+&cpu_crit0 {
+	temperature = <155000>;
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-mini.dts b/arch/arm64/boot/dts/compulab/ucm-imx8m-mini.dts
new file mode 100644
index 000000000000..b29e941c72dd
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-mini.dts
@@ -0,0 +1,24 @@
+/*
+ * Copyright 2018 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+
+#include "ucm-imx8m-mini.dtsi"
+#include "sb-ucm-imx8-rev2.dtsi"
+#include "wifi-lwb5.dtsi"
+
+/ {
+	model = "CompuLab UCM i.MX8MM board";
+	compatible = "cpl,ucm-imx8m-mini", "fsl,imx8mm";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-mini.dtsi b/arch/arm64/boot/dts/compulab/ucm-imx8m-mini.dtsi
new file mode 100644
index 000000000000..41c6763e3069
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-mini.dtsi
@@ -0,0 +1,514 @@
+/*
+ * Copyright 2018 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+#include "../freescale/imx8mm.dtsi"
+
+/ {
+	aliases {
+		rtc0 = &rtc0;
+		rtc1 = &snvs_rtc;
+	};
+
+	chosen {
+		bootargs = "console=ttymxc2,115200 earlycon=ec_imx6q,0x30880000,115200";
+		stdout-patch = &uart3;
+	};
+
+	leds {
+		compatible = "gpio-leds";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_gpio_led>;
+		heartbeat-led {
+			label = "Heartbeat";
+			gpios = <&gpio1 12 GPIO_ACTIVE_LOW>;
+			linux,default-trigger = "heartbeat";
+		};
+	};
+
+	soc@0 {
+		dma-ranges = <0x40000000 0x0 0x40000000 0xc0000000>;
+	};
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+	};
+
+	resmem: reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		rpmsg_reserved: rpmsg@0xb8000000 {
+			no-map;
+			reg = <0 0xb8000000 0 0x400000>;
+		};
+
+		linux,cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0 0x28000000>;
+			alloc-ranges = <0 0x80000000 0 0x40000000>;
+			linux,cma-default;
+		};
+	};
+
+	regulator-usdhc3rst {
+		compatible = "regulator-fixed";
+		regulator-name = "usdhc3_rst";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio3 16 GPIO_ACTIVE_HIGH>;
+		regulator-always-on;
+		enable-active-high;
+	};
+
+	regulator-fec1rst {
+		compatible = "regulator-fixed";
+		regulator-name = "fec1_rst";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio1 10 GPIO_ACTIVE_HIGH>;
+		regulator-always-on;
+		enable-active-high;
+		startup-delay-us = <500>;
+		regulator-boot-on;
+	};
+
+	usdhc1_pwrseq: usdhc1_pwrseq {
+		compatible = "mmc-pwrseq-simple";
+		post-power-on-delay-ms = <20>;
+	};
+};
+
+
+&i2c2 {
+	clock-frequency = <400000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c2>;
+	status = "okay";
+
+	rtc0: rtc@69 {
+		compatible = "ab1805";
+		reg = <0x69>;
+		pagesize = <16>;
+		sqw = "32768_Hz";
+		xt-frequency = <32773500>;
+		status = "okay";
+	};
+
+	pmic: bd71837@4b {
+		reg = <0x4b>;
+		compatible = "rohm,bd71837";
+		pinctrl-0 = <&pinctrl_pmic>;
+		interrupt-parent = <&gpio1>;
+		interrupts = <3 GPIO_ACTIVE_LOW>;
+		rohm,reset-snvs-powered;
+		status = "okay";
+
+		regulators {
+			buck1_reg: BUCK1 {
+				regulator-name = "BUCK1";
+				regulator-min-microvolt = <700000>;
+				regulator-max-microvolt = <1300000>;
+				regulator-boot-on;
+				regulator-always-on;
+				regulator-ramp-delay = <1250>;
+			};
+
+			buck2_reg: BUCK2 {
+				regulator-name = "BUCK2";
+				regulator-min-microvolt = <700000>;
+				regulator-max-microvolt = <1300000>;
+				regulator-boot-on;
+				regulator-always-on;
+				regulator-ramp-delay = <1250>;
+				rohm,dvs-run-voltage = <1000000>;
+				rohm,dvs-idle-voltage = <900000>;
+			};
+
+			buck3_reg: BUCK3 {
+				regulator-name = "BUCK3";
+				regulator-min-microvolt = <700000>;
+				regulator-max-microvolt = <1300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			buck4_reg: BUCK4 {
+				regulator-name = "BUCK4";
+				regulator-min-microvolt = <700000>;
+				regulator-max-microvolt = <1300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			buck5_reg: BUCK5 {
+				regulator-name = "BUCK5";
+				regulator-min-microvolt = <700000>;
+				regulator-max-microvolt = <1350000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			buck6_reg: BUCK6 {
+				regulator-name = "BUCK6";
+				regulator-min-microvolt = <3000000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			buck7_reg: BUCK7 {
+				regulator-name = "BUCK7";
+				regulator-min-microvolt = <1605000>;
+				regulator-max-microvolt = <1995000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			buck8_reg: BUCK8 {
+				regulator-name = "BUCK8";
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <1400000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo1_reg: LDO1 {
+				regulator-name = "LDO1";
+				regulator-min-microvolt = <1600000>;
+				regulator-max-microvolt = <1900000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo2_reg: LDO2 {
+				regulator-name = "LDO2";
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <900000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo3_reg: LDO3 {
+				regulator-name = "LDO3";
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo4_reg: LDO4 {
+				regulator-name = "LDO4";
+				regulator-min-microvolt = <900000>;
+				regulator-max-microvolt = <1800000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo5_reg: LDO5 {
+				regulator-name = "LDO5";
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <3300000>;
+			};
+
+			ldo6_reg: LDO6 {
+				regulator-name = "LDO6";
+				regulator-min-microvolt = <900000>;
+				regulator-max-microvolt = <1800000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo7_reg: LDO7 {
+				regulator-name = "LDO7";
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <3300000>;
+			};
+		};
+	};
+
+	eeprom@50 {
+		compatible = "atmel,24c08";
+		reg = <0x50>;
+		pagesize = <16>;
+	};
+};
+
+&A53_0 {
+	cpu-supply = <&buck2_reg>;
+};
+
+&A53_1 {
+	cpu-supply = <&buck2_reg>;
+};
+
+&A53_2 {
+	cpu-supply = <&buck2_reg>;
+};
+
+&A53_3 {
+	cpu-supply = <&buck2_reg>;
+};
+
+&wdog1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_wdog>;
+	fsl,ext-reset-output;
+	status = "okay";
+};
+
+&snvs {
+	status = "okay";
+};
+
+&snvs_pwrkey {
+	status = "okay";
+};
+
+&fec1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_fec1>;
+	phy-mode = "rgmii-id";
+	phy-handle = <&ethphy0>;
+	fsl,magic-packet;
+	fsl,rgmii_rxc_dly;
+	status = "okay";
+
+	mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy0: ethernet-phy@0 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reg = <0>;
+			at803x,led-act-blind-workaround;
+			at803x,eee-okay;
+			at803x,vddio-1p8v;
+		};
+	};
+};
+
+&uart3 { /* console */
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart3>;
+	status = "okay";
+};
+
+&uart4 { /* bluetooth */
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart4>;
+	assigned-clocks = <&clk IMX8MM_CLK_UART4>;
+	assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
+	uart-has-rtscts;
+	status = "okay";
+};
+
+&usdhc3 {
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc3>;
+	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
+	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
+	bus-width = <8>;
+	non-removable;
+	no-1-8-v;
+	status = "okay";
+};
+
+&usbotg2 {
+	dr_mode = "host";
+	hnp-disable;
+	srp-disable;
+	disable-over-current;
+	status = "okay";
+};
+
+&cpu_alert0 {
+	temperature = <95000>;
+};
+&cpu_crit0 {
+	temperature = <105000>;
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog_1>;
+
+	ucm-imx8m-mini {
+		pinctrl_hog_1: hoggrp-1 {
+			fsl,pins = <
+				MX8MM_IOMUXC_GPIO1_IO10_GPIO1_IO10	0x19
+				MX8MM_IOMUXC_NAND_READY_B_GPIO3_IO16	0x190
+			>;
+		};
+
+		pinctrl_fec1: fec1grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_ENET_MDC_ENET1_MDC		0x3
+				MX8MM_IOMUXC_ENET_MDIO_ENET1_MDIO	0x3
+				MX8MM_IOMUXC_ENET_TD3_ENET1_RGMII_TD3	0x1f
+				MX8MM_IOMUXC_ENET_TD2_ENET1_RGMII_TD2	0x1f
+				MX8MM_IOMUXC_ENET_TD1_ENET1_RGMII_TD1	0x1f
+				MX8MM_IOMUXC_ENET_TD0_ENET1_RGMII_TD0	0x1f
+				MX8MM_IOMUXC_ENET_RD3_ENET1_RGMII_RD3	0x91
+				MX8MM_IOMUXC_ENET_RD2_ENET1_RGMII_RD2	0x91
+				MX8MM_IOMUXC_ENET_RD1_ENET1_RGMII_RD1	0x91
+				MX8MM_IOMUXC_ENET_RD0_ENET1_RGMII_RD0	0x91
+				MX8MM_IOMUXC_ENET_TXC_ENET1_RGMII_TXC	0x1f
+				MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC	0x91
+				MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x91
+				MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x1f
+			>;
+		};
+
+		pinctrl_gpio_led: gpioledgrp {
+			fsl,pins = <
+				MX8MM_IOMUXC_GPIO1_IO12_GPIO1_IO12	0x19
+			>;
+		};
+
+		pinctrl_i2c2: i2c2grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_I2C2_SCL_I2C2_SCL			0x400001c3
+				MX8MM_IOMUXC_I2C2_SDA_I2C2_SDA			0x400001c3
+			>;
+		};
+
+		pinctrl_pmic: pmicirq {
+			fsl,pins = <
+				MX8MM_IOMUXC_GPIO1_IO03_GPIO1_IO3		0x41
+			>;
+		};
+
+		pinctrl_uart3: uart3grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_UART3_RXD_UART3_DCE_RX	0x49
+				MX8MM_IOMUXC_UART3_TXD_UART3_DCE_TX	0x49
+			>;
+		};
+
+		pinctrl_uart4: uart4grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_ECSPI2_MISO_UART4_DCE_CTS_B 0x140
+				MX8MM_IOMUXC_ECSPI2_MOSI_UART4_DCE_TX    0x140
+				MX8MM_IOMUXC_ECSPI2_SS0_UART4_DCE_RTS_B  0x140
+				MX8MM_IOMUXC_ECSPI2_SCLK_UART4_DCE_RX    0x140
+			>;
+		};
+
+		pinctrl_usdhc1: usdhc1grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK		0x190
+				MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD		0x1d0
+				MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0	0x1d0
+				MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1	0x1d0
+				MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2	0x1d0
+				MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3	0x1d0
+				MX8MM_IOMUXC_GPIO1_IO03_USDHC1_VSELECT	0x1d0
+			>;
+		};
+
+		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
+			fsl,pins = <
+				MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK		0x194
+				MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD		0x1d4
+				MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0	0x1d4
+				MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1	0x1d4
+				MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2	0x1d4
+				MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3	0x1d4
+				MX8MM_IOMUXC_GPIO1_IO03_USDHC1_VSELECT	0x1d0
+			>;
+		};
+
+		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
+			fsl,pins = <
+				MX8MM_IOMUXC_SD1_CLK_USDHC1_CLK		0x196
+				MX8MM_IOMUXC_SD1_CMD_USDHC1_CMD		0x1d6
+				MX8MM_IOMUXC_SD1_DATA0_USDHC1_DATA0	0x1d6
+				MX8MM_IOMUXC_SD1_DATA1_USDHC1_DATA1	0x1d6
+				MX8MM_IOMUXC_SD1_DATA2_USDHC1_DATA2	0x1d6
+				MX8MM_IOMUXC_SD1_DATA3_USDHC1_DATA3	0x1d6
+				MX8MM_IOMUXC_GPIO1_IO03_USDHC1_VSELECT	0x1d0
+			>;
+		};
+
+
+
+		pinctrl_usdhc3: usdhc3grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK		0x40000190
+				MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d0
+				MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d0
+				MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d0
+				MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d0
+				MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d0
+				MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d0
+				MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d0
+				MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d0
+				MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d0
+				MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x190
+			>;
+		};
+
+		pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
+			fsl,pins = <
+				MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK		0x40000194
+				MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d4
+				MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d4
+				MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d4
+				MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d4
+				MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d4
+				MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d4
+				MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d4
+				MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d4
+				MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d4
+				MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x194
+			>;
+		};
+
+		pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
+			fsl,pins = <
+				MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK		0x40000196
+				MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d6
+				MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d6
+				MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d6
+				MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d6
+				MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d6
+				MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d6
+				MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d6
+				MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d6
+				MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d6
+				MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x196
+			>;
+		};
+
+		pinctrl_wdog: wdoggrp {
+			fsl,pins = <
+				MX8MM_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B		0xc6
+			>;
+		};
+
+		pinctrl_bt: bt0grp {
+			fsl,pins = <
+				MX8MM_IOMUXC_SD1_DATA4_GPIO2_IO6	0x19 /* BT_REG_ON */
+				MX8MM_IOMUXC_SD1_DATA5_GPIO2_IO7	0x19 /* BT_DEV_WU */
+				MX8MM_IOMUXC_SD1_DATA6_GPIO2_IO8	0x19 /* BT_HST_WU */
+			>;
+		};
+	};
+};
+
+#include "../freescale/imx8mm-android.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-can.dtsi b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-can.dtsi
new file mode 100644
index 000000000000..5e3e633db3b4
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-can.dtsi
@@ -0,0 +1,39 @@
+/*
+ * Copyright 2022 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+&flexcan1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexcan1>;
+};
+
+&flexcan2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexcan2>;
+};
+
+&iomuxc {
+	pinctrl_flexcan1: flexcan1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI2_RXC__CAN1_TX			0x154
+			MX8MP_IOMUXC_SAI2_TXC__CAN1_RX			0x154
+		>;
+	};
+
+	pinctrl_flexcan2: flexcan2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI2_TXD0__CAN2_TX			0x154
+			MX8MP_IOMUXC_SAI2_MCLK__CAN2_RX			0x154
+		>;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-can.dtso b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-can.dtso
new file mode 100644
index 000000000000..cd78d7085e93
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-can.dtso
@@ -0,0 +1,10 @@
+#include "overlay.h"
+#include "ucm-imx8m-plus-can.dtsi"
+
+&flexcan1 {
+	status ="okay";
+};
+
+&flexcan2 {
+	status ="okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-cma.dtsi b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-cma.dtsi
new file mode 100644
index 000000000000..adf1d51af654
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-cma.dtsi
@@ -0,0 +1,15 @@
+/*
+ * Extra cma area range for 4G RAM setup
+ *
+ */
+
+&resmem {
+	/* global autoconfigured region for contiguous allocations */
+	linux,cma {
+		compatible = "shared-dma-pool";
+		reusable;
+		size = <0 0x2c000000>;
+		alloc-ranges = <0 0x40000000 0 0xC0000000>;
+		linux,cma-default;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-cma.dtso b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-cma.dtso
new file mode 100644
index 000000000000..7e57d47ddd5e
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-cma.dtso
@@ -0,0 +1,2 @@
+#include "overlay.h"
+#include "ucm-imx8m-plus-cma.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-falcon.dts b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-falcon.dts
new file mode 100644
index 000000000000..ee9246f84dcb
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-falcon.dts
@@ -0,0 +1,19 @@
+/dts-v1/;
+
+#include "ucm-imx8m-plus-som.dts"
+#include "ucm-imx8m-plus-mmc.dtsi"
+
+/ {
+    model = "CompuLab UCM-iMX8M-Plus falcon";
+    compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+
+    memory@40000000 {
+        device_type = "memory";
+	reg = <0x0 0x40000000 0 0x80000000>;
+    };
+
+};
+
+&resmem {
+	/delete-node/linux,cma;
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-flexspi.dtsi b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-flexspi.dtsi
new file mode 100644
index 000000000000..c30dc92f7f41
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-flexspi.dtsi
@@ -0,0 +1,33 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2024 CompuLab LTD.
+ */
+
+&flexspi {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexspi0>;
+	status = "okay";
+
+	flash0: mt25qu256aba@0 {
+		reg = <0>;
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "jedec,spi-nor";
+		spi-max-frequency = <80000000>;
+		spi-tx-bus-width = <4>;
+		spi-rx-bus-width = <4>;
+	};
+};
+
+&iomuxc {
+	pinctrl_flexspi0: flexspi0grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_NAND_ALE__FLEXSPI_A_SCLK				0x1c2
+			MX8MP_IOMUXC_NAND_CE0_B__FLEXSPI_A_SS0_B			0x82
+			MX8MP_IOMUXC_NAND_DATA00__FLEXSPI_A_DATA00			0x82
+			MX8MP_IOMUXC_NAND_DATA01__FLEXSPI_A_DATA01			0x82
+			MX8MP_IOMUXC_NAND_DATA02__FLEXSPI_A_DATA02			0x82
+			MX8MP_IOMUXC_NAND_DATA03__FLEXSPI_A_DATA03			0x82
+		>;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-hdmi.dtsi b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-hdmi.dtsi
new file mode 100644
index 000000000000..2570072e749f
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-hdmi.dtsi
@@ -0,0 +1,70 @@
+/*
+ * Copyright 2024 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+&{/} {
+	sound-hdmi {
+		compatible = "fsl,imx-audio-hdmi";
+		model = "audio-hdmi";
+		audio-cpu = <&aud2htx>;
+		hdmi-out;
+		constraint-rate = <44100>,
+				<88200>,
+				<176400>,
+				<32000>,
+				<48000>,
+				<96000>,
+				<192000>;
+		status = "okay";
+	};
+};
+
+&irqsteer_hdmi {
+	status = "okay";
+};
+
+&hdmi_blk_ctrl {
+	status = "okay";
+};
+
+&hdmi_pavi {
+	status = "okay";
+};
+
+&hdmi {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hdmi>;
+	status = "okay";
+};
+
+&hdmiphy {
+	status = "okay";
+};
+
+&lcdif3 {
+	status = "okay";
+
+	thres-low  = <1 2>; /* (FIFO * 1 / 2) */
+	thres-high = <3 4>; /* (FIFO * 3 / 4) */
+};
+
+&iomuxc {
+	pinctrl_hdmi: hdmigrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_HDMI_DDC_SCL__HDMIMIX_HDMI_SCL	0x400001c2
+			MX8MP_IOMUXC_HDMI_DDC_SDA__HDMIMIX_HDMI_SDA	0x400001c2
+			MX8MP_IOMUXC_HDMI_HPD__HDMIMIX_HDMI_HPD		0x40000010
+			MX8MP_IOMUXC_HDMI_CEC__HDMIMIX_HDMI_CEC		0x40000010
+		>;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-hdmi.dtso b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-hdmi.dtso
new file mode 100644
index 000000000000..92218e9ae31a
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-hdmi.dtso
@@ -0,0 +1,7 @@
+#include "overlay.h"
+#include "ucm-imx8m-plus-hdmi.dtsi"
+
+&{/} {
+	model = "CompuLab UCM-iMX8M-Plus (hdmi)";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-headless.dts b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-headless.dts
new file mode 100644
index 000000000000..3af7cc86381d
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-headless.dts
@@ -0,0 +1,28 @@
+/*
+ * Copyright 2024 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+
+#include "ucm-imx8m-plus-som.dts"
+#include "ucm-imx8m-plus-mmc.dtsi"
+#include "ucm-imx8m-plus-pcie.dtsi"
+#include "ucm-imx8m-plus-mmc.dtsi"
+#include "sb-ucmimx8plus.dtsi"
+/* Android adb support */
+#include "ucm-imx8m-plus-usbdev.dtsi"
+
+/ {
+	model = "CompuLab UCM-iMX8M-Plus (headless)";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-ldo4.dts b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-ldo4.dts
new file mode 100644
index 000000000000..a3b041239769
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-ldo4.dts
@@ -0,0 +1,24 @@
+/*
+ * Copyright 2022 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+
+#include "ucm-imx8m-plus.dts"
+
+/ {
+	model = "CompuLab UCM-iMX8M-Plus (ldo4)";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
+
+/delete-node/ &ldo4;
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-legacy.dts b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-legacy.dts
new file mode 100644
index 000000000000..bdb68fe54023
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-legacy.dts
@@ -0,0 +1,1278 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2021 CompuLab
+ */
+
+/dts-v1/;
+
+#include <dt-bindings/usb/pd.h>
+#include "../freescale/imx8mp.dtsi"
+#include <dt-bindings/phy/phy-imx8-pcie.h>
+
+/ {
+	model = "CompuLab UCM-iMX8M-Plus";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+
+	chosen {
+		stdout-path = &uart2;
+	};
+
+	leds {
+		compatible = "gpio-leds";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_gpio_led>;
+
+		heartbeat-led {
+			label = "Heartbeat";
+			gpios = <&gpio1 12 GPIO_ACTIVE_LOW>;
+			linux,default-trigger = "heartbeat";
+		};
+	};
+
+	memory@40000000 {
+		device_type = "memory";
+		reg = <0x0 0x40000000 0 0xc0000000>,
+		      <0x1 0x00000000 0 0xc0000000>;
+	};
+
+	reg_can1_stby: regulator-can1-stby {
+		compatible = "regulator-fixed";
+		regulator-name = "can1-stby";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_flexcan1_reg>;
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio1 0 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+	};
+
+	reg_can2_stby: regulator-can2-stby {
+		compatible = "regulator-fixed";
+		regulator-name = "can2-stby";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_flexcan2_reg>;
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio1 1 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+	};
+
+	reg_usb1_host_vbus: regulator-usb1-vbus {
+		compatible = "regulator-fixed";
+		regulator-name = "usb1_host_vbus";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_usb1_vbus>;
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+		gpio = <&gpio1 14 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		regulator-always-on;
+	};
+
+	reg_usdhc2_vmmc: regulator-usdhc2 {
+		compatible = "regulator-fixed";
+		regulator-name = "VSD_3V3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		startup-delay-us = <100>;
+		off-on-delay-us = <12000>;
+	};
+
+	sound-hdmi {
+		compatible = "fsl,imx-audio-hdmi";
+		model = "audio-hdmi";
+		audio-cpu = <&aud2htx>;
+		hdmi-out;
+		constraint-rate = <44100>,
+				<88200>,
+				<176400>,
+				<32000>,
+				<48000>,
+				<96000>,
+				<192000>;
+		status = "okay";
+	};
+
+	sound-micfil {
+		compatible = "fsl,imx-audio-card";
+		model = "imx-audio-micfil";
+		pri-dai-link {
+			link-name = "micfil hifi";
+			format = "i2s";
+			cpu {
+				sound-dai = <&micfil>;
+			};
+		};
+	};
+
+	sound-xcvr {
+		compatible = "fsl,imx-audio-card";
+		model = "imx-audio-xcvr";
+		pri-dai-link {
+			link-name = "XCVR PCM";
+			cpu {
+				sound-dai = <&xcvr>;
+			};
+		};
+	};
+
+	dsi_backlight: dsi_backlight {
+		compatible = "pwm-backlight";
+		pwms = <&pwm1 0 3000000 0>;
+
+		brightness-levels = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
+					17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
+					33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48
+					49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
+					65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80
+					81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96
+					97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112
+					113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128
+					129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144
+					145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160
+					161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176
+					177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192
+					193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208
+					209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224
+					225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240
+					241 242 243 244 245 246 247 248 249 250 251 252 253 254 255>;
+		default-brightness-level = <222>;
+		status = "okay";
+	};
+
+	lvds_backlight: lvds_backlight {
+		compatible = "pwm-backlight";
+		pwms = <&pwm2 0 3000000 0>;
+
+		brightness-levels = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
+					17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
+					33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48
+					49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
+					65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80
+					81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96
+					97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112
+					113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128
+					129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144
+					145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160
+					161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176
+					177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192
+					193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208
+					209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224
+					225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240
+					241 242 243 244 245 246 247 248 249 250 251 252 253 254 255>;
+		default-brightness-level = <222>;
+		status = "okay";
+	};
+
+	simple_sound: sound {
+		compatible = "simple-audio-card";
+		simple-audio-card,name = "ucm-imx8m-plus";
+		simple-audio-card,widgets =
+			"Headphone", "Headphone Jack",
+			"Line", "Line Out",
+			"Microphone", "Mic Jack",
+			"Line", "Line In";
+		simple-audio-card,routing =
+			"Headphone Jack", "RHPOUT",
+			"Headphone Jack", "LHPOUT",
+			"MICIN", "Mic Bias",
+			"Mic Bias", "Mic Jack";
+		simple-audio-card,format = "i2s";
+		simple-audio-card,bitclock-master = <&sound_master>;
+		simple-audio-card,frame-master = <&sound_master>;
+
+		sound_master: simple-audio-card,cpu {
+			sound-dai = <&sai3>;
+			system-clock-frequency = <0>;
+			system-clock-direction = "out";
+		};
+
+		sound_codec: simple-audio-card,codec {
+			sound-dai = <&wm8731>;
+			system-clock-direction = "in";
+			system-clock-type = "mclk";
+		};
+	};
+
+	lvds0_panel {
+		compatible = "boe,hv070wsa-100";
+		backlight = <&lvds_backlight>;
+		enable-gpios = <&pca9555 6 GPIO_ACTIVE_HIGH>;
+
+		port {
+			panel_lvds_in: endpoint {
+				remote-endpoint = <&lvds_out>;
+			};
+		};
+	};
+};
+
+&A53_0 {
+	cpu-supply = <&buck2>;
+};
+
+&A53_1 {
+	cpu-supply = <&buck2>;
+};
+
+&A53_2 {
+	cpu-supply = <&buck2>;
+};
+
+&A53_3 {
+	cpu-supply = <&buck2>;
+};
+
+&dsp {
+	status = "okay";
+};
+
+&pwm1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm1>;
+	status = "okay";
+};
+
+&pwm2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm2>;
+	status = "okay";
+};
+
+&aud2htx {
+	status = "okay";
+};
+
+&ecspi2 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	fsl,spi-num-chipselects = <1>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi2 &pinctrl_ecspi2_cs>;
+	cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
+	status = "okay";
+
+	spidev1: spi@0 {
+		reg = <0>;
+		compatible = "rohm,dh2228fv";
+		spi-max-frequency = <500000>;
+	};
+};
+
+&eqos {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_eqos>;
+	phy-mode = "rgmii-id";
+	phy-handle = <&ethphy0>;
+	snps,force_thresh_dma_mode;
+	snps,mtl-tx-config = <&mtl_tx_setup>;
+	snps,mtl-rx-config = <&mtl_rx_setup>;
+	status = "okay";
+
+	mdio {
+		compatible = "snps,dwmac-mdio";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy0: ethernet-phy@0 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reset-gpios = <&gpio1 10 GPIO_ACTIVE_LOW>;
+			reset-assert-us = <10000>;
+			reset-deassert-us = <80000>;
+			reg = <0>;
+			eee-broken-1000t;
+			realtek,clkout-disable;
+		};
+
+		mtl_tx_setup: tx-queues-config {
+			snps,tx-queues-to-use = <5>;
+			snps,tx-sched-sp;
+			queue0 {
+				snps,dcb-algorithm;
+				snps,priority = <0x1>;
+			};
+			queue1 {
+				snps,dcb-algorithm;
+				snps,priority = <0x2>;
+			};
+			queue2 {
+				snps,dcb-algorithm;
+				snps,priority = <0x4>;
+			};
+			queue3 {
+				snps,dcb-algorithm;
+				snps,priority = <0x8>;
+			};
+			queue4 {
+				snps,dcb-algorithm;
+				snps,priority = <0xf0>;
+			};
+		};
+		mtl_rx_setup: rx-queues-config {
+			snps,rx-queues-to-use = <5>;
+			snps,rx-sched-sp;
+			queue0 {
+				snps,dcb-algorithm;
+				snps,priority = <0x1>;
+				snps,map-to-dma-channel = <0>;
+			};
+			queue1 {
+				snps,dcb-algorithm;
+				snps,priority = <0x2>;
+				snps,map-to-dma-channel = <1>;
+			};
+			queue2 {
+				snps,dcb-algorithm;
+				snps,priority = <0x4>;
+				snps,map-to-dma-channel = <2>;
+			};
+			queue3 {
+				snps,dcb-algorithm;
+				snps,priority = <0x8>;
+				snps,map-to-dma-channel = <3>;
+			};
+			queue4 {
+				snps,dcb-algorithm;
+				snps,priority = <0xf0>;
+				snps,map-to-dma-channel = <4>;
+			};
+		};
+	};
+};
+
+&flexspi {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexspi0>;
+	status = "okay";
+
+	flash0: mt25qu256aba@0 {
+		reg = <0>;
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "jedec,spi-nor";
+		spi-max-frequency = <80000000>;
+		spi-tx-bus-width = <4>;
+		spi-rx-bus-width = <4>;
+	};
+};
+
+&i2c1 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c1>;
+	status = "okay";
+
+	pmic: pca9450@25 {
+		reg = <0x25>;
+		compatible = "nxp,pca9450c";
+		/* PMIC PCA9450 PMIC_nINT GPIO1_IO3 */
+		pinctrl-0 = <&pinctrl_pmic>;
+		interrupt-parent = <&gpio1>;
+		interrupts = <3 GPIO_ACTIVE_LOW>;
+
+		regulators {
+			buck1: BUCK1 {
+				regulator-name = "BUCK1";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <2187500>;
+				regulator-boot-on;
+				regulator-always-on;
+				regulator-ramp-delay = <3125>;
+			};
+
+			buck2: BUCK2 {
+				regulator-name = "BUCK2";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <2187500>;
+				regulator-boot-on;
+				regulator-always-on;
+				regulator-ramp-delay = <3125>;
+				nxp,dvs-run-voltage = <950000>;
+				nxp,dvs-standby-voltage = <850000>;
+			};
+
+			buck4: BUCK4{
+				regulator-name = "BUCK4";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <3400000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			buck5: BUCK5{
+				regulator-name = "BUCK5";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <3400000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			buck6: BUCK6 {
+				regulator-name = "BUCK6";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <3400000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo1: LDO1 {
+				regulator-name = "LDO1";
+				regulator-min-microvolt = <1600000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo2: LDO2 {
+				regulator-name = "LDO2";
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <1150000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo3: LDO3 {
+				regulator-name = "LDO3";
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo4: LDO4 {
+				regulator-name = "LDO4";
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo5: LDO5 {
+				regulator-name = "LDO5";
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+		};
+	};
+};
+
+&i2c2 {
+	clock-frequency = <400000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c2>;
+	status = "okay";
+
+	wm8731: wm8731@1a {
+		#sound-dai-cells = <0>;
+		compatible = "wlf,wm8731";
+		reg = <0x1a>;
+		clocks = <&audio_blk_ctrl IMX8MP_CLK_AUDIO_BLK_CTRL_SAI3_MCLK1>;
+		clock-names = "mclk";
+		wlf,shared-lrclk;
+		status = "disabled";
+	};
+
+	eeprom@50 {
+		compatible = "atmel,24c08";
+		reg = <0x50>;
+		pagesize = <16>;
+	};
+
+	eeprom@54 {
+		compatible = "atmel,24c08";
+		reg = <0x54>;
+		pagesize = <16>;
+	};
+
+	pca9555:pca9555@20 {
+		compatible = "nxp,pca9555";
+		gpio-controller;
+		#gpio-cells = <2>;
+		reg = <0x20>;
+	};
+
+	rtc@69 {
+		compatible = "ab1805";
+		reg = <0x69>;
+		pagesize = <16>;
+		sqw = "32768_Hz";
+		xt-frequency = <32772300>;
+		status = "okay";
+	};
+};
+
+&i2c3 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c3>;
+	status = "disabled";
+};
+
+&i2c5 {
+	clock-frequency = <400000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c5>;
+	status = "okay";
+
+	goodix_ts@5d {
+		compatible = "goodix,gt911";
+		reg = <0x5d>;
+
+		interrupt-parent = <&gpio4>;
+		interrupts = <12 IRQ_TYPE_LEVEL_HIGH>;
+
+		pinctrl-names = "default";
+		pinctrl-0 = <&touchscreen_pins>;
+
+		irq-gpios = <&gpio4 12 GPIO_ACTIVE_HIGH>;
+		reset-gpios = <&pca9555 5 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+};
+
+&i2c6 {
+	clock-frequency = <400000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c6>;
+	status = "okay";
+
+	goodix_ts@5d {
+		compatible = "goodix,gt911";
+		reg = <0x5d>;
+
+		interrupt-parent = <&gpio2>;
+		interrupts = <20 IRQ_TYPE_LEVEL_HIGH>;
+
+		pinctrl-names = "default";
+		pinctrl-0 = <&touchscreen1_pins>;
+
+		irq-gpios = <&gpio2 20 GPIO_ACTIVE_HIGH>;
+		reset-gpios = <&pca9555 7 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+};
+
+&flexcan1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexcan1>;
+	xceiver-supply = <&reg_can1_stby>;
+	status = "okay";
+};
+
+&flexcan2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexcan2>;
+	xceiver-supply = <&reg_can2_stby>;
+	status = "okay";
+};
+
+&irqsteer_hdmi {
+	status = "okay";
+};
+
+&hdmi_blk_ctrl {
+	status = "okay";
+};
+
+&hdmi_pavi {
+	status = "okay";
+};
+
+&hdmi {
+	status = "okay";
+};
+
+&hdmiphy {
+	status = "okay";
+};
+
+&lcdif1 {
+	status = "okay";
+};
+
+&lcdif2 {
+	status = "okay";
+};
+
+&lcdif3 {
+	status = "okay";
+
+	thres-low  = <1 2>;             /* (FIFO * 1 / 2) */
+	thres-high = <3 4>;             /* (FIFO * 3 / 4) */
+};
+
+&snvs_pwrkey {
+	status = "okay";
+};
+
+&easrc {
+	fsl,asrc-rate  = <48000>;
+	status = "okay";
+};
+
+&micfil {
+	#sound-dai-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pdm>;
+	assigned-clocks = <&clk IMX8MP_CLK_PDM>;
+	assigned-clock-parents = <&clk IMX8MP_AUDIO_PLL1_OUT>;
+	assigned-clock-rates = <196608000>;
+	status = "disabled";
+};
+
+&pcie {
+	clocks = <&clk IMX8MP_CLK_HSIO_ROOT>,
+		 <&clk IMX8MP_CLK_PCIE_ROOT>,
+		 <&clk IMX8MP_CLK_HSIO_AXI>;
+	clock-names = "pcie", "pcie_aux", "pcie_bus";
+	assigned-clocks = <&clk IMX8MP_CLK_PCIE_AUX>;
+	assigned-clock-rates = <10000000>;
+	assigned-clock-parents = <&clk IMX8MP_SYS_PLL2_50M>;
+	status = "okay";
+};
+
+&pcie_phy {
+	clocks = <&clk IMX8MP_CLK_HSIO_ROOT>;
+	clock-names = "ref";
+	fsl,clkreq-unsupported;
+	fsl,refclk-pad-mode = <IMX8_PCIE_REFCLK_PAD_OUTPUT>;
+	status = "okay";
+};
+
+&sai2 {
+	#sound-dai-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sai2>;
+	assigned-clocks = <&clk IMX8MP_CLK_SAI2>;
+	assigned-clock-parents = <&clk IMX8MP_AUDIO_PLL1_OUT>;
+	assigned-clock-rates = <12288000>;
+	status = "disabled";
+};
+
+&sai3 {
+	#sound-dai-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sai3>;
+	assigned-clocks = <&clk IMX8MP_CLK_SAI3>;
+	assigned-clock-parents = <&clk IMX8MP_AUDIO_PLL1_OUT>;
+	assigned-clock-rates = <12288000>;
+	clocks = <&audio_blk_ctrl IMX8MP_CLK_AUDIO_BLK_CTRL_SAI3_IPG>, <&clk IMX8MP_CLK_DUMMY>,
+		 <&audio_blk_ctrl IMX8MP_CLK_AUDIO_BLK_CTRL_SAI3_MCLK1>, <&clk IMX8MP_CLK_DUMMY>,
+		 <&clk IMX8MP_CLK_DUMMY>;
+	clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
+	fsl,sai-mclk-direction-output;
+	status = "okay";
+};
+
+&xcvr {
+	#sound-dai-cells = <0>;
+	status = "disabled";
+};
+
+&sdma2 {
+	status = "okay";
+};
+
+&uart1 { /* console optional */
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1>;
+	assigned-clocks = <&clk IMX8MP_CLK_UART1>;
+	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_80M>;
+	status = "disabled";
+};
+
+&uart2 {
+	/* console */
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart2>;
+	assigned-clocks = <&clk IMX8MP_CLK_UART2>;
+	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_80M>;
+	status = "okay";
+};
+
+&uart3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart3>;
+	assigned-clocks = <&clk IMX8MP_CLK_UART3>;
+	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_80M>;
+	status = "disabled";
+};
+
+&usb3_phy0 {
+	fsl,phy-tx-preemp-amp-tune = <3>;
+	status = "okay";
+};
+
+&usb3_0 {
+	status = "okay";
+};
+
+&usb_dwc3_0 {
+	dr_mode = "host";
+	status = "okay";
+};
+
+&usb3_phy1 {
+	fsl,phy-tx-preemp-amp-tune = <3>;
+	fsl,phy-tx-vref-tune = <0xb>;
+	status = "okay";
+};
+
+&usb3_1 {
+	status = "okay";
+};
+
+&usb_dwc3_1 {
+	dr_mode = "host";
+	status = "okay";
+};
+
+&usdhc1 {
+	assigned-clocks = <&clk IMX8MP_CLK_USDHC1>;
+	assigned-clock-rates = <400000000>;
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc1>;
+	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
+	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
+	bus-width = <4>;
+	non-removable;
+	status = "disable";
+};
+
+&usdhc2 {
+	assigned-clocks = <&clk IMX8MP_CLK_USDHC2>;
+	assigned-clock-rates = <400000000>;
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
+	cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
+	vmmc-supply = <&reg_usdhc2_vmmc>;
+	bus-width = <4>;
+	status = "okay";
+};
+
+&usdhc3 {
+	assigned-clocks = <&clk IMX8MP_CLK_USDHC3>;
+	assigned-clock-rates = <400000000>;
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc3>;
+	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
+	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
+	bus-width = <8>;
+	non-removable;
+	status = "okay";
+};
+
+&wdog1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_wdog>;
+	fsl,ext-reset-output;
+	status = "okay";
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog>;
+
+	pinctrl_hog: hoggrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_HDMI_DDC_SCL__HDMIMIX_HDMI_SCL	0x400001c2
+			MX8MP_IOMUXC_HDMI_DDC_SDA__HDMIMIX_HDMI_SDA	0x400001c2
+			MX8MP_IOMUXC_HDMI_HPD__HDMIMIX_HDMI_HPD		0x40000010
+			MX8MP_IOMUXC_HDMI_CEC__HDMIMIX_HDMI_CEC		0x40000010
+		>;
+	};
+
+	pinctrl_pwm1: pwm1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SPDIF_EXT_CLK__PWM1_OUT	0x116
+		>;
+	};
+
+	pinctrl_pwm2: pwm2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SPDIF_RX__PWM2_OUT		0x116
+		 >;
+	};
+
+	pinctrl_ecspi2: ecspi2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_ECSPI2_SCLK__ECSPI2_SCLK		0x82
+			MX8MP_IOMUXC_ECSPI2_MOSI__ECSPI2_MOSI		0x82
+			MX8MP_IOMUXC_ECSPI2_MISO__ECSPI2_MISO		0x82
+		>;
+	};
+
+	pinctrl_ecspi2_cs: ecspi2cs {
+		fsl,pins = <
+			MX8MP_IOMUXC_ECSPI2_SS0__GPIO5_IO13		0x40000
+		>;
+	};
+
+	pinctrl_eqos: eqosgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_ENET_MDC__ENET_QOS_MDC	0x2
+			MX8MP_IOMUXC_ENET_MDIO__ENET_QOS_MDIO	0x2
+			MX8MP_IOMUXC_ENET_RD0__ENET_QOS_RGMII_RD0	0x90
+			MX8MP_IOMUXC_ENET_RD1__ENET_QOS_RGMII_RD1	0x90
+			MX8MP_IOMUXC_ENET_RD2__ENET_QOS_RGMII_RD2	0x90
+			MX8MP_IOMUXC_ENET_RD3__ENET_QOS_RGMII_RD3	0x90
+			MX8MP_IOMUXC_ENET_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK	0x90
+			MX8MP_IOMUXC_ENET_RX_CTL__ENET_QOS_RGMII_RX_CTL	0x90
+			MX8MP_IOMUXC_ENET_TD0__ENET_QOS_RGMII_TD0		0x16
+			MX8MP_IOMUXC_ENET_TD1__ENET_QOS_RGMII_TD1		0x16
+			MX8MP_IOMUXC_ENET_TD2__ENET_QOS_RGMII_TD2		0x16
+			MX8MP_IOMUXC_ENET_TD3__ENET_QOS_RGMII_TD3		0x16
+			MX8MP_IOMUXC_ENET_TX_CTL__ENET_QOS_RGMII_TX_CTL	0x16
+			MX8MP_IOMUXC_ENET_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK	0x16
+			MX8MP_IOMUXC_GPIO1_IO10__GPIO1_IO10				0x10
+		>;
+	};
+
+	pinctrl_flexcan1: flexcan1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI2_RXC__CAN1_TX          0x154
+			MX8MP_IOMUXC_SAI2_TXC__CAN1_RX          0x154
+		>;
+	};
+
+	pinctrl_flexcan2: flexcan2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI2_TXD0__CAN2_TX          0x154
+			MX8MP_IOMUXC_SAI2_MCLK__CAN2_RX          0x154
+		>;
+	};
+
+	pinctrl_flexcan1_reg: flexcan1reggrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO00__GPIO1_IO00	0x154	/* CAN1_STBY */
+		>;
+	};
+
+	pinctrl_flexcan2_reg: flexcan2reggrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO01__GPIO1_IO01	0x154	/* CAN1_STBY */
+		>;
+	};
+
+	pinctrl_flexspi0: flexspi0grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_NAND_ALE__FLEXSPI_A_SCLK		0x1c2
+			MX8MP_IOMUXC_NAND_CE0_B__FLEXSPI_A_SS0_B	0x82
+			MX8MP_IOMUXC_NAND_DATA00__FLEXSPI_A_DATA00	0x82
+			MX8MP_IOMUXC_NAND_DATA01__FLEXSPI_A_DATA01	0x82
+			MX8MP_IOMUXC_NAND_DATA02__FLEXSPI_A_DATA02	0x82
+			MX8MP_IOMUXC_NAND_DATA03__FLEXSPI_A_DATA03	0x82
+		>;
+	};
+
+	pinctrl_gpio_led: gpioledgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_NAND_READY_B__GPIO3_IO16	0x19
+		>;
+	};
+
+	pinctrl_i2c1: i2c1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_I2C1_SCL__I2C1_SCL		0x400001c2
+			MX8MP_IOMUXC_I2C1_SDA__I2C1_SDA		0x400001c2
+		>;
+	};
+
+	pinctrl_i2c2: i2c2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_I2C2_SCL__I2C2_SCL			0x400001c2
+			MX8MP_IOMUXC_I2C2_SDA__I2C2_SDA			0x400001c2
+		>;
+	};
+
+	pinctrl_i2c3: i2c3grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_I2C3_SCL__I2C3_SCL			0x400001c2
+			MX8MP_IOMUXC_I2C3_SDA__I2C3_SDA			0x400001c2
+		>;
+	};
+
+	pinctrl_i2c5: i2c5grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI5_MCLK__I2C5_SDA		0x400001c2
+			MX8MP_IOMUXC_SAI5_RXD0__I2C5_SCL		0x400001c2
+		>;
+	};
+
+	pinctrl_i2c6: i2c6grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI5_RXFS__I2C6_SCL		0x400001c2
+			MX8MP_IOMUXC_SAI5_RXC__I2C6_SDA			0x400001c2
+		>;
+	};
+
+	pinctrl_mipi_dsi_en: mipi_dsi_en {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO08__GPIO1_IO08	0x16
+		>;
+	};
+
+	pinctrl_pcie: pciegrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_I2C4_SCL__PCIE_CLKREQ_B		0x60 /* open drain, pull up */
+			MX8MP_IOMUXC_SD1_DATA4__GPIO2_IO06		0x40
+			MX8MP_IOMUXC_SD1_DATA5__GPIO2_IO07		0x40
+		>;
+	};
+
+	pinctrl_pmic: pmicirq {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO03__GPIO1_IO03	0x41
+		>;
+	};
+
+	pinctrl_typec: typec1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI1_TXD7__GPIO4_IO19	0x1c4
+		>;
+	};
+
+	pinctrl_typec_mux: typec1muxgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI1_MCLK__GPIO4_IO20	0x16
+		>;
+	};
+
+	pinctrl_pdm: pdmgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI5_RXC__AUDIOMIX_PDM_CLK		0xd6
+			MX8MP_IOMUXC_SAI5_RXD0__AUDIOMIX_PDM_BIT_STREAM00	0xd6
+			MX8MP_IOMUXC_SAI5_RXD1__AUDIOMIX_PDM_BIT_STREAM01	0xd6
+			MX8MP_IOMUXC_SAI5_RXD2__AUDIOMIX_PDM_BIT_STREAM02	0xd6
+			MX8MP_IOMUXC_SAI5_RXD3__AUDIOMIX_PDM_BIT_STREAM03	0xd6
+		>;
+	};
+
+	pinctrl_sai2: sai2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI2_TXC__AUDIOMIX_SAI2_TX_BCLK	0xd6
+			MX8MP_IOMUXC_SAI2_TXFS__AUDIOMIX_SAI2_TX_SYNC	0xd6
+			MX8MP_IOMUXC_SAI2_TXD0__AUDIOMIX_SAI2_TX_DATA00	0xd6
+			MX8MP_IOMUXC_SAI2_RXD0__AUDIOMIX_SAI2_RX_DATA00	0xd6
+		>;
+	};
+
+	pinctrl_sai3: sai3grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI3_TXFS__AUDIOMIX_SAI3_TX_SYNC	0xd6
+			MX8MP_IOMUXC_SAI3_TXC__AUDIOMIX_SAI3_TX_BCLK	0xd6
+			MX8MP_IOMUXC_SAI3_RXD__AUDIOMIX_SAI3_RX_DATA00	0xd6
+			MX8MP_IOMUXC_SAI3_TXD__AUDIOMIX_SAI3_TX_DATA00	0xd6
+			MX8MP_IOMUXC_SAI3_MCLK__AUDIOMIX_SAI3_MCLK	0xd6
+			MX8MP_IOMUXC_SAI3_RXFS__GPIO4_IO28		0xd6
+			MX8MP_IOMUXC_SAI3_RXC__GPIO4_IO29		0xd6
+		>;
+	};
+
+	pinctrl_i2c2_synaptics_dsx_io: synaptics_dsx_iogrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO09__GPIO1_IO09		0x16
+		>;
+	};
+
+	pinctrl_uart1: uart1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI2_RXFS__UART1_DCE_TX	0x49 /* P2-88/P20-18 */
+			MX8MP_IOMUXC_SD1_CMD__UART1_DCE_RX	0x49 /* P2-70/P20-17 */
+		>;
+	};
+
+	pinctrl_uart2: uart2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_UART2_RXD__UART2_DCE_RX	0x49
+			MX8MP_IOMUXC_UART2_TXD__UART2_DCE_TX	0x49
+		>;
+	};
+
+	pinctrl_uart3: uart3grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_UART3_RXD__UART3_DCE_RX	0x49
+			MX8MP_IOMUXC_UART3_TXD__UART3_DCE_TX	0x49
+		>;
+	};
+
+	pinctrl_usb1_vbus: usb1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO14__GPIO1_IO14	0x19
+		>;
+	};
+
+	pinctrl_usdhc1: usdhc1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD1_CLK__USDHC1_CLK	0x190
+			MX8MP_IOMUXC_SD1_CMD__USDHC1_CMD	0x1d0
+			MX8MP_IOMUXC_SD1_DATA0__USDHC1_DATA0	0x1d0
+			MX8MP_IOMUXC_SD1_DATA1__USDHC1_DATA1	0x1d0
+			MX8MP_IOMUXC_SD1_DATA2__USDHC1_DATA2	0x1d0
+			MX8MP_IOMUXC_SD1_DATA3__USDHC1_DATA3	0x1d0
+		>;
+	};
+
+	pinctrl_usdhc1_100mhz: usdhc1grp-100mhz {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD1_CLK__USDHC1_CLK	0x194
+			MX8MP_IOMUXC_SD1_CMD__USDHC1_CMD	0x1d4
+			MX8MP_IOMUXC_SD1_DATA0__USDHC1_DATA0	0x1d4
+			MX8MP_IOMUXC_SD1_DATA1__USDHC1_DATA1	0x1d4
+			MX8MP_IOMUXC_SD1_DATA2__USDHC1_DATA2	0x1d4
+			MX8MP_IOMUXC_SD1_DATA3__USDHC1_DATA3	0x1d4
+		>;
+	};
+
+	pinctrl_usdhc1_200mhz: usdhc1grp-200mhz {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD1_CLK__USDHC1_CLK	0x196
+			MX8MP_IOMUXC_SD1_CMD__USDHC1_CMD	0x1d6
+			MX8MP_IOMUXC_SD1_DATA0__USDHC1_DATA0	0x1d6
+			MX8MP_IOMUXC_SD1_DATA1__USDHC1_DATA1	0x1d6
+			MX8MP_IOMUXC_SD1_DATA2__USDHC1_DATA2	0x1d6
+			MX8MP_IOMUXC_SD1_DATA3__USDHC1_DATA3	0x1d6
+		>;
+	};
+
+	pinctrl_usdhc2_gpio: usdhc2grp-gpio {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD2_CD_B__GPIO2_IO12 	0x1c4
+			MX8MP_IOMUXC_SD2_RESET_B__GPIO2_IO19	0x41
+		>;
+	};
+
+	pinctrl_usdhc2: usdhc2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK	0x190
+			MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD	0x1d0
+			MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0	0x1d0
+			MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1	0x1d0
+			MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2	0x1d0
+			MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3	0x1d0
+			MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT	0xc1
+		>;
+	};
+
+	pinctrl_usdhc2_100mhz: usdhc2grp-100mhz {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK	0x194
+			MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD	0x1d4
+			MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0	0x1d4
+			MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1	0x1d4
+			MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2	0x1d4
+			MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3	0x1d4
+			MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc1
+		>;
+	};
+
+	pinctrl_usdhc2_200mhz: usdhc2grp-200mhz {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK	0x196
+			MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD	0x1d6
+			MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0	0x1d6
+			MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1	0x1d6
+			MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2	0x1d6
+			MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3	0x1d6
+			MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc1
+		>;
+	};
+
+	pinctrl_usdhc3: usdhc3grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK	0x190
+			MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD	0x1d0
+			MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0	0x1d0
+			MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1	0x1d0
+			MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2	0x1d0
+			MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3	0x1d0
+			MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4	0x1d0
+			MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5	0x1d0
+			MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6	0x1d0
+			MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7	0x1d0
+			MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE	0x190
+		>;
+	};
+
+	pinctrl_usdhc3_100mhz: usdhc3grp-100mhz {
+		fsl,pins = <
+			MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK	0x194
+			MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD	0x1d4
+			MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0	0x1d4
+			MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1	0x1d4
+			MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2	0x1d4
+			MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3	0x1d4
+			MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4	0x1d4
+			MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5	0x1d4
+			MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6	0x1d4
+			MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7	0x1d4
+			MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE	0x194
+		>;
+	};
+
+	pinctrl_usdhc3_200mhz: usdhc3grp-200mhz {
+		fsl,pins = <
+			MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK	0x196
+			MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD	0x1d6
+			MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0	0x1d6
+			MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1	0x1d6
+			MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2	0x1d6
+			MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3	0x1d6
+			MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4	0x1d6
+			MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5	0x1d6
+			MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6	0x1d6
+			MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7	0x1d6
+			MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE	0x196
+		>;
+	};
+
+	pinctrl_wdog: wdoggrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO02__WDOG1_WDOG_B	0xc6
+		>;
+	};
+
+	pinctrl_csi0_pwn: csi0_pwn_grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD1_STROBE__GPIO2_IO11	0x19
+		>;
+	};
+
+	pinctrl_csi_mclk: csi_mclk_grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO15__CCM_CLKO2	0x59
+		>;
+	};
+
+	touchscreen_pins: tsgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI1_TXD0__GPIO4_IO12	0x00
+		>;
+	};
+
+	touchscreen1_pins: ts1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD2_WP__GPIO2_IO20		0x00
+		>;
+	};
+};
+
+&vpu_g1 {
+	status = "okay";
+};
+
+&vpu_g2 {
+	status = "okay";
+};
+
+&vpu_vc8000e {
+	status = "okay";
+};
+
+&vpu_v4l2 {
+	status = "okay";
+};
+
+&gpu_3d {
+	status = "okay";
+};
+
+&gpu_2d {
+	status = "okay";
+};
+
+&ml_vipsi {
+	status = "okay";
+};
+
+&mix_gpu_ml {
+	status = "okay";
+};
+
+&mipi_csi_0 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "disabled";
+};
+
+&mipi_csi_1 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "disabled";
+};
+
+
+&cameradev {
+	status = "disabled";
+};
+
+&isi_0 {
+	status = "disabled";
+	fsl,chain_buf;
+
+	cap_device {
+		status = "okay";
+	};
+
+};
+
+&isi_1 {
+	status = "disabled";
+	fsl,chain_buf;
+
+	cap_device {
+		status = "okay";
+	};
+};
+
+&resmem {
+	/* global autoconfigured region for contiguous allocations */
+	linux,cma {
+		compatible = "shared-dma-pool";
+		reusable;
+		size = <0 0x2c000000>;
+		alloc-ranges = <0 0x40000000 0 0x80000000>;
+		linux,cma-default;
+	};
+};
+
+&mipi_dsi {
+	status = "okay";
+	backlight = <&dsi_backlight>;
+	panel: panel@0 {
+		compatible = "startek,kd050hdfia020";
+		reg = <0>;
+		reset-gpio = <&pca9555 4 GPIO_ACTIVE_LOW>;
+		dsi-lanes = <4>;
+		status = "okay";
+	};
+};
+
+&ldb {
+	status = "okay";
+	/*fsl,dual-channel;*/
+
+	lvds-channel@0 {
+		fsl,data-mapping = "spwg";
+		fsl,data-width = <24>;
+		status = "okay";
+
+		port@1 {
+			reg = <1>;
+
+			lvds_out: endpoint {
+				remote-endpoint = <&panel_lvds_in>;
+			};
+		};
+	};
+};
+
+&ldb_phy {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-lvds.dtsi b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-lvds.dtsi
new file mode 100644
index 000000000000..816084e3d2c5
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-lvds.dtsi
@@ -0,0 +1,117 @@
+/*
+ * Copyright 2024 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+&{/} {
+	lvds_backlight: lvds_backlight {
+		compatible = "pwm-backlight";
+		pwms = <&pwm2 0 300000 0>;
+		brightness-levels = <96 255>;
+		num-interpolated-steps = <12>;
+		default-brightness-level = <10>;
+		status = "okay";
+	};
+
+	lvds_panel: lvds0_panel {
+		compatible = "boe,hv070wsa-100";
+		backlight = <&lvds_backlight>;
+		enable-gpios = <&pca9555 6 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+
+		port {
+			panel_lvds_in: endpoint {
+				remote-endpoint = <&lvds_out>;
+			};
+		};
+	};
+};
+
+&i2c6 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	goodix_ts@5d {
+		compatible = "goodix,gt911";
+		reg = <0x5d>;
+
+		interrupt-parent = <&gpio2>;
+		interrupts = <20 IRQ_TYPE_LEVEL_HIGH>;
+
+		pinctrl-names = "default";
+		pinctrl-0 = <&touchscreen1_pins>;
+
+		irq-gpios = <&gpio2 20 GPIO_ACTIVE_HIGH>;
+		reset-gpios = <&pca9555 7 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+};
+
+&iomuxc {
+
+	pinctrl_pwm2: pwm2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SPDIF_RX__PWM2_OUT		0x116
+		 >;
+	};
+
+	touchscreen1_pins: ts1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD2_WP__GPIO2_IO20		0x00
+		>;
+	};
+};
+
+&pwm2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm2>;
+	status = "okay";
+};
+
+&lvds_backlight {
+	status = "okay";
+};
+
+&lvds_panel {
+	status = "okay";
+};
+
+&ldb {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	lvds-channel@0 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		fsl,data-mapping = "spwg";
+		fsl,data-width = <24>;
+		status = "okay";
+
+		port@1 {
+			reg = <1>;
+
+			lvds_out: endpoint {
+				remote-endpoint = <&panel_lvds_in>;
+			};
+		};
+	};
+};
+
+&ldb_phy {
+	status = "okay";
+};
+
+&lcdif2 {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-lvds.dtso b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-lvds.dtso
new file mode 100644
index 000000000000..05213c9a75cb
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-lvds.dtso
@@ -0,0 +1,7 @@
+#include "overlay.h"
+#include "ucm-imx8m-plus-lvds.dtsi"
+
+&{/} {
+	model = "CompuLab UCM-iMX8M-Plus (lvds)";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-mipi-enabled.dtsi b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-mipi-enabled.dtsi
new file mode 100644
index 000000000000..503e24530035
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-mipi-enabled.dtsi
@@ -0,0 +1,27 @@
+&dsi_backlight {
+	status = "okay";
+};
+
+&i2c5 {
+	status = "okay";
+};
+
+&mipi_ts {
+	status = "okay";
+};
+
+&pwm1 {
+	status = "okay";
+};
+
+&mipi_dsi {
+	status = "okay";
+};
+
+&mipi_panel {
+	status = "okay";
+};
+
+&lcdif1 {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-mipi.dtsi b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-mipi.dtsi
new file mode 100644
index 000000000000..789b2e2304bf
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-mipi.dtsi
@@ -0,0 +1,69 @@
+&{/} {
+	dsi_backlight: dsi_backlight {
+		compatible = "pwm-backlight";
+		pwms = <&pwm1 0 3000000 0>;
+		brightness-levels = <15 255>;
+		num-interpolated-steps = <15>;
+		default-brightness-level = <10>;
+		status = "okay";
+	};
+};
+
+&i2c5 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	mipi_ts: goodix_ts@5d {
+		compatible = "goodix,gt911";
+		reg = <0x5d>;
+
+		interrupt-parent = <&gpio4>;
+		interrupts = <12 IRQ_TYPE_LEVEL_HIGH>;
+
+		pinctrl-names = "default";
+		pinctrl-0 = <&_touchscreen_pins>;
+
+		irq-gpios = <&gpio4 12 GPIO_ACTIVE_HIGH>;
+		reset-gpios = <&pca9555 5 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+};
+
+&iomuxc {
+	_pinctrl_pwm1: pwm1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SPDIF_EXT_CLK__PWM1_OUT	0x116
+		>;
+	};
+
+	_touchscreen_pins: tsgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI1_TXD0__GPIO4_IO12	0x00
+		>;
+	};
+};
+
+&pwm1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&_pinctrl_pwm1>;
+	status = "okay";
+};
+
+&mipi_dsi {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+	mipi_panel: panel@0 {
+		compatible = "startek,kd050hdfia020";
+		reg = <0>;
+		reset-gpio = <&pca9555 4 GPIO_ACTIVE_LOW>;
+		dsi-lanes = <4>;
+		backlight = <&dsi_backlight>;
+		status = "okay";
+	};
+};
+
+&lcdif1 {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-mipi.dtso b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-mipi.dtso
new file mode 100644
index 000000000000..1437a5504134
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-mipi.dtso
@@ -0,0 +1,7 @@
+#include "overlay.h"
+#include "ucm-imx8m-plus-mipi.dtsi"
+
+&{/} {
+	model = "CompuLab UCM-iMX8M-Plus (mipi)";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-mmc.dtsi b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-mmc.dtsi
new file mode 100644
index 000000000000..6b1b57cf55d9
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-mmc.dtsi
@@ -0,0 +1,34 @@
+&{/} {
+	reg_usdhc2_vmmc: regulator-usdhc2 {
+		compatible = "regulator-fixed";
+		regulator-name = "VSD_3V3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+		startup-delay-us = <100>;
+		off-on-delay-us = <12000>;
+	};
+};
+
+&iomuxc {
+	pinctrl_usdhc2_gpio: usdhc2grp-gpio {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD2_CD_B__GPIO2_IO12 	0x1c4
+			MX8MP_IOMUXC_SD2_RESET_B__GPIO2_IO19	0x41
+		>;
+	};
+};
+
+&usdhc2 {
+	assigned-clocks = <&clk IMX8MP_CLK_USDHC2>;
+	assigned-clock-rates = <400000000>;
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
+	cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
+	vmmc-supply = <&reg_usdhc2_vmmc>;
+	bus-width = <4>;
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-mmc.dtso b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-mmc.dtso
new file mode 100644
index 000000000000..a6bdbcd7d3ab
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-mmc.dtso
@@ -0,0 +1,5 @@
+/dts-v1/;
+/plugin/;
+
+#include "overlay.h"
+#include "ucm-imx8m-plus-mmc.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-nopcie.dts b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-nopcie.dts
new file mode 100644
index 000000000000..d1cf8c4d1d4b
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-nopcie.dts
@@ -0,0 +1,34 @@
+/*
+ * Copyright 2021 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+
+#include "ucm-imx8m-plus.dts"
+
+/ {
+	model = "CompuLab UCM-iMX8M-Plus (nopcie)";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
+
+&pcie {
+	status = "disabled";
+};
+
+&pcie_ep {
+	status = "disabled";
+};
+
+&pcie_phy {
+	status = "disabled";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-p21.dts b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-p21.dts
new file mode 100644
index 000000000000..ea59f8c1dc1e
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-p21.dts
@@ -0,0 +1,43 @@
+/*
+ * Copyright 2022 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+
+#include "ucm-imx8m-plus.dts"
+
+/ {
+	model = "CompuLab UCM-iMX8M-Plus (p21)";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+
+	gpio-p21-header {
+		compatible = "gpio-p211-header";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_p21>;
+		status = "okay";
+	};
+};
+
+&iomuxc {
+	pinctrl_p21: p21grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI3_TXD__GPIO5_IO01	0x19 /* P21-11; GPIO=(32*(5-1)+1)=129 */
+			MX8MP_IOMUXC_SAI3_TXC__GPIO5_IO00	0x19 /* P21-13; GPIO=(32*(5-1)+0)=128 */
+			MX8MP_IOMUXC_SAI3_MCLK__GPIO5_IO02	0x19 /* P21-15; GPIO=(32*(5-1)+2)=130 */
+			MX8MP_IOMUXC_SAI3_RXD__GPIO4_IO30	0x19 /* P21-17; GPIO=(32*(4-1)+30)=126 */
+			MX8MP_IOMUXC_SAI3_RXC__GPIO4_IO29	0x19 /* P21-19; GPIO=(32*(4-1)+29)=125 */
+			MX8MP_IOMUXC_SAI3_TXFS__GPIO4_IO31	0x19 /* P21-21; GPIO=(32*(4-1)+31)=127 */
+			MX8MP_IOMUXC_SAI3_RXFS__GPIO4_IO28	0x19 /* P21-23; GPIO=(32*(4-1)+28)=124 */
+		>;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-pcie.dtsi b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-pcie.dtsi
new file mode 100644
index 000000000000..1d3cbadc364e
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-pcie.dtsi
@@ -0,0 +1,28 @@
+/*
+ * Copyright 2024 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+#include <dt-bindings/phy/phy-imx8-pcie.h>
+
+&pcie {
+	reset-gpio = <&pca9555 0 GPIO_ACTIVE_LOW>;
+	status = "okay";
+};
+
+&pcie_phy {
+	clocks = <&hsio_blk_ctrl>;
+	clock-names = "ref";
+	fsl,clkreq-unsupported;
+	fsl,refclk-pad-mode = <IMX8_PCIE_REFCLK_PAD_OUTPUT>;
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-pcie.dtso b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-pcie.dtso
new file mode 100644
index 000000000000..5c5117fa8bf8
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-pcie.dtso
@@ -0,0 +1,7 @@
+#include "overlay.h"
+#include "ucm-imx8m-plus-pcie.dtsi"
+
+/ {
+	model = "CompuLab UCM-iMX8M-Plus (pice)";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-pinctrl.dtsi b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-pinctrl.dtsi
new file mode 100644
index 000000000000..d172740ca888
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-pinctrl.dtsi
@@ -0,0 +1,280 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2022 CompuLab
+ */
+
+&iomuxc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog>;
+
+	pinctrl_hog: hoggrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO15__CCM_CLKO2		0x50
+		>;
+	};
+
+	pinctrl_fec: fecgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD1_CLK__ENET1_MDC					0x2
+			MX8MP_IOMUXC_SD1_CMD__ENET1_MDIO				0x2
+			MX8MP_IOMUXC_SD1_DATA2__ENET1_RGMII_RD0				0x90
+			MX8MP_IOMUXC_SD1_DATA3__ENET1_RGMII_RD1				0x90
+			MX8MP_IOMUXC_SAI1_RXD6__ENET1_RGMII_RD2				0x90
+			MX8MP_IOMUXC_SAI1_RXD7__ENET1_RGMII_RD3				0x90
+			MX8MP_IOMUXC_SAI1_TXC__ENET1_RGMII_RXC				0x90
+			MX8MP_IOMUXC_SAI1_TXFS__ENET1_RGMII_RX_CTL			0x90
+			MX8MP_IOMUXC_SD1_DATA1__ENET1_RGMII_TD0				0x16
+			MX8MP_IOMUXC_SD1_DATA0__ENET1_RGMII_TD1				0x16
+			MX8MP_IOMUXC_SAI1_TXD2__ENET1_RGMII_TD2				0x16
+			MX8MP_IOMUXC_SAI1_TXD3__ENET1_RGMII_TD3				0x16
+			MX8MP_IOMUXC_SAI1_TXD4__ENET1_RGMII_TX_CTL			0x16
+			MX8MP_IOMUXC_SAI1_TXD5__ENET1_RGMII_TXC				0x16
+		>;
+	};
+
+	pinctrl_ecspi2: ecspi2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_ECSPI2_SCLK__ECSPI2_SCLK				0x82
+			MX8MP_IOMUXC_ECSPI2_MOSI__ECSPI2_MOSI				0x82
+			MX8MP_IOMUXC_ECSPI2_MISO__ECSPI2_MISO				0x82
+		>;
+	};
+
+	pinctrl_ecspi2_cs: ecspi2cs {
+		fsl,pins = <
+			MX8MP_IOMUXC_ECSPI2_SS0__GPIO5_IO13				0x40000
+		>;
+	};
+
+	pinctrl_eqos: eqosgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_ENET_MDC__ENET_QOS_MDC				0x2
+			MX8MP_IOMUXC_ENET_MDIO__ENET_QOS_MDIO				0x2
+			MX8MP_IOMUXC_ENET_RD0__ENET_QOS_RGMII_RD0			0x90
+			MX8MP_IOMUXC_ENET_RD1__ENET_QOS_RGMII_RD1			0x90
+			MX8MP_IOMUXC_ENET_RD2__ENET_QOS_RGMII_RD2			0x90
+			MX8MP_IOMUXC_ENET_RD3__ENET_QOS_RGMII_RD3			0x90
+			MX8MP_IOMUXC_ENET_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK	0x90
+			MX8MP_IOMUXC_ENET_RX_CTL__ENET_QOS_RGMII_RX_CTL			0x90
+			MX8MP_IOMUXC_ENET_TD0__ENET_QOS_RGMII_TD0			0x16
+			MX8MP_IOMUXC_ENET_TD1__ENET_QOS_RGMII_TD1			0x16
+			MX8MP_IOMUXC_ENET_TD2__ENET_QOS_RGMII_TD2			0x16
+			MX8MP_IOMUXC_ENET_TD3__ENET_QOS_RGMII_TD3			0x16
+			MX8MP_IOMUXC_ENET_TX_CTL__ENET_QOS_RGMII_TX_CTL			0x16
+			MX8MP_IOMUXC_ENET_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK	0x16
+		>;
+	};
+
+	pinctrl_ecos_phy_reset: ecosphyrstgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO10__GPIO1_IO10				0x10
+		>;
+	};
+
+	pinctrl_gpio_led: gpioledgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO12__GPIO1_IO12				0x140
+		>;
+	};
+
+	pinctrl_i2c1: i2c1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_I2C1_SCL__I2C1_SCL					0x400001c2
+			MX8MP_IOMUXC_I2C1_SDA__I2C1_SDA					0x400001c2
+		>;
+	};
+
+	pinctrl_i2c2: i2c2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_I2C2_SCL__I2C2_SCL					0x400001c2
+			MX8MP_IOMUXC_I2C2_SDA__I2C2_SDA					0x400001c2
+		>;
+	};
+
+	pinctrl_i2c3: i2c3grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_I2C3_SCL__I2C3_SCL					0x400001c2
+			MX8MP_IOMUXC_I2C3_SDA__I2C3_SDA					0x400001c2
+		>;
+	};
+
+	pinctrl_i2c5: i2c5grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI5_MCLK__I2C5_SDA				0x400001c2
+			MX8MP_IOMUXC_SAI5_RXD0__I2C5_SCL				0x400001c2
+		>;
+	};
+
+	pinctrl_i2c6: i2c6grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI5_RXFS__I2C6_SCL				0x400001c2
+			MX8MP_IOMUXC_SAI5_RXC__I2C6_SDA					0x400001c2
+		>;
+	};
+
+	pinctrl_pmic: pmicgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO03__GPIO1_IO03				0x000001c0
+		>;
+	};
+
+	pinctrl_pdm: pdmgrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI5_RXC__AUDIOMIX_PDM_CLK				0xd6
+			MX8MP_IOMUXC_SAI5_RXD0__AUDIOMIX_PDM_BIT_STREAM00		0xd6
+			MX8MP_IOMUXC_SAI5_RXD1__AUDIOMIX_PDM_BIT_STREAM01		0xd6
+			MX8MP_IOMUXC_SAI5_RXD2__AUDIOMIX_PDM_BIT_STREAM02		0xd6
+			MX8MP_IOMUXC_SAI5_RXD3__AUDIOMIX_PDM_BIT_STREAM03		0xd6
+		>;
+	};
+
+	pinctrl_uart1: uart1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_UART1_RXD__UART1_DCE_RX				0x140
+			MX8MP_IOMUXC_UART1_TXD__UART1_DCE_TX				0x140
+		>;
+	};
+
+	pinctrl_uart2: uart2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_UART2_RXD__UART2_DCE_RX				0x140
+			MX8MP_IOMUXC_UART2_TXD__UART2_DCE_TX				0x140
+		>;
+	};
+
+	pinctrl_uart3: uart3grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_UART3_RXD__UART3_DCE_RX				0x140
+			MX8MP_IOMUXC_UART3_TXD__UART3_DCE_TX				0x140
+		>;
+	};
+
+	pinctrl_uart4: uart4grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_UART4_TXD__UART4_DCE_TX				0x140
+			MX8MP_IOMUXC_UART4_RXD__UART4_DCE_RX				0x140
+		>;
+	};
+
+	pinctrl_usdhc1: usdhc1grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD1_CLK__USDHC1_CLK				0x190
+			MX8MP_IOMUXC_SD1_CMD__USDHC1_CMD				0x1d0
+			MX8MP_IOMUXC_SD1_DATA0__USDHC1_DATA0				0x1d0
+			MX8MP_IOMUXC_SD1_DATA1__USDHC1_DATA1				0x1d0
+			MX8MP_IOMUXC_SD1_DATA2__USDHC1_DATA2				0x1d0
+			MX8MP_IOMUXC_SD1_DATA3__USDHC1_DATA3				0x1d0
+		>;
+	};
+
+	pinctrl_usdhc1_100mhz: usdhc1grp-100mhz {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD1_CLK__USDHC1_CLK				0x194
+			MX8MP_IOMUXC_SD1_CMD__USDHC1_CMD				0x1d4
+			MX8MP_IOMUXC_SD1_DATA0__USDHC1_DATA0				0x1d4
+			MX8MP_IOMUXC_SD1_DATA1__USDHC1_DATA1				0x1d4
+			MX8MP_IOMUXC_SD1_DATA2__USDHC1_DATA2				0x1d4
+			MX8MP_IOMUXC_SD1_DATA3__USDHC1_DATA3				0x1d4
+		>;
+	};
+
+	pinctrl_usdhc1_200mhz: usdhc1grp-200mhz {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD1_CLK__USDHC1_CLK				0x196
+			MX8MP_IOMUXC_SD1_CMD__USDHC1_CMD				0x1d6
+			MX8MP_IOMUXC_SD1_DATA0__USDHC1_DATA0				0x1d6
+			MX8MP_IOMUXC_SD1_DATA1__USDHC1_DATA1				0x1d6
+			MX8MP_IOMUXC_SD1_DATA2__USDHC1_DATA2				0x1d6
+			MX8MP_IOMUXC_SD1_DATA3__USDHC1_DATA3				0x1d6
+		>;
+	};
+
+	pinctrl_usdhc2: usdhc2grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK				0x190
+			MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD				0x1d0
+			MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0				0x1d0
+			MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1				0x1d0
+			MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2				0x1d0
+			MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3				0x1d0
+		>;
+	};
+
+	pinctrl_usdhc2_100mhz: usdhc2grp-100mhz {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK				0x194
+			MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD				0x1d4
+			MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0				0x1d4
+			MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1				0x1d4
+			MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2				0x1d4
+			MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3				0x1d4
+		>;
+	};
+
+	pinctrl_usdhc2_200mhz: usdhc2grp-200mhz {
+		fsl,pins = <
+			MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK				0x196
+			MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD				0x1d6
+			MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0				0x1d6
+			MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1				0x1d6
+			MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2				0x1d6
+			MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3				0x1d6
+		>;
+	};
+
+	pinctrl_usdhc3: usdhc3grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK				0x190
+			MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD				0x1d0
+			MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0				0x1d0
+			MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1				0x1d0
+			MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2				0x1d0
+			MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3				0x1d0
+			MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4				0x1d0
+			MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5				0x1d0
+			MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6				0x1d0
+			MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7				0x1d0
+			MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE				0x190
+		>;
+	};
+
+	pinctrl_usdhc3_100mhz: usdhc3grp-100mhz {
+		fsl,pins = <
+			MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK				0x194
+			MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD				0x1d4
+			MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0				0x1d4
+			MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1				0x1d4
+			MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2				0x1d4
+			MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3				0x1d4
+			MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4				0x1d4
+			MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5				0x1d4
+			MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6				0x1d4
+			MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7				0x1d4
+			MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE				0x194
+		>;
+	};
+
+	pinctrl_usdhc3_200mhz: usdhc3grp-200mhz {
+		fsl,pins = <
+			MX8MP_IOMUXC_NAND_WE_B__USDHC3_CLK				0x196
+			MX8MP_IOMUXC_NAND_WP_B__USDHC3_CMD				0x1d6
+			MX8MP_IOMUXC_NAND_DATA04__USDHC3_DATA0				0x1d6
+			MX8MP_IOMUXC_NAND_DATA05__USDHC3_DATA1				0x1d6
+			MX8MP_IOMUXC_NAND_DATA06__USDHC3_DATA2				0x1d6
+			MX8MP_IOMUXC_NAND_DATA07__USDHC3_DATA3				0x1d6
+			MX8MP_IOMUXC_NAND_RE_B__USDHC3_DATA4				0x1d6
+			MX8MP_IOMUXC_NAND_CE2_B__USDHC3_DATA5				0x1d6
+			MX8MP_IOMUXC_NAND_CE3_B__USDHC3_DATA6				0x1d6
+			MX8MP_IOMUXC_NAND_CLE__USDHC3_DATA7				0x1d6
+			MX8MP_IOMUXC_NAND_CE1_B__USDHC3_STROBE				0x196
+		>;
+	};
+
+	pinctrl_wdog: wdoggrp {
+		fsl,pins = <
+			MX8MP_IOMUXC_GPIO1_IO02__WDOG1_WDOG_B				0x166
+		>;
+	};
+
+};
+
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-rpmsg.dts b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-rpmsg.dts
new file mode 100644
index 000000000000..34f8f058b54f
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-rpmsg.dts
@@ -0,0 +1,23 @@
+/*
+ * Copyright 2022 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+
+#include "ucm-imx8m-plus.dts"
+#include "compulab-imx8m-plus-rpmsg.dtsi"
+
+/ {
+	model = "CompuLab UCM-iMX8M-Plus (rpmsg)";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-rtc.dtso b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-rtc.dtso
new file mode 100644
index 000000000000..7634d1096b78
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-rtc.dtso
@@ -0,0 +1,8 @@
+/* Use this file in order to override the default xt-freq value */
+
+/dts-v1/;
+/plugin/;
+
+&ab1805_rtc {
+    xt-frequency = <32770750>;
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-sbev.dts b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-sbev.dts
new file mode 100644
index 000000000000..7625d798ced0
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-sbev.dts
@@ -0,0 +1,16 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2024 CompuLab LTD.
+ */
+
+/dts-v1/;
+
+#include "ucm-imx8m-plus-som.dts"
+#include "ucm-imx8m-plus-pcie.dtsi"
+#include "sbev-ucmimx8plus.dtsi"
+#include "sbev-ucmimx8plus-mmc2.dtsi"
+
+/ {
+	model = "CompuLab UCM-iMX8M-Plus (sbev)";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-som.dts b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-som.dts
new file mode 100644
index 000000000000..8557b1bea39a
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-som.dts
@@ -0,0 +1,23 @@
+/*
+ * Copyright 2024 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+
+#include "ucm-imx8m-plus.dtsi"
+#include "compulab-imx8m-plus-ldo4.dtsi"
+
+/ {
+	model = "CompuLab UCM-iMX8M-Plus (SOM)";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-spidev.dtso b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-spidev.dtso
new file mode 100644
index 000000000000..066d569326ea
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-spidev.dtso
@@ -0,0 +1,7 @@
+#include "overlay.h"
+#include "compulab-imx8m-plus-spidev.dtsi"
+
+/ {
+	model = "CompuLab UCM-iMX8M-Plus (spidev)";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-thermal.dtso b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-thermal.dtso
new file mode 100644
index 000000000000..a76646adce85
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-thermal.dtso
@@ -0,0 +1,21 @@
+/*
+ * Copyright 2024 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+#include "overlay.h"
+#include "compulab-imx8m-plus-thermal.dtsi"
+
+&{/} {
+	model = "CompuLab UCM-iMX8M-Plus (thermal)";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-uart1.dts b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-uart1.dts
new file mode 100644
index 000000000000..da80acb301f5
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-uart1.dts
@@ -0,0 +1,30 @@
+/*
+ * Copyright 2021 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+
+#include "ucm-imx8m-plus.dts"
+
+/ {
+	model = "CompuLab UCM-iMX8M-Plus (uart1)";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+
+	chosen {
+		stdout-path = &uart1;
+	};
+};
+
+&uart1 {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-usbdev.dtsi b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-usbdev.dtsi
new file mode 100644
index 000000000000..92e83e41e35f
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-usbdev.dtsi
@@ -0,0 +1,18 @@
+/*
+ * Copyright 2024 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+&usb_dwc3_0 {
+	dr_mode = "peripheral";
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-usbdev.dtso b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-usbdev.dtso
new file mode 100644
index 000000000000..fa2fbd06231e
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-usbdev.dtso
@@ -0,0 +1,2 @@
+#include "overlay.h"
+#include "ucm-imx8m-plus-usbdev.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-wm8731.dtsi b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-wm8731.dtsi
new file mode 100644
index 000000000000..fc02f89699ad
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-wm8731.dtsi
@@ -0,0 +1,93 @@
+/*
+ * Copyright 2024 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+&{/} {
+	simple_sound: sound {
+		compatible = "simple-audio-card";
+		simple-audio-card,name = "ucm-imx8m-plus";
+		simple-audio-card,widgets =
+			"Headphone", "Headphone Jack",
+			"Line", "Line Out",
+			"Microphone", "Mic Jack",
+			"Line", "Line In";
+		simple-audio-card,routing =
+			"Headphone Jack", "RHPOUT",
+			"Headphone Jack", "LHPOUT",
+			"MICIN", "Mic Bias",
+			"Mic Bias", "Mic Jack";
+		simple-audio-card,format = "i2s";
+		simple-audio-card,bitclock-master = <&sound_master>;
+		simple-audio-card,frame-master = <&sound_master>;
+
+		sound_master: simple-audio-card,cpu {
+			sound-dai = <&sai3>;
+			system-clock-frequency = <0>;
+			system-clock-direction = "out";
+		};
+
+		sound_codec: simple-audio-card,codec {
+			sound-dai = <&wm8731>;
+			system-clock-direction = "in";
+			system-clock-type = "mclk";
+		};
+	};
+};
+
+&iomuxc {
+	pinctrl_sai3: sai3grp {
+		fsl,pins = <
+			MX8MP_IOMUXC_SAI3_TXFS__AUDIOMIX_SAI3_TX_SYNC	0xd6
+			MX8MP_IOMUXC_SAI3_TXC__AUDIOMIX_SAI3_TX_BCLK	0xd6
+			MX8MP_IOMUXC_SAI3_RXD__AUDIOMIX_SAI3_RX_DATA00	0xd6
+			MX8MP_IOMUXC_SAI3_TXD__AUDIOMIX_SAI3_TX_DATA00	0xd6
+			MX8MP_IOMUXC_SAI3_MCLK__AUDIOMIX_SAI3_MCLK	0xd6
+			MX8MP_IOMUXC_SAI3_RXFS__GPIO4_IO28		0xd6
+			MX8MP_IOMUXC_SAI3_RXC__GPIO4_IO29		0xd6
+		>;
+	};
+};
+
+&i2c2 {
+	clock-frequency = <400000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c2>;
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	wm8731: wm8731@1a {
+		#sound-dai-cells = <0>;
+		compatible = "wlf,wm8731";
+		reg = <0x1a>;
+		clocks = <&audio_blk_ctrl IMX8MP_CLK_AUDIOMIX_SAI3_MCLK1>;
+		clock-names = "mclk";
+		wlf,shared-lrclk;
+    		status = "okay";
+	};
+};
+
+&sai3 {
+	#sound-dai-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sai3>;
+	assigned-clocks = <&clk IMX8MP_CLK_SAI3>;
+	assigned-clock-parents = <&clk IMX8MP_AUDIO_PLL1_OUT>;
+	assigned-clock-rates = <12288000>;
+	clocks = <&audio_blk_ctrl IMX8MP_CLK_AUDIOMIX_SAI3_IPG>, <&clk IMX8MP_CLK_DUMMY>,
+		 <&audio_blk_ctrl IMX8MP_CLK_AUDIOMIX_SAI3_MCLK1>, <&clk IMX8MP_CLK_DUMMY>,
+		 <&clk IMX8MP_CLK_DUMMY>;
+	clock-names = "bus", "mclk0", "mclk1", "mclk2", "mclk3";
+	fsl,sai-mclk-direction-output;
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-wm8731.dtso b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-wm8731.dtso
new file mode 100644
index 000000000000..37cf730d346b
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-wm8731.dtso
@@ -0,0 +1,2 @@
+#include "overlay.h"
+#include "ucm-imx8m-plus-wm8731.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-ws2812b.dtso b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-ws2812b.dtso
new file mode 100644
index 000000000000..81ce5c0fe70b
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus-ws2812b.dtso
@@ -0,0 +1,7 @@
+#include "overlay.h"
+#include "compulab-imx8m-plus-ws2812b.dtsi"
+
+/ {
+	model = "CompuLab UCM-iMX8M-Plus (ws28l2b on spi2)";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus.dts b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus.dts
new file mode 100644
index 000000000000..0a9d64bd127e
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus.dts
@@ -0,0 +1,25 @@
+/*
+ * Copyright 2024 CompuLab
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+/dts-v1/;
+
+#include "ucm-imx8m-plus-headless.dts"
+#include "ucm-imx8m-plus-mipi.dtsi"
+#include "ucm-imx8m-plus-hdmi.dtsi"
+#include "ucm-imx8m-plus-lvds.dtsi"
+
+/ {
+	model = "CompuLab UCM-iMX8M-Plus";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus.dtsi b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus.dtsi
new file mode 100644
index 000000000000..01ec8d6be9ab
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus.dtsi
@@ -0,0 +1,519 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2021 CompuLab
+ */
+
+/dts-v1/;
+
+#include <dt-bindings/usb/pd.h>
+#include "../freescale/imx8mp.dtsi"
+#include "ucm-imx8m-plus-pinctrl.dtsi"
+
+/ {
+	model = "CompuLab UCM-iMX8M-Plus SoM";
+	compatible = "compulab,ucm-imx8m-plus-som", "fsl,imx8mp";
+
+	leds {
+		compatible = "gpio-leds";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_gpio_led>;
+
+		heartbeat-led {
+			label = "Heartbeat";
+			gpios = <&gpio1 12 GPIO_ACTIVE_LOW>;
+			linux,default-trigger = "heartbeat";
+		};
+	};
+
+	memory@40000000 {
+		device_type = "memory";
+		reg = <0x0 0x40000000 0 0xc0000000>,
+		      <0x1 0x00000000 0 0xc0000000>;
+	};
+};
+
+&gpu_reserved {
+	reg = <0x0 0x58000000 0 0x10000000>;
+};
+
+&A53_0 {
+	cpu-supply = <&buck2>;
+};
+
+&A53_1 {
+	cpu-supply = <&buck2>;
+};
+
+&A53_2 {
+	cpu-supply = <&buck2>;
+};
+
+&A53_3 {
+	cpu-supply = <&buck2>;
+};
+
+&dsp {
+	status = "okay";
+};
+
+&aud2htx {
+	status = "okay";
+};
+
+&ecspi2 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	fsl,spi-num-chipselects = <1>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi2>, <&pinctrl_ecspi2_cs>;
+	cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
+	status = "disabled";
+
+	spidev2_0: spidev2@0 {
+		reg = <0>;
+		compatible = "rohm,dh2228fv";
+		spi-max-frequency = <500000>;
+		status = "disabled";
+	};
+};
+
+&eqos {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_eqos>, <&pinctrl_ecos_phy_reset>;
+	phy-mode = "rgmii-id";
+	phy-handle = <&eqosphy>;
+	snps,force_thresh_dma_mode;
+	snps,mtl-tx-config = <&mtl_tx_setup>;
+	snps,mtl-rx-config = <&mtl_rx_setup>;
+	status = "okay";
+
+	mdio {
+		compatible = "snps,dwmac-mdio";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		eqosphy: eqos-phy@0 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reset-gpios = <&gpio1 10 GPIO_ACTIVE_LOW>;
+			reset-assert-us = <10000>;
+			reset-deassert-us = <80000>;
+			reg = <0>;
+			eee-broken-1000t;
+			realtek,clkout-disable;
+		};
+	};
+
+	mtl_tx_setup: tx-queues-config {
+		snps,tx-queues-to-use = <5>;
+		snps,tx-sched-sp;
+		queue0 {
+			snps,dcb-algorithm;
+			snps,priority = <0x1>;
+		};
+		queue1 {
+			snps,dcb-algorithm;
+			snps,priority = <0x2>;
+		};
+		queue2 {
+			snps,dcb-algorithm;
+			snps,priority = <0x4>;
+		};
+		queue3 {
+			snps,dcb-algorithm;
+			snps,priority = <0x8>;
+		};
+		queue4 {
+			snps,dcb-algorithm;
+			snps,priority = <0xf0>;
+		};
+	};
+
+	mtl_rx_setup: rx-queues-config {
+		snps,rx-queues-to-use = <5>;
+		snps,rx-sched-sp;
+		queue0 {
+			snps,dcb-algorithm;
+			snps,priority = <0x1>;
+			snps,map-to-dma-channel = <0>;
+		};
+		queue1 {
+			snps,dcb-algorithm;
+			snps,priority = <0x2>;
+			snps,map-to-dma-channel = <1>;
+		};
+		queue2 {
+			snps,dcb-algorithm;
+			snps,priority = <0x4>;
+			snps,map-to-dma-channel = <2>;
+		};
+		queue3 {
+			snps,dcb-algorithm;
+			snps,priority = <0x8>;
+			snps,map-to-dma-channel = <3>;
+		};
+		queue4 {
+			snps,dcb-algorithm;
+			snps,priority = <0xf0>;
+			snps,map-to-dma-channel = <4>;
+		};
+	};
+};
+
+
+&i2c1 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c1>;
+	status = "okay";
+
+	pmic: pca9450@25 {
+		reg = <0x25>;
+		compatible = "nxp,pca9450c";
+		/* PMIC PCA9450 PMIC_nINT GPIO1_IO3 */
+		pinctrl-0 = <&pinctrl_pmic>;
+		interrupt-parent = <&gpio1>;
+		interrupts = <3 GPIO_ACTIVE_LOW>;
+
+		regulators {
+			buck1: BUCK1 {
+				regulator-name = "BUCK1";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <2187500>;
+				regulator-boot-on;
+				regulator-always-on;
+				regulator-ramp-delay = <3125>;
+			};
+
+			buck2: BUCK2 {
+				regulator-name = "BUCK2";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <2187500>;
+				regulator-boot-on;
+				regulator-always-on;
+				regulator-ramp-delay = <3125>;
+				nxp,dvs-run-voltage = <950000>;
+				nxp,dvs-standby-voltage = <850000>;
+			};
+
+			buck4: BUCK4{
+				regulator-name = "BUCK4";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <3400000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			buck5: BUCK5{
+				regulator-name = "BUCK5";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <3400000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			buck6: BUCK6 {
+				regulator-name = "BUCK6";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <3400000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo1: LDO1 {
+				regulator-name = "LDO1";
+				regulator-min-microvolt = <1600000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo2: LDO2 {
+				regulator-name = "LDO2";
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <1150000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo3: LDO3 {
+				regulator-name = "LDO3";
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo4: LDO4 {
+				regulator-name = "LDO4";
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo5: LDO5 {
+				regulator-name = "LDO5";
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+		};
+	};
+};
+
+&i2c2 {
+	clock-frequency = <400000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c2>;
+	status = "okay";
+
+	eeprom@50 {
+		compatible = "atmel,24c08";
+		reg = <0x50>;
+		pagesize = <16>;
+	};
+
+	ab1805_rtc: rtc@69 {
+		compatible = "ab1805";
+		reg = <0x69>;
+		pagesize = <16>;
+		sqw = "32768_Hz";
+		xt-frequency = <32772300>;
+		status = "okay";
+	};
+};
+
+&i2c3 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c3>;
+	status = "disabled";
+};
+
+&i2c5 {
+	clock-frequency = <400000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c5>;
+	status = "disabled";
+};
+
+&i2c6 {
+	clock-frequency = <400000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c6>;
+	status = "disabled";
+};
+
+&snvs_pwrkey {
+	status = "okay";
+};
+
+&easrc {
+	fsl,asrc-rate  = <48000>;
+	status = "okay";
+};
+
+&sdma2 {
+	status = "okay";
+};
+
+&uart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1>;
+	assigned-clocks = <&clk IMX8MP_CLK_UART1>;
+	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_80M>;
+	status = "disabled";
+};
+
+&uart2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart2>;
+	status = "okay";
+};
+
+&uart3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart3>;
+	assigned-clocks = <&clk IMX8MP_CLK_UART3>;
+	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_80M>;
+	status = "disabled";
+};
+
+&uart4 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart4>;
+	assigned-clocks = <&clk IMX8MP_CLK_UART4>;
+	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_80M>;
+	status = "disabled";
+};
+
+&usb3_phy0 {
+	fsl,phy-tx-preemp-amp-tune = <3>;
+	status = "okay";
+};
+
+&usb3_0 {
+	status = "okay";
+};
+
+&usb_dwc3_0 {
+	dr_mode = "host";
+	status = "okay";
+};
+
+&usb3_phy1 {
+	fsl,phy-tx-preemp-amp-tune = <3>;
+	fsl,phy-tx-vref-tune = <0xb>;
+	status = "okay";
+};
+
+&usb3_1 {
+	status = "okay";
+};
+
+&usb_dwc3_1 {
+	dr_mode = "host";
+	status = "okay";
+};
+
+&usdhc1 {
+	assigned-clocks = <&clk IMX8MP_CLK_USDHC1>;
+	assigned-clock-rates = <400000000>;
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc1>;
+	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
+	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
+	bus-width = <4>;
+	non-removable;
+	status = "disabled";
+};
+
+&usdhc2 {
+	assigned-clocks = <&clk IMX8MP_CLK_USDHC2>;
+	assigned-clock-rates = <400000000>;
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc2>;
+	pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
+	pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
+	bus-width = <4>;
+	status = "disabled";
+};
+
+&usdhc3 {
+	assigned-clocks = <&clk IMX8MP_CLK_USDHC3>;
+	assigned-clock-rates = <400000000>;
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc3>;
+	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
+	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
+	bus-width = <8>;
+	non-removable;
+	status = "okay";
+};
+
+&wdog1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_wdog>;
+	fsl,ext-reset-output;
+	status = "okay";
+};
+
+&vpu_g1 {
+	status = "okay";
+};
+
+&vpu_g2 {
+	status = "okay";
+};
+
+&vpu_vc8000e {
+	status = "okay";
+};
+
+&vpu_v4l2 {
+	status = "okay";
+};
+
+&gpu_3d {
+	status = "okay";
+};
+
+&gpu_2d {
+	status = "okay";
+};
+
+&ml_vipsi {
+	status = "okay";
+};
+
+&mix_gpu_ml {
+	status = "okay";
+};
+
+&mipi_csi_0 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "disabled";
+};
+
+&mipi_csi_1 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	assigned-clock-parents = <&clk IMX8MP_SYS_PLL2_1000M>;
+	assigned-clock-rates = <500000000>;
+	status = "disabled";
+};
+
+
+&cameradev {
+	status = "disabled";
+};
+
+&isi_0 {
+	status = "disabled";
+	fsl,chain_buf;
+
+	cap_device {
+		status = "disabled";
+	};
+
+};
+
+&isi_1 {
+	status = "disabled";
+	fsl,chain_buf;
+
+	cap_device {
+		status = "disabled";
+	};
+
+	m2m_device{
+		status = "okay";
+	};
+};
+
+&isp_0 {
+	status = "disabled";
+};
+
+&isp_1 {
+	status = "disabled";
+};
+
+&dewarp {
+	status = "disabled";
+};
+
+&resmem {
+	/* global autoconfigured region for contiguous allocations */
+	linux,cma {
+		compatible = "shared-dma-pool";
+		reusable;
+		size = <0 0x1c000000>;
+		alloc-ranges = <0 0x40000000 0 0x80000000>;
+		linux,cma-default;
+	};
+};
+
+#include "../freescale/imx8mp-android.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1-ar0234.dtso b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1-ar0234.dtso
new file mode 100644
index 000000000000..6ba14ce65ca2
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1-ar0234.dtso
@@ -0,0 +1,12 @@
+#include "overlay.h"
+#include "ucm-imx8m-plus_mipi-csi1.dtsi"
+
+/ {
+	model = "CompuLab UCM-iMX8M-Plus with ar0234 mipi csi1 enabled";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
+
+&sensor_mipi1 {
+	compatible = "econ,ar0234", "ar0234";
+	camera-mipi-clk = <800>;
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1-ar0521.dtso b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1-ar0521.dtso
new file mode 100644
index 000000000000..862b91a5d352
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1-ar0521.dtso
@@ -0,0 +1,11 @@
+#include "overlay.h"
+#include "ucm-imx8m-plus_mipi-csi1.dtsi"
+
+&{/} {
+	model = "CompuLab UCM-iMX8M-Plus with ar_0521 mipi csi1 enabled";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
+
+&sensor_mipi1 {
+	compatible = "econ,ar0521", "ar0521";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1-ar1335-af.dtso b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1-ar1335-af.dtso
new file mode 100644
index 000000000000..ccb07f7833e1
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1-ar1335-af.dtso
@@ -0,0 +1,11 @@
+#include "overlay.h"
+#include "ucm-imx8m-plus_mipi-csi1.dtsi"
+
+&{/} {
+	model = "CompuLab UCM-iMX8M-Plus with ar_1335_af mipi csi1 enabled";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
+
+&sensor_mipi1 {
+	compatible = "econ,ar1335_af", "ar1335_af";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1-ar1335-mcu.dtso b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1-ar1335-mcu.dtso
new file mode 100644
index 000000000000..d84f0cd134fd
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1-ar1335-mcu.dtso
@@ -0,0 +1,20 @@
+#include "overlay.h"
+#include "ucm-imx8m-plus_mipi-csi1.dtsi"
+
+&{/} {
+	model = "CompuLab UCM-iMX8M-Plus with ar_1335_mcu mipi csi1 enabled";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
+
+&sensor_mipi1 {
+	compatible = "aptina,ar1335_mcu", "ar1335_mcu";
+	pwdn-gpios = <&pca9555 8 GPIO_ACTIVE_LOW>;
+};
+
+&mipi1_ep {
+	data-lanes = <1 2>;
+};
+
+&mipi1_sensor_ep {
+	data-lanes = <2>;
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1-imx219.dtso b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1-imx219.dtso
new file mode 100644
index 000000000000..b7072674b790
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1-imx219.dtso
@@ -0,0 +1,69 @@
+#include "overlay.h"
+
+&i2c5 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	sensor_mipi1: sensor_mipi1 {
+		compatible = "sony,imx219";
+		reg = <0x10>;
+		clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
+		clock-names = "xclk";
+		assigned-clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
+		assigned-clock-parents = <&clk IMX8MP_CLK_24M>;
+		assigned-clock-rates = <24000000>;
+		csi_id = <0>;
+		pwn-gpios = <&pca9555 6 GPIO_ACTIVE_HIGH>;
+		rst-gpios = <&pca9555 7 GPIO_ACTIVE_HIGH>;
+		mclk = <24000000>;
+		mclk_source = <0>;
+		mipi_csi;
+		camera_mipi_lanes = <2>;
+		status = "okay";
+
+		port {
+			mipi1_ep: endpoint {
+				clock-lanes = <0>;
+				data-lanes = <1 2>;
+				clock-noncontinuous;
+				link-frequencies = /bits/ 64 <500000000>;
+				remote-endpoint = <&mipi1_sensor_ep>;
+			};
+		};
+	};
+};
+
+&mipi_csi_0 {
+	status = "okay";
+	#address-cells = <1>;
+	#size-cells = <0>;
+	port@0 {
+		mipi1_sensor_ep: endpoint {
+			remote-endpoint = <&mipi1_ep>;
+			data-lanes = <2>;
+		};
+	};
+};
+
+&cameradev {
+	status = "okay";
+};
+
+&isi_0 {
+	status = "disabled";
+
+};
+
+&isi_1 {
+	status = "disabled";
+
+};
+
+&isp_0 {
+	status = "okay";
+};
+
+&dewarp {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1-imx477.dts b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1-imx477.dts
new file mode 100644
index 000000000000..231043442823
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1-imx477.dts
@@ -0,0 +1,65 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2021 CompuLab
+ */
+
+/dts-v1/;
+
+#include "ucm-imx8m-plus.dts"
+
+/ {
+	model = "CompuLab UCM-iMX8M-Plus with mipi csi1 (p49) enabled";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
+
+&i2c5 {
+	imx477_mipi1: imx477_mipi1@1a {
+		compatible = "sony,imx477";
+		reg = <0x1a>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_csi_mclk>;
+		clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
+		csi_id = <0>;
+		reset-gpios = <&pca9555 8 GPIO_ACTIVE_HIGH>;
+		mclk = <24000000>;
+		mclk_source = <0>;
+		mipi_csi;
+		status = "disabled";
+
+		port {
+			imx477_mipi1_ep: endpoint {
+				clock-lanes = <0>;
+				data-lanes = <1 2 3 4>;
+				clock-noncontinuous;
+				link-frequencies = /bits/ 64 <450000000>;
+				remote-endpoint = <&mipi1_sensor_ep>;
+			};
+		};
+	};
+};
+
+&imx477_mipi1 {
+	status = "okay";
+};
+
+&mipi_csi_0 {
+	status = "okay";
+	port@0 {
+		reg = <0>;
+		mipi1_sensor_ep: endpoint@1 {
+			remote-endpoint = <&imx477_mipi1_ep>;
+			data-lanes = <4>;
+			csis-hs-settle = <16>;
+			/*csis-clk-settle = <2>;*/
+			csis-wclk;
+		};
+	};
+};
+
+&cameradev {
+	status = "okay";
+};
+
+&isi_0 {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1-ov5647.dtso b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1-ov5647.dtso
new file mode 100644
index 000000000000..b04d2587745e
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1-ov5647.dtso
@@ -0,0 +1,79 @@
+#include "overlay.h"
+
+&{/} {
+	model = "CompuLab UCM-iMX8M-Plus with mipi csi1 (p49) enabled";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
+
+&i2c5 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	ov5647_mipi1: ov5647_mipi1@36 {
+		compatible = "ovti,ov5647";
+		reg = <0x36>;
+		clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
+		clock-names = "xclk";
+		assigned-clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
+		assigned-clock-parents = <&clk IMX8MP_CLK_24M>;
+		assigned-clock-rates = <24000000>;
+		csi_id = <0>;
+		rst-gpios = <&pca9555 8 GPIO_ACTIVE_HIGH>;
+		mclk = <24000000>;
+		mclk_source = <0>;
+		mipi_csi;
+		status = "okay";
+
+		port {
+			ov5647_mipi1_ep: endpoint {
+				clock-lanes = <0>;
+				data-lanes = <1 2>;
+				clock-noncontinuous;
+				link-frequencies = /bits/ 64 <500000000>;
+				remote-endpoint = <&mipi1_sensor_ep>;
+			};
+		};
+	};
+};
+
+&ov5647_mipi1 {
+	status = "okay";
+};
+
+&mipi_csi_0 {
+	status = "okay";
+	port@0 {
+		mipi1_sensor_ep: endpoint {
+			remote-endpoint = <&ov5647_mipi1_ep>;
+			data-lanes = <2>;
+#if 0
+			csis-hs-settle = <23>;
+			csis-clk-settle = <2>;
+			csis-wclk;
+#endif
+		};
+	};
+};
+
+&cameradev {
+	status = "okay";
+};
+
+&isi_0 {
+	status = "disabled";
+
+};
+
+&isi_1 {
+	status = "disabled";
+
+};
+
+&isp_0 {
+	status = "okay";
+};
+
+&dewarp {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1.dts b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1.dts
new file mode 100644
index 000000000000..448d686d1ac6
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1.dts
@@ -0,0 +1,14 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2021 CompuLab
+ */
+
+/dts-v1/;
+
+#include "ucm-imx8m-plus.dts"
+#include "ucm-imx8m-plus_mipi-csi1.dtsi"
+
+/ {
+	model = "CompuLab UCM-iMX8M-Plus with ar_1335_af mipi csi1 enabled";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1.dtsi b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1.dtsi
new file mode 100644
index 000000000000..c10e70e6a2a6
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi1.dtsi
@@ -0,0 +1,67 @@
+/*
+ * Copyright 2022 CompuLab
+ */
+
+&i2c5 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	sensor_mipi1: mipi1@42 {
+		compatible = "econ,ar1335_af", "ar1335_af";
+		reg = <0x42>;
+		clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
+		clock-names = "xclk";
+		assigned-clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
+		assigned-clock-parents = <&clk IMX8MP_CLK_24M>;
+		assigned-clock-rates = <24000000>;
+		csi_id = <0>;
+		pwn-gpios = <&pca9555 8 GPIO_ACTIVE_HIGH>;
+		rst-gpios = <&pca9555 9 GPIO_ACTIVE_LOW>;
+		mclk = <24000000>;
+		mclk_source = <0>;
+		mipi_csi;
+		camera_mipi_lanes = <4>;
+		status = "okay";
+
+		port {
+			mipi1_ep: endpoint {
+				data-lanes = <1 2 3 4>;
+				clock-lanes = <0>;
+				remote-endpoint = <&mipi1_sensor_ep>;
+			};
+		};
+	};
+};
+
+&mipi_csi_0 {
+	status = "okay";
+	#address-cells = <1>;
+	#size-cells = <0>;
+	port@0 {
+		reg = <0>;
+		mipi1_sensor_ep: endpoint {
+			csis-hs-settle = <23>;
+			csis-clk-settle = <2>;
+			csis-wclk;
+			data-lanes = <4>;
+			remote-endpoint = <&mipi1_ep>;
+		};
+	};
+};
+
+&cameradev {
+	status = "okay";
+};
+
+&isi_0 {
+	status = "okay";
+
+	cap_device {
+		status = "okay";
+	};
+
+	m2m_device {
+		status = "okay";
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi2-ar0521.dts b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi2-ar0521.dts
new file mode 100644
index 000000000000..178e64db3b4a
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi2-ar0521.dts
@@ -0,0 +1,22 @@
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/clock/imx8mp-clock.h>
+#include <dt-bindings/power/imx8mp-power.h>
+#include <dt-bindings/reset/imx8mp-reset.h>
+#include <dt-bindings/power/imx8mp-power.h>
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/input/input.h>
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include <dt-bindings/thermal/thermal.h>
+#include "../freescale/imx8mp-pinfunc.h"
+#include "ucm-imx8m-plus_mipi-csi2.dtsi"
+
+&{/} {
+	model = "CompuLab UCM-iMX8M-Plus with ar_0521 mipi csi2 enabled";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
+
+&sensor_mipi2 {
+	compatible = "econ,ar0521", "ar0521";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi2-ar1335-af.dtso b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi2-ar1335-af.dtso
new file mode 100644
index 000000000000..6d9551230f60
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi2-ar1335-af.dtso
@@ -0,0 +1,11 @@
+#include "overlay.h"
+#include "ucm-imx8m-plus_mipi-csi2.dtsi"
+
+&{/} {
+	model = "CompuLab UCM-iMX8M-Plus with ar_1335_af mipi csi2 enabled";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
+
+&sensor_mipi2 {
+	compatible = "econ,ar1335_af", "ar1335_af";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi2-imx219.dtso b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi2-imx219.dtso
new file mode 100644
index 000000000000..678b7f12c987
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi2-imx219.dtso
@@ -0,0 +1,74 @@
+#include "overlay.h"
+
+&i2c6 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	sensor_mipi2: mipi2 {
+		compatible = "sony,imx219";
+		reg = <0x10>;
+		clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
+		clock-names = "xclk";
+		assigned-clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
+		assigned-clock-parents = <&clk IMX8MP_CLK_24M>;
+		assigned-clock-rates = <24000000>;
+		csi_id = <1>;
+		pwn-gpios = <&pca9555 11 GPIO_ACTIVE_HIGH>;
+		rst-gpios = <&pca9555 12 GPIO_ACTIVE_HIGH>;
+		mclk = <24000000>;
+		mclk_source = <0>;
+		mipi_csi;
+		camera_mipi_lanes = <2>;
+		status = "okay";
+
+		port {
+			mipi2_ep: endpoint {
+				clock-lanes = <0>;
+				data-lanes = <1 2>;
+				clock-noncontinuous;
+				link-frequencies = /bits/ 64 <266000000>;
+				remote-endpoint = <&mipi2_sensor_ep>;
+			};
+		};
+	};
+};
+
+&mipi_csi_1 {
+	status = "okay";
+	clock-frequency = <266000000>;
+	assigned-clock-parents = <&clk IMX8MP_SYS_PLL1_266M>;
+	assigned-clock-rates = <266000000>;
+	#address-cells = <1>;
+	#size-cells = <0>;
+	port@1 {
+		reg = <1>;
+		mipi2_sensor_ep: endpoint {
+			remote-endpoint = <&mipi2_ep>;
+			data-lanes = <2>;
+		};
+	};
+};
+
+&cameradev {
+	status = "okay";
+};
+
+&isi_0 {
+	status = "disabled";
+
+};
+
+&isi_1 {
+	status = "disabled";
+
+};
+
+&isp_1 {
+	status = "okay";
+};
+
+&dewarp {
+	status = "okay";
+};
+
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi2.dts b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi2.dts
new file mode 100644
index 000000000000..91758234241a
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi2.dts
@@ -0,0 +1,34 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2021 CompuLab
+ */
+
+/dts-v1/;
+
+#include "ucm-imx8m-plus.dts"
+#include "ucm-imx8m-plus_mipi-csi2.dtsi"
+
+/ {
+	model = "CompuLab UCM-iMX8M-Plus with ar_1335_af mipi csi2 enabled";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
+
+&sensor_mipi2 {
+	compatible = "econ,ar1335_af", "ar1335_af";
+};
+
+&cameradev {
+	status = "okay";
+};
+
+&isi_1 {
+	status = "okay";
+
+	cap_device {
+		status = "okay";
+	};
+
+	m2m_device {
+		status = "okay";
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi2.dtsi b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi2.dtsi
new file mode 100644
index 000000000000..285abd713dfa
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-csi2.dtsi
@@ -0,0 +1,67 @@
+/*
+ * Copyright 2022 CompuLab
+ */
+
+&i2c6 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	sensor_mipi2: mipi2@42 {
+		compatible = "econ,ar1335_af", "ar1335_af";
+		reg = <0x42>;
+		clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
+		clock-names = "xclk";
+		assigned-clocks = <&clk IMX8MP_CLK_IPP_DO_CLKO2>;
+		assigned-clock-parents = <&clk IMX8MP_CLK_24M>;
+		assigned-clock-rates = <24000000>;
+		csi_id = <0x01>;
+		pwn-gpios = <&pca9555 12 GPIO_ACTIVE_HIGH>;
+		rst-gpios = <&pca9555 13 GPIO_ACTIVE_LOW>;
+		mclk = <24000000>;
+		mclk_source = <0>;
+		mipi_csi;
+		camera_mipi_lanes = <4>;
+		status = "okay";
+
+		port {
+			mipi2_ep: endpoint {
+				data-lanes = <1 2 3 4>;
+				clock-lanes = <0>;
+				remote-endpoint = <&mipi2_sensor_ep>;
+			};
+		};
+	};
+};
+
+&mipi_csi_1 {
+	status = "okay";
+	#address-cells = <1>;
+	#size-cells = <0>;
+	port@1 {
+		reg = <1>;
+		mipi2_sensor_ep: endpoint {
+			csis-hs-settle = <23>;
+			csis-clk-settle = <2>;
+			csis-wclk;
+			data-lanes = <4>;
+			remote-endpoint = <&mipi2_ep>;
+		};
+	};
+};
+
+&cameradev {
+	status = "okay";
+};
+
+&isi_1 {
+	status = "okay";
+
+	cap_device {
+		status = "okay";
+	};
+
+	m2m_device {
+		status = "okay";
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-dual.dts b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-dual.dts
new file mode 100644
index 000000000000..2f6ec8f603b0
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx8m-plus_mipi-dual.dts
@@ -0,0 +1,49 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2021 CompuLab
+ */
+
+/dts-v1/;
+
+#include "ucm-imx8m-plus.dts"
+#include "ucm-imx8m-plus_mipi-csi1.dtsi"
+#include "ucm-imx8m-plus_mipi-csi2.dtsi"
+
+/ {
+	model = "CompuLab UCM-iMX8M-Plus with mipi dual enabled";
+	compatible = "compulab,ucm-imx8m-plus", "fsl,imx8mp";
+};
+
+&sensor_mipi1 {
+	compatible = "econ,ar0234", "ar0234";
+	camera-mipi-clk = <800>;
+};
+
+&sensor_mipi2 {
+	/delete-property/ pinctrl-0;
+	compatible = "econ,ar1335_af", "ar1335_af";
+};
+
+&cameradev {
+	status = "okay";
+};
+
+&isi_0 {
+	status = "disabled";
+};
+
+&isi_1 {
+	status = "disabled";
+};
+
+&isp_0 {
+	status = "okay";
+};
+
+&isp_1 {
+	status = "okay";
+};
+
+&dewarp {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx91.dts b/arch/arm64/boot/dts/compulab/ucm-imx91.dts
new file mode 100644
index 000000000000..019df1885cba
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx91.dts
@@ -0,0 +1,1082 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2024 NXP
+ */
+
+/dts-v1/;
+
+#include <dt-bindings/usb/pd.h>
+#include "../freescale/imx91.dtsi"
+
+&ele_fw2 {
+	memory-region = <&ele_reserved>;
+};
+
+&A55_0 {
+	i-cache-size = <32768>;
+	i-cache-line-size = <64>;
+	i-cache-sets = <128>;
+	d-cache-size = <32768>;
+	d-cache-line-size = <64>;
+	d-cache-sets = <128>;
+	next-level-cache = <&l2_cache_l0>;
+};
+
+/ {
+	model = "CompuLab UCM-i.MX91 board";
+	compatible = "compulab,ucm-imx91", "fsl,imx91";
+
+	aliases {
+		ethernet0 = &eqos;
+		ethernet1 = &fec;
+	};
+
+	l2_cache_l0: l2-cache-l0 {
+		compatible = "cache";
+		cache-size = <65536>;
+		cache-line-size = <64>;
+		cache-sets = <256>;
+		cache-level = <2>;
+		cache-unified;
+		next-level-cache = <&l3_cache>;
+	};
+
+	l2_cache_l1: l2-cache-l1 {
+		compatible = "cache";
+		cache-size = <65536>;
+		cache-line-size = <64>;
+		cache-sets = <256>;
+		cache-level = <2>;
+		cache-unified;
+		next-level-cache = <&l3_cache>;
+	};
+
+	l2_cache_l2: l2-cache-l2 {
+		compatible = "cache";
+		cache-size = <65536>;
+		cache-line-size = <64>;
+		cache-sets = <256>;
+		cache-level = <2>;
+		cache-unified;
+		next-level-cache = <&l3_cache>;
+	};
+
+	l2_cache_l3: l2-cache-l3 {
+		compatible = "cache";
+		cache-size = <65536>;
+		cache-line-size = <64>;
+		cache-sets = <256>;
+		cache-level = <2>;
+		cache-unified;
+		next-level-cache = <&l3_cache>;
+	};
+
+	l2_cache_l4: l2-cache-l4 {
+		compatible = "cache";
+		cache-size = <65536>;
+		cache-line-size = <64>;
+		cache-sets = <256>;
+		cache-level = <2>;
+		cache-unified;
+		next-level-cache = <&l3_cache>;
+	};
+
+	l2_cache_l5: l2-cache-l5 {
+		compatible = "cache";
+		cache-size = <65536>;
+		cache-line-size = <64>;
+		cache-sets = <256>;
+		cache-level = <2>;
+		cache-unified;
+		next-level-cache = <&l3_cache>;
+	};
+
+	l3_cache: l3-cache {
+		compatible = "cache";
+		cache-size = <524288>;
+		cache-line-size = <64>;
+		cache-sets = <1024>;
+		cache-level = <3>;
+		cache-unified;
+	};
+
+	chosen {
+		stdout-path = &lpuart1;
+	};
+
+	leds {
+		compatible = "gpio-leds";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_gpio_led>;
+
+		heartbeat-led {
+			gpios = <&gpio1 10 GPIO_ACTIVE_LOW>;
+			linux,default-trigger = "heartbeat";
+		};
+	};
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		linux,cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			alloc-ranges = <0 0x80000000 0 0x40000000>;
+			size = <0 0x10000000>;
+			linux,cma-default;
+		};
+
+		ele_reserved: ele-reserved@a4120000 {
+			compatible = "shared-dma-pool";
+			reg = <0 0xa4120000 0 0x100000>;
+			no-map;
+		};
+	};
+
+	reg_can2_stby: regulator-can2-stby {
+		compatible = "regulator-fixed";
+		regulator-name = "can2-stby";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&pca9555 12 GPIO_ACTIVE_LOW>;
+		enable-active-low;
+	};
+
+	reg_vref_1v8: regulator-adc-vref {
+		compatible = "regulator-fixed";
+		regulator-name = "vref_1v8";
+		regulator-min-microvolt = <1800000>;
+		regulator-max-microvolt = <1800000>;
+	};
+
+	reg_usdhc2_vmmc: regulator-usdhc2 {
+		compatible = "regulator-fixed";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>;
+		regulator-name = "VSD_3V3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio3 7 GPIO_ACTIVE_HIGH>;
+		off-on-delay-us = <12000>;
+		enable-active-high;
+	};
+
+	usdhc3_pwrseq: usdhc3_pwrseq {
+		compatible = "mmc-pwrseq-simple";
+		reset-gpios = <&gpio2 17 GPIO_ACTIVE_LOW>;
+	};
+
+	reg_audio_pwr: regulator-audio-pwr {
+		compatible = "regulator-fixed";
+		regulator-name = "audio-pwr";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		enable-active-high;
+		regulator-always-on;
+	};
+
+	sound-wm8962 {
+		compatible = "fsl,imx-audio-wm8962x";
+		model = "wm8962-audio";
+		audio-cpu = <&sai1>;
+		audio-codec = <&codec>;
+		audio-routing =
+			"Headphone Jack", "HPOUTL",
+			"Headphone Jack", "HPOUTR",
+			"Ext Spk", "SPKOUTL",
+			"Ext Spk", "SPKOUTR",
+			"AMIC", "MICBIAS",
+			"IN3R", "AMIC",
+			"IN1R", "AMIC";
+	};
+
+	sound-micfil {
+		compatible = "fsl,imx-audio-card";
+		model = "imx-audio-micfil";
+		pri-dai-link {
+			link-name = "micfil hifi";
+			format = "i2s";
+			cpu {
+				sound-dai = <&micfil>;
+			};
+		};
+	};
+
+	bt_sco_codec: bt_sco_codec {
+		#sound-dai-cells = <1>;
+		compatible = "linux,bt-sco";
+	};
+
+	sound-bt-sco {
+		compatible = "simple-audio-card";
+		simple-audio-card,name = "bt-sco-audio";
+		simple-audio-card,format = "dsp_a";
+		simple-audio-card,bitclock-inversion;
+		simple-audio-card,frame-master = <&btcpu>;
+		simple-audio-card,bitclock-master = <&btcpu>;
+
+		btcpu: simple-audio-card,cpu {
+			sound-dai = <&sai1>;
+			dai-tdm-slot-num = <2>;
+			dai-tdm-slot-width = <16>;
+		};
+
+		simple-audio-card,codec {
+			sound-dai = <&bt_sco_codec 1>;
+		};
+	};
+
+	sound-xcvr {
+		compatible = "fsl,imx-audio-card";
+		model = "imx-audio-xcvr";
+		pri-dai-link {
+			link-name = "XCVR PCM";
+			cpu {
+				sound-dai = <&xcvr>;
+			};
+		};
+	};
+};
+
+&sai1 {
+	#sound-dai-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sai1>;
+	assigned-clocks = <&clk IMX91_CLK_SAI1>;
+	assigned-clock-parents = <&clk IMX91_CLK_AUDIO_PLL>;
+	assigned-clock-rates = <12288000>;
+	fsl,sai-mclk-direction-output;
+	status = "disabled";
+};
+
+&sai3 {
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_sai3>;
+	pinctrl-1 = <&pinctrl_sai3_sleep>;
+	assigned-clocks = <&clk IMX91_CLK_SAI3>;
+	assigned-clock-parents = <&clk IMX91_CLK_AUDIO_PLL>;
+	assigned-clock-rates = <12288000>;
+	fsl,sai-mclk-direction-output;
+	status = "disabled";
+};
+
+&micfil {
+	#sound-dai-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pdm>;
+	assigned-clocks = <&clk IMX91_CLK_PDM>;
+	assigned-clock-parents = <&clk IMX91_CLK_AUDIO_PLL>;
+	assigned-clock-rates = <49152000>;
+	status = "disabled";
+};
+
+&xcvr {
+	#sound-dai-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_spdif>;
+	clocks = <&clk IMX91_CLK_BUS_WAKEUP>,
+		<&clk IMX91_CLK_SPDIF_GATE>,
+		<&clk IMX91_CLK_DUMMY>,
+		<&clk IMX91_CLK_AUD_XCVR_GATE>,
+		<&clk IMX91_CLK_AUDIO_PLL>;
+	clock-names = "ipg", "phy", "spba", "pll_ipg", "pll8k";
+	assigned-clocks = <&clk IMX91_CLK_SPDIF>,
+			 <&clk IMX91_CLK_AUDIO_XCVR>;
+	assigned-clock-parents = <&clk IMX91_CLK_AUDIO_PLL>,
+			 <&clk IMX91_CLK_SYS_PLL_PFD1_DIV2>;
+	assigned-clock-rates = <12288000>, <200000000>;
+	status = "disabled";
+};
+
+&adc1 {
+	vref-supply = <&reg_vref_1v8>;
+	status = "okay";
+};
+
+&flexcan2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexcan2>;
+	xceiver-supply = <&reg_can2_stby>;
+	status = "okay";
+};
+
+&mu1 {
+	status = "okay";
+};
+
+&mu2 {
+	status = "okay";
+};
+
+&eqos {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_eqos>;
+	phy-mode = "rgmii-id";
+	phy-handle = <&ethphy1>;
+	status = "okay";
+
+	mdio {
+		compatible = "snps,dwmac-mdio";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clock-frequency = <5000000>;
+
+		ethphy1: ethernet-phy-eqos@4 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reset-gpios = <&gpio1 6 GPIO_ACTIVE_LOW>;
+			reset-assert-us = <10000>;
+			reset-deassert-us = <80000>;
+			reg = <4>;
+			eee-broken-1000t;
+			rtl821x,aldps-disable;
+			rtl821x,clkout-disable;
+		};
+	};
+};
+
+&fec {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_fec>;
+	phy-mode = "rgmii-id";
+	phy-handle = <&ethphy2>;
+	fsl,magic-packet;
+	status = "disabled";
+
+	mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clock-frequency = <5000000>;
+
+		ethphy2: ethernet-phy-fec@5 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reg = <5>;
+			eee-broken-1000t;
+		};
+	};
+};
+
+&lpm {
+	soc-supply = <&buck1>;
+	status = "okay";
+};
+
+&gpio1 {
+	regulator-gpioexp {
+		gpio-hog;
+		gpios = <8 GPIO_ACTIVE_HIGH>;
+		line-name = "exp_npwren";
+		output-high;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_gpioexp>;
+	};
+};
+
+&lpi2c1 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	clock-frequency = <400000>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_lpi2c1>;
+	pinctrl-1 = <&pinctrl_lpi2c1>;
+	status = "okay";
+
+	eeprom@50 {
+		compatible = "atmel,24c08";
+		reg = <0x50>;
+		pagesize = <16>;
+	};
+
+	rtc@69 {
+		compatible = "ab1805";
+		reg = <0x69>;
+		pagesize = <16>;
+		sqw = "32768_Hz";
+		xt-frequency = <32772300>;
+		status = "okay";
+	};
+};
+
+&lpi2c2 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	clock-frequency = <400000>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_lpi2c2>;
+	pinctrl-1 = <&pinctrl_lpi2c2>;
+	status = "okay";
+
+	pmic@25 {
+		compatible = "nxp,pca9451a";
+		reg = <0x25>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_pmic>;
+		interrupt-parent = <&gpio2>;
+		interrupts = <24 IRQ_TYPE_LEVEL_LOW>;
+
+		regulators {
+			buck1: BUCK1 {
+				regulator-name = "BUCK1";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <2187500>;
+				regulator-boot-on;
+				regulator-always-on;
+				regulator-ramp-delay = <3125>;
+			};
+
+			buck2: BUCK2 {
+				regulator-name = "BUCK2";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <2187500>;
+				regulator-boot-on;
+				regulator-always-on;
+				regulator-ramp-delay = <3125>;
+			};
+
+			buck4: BUCK4{
+				regulator-name = "BUCK4";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <3400000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			buck5: BUCK5{
+				regulator-name = "BUCK5";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <3400000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			buck6: BUCK6 {
+				regulator-name = "BUCK6";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <3400000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo1: LDO1 {
+				regulator-name = "LDO1";
+				regulator-min-microvolt = <1600000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo2: LDO2 {
+				regulator-name = "LDO2";
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <1150000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo3: LDO3 {
+				regulator-name = "LDO3";
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo4: LDO4 {
+				regulator-name = "LDO4";
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo5: LDO5 {
+				regulator-name = "LDO5";
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+		};
+	};
+};
+
+&lpi2c3 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	clock-frequency = <400000>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_lpi2c3>;
+	pinctrl-1 = <&pinctrl_lpi2c3>;
+	status = "okay";
+
+	codec: wm8962@1a {
+		compatible = "wlf,wm8962";
+		reg = <0x1a>;
+		clocks = <&clk IMX91_CLK_SAI1_GATE>;
+		DCVDD-supply = <&reg_audio_pwr>;
+		DBVDD-supply = <&reg_audio_pwr>;
+		AVDD-supply = <&reg_audio_pwr>;
+		CPVDD-supply = <&reg_audio_pwr>;
+		MICVDD-supply = <&reg_audio_pwr>;
+		PLLVDD-supply = <&reg_audio_pwr>;
+		SPKVDD1-supply = <&reg_audio_pwr>;
+		SPKVDD2-supply = <&reg_audio_pwr>;
+		gpio-cfg = <
+			0x0000 /* 0:Default */
+			0x0000 /* 1:Default */
+			0x0000 /* 2:FN_DMICCLK */
+			0x0000 /* 3:Default */
+			0x0000 /* 4:FN_DMICCDAT */
+			0x0000 /* 5:Default */
+		>;
+		status = "disabled";
+	};
+
+        pca9555:pca9555@20 {
+                compatible = "nxp,pca9555";
+                gpio-controller;
+                #gpio-cells = <2>;
+                reg = <0x20>;
+        };
+
+	eeprom@54 {
+		compatible = "atmel,24c08";
+		reg = <0x54>;
+		pagesize = <16>;
+	};
+};
+
+&lpuart1 { /* console */
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1>;
+	status = "okay";
+};
+
+&lpuart2 { /* RS232/DB9/P17 */
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart2>;
+	status = "okay";
+};
+
+&lpuart5 {
+	/* BT */
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart5>;
+	status = "okay";
+};
+
+&lpuart7 { /* RS485/_/J22 */
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart7>;
+	status = "okay";
+};
+
+&media_blk_ctrl {
+	status = "okay";
+};
+
+&usbotg1 {
+	dr_mode = "otg";
+	adp-disable;
+	disable-over-current;
+	samsung,picophy-pre-emp-curr-control = <3>;
+	samsung,picophy-dc-vol-level-adjust = <7>;
+	status = "okay";
+};
+
+&usbotg2 {
+	dr_mode = "host";
+	hnp-disable;
+	srp-disable;
+	adp-disable;
+	/*usb-role-switch;*/
+	disable-over-current;
+	samsung,picophy-pre-emp-curr-control = <3>;
+	samsung,picophy-dc-vol-level-adjust = <7>;
+	status = "okay";
+};
+
+&usdhc1 {
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc1>;
+	pinctrl-1 = <&pinctrl_usdhc1>;
+	pinctrl-2 = <&pinctrl_usdhc1>;
+	bus-width = <8>;
+	non-removable;
+	status = "okay";
+};
+
+&usdhc2 {
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-1 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-2 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
+	cd-gpios = <&gpio3 00 GPIO_ACTIVE_LOW>;
+	fsl,cd-gpio-wakeup-disable;
+	vmmc-supply = <&reg_usdhc2_vmmc>;
+	bus-width = <4>;
+	status = "okay";
+	no-sdio;
+	no-mmc;
+};
+
+&usdhc3 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc3>, <&pinctrl_usdhc3_wlan>;
+	pinctrl-1 = <&pinctrl_usdhc3>, <&pinctrl_usdhc3_wlan>;
+	pinctrl-2 = <&pinctrl_usdhc3>, <&pinctrl_usdhc3_wlan>;
+	mmc-pwrseq = <&usdhc3_pwrseq>;
+	bus-width = <4>;
+	keep-power-in-suspend;
+	non-removable;
+	wakeup-source;
+	status = "okay";
+
+	wifi_wake_host {
+		compatible = "nxp,wifi-wake-host";
+		interrupt-parent = <&gpio3>;
+		interrupts = <26 IRQ_TYPE_LEVEL_LOW>;
+		interrupt-names = "host-wake";
+	};
+};
+
+&wdog3 {
+	status = "okay";
+};
+
+&tempsense0 {
+	status = "okay";
+};
+
+&iomuxc {
+	pinctrl_gpio_led: gpioledgrp {
+		fsl,pins = <
+			MX91_PAD_PDM_BIT_STREAM1__GPIO1_IO10	0x206
+		>;
+	};
+
+	pinctrl_eqos: eqosgrp {
+		fsl,pins = <
+			MX91_PAD_ENET1_MDC__ENET1_MDC			0x57e
+			MX91_PAD_ENET1_MDIO__ENET_QOS_MDIO			0x57e
+			MX91_PAD_ENET1_RD0__ENET_QOS_RGMII_RD0			0x57e
+			MX91_PAD_ENET1_RD1__ENET_QOS_RGMII_RD1			0x57e
+			MX91_PAD_ENET1_RD2__ENET_QOS_RGMII_RD2			0x57e
+			MX91_PAD_ENET1_RD3__ENET_QOS_RGMII_RD3			0x57e
+			MX91_PAD_ENET1_RXC__ENET_QOS_RGMII_RXC	0x5fe
+			MX91_PAD_ENET1_RX_CTL__ENET_QOS_RGMII_RX_CTL		0x57e
+			MX91_PAD_ENET1_TD0__ENET_QOS_RGMII_TD0			0x57e
+			MX91_PAD_ENET1_TD1__ENET1_RGMII_TD1			0x57e
+			MX91_PAD_ENET1_TD2__ENET_QOS_RGMII_TD2			0x57e
+			MX91_PAD_ENET1_TD3__ENET_QOS_RGMII_TD3			0x57e
+			MX91_PAD_ENET1_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK	0x5fe
+			MX91_PAD_ENET1_TX_CTL__ENET_QOS_RGMII_TX_CTL		0x57e
+			MX91_PAD_GPIO_IO06__GPIO2_IO6				0x31e
+		>;
+	};
+
+	pinctrl_eqos_sleep: eqosgrpsleep {
+		fsl,pins = <
+			MX91_PAD_ENET1_MDC__GPIO4_IO0				0x31e
+			MX91_PAD_ENET1_MDIO__GPIO4_IO1				0x31e
+			MX91_PAD_ENET1_RD0__GPIO4_IO10                          0x31e
+			MX91_PAD_ENET1_RD1__GPIO4_IO11				0x31e
+			MX91_PAD_ENET1_RD2__GPIO4_IO12				0x31e
+			MX91_PAD_ENET1_RD3__GPIO4_IO13				0x31e
+			MX91_PAD_ENET1_RXC__GPIO4_IO9                          0x31e
+			MX91_PAD_ENET1_RX_CTL__GPIO4_IO8			0x31e
+			MX91_PAD_ENET1_TD0__GPIO4_IO5                          0x31e
+			MX91_PAD_ENET1_TD1__GPIO4_IO4                          0x31e
+			MX91_PAD_ENET1_TD2__GPIO4_IO3				0x31e
+			MX91_PAD_ENET1_TD3__GPIO4_IO3				0x31e
+			MX91_PAD_ENET1_TXC__GPIO4_IO7                          0x31e
+			MX91_PAD_ENET1_TX_CTL__GPIO4_IO6                       0x31e
+		>;
+	};
+
+	pinctrl_fec: fecgrp {
+		fsl,pins = <
+			MX91_PAD_ENET2_MDC__ENET2_MDC			0x57e
+			MX91_PAD_ENET2_MDIO__ENET2_MDIO			0x57e
+			MX91_PAD_ENET2_RD0__ENET2_RGMII_RD0		0x57e
+			MX91_PAD_ENET2_RD1__ENET2_RGMII_RD1		0x57e
+			MX91_PAD_ENET2_RD2__ENET2_RGMII_RD2		0x57e
+			MX91_PAD_ENET2_RD3__ENET2_RGMII_RD3		0x57e
+			MX91_PAD_ENET2_RXC__ENET2_RGMII_RXC		0x5fe
+			MX91_PAD_ENET2_RX_CTL__ENET2_RGMII_RX_CTL	0x57e
+			MX91_PAD_ENET2_TD0__ENET2_RGMII_TD0		0x57e
+			MX91_PAD_ENET2_TD1__ENET2_RGMII_TD1		0x57e
+			MX91_PAD_ENET2_TD2__ENET2_RGMII_TD2		0x57e
+			MX91_PAD_ENET2_TD3__ENET2_RGMII_TD3		0x57e
+			MX91_PAD_ENET2_TXC__ENET2_RGMII_TXC		0x5fe
+			MX91_PAD_ENET2_TX_CTL__ENET2_RGMII_TX_CTL	0x57e
+		>;
+	};
+
+	pinctrl_fec_sleep: fecsleepgrp {
+		fsl,pins = <
+			MX91_PAD_ENET2_MDC__GPIO4_IO14			0x51e
+			MX91_PAD_ENET2_MDIO__GPIO4_IO15			0x51e
+			MX91_PAD_ENET2_RD0__GPIO4_IO24			0x51e
+			MX91_PAD_ENET2_RD1__GPIO4_IO25			0x51e
+			MX91_PAD_ENET2_RD2__GPIO4_IO26			0x51e
+			MX91_PAD_ENET2_RD3__GPIO4_IO27			0x51e
+			MX91_PAD_ENET2_RXC__GPIO4_IO23                  0x51e
+			MX91_PAD_ENET2_RX_CTL__GPIO4_IO22		0x51e
+			MX91_PAD_ENET2_TD0__GPIO4_IO19			0x51e
+			MX91_PAD_ENET2_TD1__GPIO4_IO18			0x51e
+			MX91_PAD_ENET2_TD2__GPIO4_IO17			0x51e
+			MX91_PAD_ENET2_TD3__GPIO4_IO16			0x51e
+			MX91_PAD_ENET2_TXC__GPIO4_IO21                  0x51e
+			MX91_PAD_ENET2_TX_CTL__GPIO4_IO20               0x51e
+		>;
+	};
+
+	pinctrl_flexcan2: flexcan2grp {
+		fsl,pins = <
+			MX91_PAD_GPIO_IO25__CAN2_TX	0x139e
+			MX91_PAD_GPIO_IO27__CAN2_RX	0x139e
+		>;
+	};
+	pinctrl_flexcan2_sleep: flexcan2sleepgrp {
+		fsl,pins = <
+			MX91_PAD_GPIO_IO25__GPIO2_IO25  0x31e
+			MX91_PAD_GPIO_IO27__GPIO2_IO27	0x31e
+		>;
+	};
+
+	pinctrl_lcdif: lcdifgrp {
+		fsl,pins = <
+			MX91_PAD_GPIO_IO00__MEDIAMIX_DISP_CLK		0x31e
+			MX91_PAD_GPIO_IO01__MEDIAMIX_DISP_DE		0x31e
+			MX91_PAD_GPIO_IO02__MEDIAMIX_DISP_VSYNC		0x31e
+			MX91_PAD_GPIO_IO03__MEDIAMIX_DISP_HSYNC		0x31e
+			MX91_PAD_GPIO_IO04__MEDIAMIX_DISP_DATA0		0x31e
+			MX91_PAD_GPIO_IO05__MEDIAMIX_DISP_DATA1		0x31e
+			MX91_PAD_GPIO_IO06__MEDIAMIX_DISP_DATA2		0x31e
+			MX91_PAD_GPIO_IO07__MEDIAMIX_DISP_DATA3		0x31e
+			MX91_PAD_GPIO_IO08__MEDIAMIX_DISP_DATA4		0x31e
+			MX91_PAD_GPIO_IO09__MEDIAMIX_DISP_DATA5		0x31e
+			MX91_PAD_GPIO_IO10__MEDIAMIX_DISP_DATA6		0x31e
+			MX91_PAD_GPIO_IO11__MEDIAMIX_DISP_DATA7		0x31e
+			MX91_PAD_GPIO_IO12__MEDIAMIX_DISP_DATA8		0x31e
+			MX91_PAD_GPIO_IO13__MEDIAMIX_DISP_DATA9		0x31e
+			MX91_PAD_GPIO_IO14__MEDIAMIX_DISP_DATA10	0x31e
+			MX91_PAD_GPIO_IO15__MEDIAMIX_DISP_DATA11	0x31e
+			MX91_PAD_GPIO_IO16__MEDIAMIX_DISP_DATA12	0x31e
+			MX91_PAD_GPIO_IO17__MEDIAMIX_DISP_DATA13	0x31e
+			MX91_PAD_GPIO_IO18__MEDIAMIX_DISP_DATA14	0x31e
+			MX91_PAD_GPIO_IO19__MEDIAMIX_DISP_DATA15	0x31e
+			MX91_PAD_GPIO_IO20__MEDIAMIX_DISP_DATA16	0x31e
+			MX91_PAD_GPIO_IO21__MEDIAMIX_DISP_DATA17	0x31e
+			MX91_PAD_GPIO_IO27__GPIO2_IO27			0x31e
+		>;
+	};
+
+	pinctrl_lcdif_gpio: lcdifgpiogrp {
+		fsl,pins = <
+			MX91_PAD_GPIO_IO00__GPIO2_IO0			0x51e
+			MX91_PAD_GPIO_IO01__GPIO2_IO1			0x51e
+			MX91_PAD_GPIO_IO02__GPIO2_IO2			0x51e
+			MX91_PAD_GPIO_IO03__GPIO2_IO3			0x51e
+		>;
+	};
+
+	pinctrl_lpi2c1: lpi2c1grp {
+		fsl,pins = <
+			MX91_PAD_I2C1_SCL__LPI2C1_SCL			0x40000b9e
+			MX91_PAD_I2C1_SDA__LPI2C1_SDA			0x40000b9e
+		>;
+	};
+
+	pinctrl_lpi2c2: lpi2c2grp {
+		fsl,pins = <
+			MX91_PAD_I2C2_SCL__LPI2C2_SCL			0x40000b9e
+			MX91_PAD_I2C2_SDA__LPI2C2_SDA			0x40000b9e
+		>;
+	};
+
+	pinctrl_lpi2c3: lpi2c3grp {
+		fsl,pins = <
+			MX91_PAD_GPIO_IO28__LPI2C3_SDA			0x40000b9e
+			MX91_PAD_GPIO_IO29__LPI2C3_SCL			0x40000b9e
+		>;
+	};
+
+	pinctrl_pcal6524: pcal6524grp {
+		fsl,pins = <
+			MX91_PAD_CCM_CLKO2__GPIO3_IO27			0x31e
+		>;
+	};
+
+	pinctrl_uart1: uart1grp {
+		fsl,pins = <
+			MX91_PAD_UART1_RXD__LPUART1_RX			0x31e
+			MX91_PAD_UART1_TXD__LPUART1_TX			0x31e
+		>;
+	};
+
+	pinctrl_uart2: uart2grp {
+		fsl,pins = <
+			MX91_PAD_UART2_RXD__LPUART2_RX		0x31e
+			MX91_PAD_UART2_TXD__LPUART2_TX		0x31e
+		>;
+	};
+
+	pinctrl_uart5: uart5grp {
+		fsl,pins = <
+			MX91_PAD_DAP_TDO_TRACESWO__LPUART5_TX	0x31e
+			MX91_PAD_DAP_TDI__LPUART5_RX		0x31e
+			MX91_PAD_DAP_TMS_SWDIO__LPUART5_RTS_B	0x31e
+			MX91_PAD_DAP_TCLK_SWCLK__LPUART5_CTS_B	0x31e
+		>;
+	};
+
+	pinctrl_uart7: uart7grp {
+		fsl,pins = <
+			MX91_PAD_GPIO_IO08__LPUART7_TX		0x31e
+			MX91_PAD_GPIO_IO09__LPUART7_RX		0x31e
+		>;
+	};
+
+	pinctrl_usdhc1: usdhc1grp {
+		fsl,pins = <
+			MX91_PAD_SD1_CLK__USDHC1_CLK		0x1582
+			MX91_PAD_SD1_CMD__USDHC1_CMD		0x1382
+			MX91_PAD_SD1_DATA0__USDHC1_DATA0	0x1382
+			MX91_PAD_SD1_DATA1__USDHC1_DATA1	0x1382
+			MX91_PAD_SD1_DATA2__USDHC1_DATA2	0x1382
+			MX91_PAD_SD1_DATA3__USDHC1_DATA3	0x1382
+			MX91_PAD_SD1_DATA4__USDHC1_DATA4	0x1382
+			MX91_PAD_SD1_DATA5__USDHC1_DATA5	0x1382
+			MX91_PAD_SD1_DATA6__USDHC1_DATA6	0x1382
+			MX91_PAD_SD1_DATA7__USDHC1_DATA7	0x1382
+			MX91_PAD_SD1_STROBE__USDHC1_STROBE	0x1582
+		>;
+	};
+
+	pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp {
+		fsl,pins = <
+			MX91_PAD_SD1_CLK__USDHC1_CLK		0x158e
+			MX91_PAD_SD1_CMD__USDHC1_CMD		0x138e
+			MX91_PAD_SD1_DATA0__USDHC1_DATA0	0x138e
+			MX91_PAD_SD1_DATA1__USDHC1_DATA1	0x138e
+			MX91_PAD_SD1_DATA2__USDHC1_DATA2	0x138e
+			MX91_PAD_SD1_DATA3__USDHC1_DATA3	0x138e
+			MX91_PAD_SD1_DATA4__USDHC1_DATA4	0x138e
+			MX91_PAD_SD1_DATA5__USDHC1_DATA5	0x138e
+			MX91_PAD_SD1_DATA6__USDHC1_DATA6	0x138e
+			MX91_PAD_SD1_DATA7__USDHC1_DATA7	0x138e
+			MX91_PAD_SD1_STROBE__USDHC1_STROBE	0x158e
+		>;
+	};
+
+	pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp {
+		fsl,pins = <
+			MX91_PAD_SD1_CLK__USDHC1_CLK		0x15fe
+			MX91_PAD_SD1_CMD__USDHC1_CMD		0x13fe
+			MX91_PAD_SD1_DATA0__USDHC1_DATA0	0x13fe
+			MX91_PAD_SD1_DATA1__USDHC1_DATA1	0x13fe
+			MX91_PAD_SD1_DATA2__USDHC1_DATA2	0x13fe
+			MX91_PAD_SD1_DATA3__USDHC1_DATA3	0x13fe
+			MX91_PAD_SD1_DATA4__USDHC1_DATA4	0x13fe
+			MX91_PAD_SD1_DATA5__USDHC1_DATA5	0x13fe
+			MX91_PAD_SD1_DATA6__USDHC1_DATA6	0x13fe
+			MX91_PAD_SD1_DATA7__USDHC1_DATA7	0x13fe
+			MX91_PAD_SD1_STROBE__USDHC1_STROBE	0x15fe
+		>;
+	};
+
+	pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp {
+		fsl,pins = <
+			MX91_PAD_SD2_RESET_B__GPIO3_IO7	0x31e
+		>;
+	};
+
+	pinctrl_usdhc2_gpio: usdhc2gpiogrp {
+		fsl,pins = <
+			MX91_PAD_SD2_CD_B__GPIO3_IO0		0x31e
+		>;
+	};
+
+	pinctrl_usdhc2_gpio_sleep: usdhc2gpiogrpsleep {
+		fsl,pins = <
+			MX91_PAD_SD2_CD_B__GPIO3_IO0		0x51e
+		>;
+	};
+
+	pinctrl_usdhc2: usdhc2grp {
+		fsl,pins = <
+			MX91_PAD_SD2_CLK__USDHC2_CLK		0x1582
+			MX91_PAD_SD2_CMD__USDHC2_CMD		0x1382
+			MX91_PAD_SD2_DATA0__USDHC2_DATA0	0x1382
+			MX91_PAD_SD2_DATA1__USDHC2_DATA1	0x1382
+			MX91_PAD_SD2_DATA2__USDHC2_DATA2	0x1382
+			MX91_PAD_SD2_DATA3__USDHC2_DATA3	0x1382
+			MX91_PAD_SD2_VSELECT__USDHC2_VSELECT	0x51e
+		>;
+	};
+
+	pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
+		fsl,pins = <
+			MX91_PAD_SD2_CLK__USDHC2_CLK		0x158e
+			MX91_PAD_SD2_CMD__USDHC2_CMD		0x138e
+			MX91_PAD_SD2_DATA0__USDHC2_DATA0	0x138e
+			MX91_PAD_SD2_DATA1__USDHC2_DATA1	0x138e
+			MX91_PAD_SD2_DATA2__USDHC2_DATA2	0x138e
+			MX91_PAD_SD2_DATA3__USDHC2_DATA3	0x138e
+			MX91_PAD_SD2_VSELECT__USDHC2_VSELECT	0x51e
+		>;
+	};
+
+	pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
+		fsl,pins = <
+			MX91_PAD_SD2_CLK__USDHC2_CLK		0x15fe
+			MX91_PAD_SD2_CMD__USDHC2_CMD		0x13fe
+			MX91_PAD_SD2_DATA0__USDHC2_DATA0	0x13fe
+			MX91_PAD_SD2_DATA1__USDHC2_DATA1	0x13fe
+			MX91_PAD_SD2_DATA2__USDHC2_DATA2	0x13fe
+			MX91_PAD_SD2_DATA3__USDHC2_DATA3	0x13fe
+			MX91_PAD_SD2_VSELECT__USDHC2_VSELECT	0x51e
+		>;
+	};
+
+	pinctrl_usdhc2_sleep: usdhc2grpsleep {
+		fsl,pins = <
+			MX91_PAD_SD2_CLK__GPIO3_IO1            0x51e
+			MX91_PAD_SD2_CMD__GPIO3_IO2		0x51e
+			MX91_PAD_SD2_DATA0__GPIO3_IO3		0x51e
+			MX91_PAD_SD2_DATA1__GPIO3_IO4		0x51e
+			MX91_PAD_SD2_DATA2__GPIO3_IO5		0x51e
+			MX91_PAD_SD2_DATA3__GPIO3_IO6		0x51e
+			MX91_PAD_SD2_VSELECT__GPIO3_IO19	0x51e
+		>;
+	};
+
+	pinctrl_usdhc3: usdhc3grp {
+		fsl,pins = <
+			MX91_PAD_SD3_CLK__USDHC3_CLK		0x1582
+			MX91_PAD_SD3_CMD__USDHC3_CMD		0x1382
+			MX91_PAD_SD3_DATA0__USDHC3_DATA0	0x1382
+			MX91_PAD_SD3_DATA1__USDHC3_DATA1	0x1382
+			MX91_PAD_SD3_DATA2__USDHC3_DATA2	0x1382
+			MX91_PAD_SD3_DATA3__USDHC3_DATA3	0x1382
+		>;
+	};
+
+	pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp {
+		fsl,pins = <
+			MX91_PAD_SD3_CLK__USDHC3_CLK		0x158e
+			MX91_PAD_SD3_CMD__USDHC3_CMD		0x138e
+			MX91_PAD_SD3_DATA0__USDHC3_DATA0	0x138e
+			MX91_PAD_SD3_DATA1__USDHC3_DATA1	0x138e
+			MX91_PAD_SD3_DATA2__USDHC3_DATA2	0x138e
+			MX91_PAD_SD3_DATA3__USDHC3_DATA3	0x138e
+		>;
+	};
+
+	pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp {
+		fsl,pins = <
+			MX91_PAD_SD3_CLK__USDHC3_CLK		0x15fe
+			MX91_PAD_SD3_CMD__USDHC3_CMD		0x13fe
+			MX91_PAD_SD3_DATA0__USDHC3_DATA0	0x13fe
+			MX91_PAD_SD3_DATA1__USDHC3_DATA1	0x13fe
+			MX91_PAD_SD3_DATA2__USDHC3_DATA2	0x13fe
+			MX91_PAD_SD3_DATA3__USDHC3_DATA3	0x13fe
+		>;
+	};
+
+	pinctrl_usdhc3_sleep: usdhc3grpsleep {
+		fsl,pins = <
+			MX91_PAD_SD3_CLK__GPIO3_IO20		0x31e
+			MX91_PAD_SD3_CMD__GPIO3_IO21		0x31e
+			MX91_PAD_SD3_DATA0__GPIO3_IO22		0x31e
+			MX91_PAD_SD3_DATA1__GPIO3_IO23		0x31e
+			MX91_PAD_SD3_DATA2__GPIO3_IO24		0x31e
+			MX91_PAD_SD3_DATA3__GPIO3_IO25		0x31e
+		>;
+	};
+
+	pinctrl_usdhc3_wlan: usdhc3wlangrp {
+		fsl,pins = <
+			MX91_PAD_CCM_CLKO1__GPIO3_IO26			0x31e
+			MX91_PAD_GPIO_IO07__GPIO2_IO7			0x31e
+		>;
+	};
+
+	pinctrl_sai1: sai1grp {
+		fsl,pins = <
+			MX91_PAD_SAI1_TXC__SAI1_TX_BCLK			0x31e
+			MX91_PAD_SAI1_TXFS__SAI1_TX_SYNC		0x31e
+			MX91_PAD_SAI1_TXD0__SAI1_TX_DATA0		0x31e
+			MX91_PAD_SAI1_RXD0__SAI1_RX_DATA0		0x31e
+		>;
+	};
+
+	pinctrl_sai1_sleep: sai1grpsleep {
+		fsl,pins = <
+			MX91_PAD_SAI1_TXC__GPIO1_IO12                   0x51e
+			MX91_PAD_SAI1_TXFS__GPIO1_IO11			0x51e
+			MX91_PAD_SAI1_TXD0__GPIO1_IO13			0x51e
+			MX91_PAD_SAI1_RXD0__GPIO1_IO14			0x51e
+		>;
+	};
+
+	pinctrl_sai3: sai3grp {
+		fsl,pins = <
+			MX91_PAD_GPIO_IO26__SAI3_TX_SYNC		0x31e
+			MX91_PAD_GPIO_IO16__SAI3_TX_BCLK		0x31e
+			MX91_PAD_GPIO_IO17__SAI3_MCLK			0x31e
+			MX91_PAD_GPIO_IO19__SAI3_TX_DATA0		0x31e
+			MX91_PAD_GPIO_IO20__SAI3_RX_DATA0		0x31e
+		>;
+	};
+
+	pinctrl_sai3_sleep: sai3grpsleep {
+		fsl,pins = <
+			MX91_PAD_GPIO_IO26__GPIO2_IO26			0x51e
+			MX91_PAD_GPIO_IO16__GPIO2_IO16			0x51e
+			MX91_PAD_GPIO_IO17__GPIO2_IO17			0x51e
+			MX91_PAD_GPIO_IO19__GPIO2_IO19			0x51e
+			MX91_PAD_GPIO_IO20__GPIO2_IO20			0x51e
+		>;
+	};
+
+	pinctrl_pdm: pdmgrp {
+		fsl,pins = <
+			MX91_PAD_PDM_CLK__PDM_CLK			0x31e
+			MX91_PAD_PDM_BIT_STREAM0__PDM_BIT_STREAM0	0x31e
+			MX91_PAD_PDM_BIT_STREAM1__PDM_BIT_STREAM1	0x31e
+		>;
+	};
+
+	pinctrl_pdm_sleep: pdmgrpsleep {
+		fsl,pins = <
+			MX91_PAD_PDM_CLK__GPIO1_IO8			0x31e
+			MX91_PAD_PDM_BIT_STREAM0__GPIO1_IO9		0x31e
+			MX91_PAD_PDM_BIT_STREAM1__GPIO1_IO10		0x31e
+		>;
+	};
+
+	pinctrl_spdif: spdifgrp {
+		fsl,pins = <
+			MX91_PAD_GPIO_IO22__SPDIF_IN		0x31e
+			MX91_PAD_GPIO_IO23__SPDIF_OUT		0x31e
+		>;
+	};
+
+	pinctrl_pmic: pmicirq {
+		fsl,pins = <
+			MX91_PAD_GPIO_IO24__GPIO2_IO24		0x31e
+		>;
+	};
+
+	pinctrl_gpioexp: gpioexp {
+		fsl,pins = <
+			MX91_PAD_PDM_CLK__GPIO1_IO8			0x31e
+		>;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx93-eb-audimx9-overlay.dtso b/arch/arm64/boot/dts/compulab/ucm-imx93-eb-audimx9-overlay.dtso
new file mode 100644
index 000000000000..7e128489b1a3
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx93-eb-audimx9-overlay.dtso
@@ -0,0 +1,14 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2022 NXP
+ */
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/gpio/gpio.h>
+#include "ucm-imx93-eb-audimx9.dtsi"
+
+/ {
+	model = "CompuLab UCM-i.MX93 board, eb-audimx9-overlay";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx93-eb-audimx9.dts b/arch/arm64/boot/dts/compulab/ucm-imx93-eb-audimx9.dts
new file mode 100644
index 000000000000..422688a3fe02
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx93-eb-audimx9.dts
@@ -0,0 +1,14 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2023 Compulab
+ */
+
+/dts-v1/;
+
+#include "ucm-imx93.dtsi"
+#include "ucm-imx93-eb-audimx9.dtsi"
+
+/ {
+	model = "CompuLab UCM-i.MX93 board, eb-audimx9-support";
+	compatible = "compulab,ucm-imx93", "fsl,imx93";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx93-eb-audimx9.dtsi b/arch/arm64/boot/dts/compulab/ucm-imx93-eb-audimx9.dtsi
new file mode 100644
index 000000000000..814a40f42034
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx93-eb-audimx9.dtsi
@@ -0,0 +1,7 @@
+&sai1 {
+	status = "okay";
+};
+
+&codec {
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx93-eb-eth-overlay.dtso b/arch/arm64/boot/dts/compulab/ucm-imx93-eb-eth-overlay.dtso
new file mode 100644
index 000000000000..0ed761e771ad
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx93-eb-eth-overlay.dtso
@@ -0,0 +1,14 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2022 NXP
+ */
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/gpio/gpio.h>
+#include "ucm-imx93-eb-eth.dtsi"
+
+/ {
+	model = "CompuLab UCM-i.MX93 board, eb-eth-overlay";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx93-eb-eth.dts b/arch/arm64/boot/dts/compulab/ucm-imx93-eb-eth.dts
new file mode 100644
index 000000000000..f8181f33abb8
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx93-eb-eth.dts
@@ -0,0 +1,14 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2023 Compulab
+ */
+
+/dts-v1/;
+
+#include "ucm-imx93.dtsi"
+#include "ucm-imx93-eb-eth.dtsi"
+
+/ {
+	model = "CompuLab UCM-i.MX93 board, eb-eth-overlay";
+	compatible = "compulab,ucm-imx93", "fsl,imx93";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx93-eb-eth.dtsi b/arch/arm64/boot/dts/compulab/ucm-imx93-eb-eth.dtsi
new file mode 100644
index 000000000000..f8650721cd46
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx93-eb-eth.dtsi
@@ -0,0 +1,3 @@
+&fec {
+    status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx93-falcon.dts b/arch/arm64/boot/dts/compulab/ucm-imx93-falcon.dts
new file mode 100644
index 000000000000..cc2d5da97767
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx93-falcon.dts
@@ -0,0 +1,12 @@
+#include "ucm-imx93.dts"
+
+/ {
+	 memory {
+		 reg = <0x00 0x80000000 0x00 0x80000000>;
+		 device_type = "memory";
+	 };
+
+	 chosen {
+		 bootargs = "console=ttyLP0,115200 earlycon root=/dev/mmcblk1p2 rootwait rw";
+	 };
+ };
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx93-headless.dts b/arch/arm64/boot/dts/compulab/ucm-imx93-headless.dts
new file mode 100644
index 000000000000..71fce1a00b95
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx93-headless.dts
@@ -0,0 +1,15 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2023 Compulab
+ */
+
+/dts-v1/;
+
+#include <dt-bindings/usb/pd.h>
+#include "../freescale/imx93.dtsi"
+#include "ucm-imx93.dtsi"
+
+/ {
+	model = "CompuLab UCM-i.MX93 board, headless";
+	compatible = "compulab,ucm-imx93", "fsl,imx93";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx93-lvds-overlay.dtso b/arch/arm64/boot/dts/compulab/ucm-imx93-lvds-overlay.dtso
new file mode 100644
index 000000000000..b4b99f1b38f4
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx93-lvds-overlay.dtso
@@ -0,0 +1,16 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2022 NXP
+ */
+
+/dts-v1/;
+/plugin/;
+
+#include "../freescale/imx93-pinfunc.h"
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include "ucm-imx93-lvds.dtsi"
+
+/ {
+	model = "CompuLab UCM-i.MX93 board, lvds-overlay";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx93-lvds.dtsi b/arch/arm64/boot/dts/compulab/ucm-imx93-lvds.dtsi
new file mode 100644
index 000000000000..304f6490b3ec
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx93-lvds.dtsi
@@ -0,0 +1,88 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2022 NXP
+ */
+
+#include <dt-bindings/gpio/gpio.h>
+
+/ {
+	lvds_backlight: lvds_backlight {
+		compatible = "pwm-backlight";
+		pwms = <&tpm4 2 50000 0>;
+		brightness-levels = <0 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
+					36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 
+					68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98>;
+		default-brightness-level = <98>;
+		status = "okay";
+	};
+
+	lvds0_panel {
+		compatible = "boe,hv070wsa-100";
+		backlight = <&lvds_backlight>;
+		enable-gpios = <&pca9555 6 GPIO_ACTIVE_HIGH>;
+
+		port {
+			panel_lvds_in: endpoint {
+				remote-endpoint = <&lvds_out>;
+			};
+		};
+	};
+};
+
+&dphy {
+	status = "disabled";
+};
+
+&dsi {
+	status = "disabled";
+};
+
+&lcdif {
+	assigned-clock-rates = <300000000>, <121000000>, <400000000>, <133333333>;
+	status = "okay";
+};
+
+&ldb {
+	status = "okay";
+
+	lvds-channel@0 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		status = "okay";
+
+		port@1 {
+			reg = <1>;
+
+			lvds_out: endpoint {
+				remote-endpoint = <&panel_lvds_in>;
+			};
+		};
+	};
+};
+
+&ldb_phy {
+	status = "okay";
+};
+
+&goodix_ts {
+	pinctrl-0 = <&touchscreen0_pins>;
+	interrupt-parent = <&gpio2>;
+	interrupts = <20 IRQ_TYPE_LEVEL_HIGH>;
+	irq-gpios = <&gpio2 20 GPIO_ACTIVE_HIGH>;
+	reset-gpios = <&pca9555 7 GPIO_ACTIVE_HIGH>;
+	status = "okay";
+};
+
+&iomuxc {
+	pinctrl_tpm4: tpm4grp {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO13__TPM4_CH2	0x59e
+		 >;
+	};
+};
+
+&tpm4 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_tpm4>;
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx93-mipi-csi.dts b/arch/arm64/boot/dts/compulab/ucm-imx93-mipi-csi.dts
new file mode 100644
index 000000000000..de265fffd8e0
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx93-mipi-csi.dts
@@ -0,0 +1,34 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2023 CompuLab
+ */
+
+/dts-v1/;
+
+#include "ucm-imx93.dtsi"
+#include "ucm-imx93-lvds.dtsi"
+
+/ {
+	model = "CompuLab UCM-i.MX93 with mipi csi enabled";
+	compatible = "compulab,ucm-imx93", "fsl,imx93";
+};
+
+&cameradev {
+	status = "okay";
+};
+
+&isi_0 {
+	status = "okay";
+
+	cap_device {
+		status = "okay";
+	};
+};
+
+&sensor_mipi2 {
+	status = "okay";
+};
+
+&mipi_csi {
+        status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx93-mipi-overlay.dtso b/arch/arm64/boot/dts/compulab/ucm-imx93-mipi-overlay.dtso
new file mode 100644
index 000000000000..991bb6d9082d
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx93-mipi-overlay.dtso
@@ -0,0 +1,15 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2022 NXP
+ */
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/interrupt-controller/arm-gic.h>
+#include "ucm-imx93-mipi.dtsi"
+
+/ {
+	model = "CompuLab UCM-i.MX93 board, mipi-overlay";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx93-mipi.dts b/arch/arm64/boot/dts/compulab/ucm-imx93-mipi.dts
new file mode 100644
index 000000000000..ae61d23704a2
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx93-mipi.dts
@@ -0,0 +1,14 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2023 Compulab
+ */
+
+/dts-v1/;
+
+#include "ucm-imx93.dtsi"
+#include "ucm-imx93-mipi.dtsi"
+
+/ {
+	model = "CompuLab UCM-i.MX93 board, build-in-mipi";
+	compatible = "compulab,ucm-imx93", "fsl,imx93";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx93-mipi.dtsi b/arch/arm64/boot/dts/compulab/ucm-imx93-mipi.dtsi
new file mode 100644
index 000000000000..fc41fe71b73f
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx93-mipi.dtsi
@@ -0,0 +1,110 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2022 NXP
+ */
+
+/ {
+	dsi_backlight: dsi_backlight {
+		compatible = "pwm-backlight";
+		pwms = <&tpm5 0 3000000 0>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_tpm5>;
+
+		status = "okay";
+
+		brightness-levels = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
+					17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
+					33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48
+					49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
+					65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80
+					81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96
+					97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112
+					113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128
+					129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144
+					145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160
+					161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176
+					177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192
+					193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208
+					209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224
+					225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240
+					241 242 243 244 245 246 247 248 249 250 251 252 253 254 255>;
+		default-brightness-level = <222>;
+	};
+};
+
+&tpm5 {
+	status = "okay";
+};
+
+&ldb {
+	status = "disabled";
+};
+
+&ldb_phy {
+	status = "disabled";
+};
+
+&lcdif {
+	assigned-clock-rates = <300000000>, <121000000>, <400000000>, <133333333>;
+	status = "okay";
+};
+
+&dsi {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+	panel@0 {
+		compatible = "startek,kd050hdfia020";
+		backlight = <&dsi_backlight>;
+		reset-gpio = <&pca9555 4 GPIO_ACTIVE_LOW>;
+		reg = <0>;
+		dsi-lanes = <4>;
+		panel-width-mm = <62>;
+		panel-height-mm = <110>;
+		status = "okay";
+
+		panel-timing {
+				clock-frequency = <60000000>;
+				/*X*/
+				hsync-len     = <10>;
+				hback-porch   = <30>;
+				hactive       = <720>;
+				hfront-porch  = <20>;
+				/*Y*/
+				vsync-len     = <10>;
+				vback-porch   = <20>;
+				vactive       = <1280>;
+				vfront-porch  = <10>;
+		};
+		port {
+			panel_in: endpoint {
+				remote-endpoint = <&dsi_out>;
+			};
+		};
+	};
+
+	ports {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		port@1 {
+			reg = <1>;
+
+			dsi_out: endpoint {
+				remote-endpoint = <&panel_in>;
+			};
+		};
+	};
+};
+
+&dphy {
+	status = "okay";
+};
+
+&goodix_ts {
+	pinctrl-0 = <&touchscreen1_pins>;
+	interrupt-parent = <&gpio2>;
+	interrupts = <21 IRQ_TYPE_LEVEL_HIGH>;
+	irq-gpios = <&gpio2 21 GPIO_ACTIVE_HIGH>;
+	reset-gpios = <&pca9555 5 GPIO_ACTIVE_HIGH>;
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx93-pinctrl.dtsi b/arch/arm64/boot/dts/compulab/ucm-imx93-pinctrl.dtsi
new file mode 100644
index 000000000000..4840826a0926
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx93-pinctrl.dtsi
@@ -0,0 +1,251 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2023 Compulab
+ */
+
+&iomuxc {
+	pinctrl_gpio_led: gpioledgrp {
+		fsl,pins = <
+			MX93_PAD_PDM_BIT_STREAM1__GPIO1_IO10	0x206
+		>;
+	};
+
+	pinctrl_eqos: eqosgrp {
+		fsl,pins = <
+			MX93_PAD_ENET1_MDC__ENET_QOS_MDC			0x57e
+			MX93_PAD_ENET1_MDIO__ENET_QOS_MDIO			0x57e
+			MX93_PAD_ENET1_RD0__ENET_QOS_RGMII_RD0			0x57e
+			MX93_PAD_ENET1_RD1__ENET_QOS_RGMII_RD1			0x57e
+			MX93_PAD_ENET1_RD2__ENET_QOS_RGMII_RD2			0x57e
+			MX93_PAD_ENET1_RD3__ENET_QOS_RGMII_RD3			0x57e
+			MX93_PAD_ENET1_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK	0x5fe
+			MX93_PAD_ENET1_RX_CTL__ENET_QOS_RGMII_RX_CTL		0x57e
+			MX93_PAD_ENET1_TD0__ENET_QOS_RGMII_TD0			0x57e
+			MX93_PAD_ENET1_TD1__ENET_QOS_RGMII_TD1			0x57e
+			MX93_PAD_ENET1_TD2__ENET_QOS_RGMII_TD2			0x57e
+			MX93_PAD_ENET1_TD3__ENET_QOS_RGMII_TD3			0x57e
+			MX93_PAD_ENET1_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK	0x5fe
+			MX93_PAD_ENET1_TX_CTL__ENET_QOS_RGMII_TX_CTL		0x57e
+			/* reset phy gpio */
+			MX93_PAD_GPIO_IO06__GPIO2_IO06				0x31e
+		>;
+	};
+
+	pinctrl_fec: fecgrp {
+		fsl,pins = <
+			MX93_PAD_ENET2_MDC__ENET1_MDC			0x57e
+			MX93_PAD_ENET2_MDIO__ENET1_MDIO			0x57e
+			MX93_PAD_ENET2_RD0__ENET1_RGMII_RD0		0x57e
+			MX93_PAD_ENET2_RD1__ENET1_RGMII_RD1		0x57e
+			MX93_PAD_ENET2_RD2__ENET1_RGMII_RD2		0x57e
+			MX93_PAD_ENET2_RD3__ENET1_RGMII_RD3		0x57e
+			MX93_PAD_ENET2_RXC__ENET1_RGMII_RXC		0x5fe
+			MX93_PAD_ENET2_RX_CTL__ENET1_RGMII_RX_CTL	0x57e
+			MX93_PAD_ENET2_TD0__ENET1_RGMII_TD0		0x57e
+			MX93_PAD_ENET2_TD1__ENET1_RGMII_TD1		0x57e
+			MX93_PAD_ENET2_TD2__ENET1_RGMII_TD2		0x57e
+			MX93_PAD_ENET2_TD3__ENET1_RGMII_TD3		0x57e
+			MX93_PAD_ENET2_TXC__ENET1_RGMII_TXC		0x5fe
+			MX93_PAD_ENET2_TX_CTL__ENET1_RGMII_TX_CTL	0x57e
+		>;
+	};
+
+	pinctrl_flexcan2: flexcan2grp {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO25__CAN2_TX	0x139e
+			MX93_PAD_GPIO_IO27__CAN2_RX	0x139e
+		>;
+	};
+
+	pinctrl_lpi2c1: lpi2c1grp {
+		fsl,pins = <
+			MX93_PAD_I2C1_SCL__LPI2C1_SCL			0x40000b9e
+			MX93_PAD_I2C1_SDA__LPI2C1_SDA			0x40000b9e
+		>;
+	};
+
+	pinctrl_lpi2c2: lpi2c2grp {
+		fsl,pins = <
+			MX93_PAD_I2C2_SCL__LPI2C2_SCL			0x40000b9e
+			MX93_PAD_I2C2_SDA__LPI2C2_SDA			0x40000b9e
+		>;
+	};
+
+	pinctrl_lpi2c3: lpi2c3grp {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO28__LPI2C3_SDA			0x40000b9e
+			MX93_PAD_GPIO_IO29__LPI2C3_SCL			0x40000b9e
+		>;
+	};
+
+	pinctrl_pcal6524: pcal6524grp {
+		fsl,pins = <
+			MX93_PAD_CCM_CLKO2__GPIO3_IO27			0x31e
+		>;
+	};
+
+	pinctrl_uart1: uart1grp {
+		fsl,pins = <
+			MX93_PAD_UART1_RXD__LPUART1_RX			0x31e
+			MX93_PAD_UART1_TXD__LPUART1_TX			0x31e
+		>;
+	};
+
+	pinctrl_uart2: uart2grp {
+		fsl,pins = <
+			MX93_PAD_UART2_RXD__LPUART2_RX		0x31e
+			MX93_PAD_UART2_TXD__LPUART2_TX		0x31e
+		>;
+	};
+
+	pinctrl_uart5: uart5grp {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO01__LPUART5_RX		0x31e
+			MX93_PAD_GPIO_IO00__LPUART5_TX		0x31e
+			MX93_PAD_GPIO_IO02__LPUART5_CTS_B	0x31e
+			MX93_PAD_GPIO_IO03__LPUART5_RTS_B	0x31e
+			MX93_PAD_GPIO_IO18__GPIO2_IO18		0x31e
+		>;
+	};
+
+	pinctrl_uart7: uart7grp {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO08__LPUART7_TX		0x31e
+			MX93_PAD_GPIO_IO09__LPUART7_RX		0x31e
+		>;
+	};
+
+	pinctrl_usdhc1: usdhc1grp {
+		fsl,pins = <
+			MX93_PAD_SD1_CLK__USDHC1_CLK		0x17fe
+			MX93_PAD_SD1_CMD__USDHC1_CMD		0x13fe
+			MX93_PAD_SD1_DATA0__USDHC1_DATA0	0x13fe
+			MX93_PAD_SD1_DATA1__USDHC1_DATA1	0x13fe
+			MX93_PAD_SD1_DATA2__USDHC1_DATA2	0x13fe
+			MX93_PAD_SD1_DATA3__USDHC1_DATA3	0x13fe
+			MX93_PAD_SD1_DATA4__USDHC1_DATA4	0x13fe
+			MX93_PAD_SD1_DATA5__USDHC1_DATA5	0x13fe
+			MX93_PAD_SD1_DATA6__USDHC1_DATA6	0x13fe
+			MX93_PAD_SD1_DATA7__USDHC1_DATA7	0x13fe
+			MX93_PAD_SD1_STROBE__USDHC1_STROBE	0x17fe
+		>;
+	};
+
+	pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp {
+		fsl,pins = <
+			MX93_PAD_SD2_RESET_B__GPIO3_IO07	0x31e
+		>;
+	};
+
+	pinctrl_usdhc2_gpio: usdhc2gpiogrp {
+		fsl,pins = <
+			MX93_PAD_SD2_CD_B__GPIO3_IO00		0x31e
+		>;
+	};
+
+	pinctrl_usdhc2: usdhc2grp {
+		fsl,pins = <
+			MX93_PAD_SD2_CLK__USDHC2_CLK		0x17fe
+			MX93_PAD_SD2_CMD__USDHC2_CMD		0x13fe
+			MX93_PAD_SD2_DATA0__USDHC2_DATA0	0x13fe
+			MX93_PAD_SD2_DATA1__USDHC2_DATA1	0x13fe
+			MX93_PAD_SD2_DATA2__USDHC2_DATA2	0x13fe
+			MX93_PAD_SD2_DATA3__USDHC2_DATA3	0x13fe
+			MX93_PAD_SD2_VSELECT__USDHC2_VSELECT	0x51e
+		>;
+	};
+
+	pinctrl_usdhc3: usdhc3grp {
+		fsl,pins = <
+			MX93_PAD_SD3_CLK__USDHC3_CLK			0x17fe
+			MX93_PAD_SD3_CMD__USDHC3_CMD			0x13fe
+			MX93_PAD_SD3_DATA0__USDHC3_DATA0		0x13fe
+			MX93_PAD_SD3_DATA1__USDHC3_DATA1        	0x13fe
+			MX93_PAD_SD3_DATA2__USDHC3_DATA2        	0x13fe
+			MX93_PAD_SD3_DATA3__USDHC3_DATA3        	0x13fe
+		>;
+	};
+
+	pinctrl_reg_usdhc3_vmmc: regusdhc3vmmcgrp {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO17__GPIO2_IO17			0x31e
+		>;
+	};
+
+	pinctrl_reg_btregon: reg_btrego {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO18__GPIO2_IO18			0x31e
+		>;
+	};
+
+	pinctrl_usdhc3_wlan: usdhc3wlangrp {
+		fsl,pins = <
+			MX93_PAD_CCM_CLKO1__GPIO3_IO26			0x31e
+			MX93_PAD_GPIO_IO07__GPIO2_IO07			0x31e
+			/*MX93_PAD_GPIO_IO17__GPIO2_IO17			0x31e*/
+		>;
+	};
+
+	pinctrl_sai1: sai1grp {
+		fsl,pins = <
+			MX93_PAD_SAI1_TXC__SAI1_TX_BCLK			0x31e
+			MX93_PAD_SAI1_TXFS__SAI1_TX_SYNC		0x31e
+			MX93_PAD_SAI1_TXD0__SAI1_TX_DATA00		0x31e
+			MX93_PAD_SAI1_RXD0__SAI1_RX_DATA00		0x31e
+		>;
+	};
+
+	pinctrl_sai3: sai3grp {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO26__SAI3_TX_SYNC		0x31e
+			MX93_PAD_GPIO_IO16__SAI3_TX_BCLK		0x31e
+			/*MX93_PAD_GPIO_IO17__SAI3_MCLK		0x31e*/
+			MX93_PAD_GPIO_IO19__SAI3_TX_DATA00		0x31e
+			MX93_PAD_GPIO_IO20__SAI3_RX_DATA00		0x31e
+		>;
+	};
+
+	pinctrl_pdm: pdmgrp {
+		fsl,pins = <
+			MX93_PAD_PDM_CLK__PDM_CLK			0x31e
+			MX93_PAD_PDM_BIT_STREAM0__PDM_BIT_STREAM00	0x31e
+			MX93_PAD_PDM_BIT_STREAM1__PDM_BIT_STREAM01	0x31e
+		>;
+	};
+
+	pinctrl_spdif: spdifgrp {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO22__SPDIF_IN		0x31e
+			MX93_PAD_GPIO_IO23__SPDIF_OUT		0x31e
+		>;
+	};
+
+	pinctrl_pmic: pmicirq {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO24__GPIO2_IO24		0x31e
+		>;
+	};
+
+	pinctrl_tpm5: tmp5grp {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO22__TPM5_CH1		0x31e
+		>;
+	};
+
+	touchscreen0_pins: ts0grp {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO20__GPIO2_IO20		0x31e
+		>;
+	};
+	touchscreen1_pins: ts1grp {
+		fsl,pins = <
+			MX93_PAD_GPIO_IO21__GPIO2_IO21		0x31e
+		>;
+	};
+
+	pinctrl_gpioexp: gpioexp {
+		fsl,pins = <
+			MX93_PAD_PDM_CLK__GPIO1_IO08			0x31e
+		>;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx93-thermal-overlay.dtso b/arch/arm64/boot/dts/compulab/ucm-imx93-thermal-overlay.dtso
new file mode 100644
index 000000000000..b09edc7c7130
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx93-thermal-overlay.dtso
@@ -0,0 +1,14 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2022 NXP
+ */
+
+/dts-v1/;
+/plugin/;
+
+#include <dt-bindings/gpio/gpio.h>
+#include "ucm-imx93-thermal.dtsi"
+
+/ {
+	model = "CompuLab UCM-i.MX93 board, thermal-overlay";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx93-thermal.dts b/arch/arm64/boot/dts/compulab/ucm-imx93-thermal.dts
new file mode 100644
index 000000000000..383692c95a50
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx93-thermal.dts
@@ -0,0 +1,14 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2023 Compulab
+ */
+
+/dts-v1/;
+
+#include "ucm-imx93.dtsi"
+#include "ucm-imx93-thermal.dtsi"
+
+/ {
+	model = "CompuLab UCM-i.MX93 board, thermal";
+	compatible = "compulab,ucm-imx93", "fsl,imx93";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx93-thermal.dtsi b/arch/arm64/boot/dts/compulab/ucm-imx93-thermal.dtsi
new file mode 100644
index 000000000000..5f66915c0356
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx93-thermal.dtsi
@@ -0,0 +1,7 @@
+&cpu_alert {
+	temperature = <120000>;
+};
+
+&cpu_crit {
+	temperature = <160000>;
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx93.dts b/arch/arm64/boot/dts/compulab/ucm-imx93.dts
new file mode 100644
index 000000000000..6a8eee754c3b
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx93.dts
@@ -0,0 +1,14 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2023 Compulab
+ */
+
+/dts-v1/;
+
+#include "ucm-imx93.dtsi"
+#include "ucm-imx93-lvds.dtsi"
+
+/ {
+	model = "CompuLab UCM-i.MX93 board, build-in-lvds";
+	compatible = "compulab,ucm-imx93", "fsl,imx93";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx93.dtsi b/arch/arm64/boot/dts/compulab/ucm-imx93.dtsi
new file mode 100644
index 000000000000..1ec049159002
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx93.dtsi
@@ -0,0 +1,664 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2023 Compulab
+ */
+
+#include <dt-bindings/usb/pd.h>
+#include "../freescale/imx93.dtsi"
+#include "ucm-imx93-pinctrl.dtsi"
+
+&ele_fw2 {
+	memory-region = <&ele_reserved>;
+};
+
+/ {
+	aliases {
+		ethernet0 = &eqos;
+		ethernet1 = &fec;
+	};
+
+	chosen {
+		stdout-path = &lpuart1;
+	};
+
+	leds {
+		compatible = "gpio-leds";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_gpio_led>;
+
+		heartbeat-led {
+			gpios = <&gpio1 10 GPIO_ACTIVE_LOW>;
+			linux,default-trigger = "heartbeat";
+		};
+	};
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		linux,cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			alloc-ranges = <0 0x80000000 0 0x95ffffff>;
+			size = <0 0x8000000>;
+			linux,cma-default;
+		};
+
+		ethosu_mem: ethosu_region@C0000000 {
+			compatible = "shared-dma-pool";
+			reusable;
+			reg = <0x0 0xC0000000 0x0 0x10000000>;
+		};
+
+		vdev0vring0: vdev0vring0@a4000000 {
+			reg = <0 0xa4000000 0 0x8000>;
+			no-map;
+		};
+
+		vdev0vring1: vdev0vring1@a4008000 {
+			reg = <0 0xa4008000 0 0x8000>;
+			no-map;
+		};
+
+		vdev1vring0: vdev1vring0@a4000000 {
+			reg = <0 0xa4010000 0 0x8000>;
+			no-map;
+		};
+
+		vdev1vring1: vdev1vring1@a4018000 {
+			reg = <0 0xa4018000 0 0x8000>;
+			no-map;
+		};
+
+		rsc_table: rsc_table@2021f000 {
+			reg = <0 0x2021f000 0 0x1000>;
+			no-map;
+		};
+
+		vdevbuffer: vdevbuffer@84020000 {
+			compatible = "shared-dma-pool";
+			reg = <0 0xa4020000 0 0x100000>;
+			no-map;
+		};
+
+		ele_reserved: ele-reserved@a4120000 {
+			compatible = "shared-dma-pool";
+			reg = <0 0xa4120000 0 0x100000>;
+			no-map;
+		};
+	};
+
+	reg_can2_stby: regulator-can2-stby {
+		compatible = "regulator-fixed";
+		regulator-name = "can2-stby";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&pca9555 12 GPIO_ACTIVE_LOW>;
+		enable-active-low;
+	};
+
+	reg_usdhc2_vmmc: regulator-usdhc2 {
+		compatible = "regulator-fixed";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>;
+		regulator-name = "VSD_3V3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio3 7 GPIO_ACTIVE_HIGH>;
+		enable-active-high;
+	};
+
+	reg_vref_1v8: regulator-adc-vref {
+		compatible = "regulator-fixed";
+		regulator-name = "vref_1v8";
+		regulator-min-microvolt = <1800000>;
+		regulator-max-microvolt = <1800000>;
+	};
+
+	usdhc3_pwrseq: usdhc3_pwrseq {
+		compatible = "mmc-pwrseq-simple";
+		reset-gpios = <&gpio2 17 GPIO_ACTIVE_LOW>;
+	};
+
+	reg_audio_pwr: regulator-audio-pwr {
+		compatible = "regulator-fixed";
+		regulator-name = "audio-pwr";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		enable-active-high;
+		regulator-always-on;
+	};
+
+	sound-wm8962 {
+		compatible = "fsl,imx-audio-wm8962x";
+		model = "wm8962-audio";
+		audio-cpu = <&sai1>;
+		audio-codec = <&codec>;
+		audio-routing =
+			"Headphone Jack", "HPOUTL",
+			"Headphone Jack", "HPOUTR",
+			"Ext Spk", "SPKOUTL",
+			"Ext Spk", "SPKOUTR",
+			"AMIC", "MICBIAS",
+			"IN3R", "AMIC",
+			"IN1R", "AMIC";
+	};
+
+	sound-micfil {
+		compatible = "fsl,imx-audio-card";
+		model = "imx-audio-micfil";
+		pri-dai-link {
+			link-name = "micfil hifi";
+			format = "i2s";
+			cpu {
+				sound-dai = <&micfil>;
+			};
+		};
+	};
+
+	sound-xcvr {
+		compatible = "fsl,imx-audio-card";
+		model = "imx-audio-xcvr";
+		pri-dai-link {
+			link-name = "XCVR PCM";
+			cpu {
+				sound-dai = <&xcvr>;
+			};
+		};
+	};
+};
+
+&aips2 {
+	tpm5: pwm@42500000 {
+		compatible = "fsl,imx7ulp-pwm";
+		reg = <0x42500000 0x1000>;
+		clocks = <&clk IMX93_CLK_TPM5_GATE>;
+		assigned-clocks = <&clk IMX93_CLK_TPM5>;
+		assigned-clock-parents = <&clk IMX93_CLK_24M>;
+		assigned-clock-rates = <24000000>;
+		#pwm-cells = <3>;
+		status = "disabled";
+	};
+};
+
+&sai1 {
+	#sound-dai-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sai1>;
+	assigned-clocks = <&clk IMX93_CLK_SAI1>;
+	assigned-clock-parents = <&clk IMX93_CLK_AUDIO_PLL>;
+	assigned-clock-rates = <12288000>;
+	fsl,sai-mclk-direction-output;
+	status = "disabled";
+};
+
+&sai3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sai3>;
+	assigned-clocks = <&clk IMX93_CLK_SAI3>;
+	assigned-clock-parents = <&clk IMX93_CLK_AUDIO_PLL>;
+	assigned-clock-rates = <12288000>;
+	fsl,sai-mclk-direction-output;
+	status = "disabled";
+};
+
+&micfil {
+	#sound-dai-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pdm>;
+	assigned-clocks = <&clk IMX93_CLK_PDM>;
+	assigned-clock-parents = <&clk IMX93_CLK_AUDIO_PLL>;
+	assigned-clock-rates = <49152000>;
+	status = "disabled";
+};
+
+&xcvr {
+	#sound-dai-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_spdif>;
+	clocks = <&clk IMX93_CLK_BUS_WAKEUP>,
+		<&clk IMX93_CLK_SPDIF_GATE>,
+		<&clk IMX93_CLK_DUMMY>,
+		<&clk IMX93_CLK_AUD_XCVR_GATE>,
+		<&clk IMX93_CLK_AUDIO_PLL>;
+	clock-names = "ipg", "phy", "spba", "pll_ipg", "pll8k";
+	assigned-clocks = <&clk IMX93_CLK_SPDIF>,
+			 <&clk IMX93_CLK_AUDIO_XCVR>;
+	assigned-clock-parents = <&clk IMX93_CLK_AUDIO_PLL>,
+			 <&clk IMX93_CLK_SYS_PLL_PFD1_DIV2>;
+	assigned-clock-rates = <12288000>, <200000000>;
+	status = "disabled";
+};
+	
+&adc1 {
+	vref-supply = <&reg_vref_1v8>;
+	status = "okay";
+};
+
+&eqos {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_eqos>;
+	phy-mode = "rgmii-id";
+	phy-handle = <&ethphy1>;
+	status = "okay";
+
+	mdio {
+		compatible = "snps,dwmac-mdio";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clock-frequency = <5000000>;
+
+		ethphy1: ethernet-phy-eqos@4 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reset-gpios = <&gpio1 6 GPIO_ACTIVE_LOW>;
+			reset-assert-us = <10000>;
+			reset-deassert-us = <80000>;
+			reg = <4>;
+			eee-broken-1000t;
+			rtl821x,aldps-disable;
+			rtl821x,clkout-disable;
+		};
+	};
+};
+
+&fec {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_fec>;
+	phy-mode = "rgmii-id";
+	phy-handle = <&ethphy2>;
+	fsl,magic-packet;
+	status = "disabled";
+
+	mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		clock-frequency = <5000000>;
+
+		ethphy2: ethernet-phy-fec@0 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reg = <0>;
+			eee-broken-1000t;
+		};
+	};
+};
+
+&flexcan2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexcan2>;
+	xceiver-supply = <&reg_can2_stby>;
+	status = "okay";
+};
+
+&lpm {
+	soc-supply = <&buck1>;
+	status = "okay";
+};
+
+&gpio1 {
+	regulator-gpioexp {
+		gpio-hog;
+		gpios = <8 GPIO_ACTIVE_HIGH>;
+		line-name = "exp_npwren";
+		output-high;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_gpioexp>;
+	};
+};
+
+&lpi2c1 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	clock-frequency = <400000>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_lpi2c1>;
+	pinctrl-1 = <&pinctrl_lpi2c1>;
+	status = "okay";
+
+	eeprom@50 {
+		compatible = "atmel,24c08";
+		reg = <0x50>;
+		pagesize = <16>;
+	};
+
+	rtc@69 {
+		compatible = "ab1805";
+		reg = <0x69>;
+		pagesize = <16>;
+		sqw = "32768_Hz";
+		xt-frequency = <32772300>;
+		status = "okay";
+	};
+};
+
+&lpi2c2 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	clock-frequency = <400000>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_lpi2c2>;
+	pinctrl-1 = <&pinctrl_lpi2c2>;
+	status = "okay";
+
+	pmic@25 {
+		compatible = "nxp,pca9451a";
+		reg = <0x25>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_pmic>;
+		interrupt-parent = <&gpio2>;
+		interrupts = <24 IRQ_TYPE_LEVEL_LOW>;
+
+		regulators {
+			buck1: BUCK1 {
+				regulator-name = "BUCK1";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <2187500>;
+				regulator-boot-on;
+				regulator-always-on;
+				regulator-ramp-delay = <3125>;
+			};
+
+			buck2: BUCK2 {
+				regulator-name = "BUCK2";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <2187500>;
+				regulator-boot-on;
+				regulator-always-on;
+				regulator-ramp-delay = <3125>;
+			};
+
+			buck4: BUCK4{
+				regulator-name = "BUCK4";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <3400000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			buck5: BUCK5{
+				regulator-name = "BUCK5";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <3400000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			buck6: BUCK6 {
+				regulator-name = "BUCK6";
+				regulator-min-microvolt = <600000>;
+				regulator-max-microvolt = <3400000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo1: LDO1 {
+				regulator-name = "LDO1";
+				regulator-min-microvolt = <1600000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo2: LDO2 {
+				regulator-name = "LDO2";
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <1150000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo3: LDO3 {
+				regulator-name = "LDO3";
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo4: LDO4 {
+				regulator-name = "LDO4";
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			ldo5: LDO5 {
+				regulator-name = "LDO5";
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+		};
+	};
+};
+
+&lpi2c3 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	clock-frequency = <400000>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_lpi2c3>;
+	pinctrl-1 = <&pinctrl_lpi2c3>;
+	status = "okay";
+
+	codec: wm8962@1a {
+		compatible = "wlf,wm8962";
+		reg = <0x1a>;
+		clocks = <&clk IMX93_CLK_SAI1_GATE>;
+		DCVDD-supply = <&reg_audio_pwr>;
+		DBVDD-supply = <&reg_audio_pwr>;
+		AVDD-supply = <&reg_audio_pwr>;
+		CPVDD-supply = <&reg_audio_pwr>;
+		MICVDD-supply = <&reg_audio_pwr>;
+		PLLVDD-supply = <&reg_audio_pwr>;
+		SPKVDD1-supply = <&reg_audio_pwr>;
+		SPKVDD2-supply = <&reg_audio_pwr>;
+		gpio-cfg = <
+			0x0000 /* 0:Default */
+			0x0000 /* 1:Default */
+			0x0000 /* 2:FN_DMICCLK */
+			0x0000 /* 3:Default */
+			0x0000 /* 4:FN_DMICCDAT */
+			0x0000 /* 5:Default */
+		>;
+		status = "disabled";
+	};
+
+        pca9555:pca9555@20 {
+                compatible = "nxp,pca9555";
+                gpio-controller;
+                #gpio-cells = <2>;
+                reg = <0x20>;
+        };
+
+	eeprom@54 {
+		compatible = "atmel,24c08";
+		reg = <0x54>;
+		pagesize = <16>;
+	};
+
+	goodix_ts: goodix@5d {
+		compatible = "goodix,gt911";
+		reg = <0x5d>;
+		pinctrl-names = "default";
+		status = "disabled";
+	};
+
+	sensor_mipi2: mipi2@42 {
+		compatible = "aptina,ar1335_mcu";
+		reg = <0x42>;
+		clocks = <&clk IMX93_CLK_MIPI_PHY_CFG>;
+		clock-names = "xclk";
+		pwdn-gpios = <&pca9555 8 GPIO_ACTIVE_HIGH>;
+		pwn-gpios = <&pca9555 8 GPIO_ACTIVE_HIGH>;
+		rst-gpios = <&pca9555 9 GPIO_ACTIVE_LOW>;
+		mclk = <24000000>;
+		mclk_source = <0>;
+		mipi_csi;
+		camera_mipi_lanes = <2>;
+		status = "disabled";
+
+		port {
+			ar1335_mipi_ep: endpoint {
+				remote-endpoint = <&mipi_csi_ep>;
+				data-lanes = <1 2>;
+				clock-lanes = <0>;
+			};
+		};
+	};
+};
+
+&mipi_csi {
+        #address-cells = <1>;
+        #size-cells = <0>;
+        status = "okay";
+
+        port@0 {
+                reg = <0>;
+                mipi_csi_ep: endpoint {
+                        remote-endpoint = <&ar1335_mipi_ep>;
+                        data-lanes = <2>;
+                        cfg-clk-range = <28>;
+                        hs-clk-range = <0x2b>;
+                        bus-type = <4>;
+                };
+        };
+};
+
+&lpuart1 { /* console */
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1>;
+	status = "okay";
+};
+
+&lpuart2 { /* RS232/DB9/P17 */
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart2>;
+	status = "okay";
+};
+
+&lpuart5 {
+	/* BT */
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart5>;
+	/*fsl,uart-has-rtscts;*/
+	status = "okay";
+};
+
+&lpuart7 { /* RS485/_/J22 */
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart7>;
+	status = "okay";
+};
+
+&media_blk_ctrl {
+	status = "okay";
+};
+
+&mu1 {
+	status = "okay";
+};
+
+&mu2 {
+	status = "okay";
+};
+
+&usbotg1 {
+	dr_mode = "otg";
+	disable-over-current;
+	samsung,picophy-pre-emp-curr-control = <3>;
+	samsung,picophy-dc-vol-level-adjust = <7>;
+	status = "okay";
+};
+
+&usbotg2 {
+	dr_mode = "host";
+	hnp-disable;
+	srp-disable;
+	adp-disable;
+	/*usb-role-switch;*/
+	disable-over-current;
+	samsung,picophy-pre-emp-curr-control = <3>;
+	samsung,picophy-dc-vol-level-adjust = <7>;
+	status = "okay";
+};
+
+&usdhc1 {
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc1>;
+	pinctrl-1 = <&pinctrl_usdhc1>;
+	pinctrl-2 = <&pinctrl_usdhc1>;
+	bus-width = <8>;
+	non-removable;
+	no-1-8-v;
+	status = "okay";
+};
+
+&usdhc2 {
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-1 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-2 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
+	cd-gpios = <&gpio3 00 GPIO_ACTIVE_LOW>;
+	vmmc-supply = <&reg_usdhc2_vmmc>;
+	bus-width = <4>;
+	status = "okay";
+	no-sdio;
+	no-mmc;
+};
+
+&usdhc3 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc3>, <&pinctrl_usdhc3_wlan>;
+	pinctrl-1 = <&pinctrl_usdhc3>, <&pinctrl_usdhc3_wlan>;
+	pinctrl-2 = <&pinctrl_usdhc3>, <&pinctrl_usdhc3_wlan>;
+	mmc-pwrseq = <&usdhc3_pwrseq>;
+	bus-width = <4>;
+	non-removable;
+	wakeup-source;
+	no-1-8-v;
+	keep-power-in-suspend;
+	status = "okay";
+
+	mwifiex: wifi@1 {
+		compatible = "marvell,sd8997";
+		reg = <1>;
+	};
+
+	btmrvl: btmrvl@2 {
+		compatible = "marvell,sd8897-bt";
+		reg = <2>;
+	};
+};
+
+&wdog3 {
+	status = "okay";
+};
+
+&epxp {
+	status = "okay";
+};
+
+&cameradev {
+	status = "disabled";
+};
+
+&isi_0 {
+	status = "okay";
+
+	cap_device {
+		status = "okay";
+	};
+};
+
+&cpu_alert {
+	temperature = <95000>;
+};
+
+&cpu_crit {
+	temperature = <105000>;
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx95-lvds.dtsi b/arch/arm64/boot/dts/compulab/ucm-imx95-lvds.dtsi
new file mode 100644
index 000000000000..7a6792520d70
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx95-lvds.dtsi
@@ -0,0 +1,101 @@
+&{/} {
+	lvds_panel: panel  {
+		compatible = "boe,hv070wsa-100";
+		backlight = <&lvds_backlight>;
+		enable-gpios = <&pca9555 3 GPIO_ACTIVE_HIGH>;
+
+		port {
+			panel_in: endpoint {
+				remote-endpoint = <&lvds0_out>;
+			};
+		};
+	};
+
+	lvds_backlight: backlight {
+		compatible = "pwm-backlight";
+		pwms = <&tpm4 2 6666667 PWM_POLARITY_INVERTED>;
+		brightness-levels = <255 203 158 119 88 63 45 0>;
+		default-brightness-level = <6>;
+	};
+};
+
+&lvds_panel {
+	status = "okay";
+};
+
+&lvds_backlight {
+	status = "okay";
+};
+
+&display_pixel_link {
+	status = "okay";
+};
+
+&dpu {
+	assigned-clocks = <&scmi_clk IMX95_CLK_DISP1PIX>,
+			  <&scmi_clk IMX95_CLK_VIDEOPLL1_VCO>,
+			  <&scmi_clk IMX95_CLK_VIDEOPLL1>;
+	assigned-clock-parents = <&scmi_clk IMX95_CLK_VIDEOPLL1>;
+	assigned-clock-rates = <0>, <4008000000>, <445333334>;
+	status = "okay";
+};
+
+&mipi_dsi {
+	status = "disabled";
+};
+
+&ldb {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	assigned-clocks = <&scmi_clk IMX95_CLK_LDBPLL_VCO>,
+			  <&scmi_clk IMX95_CLK_LDBPLL>;
+	assigned-clock-rates = <2986200000>, <497700000>;
+	/* assigned-clock-rates = <3291120000>, <1097040000>; */
+	status = "okay";
+
+	channel@0 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		reg = <0>;
+		fsl,data-mapping = "spwg";
+		fsl,data-width = <24>;
+		status = "okay";
+
+		port@1 {
+			reg = <1>;
+
+			lvds0_out: endpoint {
+				remote-endpoint = <&panel_in>;
+			};
+		};
+	};
+};
+
+&ldb0_phy {
+	status = "okay";
+};
+
+&pixel_interleaver {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	status = "okay";
+
+	channel@0 {
+		reg = <0>;
+		status = "okay";
+	};
+};
+
+&tpm4 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_tpm4>;
+	status = "okay";
+};
+
+&scmi_iomuxc {
+	pinctrl_tpm4: tpm4grp {
+		fsl,pins = <
+			IMX95_PAD_GPIO_IO13__TPM4_CH2	0x51e
+		>;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx95-lvds.dtso b/arch/arm64/boot/dts/compulab/ucm-imx95-lvds.dtso
new file mode 100644
index 000000000000..9543a26a4b91
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx95-lvds.dtso
@@ -0,0 +1,2 @@
+#include "overlay95.h"
+#include "ucm-imx95-lvds.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx95-pinctrl.dtsi b/arch/arm64/boot/dts/compulab/ucm-imx95-pinctrl.dtsi
new file mode 100644
index 000000000000..2a218aadbe66
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx95-pinctrl.dtsi
@@ -0,0 +1,370 @@
+#include <dt-bindings/usb/pd.h>
+#include "../freescale/imx95.dtsi"
+
+&scmi_iomuxc {
+#if 0
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog>;
+
+	pinctrl_hog: hog1grp {
+		fsl,pins = <
+			IMX95_PAD_GPIO_IO15__GPIO2_IO_BIT15		0xc51e
+			IMX95_PAD_GPIO_IO14__GPIO2_IO_BIT14		0xc51e
+		>;
+	};
+#endif
+	pinctrl_pwrled: pwrledgrp {
+		fsl,pins = <
+			IMX95_PAD_GPIO_IO24__GPIO2_IO_BIT24		0xc51e
+		>;
+	};
+
+	pinctrl_tpm3: tpm3grp {
+		fsl,pins = <
+			IMX95_PAD_GPIO_IO12__TPM3_CH2			0x51e
+		>;
+	};
+
+	pinctrl_tpm6: tpm6grp {
+		fsl,pins = <
+			IMX95_PAD_GPIO_IO19__TPM6_CH2			0x51e
+		>;
+	};
+
+	pinctrl_flexcan1: flexcan1grp {
+		fsl,pins = <
+			IMX95_PAD_PDM_CLK__AONMIX_TOP_CAN1_TX		0x39e
+			IMX95_PAD_PDM_BIT_STREAM0__AONMIX_TOP_CAN1_RX	0x39e
+		>;
+	};
+
+	pinctrl_flexcan2: flexcan2grp {
+		fsl,pins = <
+			IMX95_PAD_GPIO_IO25__CAN2_TX			0x39e
+			IMX95_PAD_GPIO_IO27__CAN2_RX			0x39e
+		>;
+	};
+
+	pinctrl_hp: hpgrp {
+		fsl,pins = <
+			IMX95_PAD_GPIO_IO11__GPIO2_IO_BIT11		0x31e
+		>;
+	};
+
+	pinctrl_lpi2c1: lpi2c1grp {
+		fsl,pins = <
+			IMX95_PAD_I2C1_SCL__AONMIX_TOP_LPI2C1_SCL	0x40000b9e
+			IMX95_PAD_I2C1_SDA__AONMIX_TOP_LPI2C1_SDA	0x40000b9e
+		>;
+	};
+
+	pinctrl_lpi2c2: lpi2c2grp {
+		fsl,pins = <
+			IMX95_PAD_I2C2_SCL__AONMIX_TOP_LPI2C2_SCL	0x40000b9e
+			IMX95_PAD_I2C2_SDA__AONMIX_TOP_LPI2C2_SDA	0x40000b9e
+		>;
+	};
+
+	pinctrl_lpi2c3: lpi2c3grp {
+		fsl,pins = <
+			IMX95_PAD_GPIO_IO28__LPI2C3_SDA			0x40000b9e
+			IMX95_PAD_GPIO_IO29__LPI2C3_SCL			0x40000b9e
+		>;
+	};
+
+	pinctrl_lpi2c4: lpi2c4grp {
+		fsl,pins = <
+			IMX95_PAD_GPIO_IO30__LPI2C4_SDA			0x40000b9e
+			IMX95_PAD_GPIO_IO31__LPI2C4_SCL			0x40000b9e
+		>;
+	};
+
+	pinctrl_lpi2c5: lpi2c5grp {
+		fsl,pins = <
+			IMX95_PAD_GPIO_IO22__LPI2C5_SDA			0x40000b9e
+			IMX95_PAD_GPIO_IO23__LPI2C5_SCL			0x40000b9e
+		>;
+	};
+
+	pinctrl_lpi2c6: lpi2c6grp {
+		fsl,pins = <
+			IMX95_PAD_GPIO_IO02__LPI2C6_SDA			0x40000b9e
+			IMX95_PAD_GPIO_IO03__LPI2C6_SCL			0x40000b9e
+		>;
+	};
+
+	pinctrl_lpi2c7: lpi2c7grp {
+		fsl,pins = <
+			IMX95_PAD_GPIO_IO08__LPI2C7_SDA			0x40000b9e
+			IMX95_PAD_GPIO_IO09__LPI2C7_SCL			0x40000b9e
+		>;
+	};
+
+	pinctrl_uart1: uart1grp {
+		fsl,pins = <
+			IMX95_PAD_UART1_RXD__AONMIX_TOP_LPUART1_RX      0x31e
+			IMX95_PAD_UART1_TXD__AONMIX_TOP_LPUART1_TX      0x31e
+		>;
+	};
+
+	pinctrl_uart5: uart5grp {
+		fsl,pins = <
+			IMX95_PAD_GPIO_IO00__LPUART5_TX			0x31e
+			IMX95_PAD_GPIO_IO01__LPUART5_RX			0x31e
+			IMX95_PAD_GPIO_IO02__LPUART5_CTS_B		0x31e
+			IMX95_PAD_GPIO_IO03__LPUART5_RTS_B		0x31e
+		>;
+	};
+
+	pinctrl_pcie0: pcie0grp {
+		fsl,pins = <
+			IMX95_PAD_GPIO_IO32__HSIOMIX_TOP_PCIE1_CLKREQ_B		0x40000b1e
+			IMX95_PAD_GPIO_IO35__GPIO5_IO_BIT15                     0x3fe
+		>;
+	};
+
+	pinctrl_pcie1: pcie1grp {
+		fsl,pins = <
+			/*IMX95_PAD_GPIO_IO35__HSIOMIX_TOP_PCIE2_CLKREQ_B	0x40000b1e*/
+			IMX95_PAD_GPIO_IO18__GPIO2_IO_BIT18                    0x3fe
+		>;
+	};
+
+	pinctrl_lpspi7: lpspi7grp {
+		fsl,pins = <
+			IMX95_PAD_GPIO_IO04__GPIO2_IO_BIT4	0x3fe
+			IMX95_PAD_GPIO_IO05__LPSPI7_SIN		0x3fe
+			IMX95_PAD_GPIO_IO06__LPSPI7_SOUT	0x3fe
+			IMX95_PAD_GPIO_IO07__LPSPI7_SCK		0x3fe
+		>;
+	};
+
+	pinctrl_enetc0: enetc0grp {
+		fsl,pins = <
+			IMX95_PAD_GPIO_IO33__GPIO5_IO_BIT13			0x3fe
+			IMX95_PAD_ENET1_MDC__NETCMIX_TOP_NETC_MDC		0x57e
+			IMX95_PAD_ENET1_MDIO__NETCMIX_TOP_NETC_MDIO		0x97e
+			IMX95_PAD_ENET1_TD3__NETCMIX_TOP_ETH0_RGMII_TD3		0x57e
+			IMX95_PAD_ENET1_TD2__NETCMIX_TOP_ETH0_RGMII_TD2		0x57e
+			IMX95_PAD_ENET1_TD1__NETCMIX_TOP_ETH0_RGMII_TD1		0x57e
+			IMX95_PAD_ENET1_TD0__NETCMIX_TOP_ETH0_RGMII_TD0		0x57e
+			IMX95_PAD_ENET1_TX_CTL__NETCMIX_TOP_ETH0_RGMII_TX_CTL	0x57e
+			IMX95_PAD_ENET1_TXC__NETCMIX_TOP_ETH0_RGMII_TX_CLK	0x58e
+			IMX95_PAD_ENET1_RX_CTL__NETCMIX_TOP_ETH0_RGMII_RX_CTL	0x57e
+			IMX95_PAD_ENET1_RXC__NETCMIX_TOP_ETH0_RGMII_RX_CLK	0x58e
+			IMX95_PAD_ENET1_RD0__NETCMIX_TOP_ETH0_RGMII_RD0		0x57e
+			IMX95_PAD_ENET1_RD1__NETCMIX_TOP_ETH0_RGMII_RD1		0x57e
+			IMX95_PAD_ENET1_RD2__NETCMIX_TOP_ETH0_RGMII_RD2		0x57e
+			IMX95_PAD_ENET1_RD3__NETCMIX_TOP_ETH0_RGMII_RD3		0x57e
+		>;
+	};
+
+	pinctrl_enetc1: enetc1grp {
+		fsl,pins = <
+			IMX95_PAD_ENET2_MDC__GPIO4_IO_BIT14			0x3fe
+			IMX95_PAD_ENET2_TD3__NETCMIX_TOP_ETH1_RGMII_TD3		0x57e
+			IMX95_PAD_ENET2_TD2__NETCMIX_TOP_ETH1_RGMII_TD2		0x57e
+			IMX95_PAD_ENET2_TD1__NETCMIX_TOP_ETH1_RGMII_TD1		0x57e
+			IMX95_PAD_ENET2_TD0__NETCMIX_TOP_ETH1_RGMII_TD0		0x57e
+			IMX95_PAD_ENET2_TX_CTL__NETCMIX_TOP_ETH1_RGMII_TX_CTL	0x57e
+			IMX95_PAD_ENET2_TXC__NETCMIX_TOP_ETH1_RGMII_TX_CLK	0x58e
+			IMX95_PAD_ENET2_RX_CTL__NETCMIX_TOP_ETH1_RGMII_RX_CTL	0x57e
+			IMX95_PAD_ENET2_RXC__NETCMIX_TOP_ETH1_RGMII_RX_CLK	0x58e
+			IMX95_PAD_ENET2_RD0__NETCMIX_TOP_ETH1_RGMII_RD0		0x57e
+			IMX95_PAD_ENET2_RD1__NETCMIX_TOP_ETH1_RGMII_RD1		0x57e
+			IMX95_PAD_ENET2_RD2__NETCMIX_TOP_ETH1_RGMII_RD2		0x57e
+			IMX95_PAD_ENET2_RD3__NETCMIX_TOP_ETH1_RGMII_RD3		0x57e
+		>;
+	};
+
+	pinctrl_flexspi1: flexspi1grp {
+		fsl,pins = <
+			IMX95_PAD_XSPI1_SS0_B__FLEXSPI1_A_SS0_B			0x3fe
+			IMX95_PAD_XSPI1_SS1_B__GPIO5_IO_BIT11			0x3fe
+			IMX95_PAD_XSPI1_SCLK__FLEXSPI1_A_SCLK			0x3fe
+			IMX95_PAD_XSPI1_DQS__FLEXSPI1_A_DQS			0x3fe
+			IMX95_PAD_XSPI1_DATA0__FLEXSPI1_A_DATA_BIT0		0x3fe
+			IMX95_PAD_XSPI1_DATA1__FLEXSPI1_A_DATA_BIT1		0x3fe
+			IMX95_PAD_XSPI1_DATA2__FLEXSPI1_A_DATA_BIT2		0x3fe
+			IMX95_PAD_XSPI1_DATA3__FLEXSPI1_A_DATA_BIT3		0x3fe
+			IMX95_PAD_XSPI1_DATA4__FLEXSPI1_A_DATA_BIT4		0x3fe
+			IMX95_PAD_XSPI1_DATA5__FLEXSPI1_A_DATA_BIT5		0x3fe
+			IMX95_PAD_XSPI1_DATA6__FLEXSPI1_A_DATA_BIT6		0x3fe
+			IMX95_PAD_XSPI1_DATA7__FLEXSPI1_A_DATA_BIT7		0x3fe
+		>;
+	};
+
+	pinctrl_mipi_dsi_csi: mipidsigrp {
+		fsl,pins = <
+			IMX95_PAD_CCM_CLKO2__GPIO3_IO_BIT27			0x31e
+		>;
+	};
+
+	pinctrl_pdm: pdmgrp {
+		fsl,pins = <
+			IMX95_PAD_PDM_CLK__AONMIX_TOP_PDM_CLK				0x31e
+			IMX95_PAD_PDM_BIT_STREAM0__AONMIX_TOP_PDM_BIT_STREAM_BIT0	0x31e
+		>;
+	};
+
+	pinctrl_sai1: sai1grp {
+		fsl,pins = <
+			IMX95_PAD_SAI1_RXD0__AONMIX_TOP_SAI1_RX_DATA_BIT0    0x31e
+			IMX95_PAD_SAI1_TXC__AONMIX_TOP_SAI1_TX_BCLK      0x31e
+			IMX95_PAD_SAI1_TXFS__AONMIX_TOP_SAI1_TX_SYNC     0x31e
+			IMX95_PAD_SAI1_TXD0__AONMIX_TOP_SAI1_TX_DATA_BIT0    0x31e
+		>;
+	};
+
+	pinctrl_sai3: sai3grp {
+		fsl,pins = <
+			IMX95_PAD_GPIO_IO17__SAI3_MCLK				0x31e
+			IMX95_PAD_GPIO_IO16__SAI3_TX_BCLK			0x31e
+			IMX95_PAD_GPIO_IO26__SAI3_TX_SYNC			0x31e
+			IMX95_PAD_GPIO_IO20__SAI3_RX_DATA_BIT0			0x31e
+			IMX95_PAD_GPIO_IO21__SAI3_TX_DATA_BIT0			0x31e
+		>;
+	};
+
+	pinctrl_spdif: spdifgrp {
+		fsl,pins = <
+			IMX95_PAD_GPIO_IO22__SPDIF_IN				0x31e
+			IMX95_PAD_GPIO_IO23__SPDIF_OUT				0x31e
+		>;
+	};
+
+	pinctrl_usdhc1: usdhc1grp {
+		fsl,pins = <
+			IMX95_PAD_SD1_CLK__USDHC1_CLK				0x158e
+			IMX95_PAD_SD1_CMD__USDHC1_CMD				0x138e
+			IMX95_PAD_SD1_DATA0__USDHC1_DATA0			0x138e
+			IMX95_PAD_SD1_DATA1__USDHC1_DATA1			0x138e
+			IMX95_PAD_SD1_DATA2__USDHC1_DATA2			0x138e
+			IMX95_PAD_SD1_DATA3__USDHC1_DATA3			0x138e
+			IMX95_PAD_SD1_DATA4__USDHC1_DATA4			0x138e
+			IMX95_PAD_SD1_DATA5__USDHC1_DATA5			0x138e
+			IMX95_PAD_SD1_DATA6__USDHC1_DATA6			0x138e
+			IMX95_PAD_SD1_DATA7__USDHC1_DATA7			0x138e
+			IMX95_PAD_SD1_STROBE__USDHC1_STROBE			0x158e
+		>;
+	};
+
+	pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp {
+		fsl,pins = <
+			IMX95_PAD_SD1_CLK__USDHC1_CLK				0x158e
+			IMX95_PAD_SD1_CMD__USDHC1_CMD				0x138e
+			IMX95_PAD_SD1_DATA0__USDHC1_DATA0			0x138e
+			IMX95_PAD_SD1_DATA1__USDHC1_DATA1			0x138e
+			IMX95_PAD_SD1_DATA2__USDHC1_DATA2			0x138e
+			IMX95_PAD_SD1_DATA3__USDHC1_DATA3			0x138e
+			IMX95_PAD_SD1_DATA4__USDHC1_DATA4			0x138e
+			IMX95_PAD_SD1_DATA5__USDHC1_DATA5			0x138e
+			IMX95_PAD_SD1_DATA6__USDHC1_DATA6			0x138e
+			IMX95_PAD_SD1_DATA7__USDHC1_DATA7			0x138e
+			IMX95_PAD_SD1_STROBE__USDHC1_STROBE			0x158e
+		>;
+	};
+
+	pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp {
+		fsl,pins = <
+			IMX95_PAD_SD1_CLK__USDHC1_CLK				0x15fe
+			IMX95_PAD_SD1_CMD__USDHC1_CMD				0x13fe
+			IMX95_PAD_SD1_DATA0__USDHC1_DATA0			0x13fe
+			IMX95_PAD_SD1_DATA1__USDHC1_DATA1			0x13fe
+			IMX95_PAD_SD1_DATA2__USDHC1_DATA2			0x13fe
+			IMX95_PAD_SD1_DATA3__USDHC1_DATA3			0x13fe
+			IMX95_PAD_SD1_DATA4__USDHC1_DATA4			0x13fe
+			IMX95_PAD_SD1_DATA5__USDHC1_DATA5			0x13fe
+			IMX95_PAD_SD1_DATA6__USDHC1_DATA6			0x13fe
+			IMX95_PAD_SD1_DATA7__USDHC1_DATA7			0x13fe
+			IMX95_PAD_SD1_STROBE__USDHC1_STROBE			0x15fe
+		>;
+	};
+
+	pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp {
+		fsl,pins = <
+			IMX95_PAD_SD2_RESET_B__GPIO3_IO_BIT7			0x31e
+		>;
+	};
+
+	pinctrl_usdhc2_gpio: usdhc2gpiogrp {
+		fsl,pins = <
+			IMX95_PAD_SD2_CD_B__GPIO3_IO_BIT0			0x31e
+		>;
+	};
+
+	pinctrl_usdhc2: usdhc2grp {
+		fsl,pins = <
+			IMX95_PAD_SD2_CLK__USDHC2_CLK				0x158e
+			IMX95_PAD_SD2_CMD__USDHC2_CMD				0x138e
+			IMX95_PAD_SD2_DATA0__USDHC2_DATA0			0x138e
+			IMX95_PAD_SD2_DATA1__USDHC2_DATA1			0x138e
+			IMX95_PAD_SD2_DATA2__USDHC2_DATA2			0x138e
+			IMX95_PAD_SD2_DATA3__USDHC2_DATA3			0x138e
+			IMX95_PAD_SD2_VSELECT__USDHC2_VSELECT			0x51e
+		>;
+	};
+
+	pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
+		fsl,pins = <
+			IMX95_PAD_SD2_CLK__USDHC2_CLK				0x158e
+			IMX95_PAD_SD2_CMD__USDHC2_CMD				0x138e
+			IMX95_PAD_SD2_DATA0__USDHC2_DATA0			0x138e
+			IMX95_PAD_SD2_DATA1__USDHC2_DATA1			0x138e
+			IMX95_PAD_SD2_DATA2__USDHC2_DATA2			0x138e
+			IMX95_PAD_SD2_DATA3__USDHC2_DATA3			0x138e
+			IMX95_PAD_SD2_VSELECT__USDHC2_VSELECT			0x51e
+		>;
+	};
+
+	pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
+		fsl,pins = <
+			IMX95_PAD_SD2_CLK__USDHC2_CLK				0x15fe
+			IMX95_PAD_SD2_CMD__USDHC2_CMD				0x13fe
+			IMX95_PAD_SD2_DATA0__USDHC2_DATA0			0x13fe
+			IMX95_PAD_SD2_DATA1__USDHC2_DATA1			0x13fe
+			IMX95_PAD_SD2_DATA2__USDHC2_DATA2			0x13fe
+			IMX95_PAD_SD2_DATA3__USDHC2_DATA3			0x13fe
+			IMX95_PAD_SD2_VSELECT__USDHC2_VSELECT			0x51e
+		>;
+	};
+
+	pinctrl_reg_usdhc3_vmmc: regusdhc3vmmcgrp {
+		fsl,pins = <
+			IMX95_PAD_GPIO_IO36__GPIO5_IO_BIT16                    0x31e
+		>;
+	};
+
+	pinctrl_usdhc3: usdhc3grp {
+		fsl,pins = <
+			IMX95_PAD_SD3_CLK__USDHC3_CLK				0x158e
+			IMX95_PAD_SD3_CMD__USDHC3_CMD				0x138e
+			IMX95_PAD_SD3_DATA0__USDHC3_DATA0			0x138e
+			IMX95_PAD_SD3_DATA1__USDHC3_DATA1			0x138e
+			IMX95_PAD_SD3_DATA2__USDHC3_DATA2			0x138e
+			IMX95_PAD_SD3_DATA3__USDHC3_DATA3			0x138e
+		>;
+	};
+
+	pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp {
+		fsl,pins = <
+			IMX95_PAD_SD3_CLK__USDHC3_CLK				0x158e
+			IMX95_PAD_SD3_CMD__USDHC3_CMD				0x138e
+			IMX95_PAD_SD3_DATA0__USDHC3_DATA0			0x138e
+			IMX95_PAD_SD3_DATA1__USDHC3_DATA1			0x138e
+			IMX95_PAD_SD3_DATA2__USDHC3_DATA2			0x138e
+			IMX95_PAD_SD3_DATA3__USDHC3_DATA3			0x138e
+		>;
+	};
+
+	pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp {
+		fsl,pins = <
+			IMX95_PAD_SD3_CLK__USDHC3_CLK				0x15fe
+			IMX95_PAD_SD3_CMD__USDHC3_CMD				0x13fe
+			IMX95_PAD_SD3_DATA0__USDHC3_DATA0			0x13fe
+			IMX95_PAD_SD3_DATA1__USDHC3_DATA1			0x13fe
+			IMX95_PAD_SD3_DATA2__USDHC3_DATA2			0x13fe
+			IMX95_PAD_SD3_DATA3__USDHC3_DATA3			0x13fe
+		>;
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx95-rpmsg.dtsi b/arch/arm64/boot/dts/compulab/ucm-imx95-rpmsg.dtsi
new file mode 100644
index 000000000000..b92c755a3203
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx95-rpmsg.dtsi
@@ -0,0 +1,201 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2024 NXP
+ */
+
+#include "imx95-19x19-evk.dts"
+
+/delete-node/ &lpi2c4;
+
+/ {
+	aliases {
+		i2c3 = &i2c_rpbus_1;
+	};
+
+	reserved-memory {
+		m7_reserved: m7@80000000 {
+			no-map;
+			reg = <0 0x80000000 0 0x1000000>;
+		};
+
+		micfil_reserved: micfil-rpmsg@81000000 {
+			compatible = "shared-dma-pool";
+			reg = <0 0x81000000 0 0x100000>;
+			no-map;
+		};
+
+		audio_reserved: audio-rpmsg@c0000000 {
+			compatible = "shared-dma-pool";
+			reg = <0 0xc0000000 0 0x10000000>;
+			no-map;
+		};
+	};
+
+	sound-wm8962 {
+		status = "disabled";
+	};
+
+	sound-micfil {
+		status = "disabled";
+	};
+
+	sound-bt-sco {
+		status = "disabled";
+	};
+
+	rpmsg_audio: rpmsg_audio {
+		compatible = "fsl,imx95-rpmsg-audio";
+		model = "wm8962-audio";
+		fsl,rpmsg-channel-name = "rpmsg-audio-channel";
+		fsl,enable-lpa;
+		fsl,rpmsg-out;
+		fsl,rpmsg-in;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_sai3>;
+		assigned-clocks = <&scmi_clk IMX95_CLK_AUDIOPLL1_VCO>,
+				  <&scmi_clk IMX95_CLK_AUDIOPLL2_VCO>,
+				  <&scmi_clk IMX95_CLK_AUDIOPLL1>,
+				  <&scmi_clk IMX95_CLK_AUDIOPLL2>,
+				  <&scmi_clk IMX95_CLK_SAI3>;
+		assigned-clock-parents = <0>, <0>, <0>, <0>,
+					 <&scmi_clk IMX95_CLK_AUDIOPLL1>;
+		assigned-clock-rates = <3932160000>, <3612672000>,
+				       <393216000>, <361267200>,
+				       <12288000>;
+		clocks = <&scmi_clk IMX95_CLK_BUSWAKEUP>,
+			 <&scmi_clk IMX95_CLK_SAI3>,
+			 <&scmi_clk IMX95_CLK_BUSWAKEUP>,
+			 <&scmi_clk IMX95_CLK_AUDIOPLL1>,
+			 <&scmi_clk IMX95_CLK_AUDIOPLL2>;
+		clock-names = "ipg", "mclk", "dma", "pll8k", "pll11k";
+		audio-codec = <&wm8962>;
+		memory-region = <&audio_reserved>;
+		audio-routing =
+			"IN1R", "MICBIAS",
+			"IN3R", "MICBIAS";
+		fsl,lpa-widgets =
+			"HPOUTL", "HPOUTR", "Playback",
+			"Capture", "IN1R", "IN3R";
+		status = "okay";
+	};
+
+	rpmsg_micfil: rpmsg_micfil {
+		compatible = "fsl,imx95-rpmsg-audio";
+		model = "micfil-audio";
+		fsl,rpmsg-channel-name = "rpmsg-micfil-channel";
+		fsl,enable-lpa;
+		fsl,rpmsg-in;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_pdm>;
+		assigned-clocks = <&scmi_clk IMX95_CLK_AUDIOPLL1_VCO>,
+				  <&scmi_clk IMX95_CLK_AUDIOPLL2_VCO>,
+				  <&scmi_clk IMX95_CLK_AUDIOPLL1>,
+				  <&scmi_clk IMX95_CLK_AUDIOPLL2>,
+				  <&scmi_clk IMX95_CLK_PDM>;
+		assigned-clock-parents = <0>, <0>, <0>, <0>,
+					<&scmi_clk IMX95_CLK_AUDIOPLL1>;
+		assigned-clock-rates = <3932160000>, <3612672000>,
+				       <393216000>, <361267200>,
+				       <49152000>;
+		clocks = <&scmi_clk IMX95_CLK_BUSAON>,
+			 <&scmi_clk IMX95_CLK_PDM>,
+			 <&scmi_clk IMX95_CLK_BUSAON>,
+			 <&scmi_clk IMX95_CLK_AUDIOPLL1>,
+			 <&scmi_clk IMX95_CLK_AUDIOPLL2>;
+		clock-names = "ipg", "mclk", "dma", "pll8k", "pll11k";
+		memory-region = <&micfil_reserved>;
+		status = "okay";
+	};
+
+	i2c_rpbus_1: i2c-rpbus-1 {
+		compatible = "fsl,i2c-rpbus-v2";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		status = "okay";
+
+		wm8962: codec@1a {
+			compatible = "wlf,wm8962";
+			reg = <0x1a>;
+			DCVDD-supply = <&reg_audio_pwr>;
+			DBVDD-supply = <&reg_audio_pwr>;
+			AVDD-supply = <&reg_audio_pwr>;
+			CPVDD-supply = <&reg_audio_pwr>;
+			MICVDD-supply = <&reg_audio_pwr>;
+			PLLVDD-supply = <&reg_audio_pwr>;
+			SPKVDD1-supply = <&reg_audio_pwr>;
+			SPKVDD2-supply = <&reg_audio_pwr>;
+			gpio-cfg = <
+				0x0000 /* 0:Default */
+				0x0000 /* 1:Default */
+				0x0000 /* 2:FN_DMICCLK */
+				0x0000 /* 3:Default */
+				0x0000 /* 4:FN_DMICCDAT */
+				0x0000 /* 5:Default */
+			>;
+		};
+
+		i2c4_gpio_expander_21: i2c4-gpio-expander@21 {
+			compatible = "nxp,pcal6408";
+			#gpio-cells = <2>;
+			gpio-controller;
+			reg = <0x21>;
+			interrupt-controller;
+			#interrupt-cells = <2>;
+			interrupt-parent = <&gpio2>;
+			interrupts = <18 IRQ_TYPE_LEVEL_LOW>;
+			pinctrl-names = "default";
+			pinctrl-0 = <&pinctrl_i2c4_pcal6408>;
+			vcc-supply = <&reg_3p3v>;
+			status = "disabled";
+		};
+	};
+};
+
+&reg_audio_pwr {
+	/delete-property/ gpio;
+};
+
+&sai3 {
+	status = "disabled";
+};
+
+&micfil {
+	status = "disabled";
+};
+
+&edma1{
+	status = "disabled";
+};
+
+&edma2{
+	status = "disabled";
+};
+
+&lpuart5 {
+	status = "disabled";
+};
+
+&lpi2c2 {
+	/delete-property/ dmas;
+	/delete-property/ dma-names;
+};
+
+&lpi2c3 {
+	/delete-property/ dmas;
+	/delete-property/ dma-names;
+};
+
+&lpi2c5 {
+	/delete-property/ dmas;
+	/delete-property/ dma-names;
+};
+
+&lpi2c6 {
+	/delete-property/ dmas;
+	/delete-property/ dma-names;
+};
+
+&lpi2c7 {
+	/delete-property/ dmas;
+	/delete-property/ dma-names;
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx95-som.dts b/arch/arm64/boot/dts/compulab/ucm-imx95-som.dts
new file mode 100644
index 000000000000..46c8ea50c2bc
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx95-som.dts
@@ -0,0 +1,831 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2023 NXP
+ */
+
+/dts-v1/;
+
+#include <dt-bindings/phy/phy-imx8-pcie.h>
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/leds/common.h>
+#include <dt-bindings/pwm/pwm.h>
+#include <dt-bindings/usb/pd.h>
+#include "../freescale/imx95.dtsi"
+#include "ucm-imx95-pinctrl.dtsi"
+
+#define FALLING_EDGE		BIT(0)
+#define RISING_EDGE		BIT(1)
+
+#define BRD_SM_CTRL_SD3_WAKE		0x8000	/*!< PCAL6408A-0 */
+#define BRD_SM_CTRL_PCIE1_WAKE		0x8001	/*!< PCAL6408A-4 */
+#define BRD_SM_CTRL_BT_WAKE		0x8002	/*!< PCAL6408A-5 */
+#define BRD_SM_CTRL_PCIE2_WAKE		0x8003	/*!< PCAL6408A-6 */
+#define BRD_SM_CTRL_BUTTON		0x8004	/*!< PCAL6408A-7 */
+
+/ {
+	model = "NXP i.MX95 19X19 board";
+	compatible = "compulab,ucm-imx95", "fsl,imx95";
+
+	aliases {
+		ethernet0 = &enetc_port0;
+		ethernet1 = &enetc_port1;
+	};
+
+	chosen {
+		stdout-path = &lpuart1;
+		#address-cells = <2>;
+		#size-cells = <2>;
+		/* will be updated by U-boot when booting Xen */
+		module@0 {
+			bootargs = "earlycon=xen console=hvc0 loglevel=8 root=/dev/mmcblk0p2 rw rootwait";
+			compatible = "xen,linux-zimage", "xen,multiboot-module";
+			reg = <0x00000000 0x9e000000 0x00000000 0x2000000>;
+		};
+	};
+
+	gpio-leds {
+		compatible = "gpio-leds";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_pwrled>;
+
+		heartbeat-led {
+			label = "Heartbeat";
+			color = <LED_COLOR_ID_AMBER>;
+			function = LED_FUNCTION_HEARTBEAT;
+			gpios = <&gpio2 24 GPIO_ACTIVE_LOW>;
+			linux,default-trigger = "heartbeat";
+		};
+	};
+
+	fan0: pwm-fan {
+		compatible = "pwm-fan";
+		cooling-min-state = <0>;
+		cooling-max-state = <3>;
+		#cooling-cells = <2>;
+		pwms = <&tpm6 2 4000000 PWM_POLARITY_INVERTED>;
+		cooling-levels = <64 128 192 255>;
+	};
+
+	memory@80000000 {
+		device_type = "memory";
+		reg = <0x0 0x80000000 0 0x80000000>;
+	};
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		linux_cma: linux,cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0 0x3c000000>;
+			alloc-ranges = <0 0x80000000 0 0x7F000000>;
+			linux,cma-default;
+		};
+
+		vpu_boot: vpu_boot@a0000000 {
+			reg = <0 0xa0000000 0 0x100000>;
+			no-map;
+		};
+
+		vdev0vring0: vdev0vring0@88000000 {
+			reg = <0 0x88000000 0 0x8000>;
+			no-map;
+		};
+
+		vdev0vring1: vdev0vring1@88008000 {
+			reg = <0 0x88008000 0 0x8000>;
+			no-map;
+		};
+
+		vdev1vring0: vdev1vring0@88010000 {
+			reg = <0 0x88010000 0 0x8000>;
+			no-map;
+		};
+
+		vdev1vring1: vdev1vring1@88018000 {
+			reg = <0 0x88018000 0 0x8000>;
+			no-map;
+		};
+
+		rsc_table: rsc-table@88220000 {
+			reg = <0 0x88220000 0 0x1000>;
+			no-map;
+		};
+
+		vdevbuffer: vdevbuffer@88020000 {
+			compatible = "shared-dma-pool";
+			reg = <0 0x88020000 0 0x100000>;
+			no-map;
+		};
+	};
+
+	reg_audio_pwr: regulator-audio-pwr {
+		compatible = "regulator-fixed";
+		regulator-name = "audio-pwr";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+	};
+
+	reg_1p8v: regulator-1p8v {
+		compatible = "regulator-fixed";
+		regulator-max-microvolt = <1800000>;
+		regulator-min-microvolt = <1800000>;
+		regulator-name = "+V1.8_SW";
+	};
+
+	reg_3p3v: regulator-3p3v {
+		compatible = "regulator-fixed";
+		regulator-max-microvolt = <3300000>;
+		regulator-min-microvolt = <3300000>;
+		regulator-name = "+V3.3_SW";
+	};
+
+	reg_can1_stby: regulator-can1-stby {
+		compatible = "regulator-fixed";
+		regulator-name = "can1-stby";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		enable-active-high;
+		vin-supply = <&reg_can1_en>;
+	};
+
+	reg_can1_en: regulator-can1-en {
+		compatible = "regulator-fixed";
+		regulator-name = "can1-en";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		enable-active-high;
+	};
+
+	reg_usdhc2_vmmc: regulator-usdhc2 {
+		compatible = "regulator-fixed";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>;
+		regulator-name = "VDD_SD2_3V3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio3 7 GPIO_ACTIVE_HIGH>;
+		off-on-delay-us = <12000>;
+		enable-active-high;
+	};
+
+	reg_usdhc3_vmmc: regulator-usdhc3 {
+		compatible = "regulator-fixed";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_reg_usdhc3_vmmc>;
+		regulator-name = "VDD_SD3_3V3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		gpio = <&gpio5 16 GPIO_ACTIVE_HIGH>;
+		off-on-delay-us = <12000>;
+		enable-active-high;
+	};
+
+	reg_pcie0: regulator-pcie {
+		compatible = "regulator-fixed";
+		regulator-name = "PCIE_WLAN_EN";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		vin-supply = <&reg_m2_pwr>;
+		enable-active-high;
+		regulator-always-on;
+	};
+
+	reg_vref_1v8: regulator-adc-vref {
+		compatible = "regulator-fixed";
+		regulator-name = "vref_1v8";
+		regulator-min-microvolt = <1800000>;
+		regulator-max-microvolt = <1800000>;
+	};
+
+	reg_usb_vbus: regulator-vbus {
+		compatible = "regulator-fixed";
+		regulator-name = "USB_VBUS";
+		regulator-min-microvolt = <5000000>;
+		regulator-max-microvolt = <5000000>;
+		enable-active-high;
+		regulator-always-on;
+	};
+
+	reg_m2_pwr: regulator-m2-pwr {
+		compatible = "regulator-fixed";
+		regulator-name = "M.2-power";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		enable-active-high;
+	};
+
+	reg_slot_pwr: regulator-slot-pwr {
+		compatible = "regulator-fixed";
+		regulator-name = "PCIe slot-power";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+		enable-active-high;
+		regulator-always-on;
+	};
+
+	cm7: imx95-cm7 {
+		compatible = "fsl,imx95-cm7";
+		mbox-names = "tx", "rx", "rxdb";
+		mboxes = <&mu7 0 1
+			  &mu7 1 1
+			  &mu7 3 1>;
+		memory-region = <&vdevbuffer>, <&vdev0vring0>, <&vdev0vring1>,
+				<&vdev1vring0>, <&vdev1vring1>, <&rsc_table>;
+		fsl,startup-delay-ms = <50>;
+		status = "okay";
+	};
+
+	sound-wm8962 {
+		compatible = "fsl,imx-audio-wm8962";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_hp>;
+		model = "wm8962-audio";
+		audio-cpu = <&sai3>;
+		audio-codec = <&wm8962>;
+		hp-det-gpio = <&gpio2 11 GPIO_ACTIVE_HIGH>;
+		audio-routing =
+			"Headphone Jack", "HPOUTL",
+			"Headphone Jack", "HPOUTR",
+			"Ext Spk", "SPKOUTL",
+			"Ext Spk", "SPKOUTR",
+			"AMIC", "MICBIAS",
+			"IN3R", "AMIC",
+			"IN1R", "AMIC";
+	};
+
+	sound-micfil {
+		compatible = "fsl,imx-audio-card";
+		model = "micfil-audio";
+		pri-dai-link {
+			link-name = "micfil hifi";
+			format = "i2s";
+			cpu {
+				sound-dai = <&micfil>;
+			};
+		};
+	};
+
+	bt_sco_codec: bt_sco_codec {
+		#sound-dai-cells = <1>;
+		compatible = "linux,bt-sco";
+	};
+
+	sound-bt-sco {
+		compatible = "simple-audio-card";
+		simple-audio-card,name = "bt-sco-audio";
+		simple-audio-card,format = "dsp_a";
+		simple-audio-card,bitclock-inversion;
+		simple-audio-card,frame-master = <&btcpu>;
+		simple-audio-card,bitclock-master = <&btcpu>;
+
+		btcpu: simple-audio-card,cpu {
+			sound-dai = <&sai1>;
+			dai-tdm-slot-num = <2>;
+			dai-tdm-slot-width = <16>;
+		};
+
+		simple-audio-card,codec {
+			sound-dai = <&bt_sco_codec 1>;
+		};
+	};
+};
+
+&adc1 {
+	vref-supply = <&reg_vref_1v8>;
+	status = "okay";
+};
+
+&displaymix_irqsteer {
+	status = "okay";
+};
+
+&dpu {
+	status = "okay";
+};
+
+&tpm3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_tpm3>;
+	status = "okay";
+};
+
+&tpm6 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_tpm6>;
+	pwm-rst;
+	status = "okay";
+};
+
+/* pin conflict with PDM */
+&flexcan1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexcan1>;
+	xceiver-supply = <&reg_can1_stby>;
+	status = "disabled";
+};
+
+&flexspi1 {
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_flexspi1>;
+	pinctrl-1 = <&pinctrl_flexspi1>;
+	status = "disabled";
+
+	/* TODO: switch to use reset-gpios */
+	//reset-gpios = <&gpio5 11 GPIO_ACTIVE_LOW>;
+
+	pinctrl-assert-gpios = <&gpio5 11 GPIO_ACTIVE_HIGH>;
+
+	mt35xu01gbba: flash@0 {
+		reg = <0>;
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "jedec,spi-nor";
+		spi-max-frequency = <200000000>;
+		spi-tx-bus-width = <8>;
+		spi-rx-bus-width = <8>;
+	};
+};
+
+&lpi2c1 {
+        #address-cells = <1>;
+        #size-cells = <0>;
+        clock-frequency = <400000>;
+        pinctrl-names = "default", "sleep";
+        pinctrl-0 = <&pinctrl_lpi2c1>;
+        pinctrl-1 = <&pinctrl_lpi2c1>;
+        status = "disabled";
+};
+
+&lpi2c2 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	clock-frequency = <400000>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_lpi2c2>;
+	pinctrl-1 = <&pinctrl_lpi2c2>;
+        status = "okay";
+
+        eeprom@50 {
+                compatible = "atmel,24c08";
+                reg = <0x50>;
+                pagesize = <16>;
+        };
+
+	rtc@32 {
+		compatible = "epson,rx8900";
+		reg = <0x32>;
+		trickle-diode-disable;
+		epson,vdet-disable;
+		pagesize = <16>;
+		sqw = "32768_hz";
+		xt-frequency = <32772300>;
+		status = "okay";
+        };
+};
+
+&lpi2c3 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	clock-frequency = <400000>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_lpi2c3>;
+	pinctrl-1 = <&pinctrl_lpi2c3>;
+	status = "okay";
+
+	wm8962: codec@1a {
+		compatible = "wlf,wm8962";
+		reg = <0x1a>;
+		clocks = <&scmi_clk IMX95_CLK_SAI3>;
+		DCVDD-supply = <&reg_audio_pwr>;
+		DBVDD-supply = <&reg_audio_pwr>;
+		AVDD-supply = <&reg_audio_pwr>;
+		CPVDD-supply = <&reg_audio_pwr>;
+		MICVDD-supply = <&reg_audio_pwr>;
+		PLLVDD-supply = <&reg_audio_pwr>;
+		SPKVDD1-supply = <&reg_audio_pwr>;
+		SPKVDD2-supply = <&reg_audio_pwr>;
+		gpio-cfg = <
+			0x0000 /* 0:Default */
+			0x0000 /* 1:Default */
+			0x0000 /* 2:FN_DMICCLK */
+			0x0000 /* 3:Default */
+			0x0000 /* 4:FN_DMICCDAT */
+			0x0000 /* 5:Default */
+		>;
+	};
+
+	pca9555: gpio@20 {
+		compatible = "nxp,pca9555";
+		reg = <0x20>;
+		gpio-controller;
+		#gpio-cells = <2>;
+		status = "okay";
+	};
+
+        eeprom@54 {
+                compatible = "atmel,24c08";
+                reg = <0x54>;
+                pagesize = <16>;
+        };
+};
+
+&lpi2c4 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	clock-frequency = <400000>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_lpi2c4>;
+	pinctrl-1 = <&pinctrl_lpi2c4>;
+        status = "disabled";
+};
+
+&lpi2c5 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	clock-frequency = <100000>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_lpi2c5>;
+	pinctrl-1 = <&pinctrl_lpi2c5>;
+        status = "disabled";
+};
+
+&lpi2c6 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	clock-frequency = <100000>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_lpi2c6>;
+	pinctrl-1 = <&pinctrl_lpi2c6>;
+        status = "disabled";
+};
+
+&lpi2c7 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	clock-frequency = <1000000>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_lpi2c7>;
+	pinctrl-1 = <&pinctrl_lpi2c7>;
+        status = "disabled";
+};
+
+&lpuart1 {
+	/* console */
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1>;
+	status = "okay";
+};
+
+&lpuart5 {
+	/* BT */
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart5>;
+	status = "okay";
+	bluetooth {
+		compatible = "nxp,88w8997-bt";
+		/* U-blox 88Q9098 module use the 3Mbps by default */
+		fw-init-baudrate = <3000000>;
+	};
+};
+
+&lpspi7 {
+	fsl,spi-num-chipselects = <1>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&pinctrl_lpspi7>;
+	pinctrl-1 = <&pinctrl_lpspi7>;
+	cs-gpios = <&gpio2 4 GPIO_ACTIVE_LOW>;
+	status = "disabled";
+
+	spidev0: spi@0 {
+		reg = <0>;
+		compatible = "lwn,bk4";
+		spi-max-frequency = <1000000>;
+	};
+};
+
+&mu7 {
+	status = "okay";
+};
+
+&usdhc1 {
+	pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep";
+	pinctrl-0 = <&pinctrl_usdhc1>;
+	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
+	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
+	pinctrl-3 = <&pinctrl_usdhc1>;
+	bus-width = <8>;
+	non-removable;
+	no-sdio;
+	no-sd;
+	status = "okay";
+};
+
+&usdhc2 {
+	pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep";
+	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
+	pinctrl-3 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
+	cd-gpios = <&gpio3 00 GPIO_ACTIVE_LOW>;
+	vmmc-supply = <&reg_usdhc2_vmmc>;
+	bus-width = <4>;
+	status = "okay";
+};
+
+&usdhc3 {
+	pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep";
+	pinctrl-0 = <&pinctrl_usdhc3>;
+	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
+	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
+	pinctrl-3 = <&pinctrl_usdhc3>;
+	vmmc-supply = <&reg_usdhc3_vmmc>;
+	bus-width = <4>;
+	non-removable;
+	keep-power-in-suspend;
+	wifi-host;
+	status = "okay";
+};
+
+&enetc_port0 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enetc0>;
+	phy-handle = <&ethphy0>;
+	phy-mode = "rgmii-id";
+	status = "okay";
+};
+
+&enetc_port1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enetc1>;
+	phy-handle = <&ethphy1>;
+	phy-mode = "rgmii-id";
+	status = "okay";
+};
+
+&netc_timer {
+	status = "okay";
+};
+
+&netc_prb_ierb {
+	netc-interfaces = <NXP_NETC_RGMII
+			   NXP_NETC_RGMII>;
+};
+
+&netc_emdio {
+	status = "okay";
+
+	ethphy0: ethernet-phy@1 {
+		compatible = "ethernet-phy-ieee802.3-c22";
+		reg = <1>;
+		eee-broken-1000t;
+		reset-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
+		reset-assert-us = <10000>;
+		reset-deassert-us = <80000>;
+		realtek,clkout-disable;
+	};
+
+	ethphy1: ethernet-phy@4 {
+		compatible = "ethernet-phy-ieee802.3-c22";
+		reg = <4>;
+		eee-broken-1000t;
+		reset-gpios = <&gpio4 14 GPIO_ACTIVE_LOW>;
+		reset-assert-us = <10000>;
+		reset-deassert-us = <80000>;
+		realtek,clkout-disable;
+	};
+};
+
+&usb2 {
+	dr_mode = "host";
+	vbus-supply = <&reg_usb_vbus>;
+	disable-over-current;
+	status = "okay";
+};
+
+&thermal_zones {
+	a55 {
+		trips {
+			atrip2: trip2 {
+				temperature = <55000>;
+				hysteresis = <2000>;
+				type = "active";
+			};
+
+			atrip3: trip3 {
+				temperature = <65000>;
+				hysteresis = <2000>;
+				type = "active";
+			};
+
+			atrip4: trip4 {
+				temperature = <75000>;
+				hysteresis = <2000>;
+				type = "active";
+			};
+		};
+
+		cooling-maps {
+			map1 {
+				trip = <&atrip2>;
+				cooling-device = <&fan0 0 1>;
+			};
+
+			map2 {
+				trip = <&atrip3>;
+				cooling-device = <&fan0 1 2>;
+			};
+
+			map3 {
+				trip = <&atrip4>;
+				cooling-device = <&fan0 2 3>;
+			};
+		};
+	};
+
+	pf09 {
+		polling-delay-passive = <250>;
+		polling-delay = <2000>;
+		thermal-sensors = <&scmi_sensor 2>;
+		trips {
+			pf09_alert: trip0 {
+				temperature = <140000>;
+				hysteresis = <2000>;
+				type = "passive";
+			};
+
+			pf09_crit: trip1 {
+				temperature = <155000>;
+				hysteresis = <2000>;
+				type = "critical";
+			};
+		};
+	};
+
+	pf53_arm {
+		polling-delay-passive = <250>;
+		polling-delay = <2000>;
+		thermal-sensors = <&scmi_sensor 4>;
+		trips {
+			pf5301_alert: trip0 {
+				temperature = <140000>;
+				hysteresis = <2000>;
+				type = "passive";
+			};
+
+			pf5301_crit: trip1 {
+				temperature = <155000>;
+				hysteresis = <2000>;
+				type = "critical";
+			};
+		};
+
+		cooling-maps {
+			map0 {
+				trip = <&pf5301_alert>;
+				cooling-device =
+					<&A55_0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
+					<&A55_1 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
+					<&A55_2 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
+					<&A55_3 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
+					<&A55_4 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>,
+					<&A55_5 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
+			};
+		};
+	};
+
+	pf53_soc {
+		polling-delay-passive = <250>;
+		polling-delay = <2000>;
+		thermal-sensors = <&scmi_sensor 3>;
+		trips {
+			pf5302_alert: trip0 {
+				temperature = <140000>;
+				hysteresis = <2000>;
+				type = "passive";
+			};
+
+			pf5302_crit: trip1 {
+				temperature = <155000>;
+				hysteresis = <2000>;
+				type = "critical";
+			};
+		};
+	};
+};
+
+&usb3 {
+	status = "okay";
+};
+
+&usb3_phy {
+	status = "okay";
+};
+
+&usb3_dwc3 {
+	dr_mode = "host";
+	hnp-disable;
+	srp-disable;
+	adp-disable;
+	snps,dis-u1-entry-quirk;
+	snps,dis-u2-entry-quirk;
+	status = "okay";
+};
+
+&scmi_misc {
+	wakeup-sources = <BRD_SM_CTRL_SD3_WAKE		1
+			  BRD_SM_CTRL_PCIE1_WAKE	1
+			  BRD_SM_CTRL_BT_WAKE		1
+			  BRD_SM_CTRL_PCIE2_WAKE	1
+			  BRD_SM_CTRL_BUTTON		1>;
+};
+
+&vpuctrl {
+	boot = <&vpu_boot>;
+	sram = <&sram1>;
+};
+
+&wdog3 {
+	status = "okay";
+};
+
+&pcie0 {
+	pinctrl-0 = <&pinctrl_pcie0>;
+	pinctrl-names = "default";
+	fsl,refclk-pad-mode = <IMX8_PCIE_REFCLK_PAD_OUTPUT>;
+	reset-gpio = <&gpio5 15 GPIO_ACTIVE_LOW>;
+	vpcie-supply = <&reg_pcie0>;
+	status = "okay";
+};
+
+&pcie1 {
+	pinctrl-0 = <&pinctrl_pcie1>;
+	pinctrl-names = "default";
+	fsl,refclk-pad-mode = <IMX8_PCIE_REFCLK_PAD_OUTPUT>;
+	reset-gpio = <&gpio2 18 GPIO_ACTIVE_LOW>;
+	vpcie-supply = <&reg_slot_pwr>;
+	status = "okay";
+};
+
+&pcie1_ep {
+	pinctrl-0 = <&pinctrl_pcie1>;
+	pinctrl-names = "default";
+	fsl,refclk-pad-mode = <IMX8_PCIE_REFCLK_PAD_OUTPUT>;
+	vpcie-supply = <&reg_slot_pwr>;
+	status = "disabled";
+};
+
+&sai1 {
+	#sound-dai-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sai1>;
+	assigned-clocks = <&scmi_clk IMX95_CLK_AUDIOPLL1_VCO>,
+			  <&scmi_clk IMX95_CLK_AUDIOPLL2_VCO>,
+			  <&scmi_clk IMX95_CLK_AUDIOPLL1>,
+			  <&scmi_clk IMX95_CLK_AUDIOPLL2>,
+			  <&scmi_clk IMX95_CLK_SAI1>;
+	assigned-clock-parents = <0>, <0>, <0>, <0>,
+				 <&scmi_clk IMX95_CLK_AUDIOPLL1>;
+	assigned-clock-rates = <3932160000>,
+			       <3612672000>, <393216000>,
+			       <361267200>, <12288000>;
+	fsl,sai-mclk-direction-output;
+	status = "disabled";
+};
+
+&sai3 {
+	#sound-dai-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sai3>;
+	assigned-clocks = <&scmi_clk IMX95_CLK_AUDIOPLL1_VCO>,
+			  <&scmi_clk IMX95_CLK_AUDIOPLL2_VCO>,
+			  <&scmi_clk IMX95_CLK_AUDIOPLL1>,
+			  <&scmi_clk IMX95_CLK_AUDIOPLL2>,
+			  <&scmi_clk IMX95_CLK_SAI3>;
+	assigned-clock-parents = <0>, <0>, <0>, <0>,
+				 <&scmi_clk IMX95_CLK_AUDIOPLL1>;
+	assigned-clock-rates = <3932160000>,
+			       <3612672000>, <393216000>,
+			       <361267200>, <12288000>;
+	fsl,sai-mclk-direction-output;
+	status = "okay";
+};
+
+&micfil {
+	#sound-dai-cells = <0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pdm>;
+	assigned-clocks = <&scmi_clk IMX95_CLK_AUDIOPLL1_VCO>,
+			  <&scmi_clk IMX95_CLK_AUDIOPLL2_VCO>,
+			  <&scmi_clk IMX95_CLK_AUDIOPLL1>,
+			  <&scmi_clk IMX95_CLK_AUDIOPLL2>,
+			  <&scmi_clk IMX95_CLK_PDM>;
+	assigned-clock-parents = <0>, <0>, <0>, <0>,
+				 <&scmi_clk IMX95_CLK_AUDIOPLL1>;
+	assigned-clock-rates = <3932160000>,
+			       <3612672000>, <393216000>,
+			       <361267200>, <49152000>;
+	status = "okay";
+};
diff --git a/arch/arm64/boot/dts/compulab/ucm-imx95.dts b/arch/arm64/boot/dts/compulab/ucm-imx95.dts
new file mode 100644
index 000000000000..d5a18f6d782f
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/ucm-imx95.dts
@@ -0,0 +1,7 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2024 CompuLab
+ */
+
+#include "ucm-imx95-som.dts"
+#include "ucm-imx95-lvds.dtsi"
diff --git a/arch/arm64/boot/dts/compulab/wifi-iw612.dtsi b/arch/arm64/boot/dts/compulab/wifi-iw612.dtsi
new file mode 100644
index 000000000000..f693cad34265
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/wifi-iw612.dtsi
@@ -0,0 +1,44 @@
+&usdhc1_pwrseq {
+	reset-gpios =	<&gpio2 10 GPIO_ACTIVE_LOW>, // WIFI res
+			<&gpio2 6 GPIO_ACTIVE_HIGH>, // BT res
+			<&gpio1 14 GPIO_ACTIVE_LOW>; // PD
+};
+
+&usdhc1 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc1>, <&pinctrl_usdhc1_gpio>;
+	pinctrl-1 = <&pinctrl_usdhc1_100mhz>, <&pinctrl_usdhc1_gpio>;
+	pinctrl-2 = <&pinctrl_usdhc1_200mhz>, <&pinctrl_usdhc1_gpio>;
+	bus-width = <4>;
+	non-removable;
+	wifi-host;
+	pm-ignore-notify;
+	cap-power-off-card;
+	status = "okay";
+	no-1-8-v;
+	mmc-pwrseq = <&usdhc1_pwrseq>;
+	keep-power-in-suspend;
+	wakeup-source;
+	fsl,sdio-async-interrupt-enable;
+	wifi_iw612: wifi_wake_host {
+		compatible = "nxp,wifi-wake-host";
+		interrupt-parent = <&gpio2>;
+		interrupts = <9 IRQ_TYPE_LEVEL_LOW>;
+		interrupt-names = "host-wake";
+		status = "okay";
+	};
+};
+
+&iomuxc {
+	ifi-iw612 {
+		pinctrl_usdhc1_gpio: usdhc1grpgpio {
+			fsl,pins = <
+				MX8MM_IOMUXC_SD1_RESET_B_GPIO2_IO10	0x06
+				MX8MM_IOMUXC_SD1_DATA4_GPIO2_IO6	0x06
+				MX8MM_IOMUXC_GPIO1_IO14_GPIO1_IO14	0x06
+			>;
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/compulab/wifi-lwb5.dtsi b/arch/arm64/boot/dts/compulab/wifi-lwb5.dtsi
new file mode 100644
index 000000000000..039cd7901ace
--- /dev/null
+++ b/arch/arm64/boot/dts/compulab/wifi-lwb5.dtsi
@@ -0,0 +1,58 @@
+&uart4 { /* bluetooth */
+	bluetooth_lwb5: bluetooth {
+		compatible = "brcm,bcm4330-bt";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_bt>;
+		max-speed = <3000000>;
+		device-wakeup-gpios = <&gpio2 7 GPIO_ACTIVE_HIGH>;
+		host-wakeup-gpios = <&gpio2 8 GPIO_ACTIVE_HIGH>;
+		shutdown-gpios = <&gpio2 6 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+};
+
+&usdhc1_pwrseq {
+	reset-gpios =	<&gpio2 10 GPIO_ACTIVE_LOW>; // WIFI res
+};
+
+&usdhc1 {
+	#address-cells = <1>;
+	#size-cells = <0>;
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc1>, <&pinctrl_usdhc1_gpio>;
+	pinctrl-1 = <&pinctrl_usdhc1_100mhz>, <&pinctrl_usdhc1_gpio>;
+	pinctrl-2 = <&pinctrl_usdhc1_200mhz>, <&pinctrl_usdhc1_gpio>;
+	bus-width = <4>;
+	non-removable;
+	wifi-host;
+	pm-ignore-notify;
+	cap-power-off-card;
+	status = "okay";
+	mmc-pwrseq = <&usdhc1_pwrseq>;
+	keep-power-in-suspend;
+	wakeup-source;
+	fsl,sdio-async-interrupt-enable;
+	brcmf: wifi@1 {
+		compatible = "brcm,bcm4329-fmac";
+		reg = <1>;
+		interrupt-parent = <&gpio2>;
+		interrupts = <9 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-names = "host-wake";
+		reset-gpios =	<&gpio2 10 GPIO_ACTIVE_LOW>; // WIFI res
+		status = "okay";
+	};
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog_1>;
+
+	wifi-lwb5 {
+		pinctrl_usdhc1_gpio: usdhc1grpgpio {
+			fsl,pins = <
+				MX8MM_IOMUXC_SD1_RESET_B_GPIO2_IO10	0x06
+			>;
+		};
+	};
+};
+
diff --git a/arch/arm64/configs/compulab-mx93_defconfig b/arch/arm64/configs/compulab-mx93_defconfig
new file mode 100644
index 000000000000..eb18c304bab0
--- /dev/null
+++ b/arch/arm64/configs/compulab-mx93_defconfig
@@ -0,0 +1,1065 @@
+CONFIG_SYSVIPC=y
+CONFIG_POSIX_MQUEUE=y
+CONFIG_AUDIT=y
+CONFIG_NO_HZ_IDLE=y
+CONFIG_HIGH_RES_TIMERS=y
+CONFIG_BPF_SYSCALL=y
+CONFIG_BPF_JIT=y
+CONFIG_PREEMPT=y
+CONFIG_IRQ_TIME_ACCOUNTING=y
+CONFIG_BSD_PROCESS_ACCT=y
+CONFIG_BSD_PROCESS_ACCT_V3=y
+CONFIG_TASKSTATS=y
+CONFIG_TASK_XACCT=y
+CONFIG_TASK_IO_ACCOUNTING=y
+CONFIG_IKCONFIG=y
+CONFIG_IKCONFIG_PROC=y
+CONFIG_NUMA_BALANCING=y
+CONFIG_MEMCG=y
+CONFIG_BLK_CGROUP=y
+CONFIG_CGROUP_PIDS=y
+CONFIG_CGROUP_FREEZER=y
+CONFIG_CGROUP_HUGETLB=y
+CONFIG_CPUSETS=y
+CONFIG_CGROUP_DEVICE=y
+CONFIG_CGROUP_CPUACCT=y
+CONFIG_CGROUP_PERF=y
+CONFIG_CGROUP_BPF=y
+CONFIG_NAMESPACES=y
+CONFIG_USER_NS=y
+CONFIG_SCHED_AUTOGROUP=y
+CONFIG_RELAY=y
+CONFIG_BLK_DEV_INITRD=y
+CONFIG_EXPERT=y
+CONFIG_KALLSYMS_ALL=y
+CONFIG_PROFILING=y
+CONFIG_KEXEC=y
+CONFIG_KEXEC_FILE=y
+CONFIG_CRASH_DUMP=y
+CONFIG_ARCH_NXP=y
+CONFIG_ARCH_LAYERSCAPE=y
+CONFIG_ARCH_MXC=y
+CONFIG_ARM64_VA_BITS_48=y
+CONFIG_SCHED_MC=y
+CONFIG_SCHED_SMT=y
+CONFIG_NUMA=y
+CONFIG_XEN=y
+CONFIG_ARCH_FORCE_MAX_ORDER=14
+CONFIG_COMPAT=y
+CONFIG_RANDOMIZE_BASE=y
+CONFIG_PM_DEBUG=y
+CONFIG_PM_TEST_SUSPEND=y
+CONFIG_WQ_POWER_EFFICIENT_DEFAULT=y
+CONFIG_ENERGY_MODEL=y
+CONFIG_ARM_PSCI_CPUIDLE=y
+CONFIG_CPU_FREQ=y
+CONFIG_CPU_FREQ_STAT=y
+CONFIG_CPU_FREQ_DEFAULT_GOV_ONDEMAND=y
+CONFIG_CPU_FREQ_GOV_POWERSAVE=y
+CONFIG_CPU_FREQ_GOV_USERSPACE=y
+CONFIG_CPU_FREQ_GOV_CONSERVATIVE=y
+CONFIG_CPU_FREQ_GOV_SCHEDUTIL=y
+CONFIG_CPUFREQ_DT=y
+CONFIG_ACPI_CPPC_CPUFREQ=m
+CONFIG_ARM_SCPI_CPUFREQ=y
+CONFIG_ARM_IMX_CPUFREQ_DT=y
+CONFIG_ARM_SCMI_CPUFREQ=y
+CONFIG_ACPI=y
+CONFIG_ACPI_APEI=y
+CONFIG_ACPI_APEI_GHES=y
+CONFIG_ACPI_APEI_MEMORY_FAILURE=y
+CONFIG_ACPI_APEI_EINJ=y
+CONFIG_VIRTUALIZATION=y
+CONFIG_KVM=y
+CONFIG_JUMP_LABEL=y
+CONFIG_MODULES=y
+CONFIG_MODULE_UNLOAD=y
+CONFIG_MODVERSIONS=y
+# CONFIG_CORE_DUMP_DEFAULT_ELF_HEADERS is not set
+CONFIG_BINFMT_MISC=y
+# CONFIG_COMPAT_BRK is not set
+CONFIG_KSM=y
+CONFIG_MEMORY_FAILURE=y
+CONFIG_TRANSPARENT_HUGEPAGE=y
+CONFIG_CMA=y
+CONFIG_NET=y
+CONFIG_PACKET=y
+CONFIG_TLS=y
+CONFIG_TLS_DEVICE=y
+CONFIG_IP_MULTICAST=y
+CONFIG_IP_PNP=y
+CONFIG_IP_PNP_DHCP=y
+CONFIG_IP_PNP_BOOTP=y
+CONFIG_NET_IPIP=m
+CONFIG_IPV6_SIT=m
+CONFIG_NETFILTER=y
+CONFIG_BRIDGE_NETFILTER=m
+CONFIG_NETFILTER_NETLINK_OSF=m
+CONFIG_NF_CONNTRACK=m
+CONFIG_NF_CONNTRACK_EVENTS=y
+CONFIG_NF_TABLES=y
+CONFIG_NF_TABLES_INET=y
+CONFIG_NF_TABLES_NETDEV=y
+CONFIG_NFT_CT=m
+CONFIG_NFT_MASQ=m
+CONFIG_NFT_NAT=m
+CONFIG_NFT_COMPAT=m
+CONFIG_NFT_DUP_NETDEV=m
+CONFIG_NFT_FWD_NETDEV=m
+CONFIG_NF_FLOW_TABLE=m
+CONFIG_NETFILTER_XT_MARK=m
+CONFIG_NETFILTER_XT_TARGET_CHECKSUM=m
+CONFIG_NETFILTER_XT_TARGET_LOG=m
+CONFIG_NETFILTER_XT_MATCH_ADDRTYPE=m
+CONFIG_NETFILTER_XT_MATCH_CONNTRACK=m
+CONFIG_NETFILTER_XT_MATCH_IPVS=m
+# CONFIG_NETFILTER_XT_MATCH_L2TP is not set
+CONFIG_IP_SET=m
+CONFIG_IP_VS=m
+CONFIG_NF_SOCKET_IPV4=m
+CONFIG_NF_TPROXY_IPV4=m
+CONFIG_NF_TABLES_ARP=y
+CONFIG_IP_NF_IPTABLES=m
+CONFIG_IP_NF_FILTER=m
+CONFIG_IP_NF_TARGET_REJECT=m
+CONFIG_IP_NF_NAT=m
+CONFIG_IP_NF_TARGET_MASQUERADE=m
+CONFIG_IP_NF_MANGLE=m
+CONFIG_IP_NF_ARPTABLES=m
+CONFIG_NF_SOCKET_IPV6=m
+CONFIG_NF_TPROXY_IPV6=m
+CONFIG_IP6_NF_IPTABLES=m
+CONFIG_IP6_NF_FILTER=m
+CONFIG_IP6_NF_TARGET_REJECT=m
+CONFIG_IP6_NF_MANGLE=m
+CONFIG_IP6_NF_NAT=m
+CONFIG_IP6_NF_TARGET_MASQUERADE=m
+CONFIG_NF_TABLES_BRIDGE=m
+CONFIG_BRIDGE_NF_EBTABLES=m
+CONFIG_L2TP=m
+CONFIG_BRIDGE=y
+CONFIG_BRIDGE_VLAN_FILTERING=y
+CONFIG_NET_DSA=m
+CONFIG_VLAN_8021Q_GVRP=y
+CONFIG_VLAN_8021Q_MVRP=y
+CONFIG_LLC2=y
+CONFIG_NET_SCHED=y
+CONFIG_NET_SCH_MULTIQ=m
+CONFIG_NET_SCH_CBS=m
+CONFIG_NET_SCH_ETF=m
+CONFIG_NET_SCH_TAPRIO=m
+CONFIG_NET_SCH_MQPRIO=m
+CONFIG_NET_SCH_INGRESS=m
+CONFIG_NET_CLS_BASIC=m
+CONFIG_NET_CLS_FLOWER=m
+CONFIG_NET_CLS_ACT=y
+CONFIG_NET_ACT_GACT=m
+CONFIG_NET_ACT_MIRRED=m
+CONFIG_NET_ACT_GATE=m
+CONFIG_TSN=m
+CONFIG_QRTR=m
+CONFIG_QRTR_SMD=m
+CONFIG_QRTR_TUN=m
+CONFIG_NET_PKTGEN=m
+CONFIG_CAN=m
+CONFIG_BT=y
+CONFIG_BT_RFCOMM=y
+CONFIG_BT_RFCOMM_TTY=y
+CONFIG_BT_BNEP=y
+CONFIG_BT_BNEP_MC_FILTER=y
+CONFIG_BT_BNEP_PROTO_FILTER=y
+CONFIG_BT_HIDP=y
+CONFIG_BT_LEDS=y
+CONFIG_BT_HCIBTUSB=m
+CONFIG_BT_HCIUART=y
+CONFIG_BT_HCIUART_BCSP=y
+CONFIG_BT_HCIUART_ATH3K=y
+CONFIG_BT_HCIUART_LL=y
+CONFIG_BT_HCIUART_3WIRE=y
+CONFIG_BT_HCIUART_BCM=y
+CONFIG_BT_HCIUART_QCA=y
+CONFIG_BT_HCIUART_MRVL=y
+CONFIG_BT_HCIVHCI=y
+CONFIG_BT_MRVL=m
+CONFIG_BT_MRVL_SDIO=m
+CONFIG_CFG80211=y
+CONFIG_NL80211_TESTMODE=y
+CONFIG_CFG80211_WEXT=y
+CONFIG_MAC80211=y
+CONFIG_MAC80211_LEDS=y
+CONFIG_NET_9P=y
+CONFIG_NET_9P_VIRTIO=y
+CONFIG_NFC=m
+CONFIG_NFC_NCI=m
+CONFIG_NFC_S3FWRN5_I2C=m
+CONFIG_PCI=y
+CONFIG_PCIEPORTBUS=y
+CONFIG_PCI_IOV=y
+CONFIG_PCI_PASID=y
+CONFIG_HOTPLUG_PCI=y
+CONFIG_HOTPLUG_PCI_ACPI=y
+CONFIG_PCIE_ALTERA=y
+CONFIG_PCIE_ALTERA_MSI=y
+CONFIG_PCI_HOST_THUNDER_PEM=y
+CONFIG_PCI_HOST_THUNDER_ECAM=y
+CONFIG_PCI_HOST_GENERIC=y
+CONFIG_PCI_XGENE=y
+CONFIG_PCI_MESON=m
+CONFIG_PCI_IMX6_HOST=y
+CONFIG_PCI_IMX6_EP=y
+CONFIG_PCI_LAYERSCAPE=y
+CONFIG_PCI_HISI=y
+CONFIG_PCIE_KIRIN=y
+CONFIG_PCIE_LAYERSCAPE_GEN4=y
+CONFIG_PCI_ENDPOINT=y
+CONFIG_PCI_ENDPOINT_CONFIGFS=y
+CONFIG_PCI_EPF_TEST=y
+CONFIG_DEVTMPFS=y
+CONFIG_DEVTMPFS_MOUNT=y
+CONFIG_FW_LOADER_USER_HELPER=y
+CONFIG_BRCMSTB_GISB_ARB=y
+CONFIG_VEXPRESS_CONFIG=y
+CONFIG_FSL_MC_UAPI_SUPPORT=y
+CONFIG_ARM_SCMI_PROTOCOL=y
+CONFIG_ARM_SCPI_PROTOCOL=y
+CONFIG_EFI_CAPSULE_LOADER=y
+CONFIG_IMX_DSP=y
+CONFIG_IMX_SCU=y
+CONFIG_IMX_SCU_PD=y
+CONFIG_IMX_SEC_ENCLAVE=y
+CONFIG_GNSS=m
+CONFIG_GNSS_MTK_SERIAL=m
+CONFIG_MTD=y
+CONFIG_MTD_CMDLINE_PARTS=y
+CONFIG_MTD_BLOCK=y
+CONFIG_MTD_CFI=y
+CONFIG_MTD_CFI_ADV_OPTIONS=y
+CONFIG_MTD_CFI_INTELEXT=y
+CONFIG_MTD_CFI_AMDSTD=y
+CONFIG_MTD_CFI_STAA=y
+CONFIG_MTD_PHYSMAP=y
+CONFIG_MTD_PHYSMAP_OF=y
+CONFIG_MTD_DATAFLASH=y
+CONFIG_MTD_SST25L=y
+CONFIG_MTD_RAW_NAND=y
+CONFIG_MTD_NAND_DENALI_DT=y
+CONFIG_MTD_NAND_GPMI_NAND=y
+CONFIG_MTD_SPI_NOR=y
+CONFIG_MTD_UBI=y
+CONFIG_OF_OVERLAY=y
+CONFIG_BLK_DEV_LOOP=y
+# CONFIG_XEN_BLKDEV_FRONTEND is not set
+CONFIG_VIRTIO_BLK=y
+CONFIG_BLK_DEV_NVME=y
+CONFIG_SRAM=y
+CONFIG_PCI_ENDPOINT_TEST=y
+CONFIG_EEPROM_AT24=m
+CONFIG_EEPROM_AT25=m
+CONFIG_UACCE=m
+CONFIG_BLK_DEV_SD=y
+CONFIG_SCSI_SAS_ATA=y
+CONFIG_SCSI_HISI_SAS=y
+CONFIG_SCSI_HISI_SAS_PCI=y
+CONFIG_MEGARAID_SAS=y
+CONFIG_SCSI_MPT3SAS=m
+CONFIG_ATA=y
+CONFIG_SATA_AHCI=y
+CONFIG_SATA_AHCI_PLATFORM=y
+CONFIG_AHCI_IMX=y
+CONFIG_AHCI_CEVA=y
+CONFIG_AHCI_QORIQ=y
+CONFIG_SATA_SIL24=y
+CONFIG_PATA_OF_PLATFORM=y
+CONFIG_MD=y
+CONFIG_BLK_DEV_MD=m
+CONFIG_BLK_DEV_DM=m
+CONFIG_DM_CRYPT=m
+CONFIG_DM_MIRROR=m
+CONFIG_DM_ZERO=m
+CONFIG_NETDEVICES=y
+CONFIG_MACVLAN=m
+CONFIG_MACVTAP=m
+CONFIG_TUN=y
+CONFIG_VETH=m
+CONFIG_VIRTIO_NET=y
+CONFIG_NET_DSA_MSCC_FELIX=m
+CONFIG_AMD_XGBE=y
+CONFIG_ATL1C=m
+CONFIG_BCMGENET=m
+CONFIG_BNX2X=m
+CONFIG_SYSTEMPORT=m
+CONFIG_MACB=y
+CONFIG_THUNDER_NIC_PF=y
+CONFIG_FEC=y
+CONFIG_FEC_UIO=y
+CONFIG_FSL_FMAN=y
+CONFIG_FSL_DPAA_ETH=y
+CONFIG_FSL_DPAA2_ETH=y
+CONFIG_FSL_DPAA2_MAC=y
+CONFIG_FSL_DPAA2_SWITCH=y
+CONFIG_FSL_ENETC=m
+CONFIG_FSL_ENETC_VF=y
+CONFIG_FSL_ENETC_QOS=y
+CONFIG_HIX5HD2_GMAC=y
+CONFIG_HNS_DSAF=y
+CONFIG_HNS_ENET=y
+CONFIG_HNS3=y
+CONFIG_HNS3_HCLGE=y
+CONFIG_HNS3_ENET=y
+CONFIG_E1000=y
+CONFIG_E1000E=y
+CONFIG_IGB=y
+CONFIG_IGBVF=y
+CONFIG_MVMDIO=y
+CONFIG_SKY2=y
+CONFIG_MLX4_EN=m
+CONFIG_MLX5_CORE=m
+CONFIG_MLX5_CORE_EN=y
+CONFIG_MSCC_OCELOT_SWITCH=y
+CONFIG_QCOM_EMAC=m
+CONFIG_RMNET=m
+CONFIG_SMC91X=y
+CONFIG_SMSC911X=y
+CONFIG_STMMAC_ETH=y
+CONFIG_DWMAC_GENERIC=m
+CONFIG_AQUANTIA_PHY=y
+CONFIG_BROADCOM_PHY=m
+CONFIG_BCM54140_PHY=m
+CONFIG_MARVELL_PHY=m
+CONFIG_MARVELL_10G_PHY=m
+CONFIG_MICREL_PHY=y
+CONFIG_MICROSEMI_PHY=y
+CONFIG_NXP_TJA11XX_PHY=y
+CONFIG_AT803X_PHY=y
+CONFIG_REALTEK_PHY=y
+CONFIG_ROCKCHIP_PHY=y
+CONFIG_VITESSE_PHY=y
+CONFIG_CAN_FLEXCAN=m
+CONFIG_MDIO_BITBANG=y
+CONFIG_MDIO_BUS_MUX_MULTIPLEXER=y
+CONFIG_MDIO_BUS_MUX_MMIOREG=y
+CONFIG_PPP=m
+CONFIG_PPP_BSDCOMP=m
+CONFIG_PPP_DEFLATE=m
+CONFIG_PPP_FILTER=y
+CONFIG_PPP_MULTILINK=y
+CONFIG_PPPOE=m
+CONFIG_PPPOL2TP=m
+CONFIG_USB_PEGASUS=m
+CONFIG_USB_RTL8150=m
+CONFIG_USB_RTL8152=y
+CONFIG_USB_LAN78XX=m
+CONFIG_USB_USBNET=y
+CONFIG_USB_NET_AX8817X=m
+CONFIG_USB_NET_AX88179_178A=m
+CONFIG_USB_NET_CDCETHER=m
+CONFIG_USB_NET_CDC_NCM=m
+CONFIG_USB_NET_DM9601=m
+CONFIG_USB_NET_SR9800=m
+CONFIG_USB_NET_SMSC75XX=m
+CONFIG_USB_NET_SMSC95XX=m
+CONFIG_USB_NET_NET1080=m
+CONFIG_USB_NET_PLUSB=m
+CONFIG_USB_NET_MCS7830=m
+CONFIG_USB_NET_CDC_SUBSET=m
+CONFIG_USB_NET_ZAURUS=m
+CONFIG_USB_NET_KALMIA=m
+CONFIG_USB_NET_QMI_WWAN=m
+CONFIG_USB_IPHETH=m
+CONFIG_USB_SIERRA_NET=m
+CONFIG_HOSTAP=y
+CONFIG_WL18XX=m
+CONFIG_WLCORE_SDIO=m
+# CONFIG_XEN_NETDEV_FRONTEND is not set
+CONFIG_IVSHMEM_NET=y
+CONFIG_INPUT_EVDEV=y
+CONFIG_KEYBOARD_ADC=m
+CONFIG_KEYBOARD_GPIO=y
+CONFIG_KEYBOARD_RPMSG=y
+CONFIG_KEYBOARD_SNVS_PWRKEY=y
+CONFIG_KEYBOARD_IMX_SC_KEY=y
+CONFIG_KEYBOARD_CROS_EC=y
+CONFIG_INPUT_TOUCHSCREEN=y
+CONFIG_TOUCHSCREEN_ATMEL_MXT=m
+CONFIG_TOUCHSCREEN_EXC3000=m
+CONFIG_TOUCHSCREEN_GOODIX=m
+CONFIG_TOUCHSCREEN_EDT_FT5X06=m
+CONFIG_TOUCHSCREEN_SYNAPTICS_DSX_I2C=m
+CONFIG_INPUT_MISC=y
+CONFIG_INPUT_PWM_VIBRA=m
+CONFIG_SERIO_AMBAKMI=y
+CONFIG_LEGACY_PTY_COUNT=16
+CONFIG_SERIAL_8250=y
+CONFIG_SERIAL_8250_CONSOLE=y
+CONFIG_SERIAL_8250_EXTENDED=y
+CONFIG_SERIAL_8250_SHARE_IRQ=y
+CONFIG_SERIAL_8250_DW=y
+CONFIG_SERIAL_OF_PLATFORM=y
+CONFIG_SERIAL_AMBA_PL011=y
+CONFIG_SERIAL_AMBA_PL011_CONSOLE=y
+CONFIG_SERIAL_IMX=y
+CONFIG_SERIAL_IMX_CONSOLE=y
+CONFIG_SERIAL_XILINX_PS_UART=y
+CONFIG_SERIAL_XILINX_PS_UART_CONSOLE=y
+CONFIG_SERIAL_FSL_LPUART=y
+CONFIG_SERIAL_FSL_LPUART_CONSOLE=y
+CONFIG_SERIAL_FSL_LINFLEXUART=y
+CONFIG_SERIAL_FSL_LINFLEXUART_CONSOLE=y
+CONFIG_SERIAL_DEV_BUS=y
+CONFIG_VIRTIO_CONSOLE=y
+CONFIG_IPMI_HANDLER=m
+CONFIG_IPMI_DEVICE_INTERFACE=m
+CONFIG_IPMI_SI=m
+CONFIG_TCG_TPM=y
+CONFIG_TCG_TIS_I2C_INFINEON=y
+CONFIG_I2C_CHARDEV=y
+CONFIG_I2C_MUX=y
+CONFIG_I2C_MUX_PCA954x=y
+CONFIG_I2C_DESIGNWARE_PLATFORM=y
+CONFIG_I2C_GPIO=m
+CONFIG_I2C_IMX=y
+CONFIG_I2C_IMX_LPI2C=y
+CONFIG_I2C_RK3X=y
+CONFIG_I2C_RPBUS=y
+CONFIG_I2C_CROS_EC_TUNNEL=y
+CONFIG_I3C=y
+CONFIG_SVC_I3C_MASTER=y
+CONFIG_SPI=y
+CONFIG_SPI_CADENCE_QUADSPI=y
+CONFIG_SPI_DESIGNWARE=m
+CONFIG_SPI_DW_DMA=y
+CONFIG_SPI_DW_MMIO=m
+CONFIG_SPI_FSL_LPSPI=y
+CONFIG_SPI_FSL_QUADSPI=y
+CONFIG_SPI_NXP_FLEXSPI=y
+CONFIG_SPI_IMX=y
+CONFIG_SPI_FSL_DSPI=y
+CONFIG_SPI_PL022=y
+CONFIG_SPI_SPIDEV=y
+CONFIG_SPI_SLAVE=y
+CONFIG_SPI_SLAVE_TIME=y
+CONFIG_SPI_SLAVE_SYSTEM_CONTROL=y
+CONFIG_SPMI=y
+CONFIG_PPS_CLIENT_GPIO=y
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_IMX93=y
+CONFIG_GPIO_SYSFS=y
+CONFIG_GPIO_ALTERA=m
+CONFIG_GPIO_DWAPB=y
+CONFIG_GPIO_IMX_RPMSG=y
+CONFIG_GPIO_MB86S7X=y
+CONFIG_GPIO_MPC8XXX=y
+CONFIG_GPIO_MXC=y
+CONFIG_GPIO_PL061=y
+CONFIG_GPIO_WCD934X=m
+CONFIG_GPIO_XGENE=y
+CONFIG_GPIO_MAX732X=y
+CONFIG_GPIO_PCA953X=y
+CONFIG_GPIO_PCA953X_IRQ=y
+CONFIG_GPIO_ADP5585=y
+CONFIG_GPIO_BD9571MWV=m
+CONFIG_GPIO_MAX77620=y
+CONFIG_GPIO_SL28CPLD=m
+CONFIG_W1=m
+CONFIG_W1_MASTER_DS2482=m
+CONFIG_W1_SLAVE_DS2431=m
+CONFIG_POWER_RESET_BRCMSTB=y
+CONFIG_POWER_RESET_XGENE=y
+CONFIG_POWER_RESET_SYSCON=y
+CONFIG_SYSCON_REBOOT_MODE=y
+CONFIG_BATTERY_SBS=m
+CONFIG_BATTERY_BQ27XXX=y
+CONFIG_BATTERY_MAX17042=m
+CONFIG_CHARGER_BQ25890=m
+CONFIG_CHARGER_BQ25980=m
+CONFIG_SENSORS_ARM_SCMI=y
+CONFIG_SENSORS_ARM_SCPI=y
+CONFIG_SENSORS_FP9931=y
+CONFIG_SENSORS_LM90=m
+CONFIG_SENSORS_PWM_FAN=m
+CONFIG_SENSORS_SL28CPLD=m
+CONFIG_SENSORS_INA2XX=m
+CONFIG_SENSORS_INA3221=m
+CONFIG_THERMAL_WRITABLE_TRIPS=y
+CONFIG_THERMAL_GOV_POWER_ALLOCATOR=y
+CONFIG_CPU_THERMAL=y
+CONFIG_THERMAL_EMULATION=y
+CONFIG_IMX_SC_THERMAL=y
+CONFIG_IMX8MM_THERMAL=y
+CONFIG_DEVICE_THERMAL=y
+CONFIG_QORIQ_THERMAL=y
+CONFIG_WATCHDOG=y
+CONFIG_SL28CPLD_WATCHDOG=m
+CONFIG_ARM_SP805_WATCHDOG=y
+CONFIG_ARM_SBSA_WATCHDOG=y
+CONFIG_DW_WATCHDOG=y
+CONFIG_IMX2_WDT=y
+CONFIG_IMX_SC_WDT=y
+CONFIG_IMX7ULP_WDT=y
+CONFIG_ARM_SMC_WATCHDOG=y
+CONFIG_XEN_WDT=y
+CONFIG_MFD_ADP5585=y
+CONFIG_MFD_BD9571MWV=y
+CONFIG_MFD_AXP20X_I2C=y
+CONFIG_MFD_HI6421_PMIC=y
+CONFIG_MFD_FP9931=y
+CONFIG_MFD_MAX77620=y
+CONFIG_MFD_MT6397=y
+CONFIG_MFD_SEC_CORE=y
+CONFIG_MFD_SL28CPLD=y
+CONFIG_MFD_ROHM_BD718XX=y
+CONFIG_MFD_WCD934X=m
+CONFIG_REGULATOR_FIXED_VOLTAGE=y
+CONFIG_REGULATOR_AXP20X=y
+CONFIG_REGULATOR_BD718XX=y
+CONFIG_REGULATOR_BD9571MWV=y
+CONFIG_REGULATOR_FAN53555=y
+CONFIG_REGULATOR_GPIO=y
+CONFIG_REGULATOR_HI6421V530=y
+CONFIG_REGULATOR_MAX77620=y
+CONFIG_REGULATOR_MAX8973=y
+CONFIG_REGULATOR_FP9931=y
+CONFIG_REGULATOR_MP8859=y
+CONFIG_REGULATOR_MT6358=y
+CONFIG_REGULATOR_MT6397=y
+CONFIG_REGULATOR_PCA9450=y
+CONFIG_REGULATOR_PF8X00=y
+CONFIG_REGULATOR_PFUZE100=y
+CONFIG_REGULATOR_PWM=y
+CONFIG_REGULATOR_QCOM_SPMI=y
+CONFIG_REGULATOR_S2MPS11=y
+CONFIG_REGULATOR_TPS65132=m
+CONFIG_REGULATOR_VCTRL=m
+CONFIG_RC_CORE=m
+CONFIG_RC_DECODERS=y
+CONFIG_IR_IMON_DECODER=m
+CONFIG_IR_JVC_DECODER=m
+CONFIG_IR_MCE_KBD_DECODER=m
+CONFIG_IR_NEC_DECODER=m
+CONFIG_IR_RC5_DECODER=m
+CONFIG_IR_RC6_DECODER=m
+CONFIG_IR_RCMM_DECODER=m
+CONFIG_IR_SANYO_DECODER=m
+CONFIG_IR_SHARP_DECODER=m
+CONFIG_IR_SONY_DECODER=m
+CONFIG_IR_XMP_DECODER=m
+CONFIG_RC_DEVICES=y
+CONFIG_IR_GPIO_CIR=m
+CONFIG_MEDIA_SUPPORT=y
+CONFIG_MEDIA_SUPPORT_FILTER=y
+CONFIG_MEDIA_CAMERA_SUPPORT=y
+CONFIG_MEDIA_SDR_SUPPORT=y
+CONFIG_MEDIA_PLATFORM_SUPPORT=y
+CONFIG_MEDIA_USB_SUPPORT=y
+CONFIG_USB_VIDEO_CLASS=m
+CONFIG_V4L_PLATFORM_DRIVERS=y
+CONFIG_SDR_PLATFORM_DRIVERS=y
+CONFIG_V4L_MEM2MEM_DRIVERS=y
+CONFIG_VIDEO_MX8_CAPTURE=y
+CONFIG_VIDEO_ECAM=y
+CONFIG_MXC_CAMERA_AR1335_AF=y
+CONFIG_MXC_CAMERA_AR1335_MCU=y
+CONFIG_VIDEO_MXC_CAPTURE=y
+CONFIG_VIDEO_MXC_CSI_CAMERA=y
+CONFIG_MXC_MIPI_CSI=y
+CONFIG_MXC_CAMERA_OV5640_MIPI_V2=y
+CONFIG_VIDEO_AMPHION_VPU=y
+CONFIG_VIDEO_IMX8_JPEG=m
+CONFIG_VIDEO_HANTRO=m
+CONFIG_VIDEO_OV5640=y
+CONFIG_VIDEO_OV5645=m
+CONFIG_VIDEO_AP1302=y
+CONFIG_VIDEO_MT9M114=y
+CONFIG_IMX_DPU_CORE=y
+CONFIG_IMX8MM_LCDIF_CORE=y
+CONFIG_IMX_LCDIFV3_CORE=y
+CONFIG_DRM=y
+CONFIG_DRM_LOAD_EDID_FIRMWARE=y
+CONFIG_DRM_I2C_NXP_TDA998X=m
+CONFIG_DRM_MALI_DISPLAY=m
+CONFIG_DRM_PANEL_LVDS=y
+CONFIG_DRM_PANEL_SIMPLE=y
+CONFIG_DRM_PANEL_STARTEK_ILI9881C=y
+CONFIG_DRM_DISPLAY_CONNECTOR=m
+CONFIG_DRM_FSL_IMX_LVDS_BRIDGE=y
+CONFIG_DRM_NWL_MIPI_DSI=y
+CONFIG_DRM_NXP_SEIKO_43WVFIG=y
+CONFIG_DRM_SIMPLE_BRIDGE=m
+CONFIG_DRM_DW_HDMI_AHB_AUDIO=m
+CONFIG_DRM_DW_HDMI_I2S_AUDIO=m
+CONFIG_DRM_DW_HDMI_GP_AUDIO=y
+CONFIG_DRM_DW_HDMI_CEC=m
+CONFIG_DRM_ITE_IT6263=y
+CONFIG_DRM_ITE_IT6161=y
+CONFIG_DRM_IMX=y
+CONFIG_DRM_IMX_LCDIF_MUX_DISPLAY=y
+CONFIG_DRM_IMX_PARALLEL_DISPLAY=y
+CONFIG_DRM_IMX_TVE=y
+CONFIG_DRM_IMX_LDB=y
+CONFIG_DRM_IMX8QM_LDB=y
+CONFIG_DRM_IMX8QXP_LDB=y
+CONFIG_DRM_IMX8MP_LDB=y
+CONFIG_DRM_IMX93_LDB=y
+CONFIG_DRM_IMX_DW_MIPI_DSI=y
+CONFIG_DRM_IMX93_PARALLEL_DISPLAY_FORMAT=y
+CONFIG_DRM_IMX_HDMI=y
+CONFIG_DRM_IMX_SEC_DSIM=y
+CONFIG_DRM_IMX_DCNANO=y
+CONFIG_DRM_IMX_DCSS=y
+CONFIG_DRM_IMX_CDNS_MHDP=y
+CONFIG_DRM_MXSFB=y
+CONFIG_FB=y
+CONFIG_FB_ARMCLCD=y
+CONFIG_FB_MXC_EINK_V2_PANEL=y
+CONFIG_BACKLIGHT_PWM=y
+CONFIG_BACKLIGHT_LP855X=m
+CONFIG_LOGO=y
+CONFIG_SOUND=y
+CONFIG_SND=y
+CONFIG_SND_ALOOP=m
+CONFIG_SND_USB_AUDIO=m
+CONFIG_SND_SOC=y
+CONFIG_SND_SOC_FSL_ASRC=m
+CONFIG_SND_SOC_FSL_MQS=m
+CONFIG_SND_SOC_FSL_MICFIL=m
+CONFIG_SND_SOC_FSL_EASRC=m
+CONFIG_SND_SOC_FSL_XCVR=m
+CONFIG_SND_SOC_FSL_RPMSG=m
+CONFIG_SND_IMX_SOC=m
+CONFIG_SND_SOC_IMX_SGTL5000=m
+CONFIG_SND_SOC_IMX_SPDIF=m
+CONFIG_SND_SOC_FSL_ASOC_CARD=m
+CONFIG_SND_SOC_IMX_AUDMIX=m
+CONFIG_SND_SOC_IMX_HDMI=m
+CONFIG_SND_SOC_IMX_CARD=m
+CONFIG_SND_SOC_IMX_PCM512X=m
+CONFIG_SND_SOC_SOF_TOPLEVEL=y
+CONFIG_SND_SOC_SOF_OF=m
+CONFIG_SND_SOC_SOF_IMX_TOPLEVEL=y
+CONFIG_SND_SOC_SOF_IMX8=m
+CONFIG_SND_SOC_SOF_IMX8M=m
+CONFIG_SND_SOC_SOF_IMX8ULP=m
+CONFIG_SND_SOC_AK4613=m
+CONFIG_SND_SOC_BT_SCO=y
+CONFIG_SND_SOC_CROS_EC_CODEC=m
+CONFIG_SND_SOC_CS42XX8_I2C=y
+CONFIG_SND_SOC_DMIC=m
+CONFIG_SND_SOC_ES7134=m
+CONFIG_SND_SOC_ES7241=m
+CONFIG_SND_SOC_GTM601=m
+CONFIG_SND_SOC_MAX98357A=m
+CONFIG_SND_SOC_MAX98927=m
+CONFIG_SND_SOC_MSM8916_WCD_ANALOG=m
+CONFIG_SND_SOC_MSM8916_WCD_DIGITAL=m
+CONFIG_SND_SOC_PCM3168A_I2C=m
+CONFIG_SND_SOC_RT5659=m
+CONFIG_SND_SOC_SIMPLE_AMPLIFIER=m
+CONFIG_SND_SOC_SIMPLE_MUX=m
+CONFIG_SND_SOC_SPDIF=m
+CONFIG_SND_SOC_TAS571X=m
+CONFIG_SND_SOC_WCD934X=m
+CONFIG_SND_SOC_WM8524=y
+CONFIG_SND_SOC_WM8904=m
+CONFIG_SND_SOC_WM8960=m
+CONFIG_SND_SOC_WM8962=m
+CONFIG_SND_SOC_WSA881X=m
+CONFIG_SND_SOC_RPMSG_WM8960=m
+CONFIG_SND_SOC_RPMSG_AK4497=m
+CONFIG_SND_SOC_LPASS_WSA_MACRO=m
+CONFIG_SND_SOC_LPASS_VA_MACRO=m
+CONFIG_SND_SIMPLE_CARD=y
+CONFIG_SND_AUDIO_GRAPH_CARD=y
+CONFIG_HID_A4TECH=y
+CONFIG_HID_APPLE=y
+CONFIG_HID_BELKIN=y
+CONFIG_HID_CHERRY=y
+CONFIG_HID_CHICONY=y
+CONFIG_HID_CYPRESS=y
+CONFIG_HID_EZKEY=y
+CONFIG_HID_ITE=y
+CONFIG_HID_KENSINGTON=y
+CONFIG_HID_LOGITECH=y
+CONFIG_HID_REDRAGON=y
+CONFIG_HID_MICROSOFT=y
+CONFIG_HID_MONTEREY=y
+CONFIG_HID_MULTITOUCH=m
+CONFIG_I2C_HID_ACPI=m
+CONFIG_I2C_HID_OF=m
+CONFIG_USB_CONN_GPIO=y
+CONFIG_USB=y
+CONFIG_USB_OTG=y
+CONFIG_USB_XHCI_HCD=y
+CONFIG_USB_XHCI_PCI_RENESAS=m
+CONFIG_USB_EHCI_HCD=y
+CONFIG_USB_EHCI_HCD_PLATFORM=y
+CONFIG_USB_OHCI_HCD=y
+CONFIG_USB_OHCI_HCD_PLATFORM=y
+CONFIG_USB_HCD_TEST_MODE=y
+CONFIG_USB_ACM=m
+CONFIG_USB_STORAGE=y
+CONFIG_USB_UAS=y
+CONFIG_USB_CDNS_SUPPORT=y
+CONFIG_USB_CDNS3=y
+CONFIG_USB_CDNS3_GADGET=y
+CONFIG_USB_CDNS3_HOST=y
+CONFIG_USB_MUSB_HDRC=y
+CONFIG_USB_DWC3=y
+CONFIG_USB_DWC2=y
+CONFIG_USB_CHIPIDEA=y
+CONFIG_USB_CHIPIDEA_UDC=y
+CONFIG_USB_CHIPIDEA_HOST=y
+CONFIG_USB_ISP1760=y
+CONFIG_USB_SERIAL=y
+CONFIG_USB_SERIAL_CONSOLE=y
+CONFIG_USB_SERIAL_GENERIC=y
+CONFIG_USB_SERIAL_SIMPLE=y
+CONFIG_USB_SERIAL_CP210X=m
+CONFIG_USB_SERIAL_FTDI_SIO=y
+CONFIG_USB_SERIAL_OPTION=m
+CONFIG_USB_TEST=m
+CONFIG_USB_EHSET_TEST_FIXTURE=y
+CONFIG_USB_HSIC_USB3503=y
+CONFIG_NOP_USB_XCEIV=y
+CONFIG_USB_MXS_PHY=y
+CONFIG_USB_ULPI=y
+CONFIG_USB_GADGET=y
+CONFIG_USB_SNP_UDC_PLAT=y
+CONFIG_USB_BDC_UDC=y
+CONFIG_USB_CONFIGFS=y
+CONFIG_USB_CONFIGFS_SERIAL=y
+CONFIG_USB_CONFIGFS_ACM=y
+CONFIG_USB_CONFIGFS_OBEX=y
+CONFIG_USB_CONFIGFS_NCM=y
+CONFIG_USB_CONFIGFS_ECM=y
+CONFIG_USB_CONFIGFS_ECM_SUBSET=y
+CONFIG_USB_CONFIGFS_RNDIS=y
+CONFIG_USB_CONFIGFS_EEM=y
+CONFIG_USB_CONFIGFS_MASS_STORAGE=y
+CONFIG_USB_CONFIGFS_F_LB_SS=y
+CONFIG_USB_CONFIGFS_F_FS=y
+CONFIG_USB_CONFIGFS_F_UAC1=y
+CONFIG_USB_CONFIGFS_F_UAC1_LEGACY=y
+CONFIG_USB_CONFIGFS_F_UAC2=y
+CONFIG_USB_CONFIGFS_F_MIDI=y
+CONFIG_USB_CONFIGFS_F_HID=y
+CONFIG_USB_CONFIGFS_F_UVC=y
+CONFIG_USB_ZERO=m
+CONFIG_USB_AUDIO=m
+CONFIG_USB_ETH=m
+CONFIG_USB_MASS_STORAGE=m
+CONFIG_USB_G_SERIAL=m
+CONFIG_TYPEC=y
+CONFIG_TYPEC_TCPM=y
+CONFIG_TYPEC_TCPCI=y
+CONFIG_TYPEC_FUSB302=m
+CONFIG_TYPEC_TPS6598X=m
+CONFIG_TYPEC_HD3SS3220=m
+CONFIG_TYPEC_SWITCH_GPIO=y
+CONFIG_MMC=y
+CONFIG_MMC_BLOCK_MINORS=32
+CONFIG_MMC_ARMMMCI=y
+CONFIG_MMC_SDHCI=y
+CONFIG_MMC_SDHCI_ACPI=y
+CONFIG_MMC_SDHCI_PLTFM=y
+CONFIG_MMC_SDHCI_OF_ARASAN=y
+CONFIG_MMC_SDHCI_OF_ESDHC=y
+CONFIG_MMC_SDHCI_CADENCE=y
+CONFIG_MMC_SDHCI_ESDHC_IMX=y
+CONFIG_MMC_SDHCI_F_SDH30=y
+CONFIG_MMC_SPI=y
+CONFIG_MMC_DW=y
+CONFIG_MMC_DW_EXYNOS=y
+CONFIG_MMC_DW_HI3798CV200=y
+CONFIG_MMC_DW_K3=y
+CONFIG_MMC_MTK=y
+CONFIG_MMC_SDHCI_XENON=y
+CONFIG_SCSI_UFSHCD=y
+CONFIG_SCSI_UFSHCD_PLATFORM=y
+CONFIG_NEW_LEDS=y
+CONFIG_LEDS_CLASS=y
+CONFIG_LEDS_CLASS_MULTICOLOR=m
+CONFIG_LEDS_LM3692X=m
+CONFIG_LEDS_PCA9532=m
+CONFIG_LEDS_GPIO=y
+CONFIG_LEDS_PCA995X=m
+CONFIG_LEDS_PWM=y
+CONFIG_LEDS_SYSCON=y
+CONFIG_LEDS_TRIGGER_TIMER=y
+CONFIG_LEDS_TRIGGER_DISK=y
+CONFIG_LEDS_TRIGGER_HEARTBEAT=y
+CONFIG_LEDS_TRIGGER_CPU=y
+CONFIG_LEDS_TRIGGER_DEFAULT_ON=y
+CONFIG_LEDS_TRIGGER_PANIC=y
+CONFIG_EDAC=y
+CONFIG_EDAC_GHES=y
+CONFIG_EDAC_LAYERSCAPE=m
+CONFIG_EDAC_SYNOPSYS=y
+CONFIG_RTC_CLASS=y
+CONFIG_RTC_DRV_ABX80X=y
+CONFIG_RTC_DRV_PCF85363=m
+CONFIG_RTC_DRV_M41T80=m
+CONFIG_RTC_DRV_RX8581=m
+CONFIG_RTC_DRV_RV3028=m
+CONFIG_RTC_DRV_RV8803=m
+CONFIG_RTC_DRV_S5M=y
+CONFIG_RTC_DRV_DS3232=y
+CONFIG_RTC_DRV_PCF2127=m
+CONFIG_RTC_DRV_PCF2131=m
+CONFIG_RTC_DRV_EFI=y
+CONFIG_RTC_DRV_CROS_EC=y
+CONFIG_RTC_DRV_FSL_FTM_ALARM=m
+CONFIG_RTC_DRV_PL031=y
+CONFIG_RTC_DRV_SNVS=y
+CONFIG_RTC_DRV_BBNSM=y
+CONFIG_RTC_DRV_IMX_SC=y
+CONFIG_RTC_DRV_IMX_RPMSG=y
+CONFIG_DMADEVICES=y
+CONFIG_BCM_SBA_RAID=m
+CONFIG_FSL_EDMA=y
+CONFIG_FSL_QDMA=m
+CONFIG_FSL_EDMA_V3=y
+CONFIG_IMX_SDMA=y
+CONFIG_MV_XOR_V2=y
+CONFIG_MXS_DMA=y
+CONFIG_MXC_PXP_V3=y
+CONFIG_PL330_DMA=y
+CONFIG_QCOM_HIDMA_MGMT=y
+CONFIG_QCOM_HIDMA=y
+CONFIG_FSL_DPAA2_QDMA=m
+CONFIG_DMATEST=y
+CONFIG_DMABUF_HEAPS=y
+CONFIG_DMABUF_HEAPS_SYSTEM=y
+CONFIG_DMABUF_HEAPS_CMA=y
+CONFIG_DMABUF_HEAPS_DSP=y
+CONFIG_UIO_PCI_GENERIC=y
+CONFIG_UIO_IVSHMEM=y
+CONFIG_VFIO=y
+CONFIG_VFIO_PCI=y
+CONFIG_VFIO_FSL_MC=y
+CONFIG_VIRTIO_PCI=y
+CONFIG_VIRTIO_BALLOON=y
+CONFIG_VIRTIO_MMIO=y
+CONFIG_VIRTIO_IVSHMEM=y
+CONFIG_XEN_GNTDEV=y
+CONFIG_XEN_GRANT_DEV_ALLOC=y
+CONFIG_STAGING=y
+CONFIG_STAGING_MEDIA=y
+CONFIG_VIDEO_IMX_CAPTURE=y
+CONFIG_MHDP_HDMIRX=y
+CONFIG_MHDP_HDMIRX_CEC=y
+CONFIG_FSL_DPAA2=y
+CONFIG_FSL_PPFE=y
+CONFIG_FSL_PPFE_UTIL_DISABLED=y
+CONFIG_ETHOSU=y
+CONFIG_CHROME_PLATFORMS=y
+CONFIG_CROS_EC=y
+CONFIG_CROS_EC_I2C=y
+CONFIG_CROS_EC_SPI=y
+CONFIG_CROS_EC_CHARDEV=m
+CONFIG_CLK_VEXPRESS_OSC=y
+CONFIG_COMMON_CLK_SCMI=y
+CONFIG_COMMON_CLK_SCPI=y
+CONFIG_COMMON_CLK_CS2000_CP=y
+CONFIG_COMMON_CLK_FSL_SAI=y
+CONFIG_COMMON_CLK_S2MPS11=y
+CONFIG_COMMON_CLK_XGENE=y
+CONFIG_COMMON_CLK_PWM=y
+CONFIG_COMMON_CLK_VC5=y
+CONFIG_CLK_IMX91=y
+CONFIG_CLK_IMX93=y
+CONFIG_HWSPINLOCK=y
+CONFIG_ARM_MHU=y
+CONFIG_IMX_MBOX=y
+CONFIG_PLATFORM_MHU=y
+CONFIG_IOMMU_IO_PGTABLE_ARMV7S=y
+CONFIG_ARM_SMMU=y
+CONFIG_ARM_SMMU_V3=y
+CONFIG_REMOTEPROC=y
+CONFIG_IMX_REMOTEPROC=y
+CONFIG_IMX_DSP_REMOTEPROC=m
+CONFIG_RPMSG_CHAR=m
+CONFIG_RPMSG_CTRL=m
+CONFIG_RPMSG_QCOM_GLINK_RPM=y
+CONFIG_SOUNDWIRE=m
+CONFIG_SOUNDWIRE_QCOM=m
+CONFIG_SOC_BRCMSTB=y
+CONFIG_FSL_DPAA=y
+CONFIG_FSL_MC_DPIO=y
+CONFIG_FSL_RCPM=y
+CONFIG_FSL_QIXIS=y
+CONFIG_SOC_TI=y
+CONFIG_EXTCON_PTN5150=m
+CONFIG_EXTCON_USB_GPIO=y
+CONFIG_EXTCON_USBC_CROS_EC=y
+CONFIG_IIO=y
+CONFIG_FXLS8962AF_I2C=m
+CONFIG_IMX8QXP_ADC=y
+CONFIG_IMX93_ADC=y
+CONFIG_MAX9611=m
+CONFIG_QCOM_SPMI_VADC=m
+CONFIG_QCOM_SPMI_ADC5=m
+CONFIG_IIO_CROS_EC_SENSORS_CORE=m
+CONFIG_IIO_CROS_EC_SENSORS=m
+CONFIG_FXAS21002C=y
+CONFIG_FXOS8700_I2C=y
+CONFIG_RPMSG_IIO_PEDOMETER=m
+CONFIG_IIO_ST_LSM6DSX=y
+CONFIG_IIO_CROS_EC_LIGHT_PROX=m
+CONFIG_SENSORS_ISL29018=y
+CONFIG_VCNL4000=m
+CONFIG_IIO_ST_MAGN_3AXIS=m
+CONFIG_IIO_CROS_EC_BARO=m
+CONFIG_MPL3115=y
+CONFIG_PWM=y
+CONFIG_PWM_ADP5585=y
+CONFIG_PWM_CROS_EC=m
+CONFIG_PWM_FSL_FTM=m
+CONFIG_PWM_IMX27=y
+CONFIG_PWM_IMX_TPM=y
+CONFIG_PWM_RPCHIP=y
+CONFIG_PWM_SL28CPLD=m
+CONFIG_SL28CPLD_INTC=y
+CONFIG_RESET_IMX7=y
+CONFIG_RESET_IMX8ULP_SIM=y
+CONFIG_PHY_MIXEL_LVDS=y
+CONFIG_PHY_MIXEL_LVDS_COMBO=y
+CONFIG_PHY_CADENCE_SALVO=y
+CONFIG_PHY_FSL_IMX8MP_LVDS=y
+CONFIG_PHY_FSL_IMX93_MIPI_DPHY=y
+CONFIG_PHY_MIXEL_MIPI_DPHY=y
+CONFIG_PHY_FSL_IMX8M_PCIE=y
+CONFIG_PHY_SAMSUNG_HDMI_PHY=y
+CONFIG_PHY_QCOM_USB_HS=y
+CONFIG_PHY_SAMSUNG_USB2=y
+CONFIG_ARM_CCI_PMU=m
+CONFIG_ARM_CCN=m
+CONFIG_ARM_CMN=m
+CONFIG_ARM_SMMU_V3_PMU=m
+CONFIG_ARM_DSU_PMU=m
+CONFIG_FSL_IMX8_DDR_PMU=y
+CONFIG_FSL_IMX9_DDR_PMU=y
+CONFIG_ARM_SPE_PMU=m
+CONFIG_ARM_DMC620_PMU=m
+CONFIG_HISI_PMU=y
+CONFIG_NVMEM_IMX_OCOTP=y
+CONFIG_NVMEM_IMX_OCOTP_SCU=y
+CONFIG_NVMEM_RMEM=m
+CONFIG_FPGA=y
+CONFIG_FPGA_BRIDGE=m
+CONFIG_ALTERA_FREEZE_BRIDGE=m
+CONFIG_FPGA_REGION=m
+CONFIG_OF_FPGA_REGION=m
+CONFIG_TEE=y
+CONFIG_OPTEE=y
+CONFIG_MUX_MMIO=y
+CONFIG_SLIM_QCOM_CTRL=m
+CONFIG_MXC_SIM=y
+CONFIG_MXC_GPU_VIV=y
+CONFIG_MXC_EMVSIM=y
+CONFIG_EXT2_FS=y
+CONFIG_EXT3_FS=y
+CONFIG_EXT4_FS_POSIX_ACL=y
+CONFIG_BTRFS_FS=m
+CONFIG_BTRFS_FS_POSIX_ACL=y
+CONFIG_FANOTIFY=y
+CONFIG_FANOTIFY_ACCESS_PERMISSIONS=y
+CONFIG_QUOTA=y
+CONFIG_AUTOFS_FS=y
+CONFIG_FUSE_FS=m
+CONFIG_CUSE=m
+CONFIG_OVERLAY_FS=m
+CONFIG_VFAT_FS=y
+CONFIG_TMPFS=y
+CONFIG_TMPFS_POSIX_ACL=y
+CONFIG_HUGETLBFS=y
+CONFIG_EFIVAR_FS=y
+CONFIG_JFFS2_FS=y
+CONFIG_UBIFS_FS=y
+CONFIG_SQUASHFS=y
+CONFIG_SQUASHFS_XZ=y
+CONFIG_NFS_FS=y
+CONFIG_NFS_V4=y
+CONFIG_NFS_V4_1=y
+CONFIG_NFS_V4_2=y
+CONFIG_ROOT_NFS=y
+CONFIG_9P_FS=y
+CONFIG_NLS_CODEPAGE_437=y
+CONFIG_NLS_ISO8859_1=y
+CONFIG_TRUSTED_KEYS=m
+CONFIG_SECURITY=y
+CONFIG_CRYPTO_USER=y
+CONFIG_CRYPTO_TEST=m
+CONFIG_CRYPTO_ANUBIS=m
+CONFIG_CRYPTO_ARIA=m
+CONFIG_CRYPTO_BLOWFISH=m
+CONFIG_CRYPTO_CAMELLIA=m
+CONFIG_CRYPTO_CAST5=m
+CONFIG_CRYPTO_CAST6=m
+CONFIG_CRYPTO_FCRYPT=m
+CONFIG_CRYPTO_KHAZAD=m
+CONFIG_CRYPTO_SEED=m
+CONFIG_CRYPTO_SERPENT=m
+CONFIG_CRYPTO_TEA=m
+CONFIG_CRYPTO_TWOFISH=m
+CONFIG_CRYPTO_ARC4=m
+CONFIG_CRYPTO_CFB=m
+CONFIG_CRYPTO_CTS=m
+CONFIG_CRYPTO_LRW=m
+CONFIG_CRYPTO_OFB=m
+CONFIG_CRYPTO_PCBC=m
+CONFIG_CRYPTO_CHACHA20POLY1305=m
+CONFIG_CRYPTO_ECHAINIV=y
+CONFIG_CRYPTO_TLS=m
+CONFIG_CRYPTO_MD4=m
+CONFIG_CRYPTO_RMD160=m
+CONFIG_CRYPTO_STREEBOG=m
+CONFIG_CRYPTO_VMAC=m
+CONFIG_CRYPTO_WP512=m
+CONFIG_CRYPTO_XCBC=m
+CONFIG_CRYPTO_ANSI_CPRNG=y
+CONFIG_CRYPTO_USER_API_HASH=m
+CONFIG_CRYPTO_USER_API_SKCIPHER=m
+CONFIG_CRYPTO_USER_API_RNG=m
+CONFIG_CRYPTO_USER_API_AEAD=m
+CONFIG_CRYPTO_CHACHA20_NEON=m
+CONFIG_CRYPTO_GHASH_ARM64_CE=y
+CONFIG_CRYPTO_SHA1_ARM64_CE=y
+CONFIG_CRYPTO_SHA2_ARM64_CE=y
+CONFIG_CRYPTO_SHA512_ARM64_CE=m
+CONFIG_CRYPTO_SHA3_ARM64=m
+CONFIG_CRYPTO_SM3_ARM64_CE=m
+CONFIG_CRYPTO_POLYVAL_ARM64_CE=m
+CONFIG_CRYPTO_AES_ARM64_CE_BLK=y
+CONFIG_CRYPTO_AES_ARM64_BS=m
+CONFIG_CRYPTO_AES_ARM64_CE_CCM=y
+CONFIG_CRYPTO_CRCT10DIF_ARM64_CE=m
+CONFIG_CRYPTO_DEV_FSL_CAAM_SECVIO=m
+CONFIG_CRYPTO_DEV_FSL_CAAM=m
+CONFIG_CRYPTO_DEV_FSL_CAAM_SM_TEST=m
+CONFIG_CRYPTO_DEV_FSL_DPAA2_CAAM=m
+CONFIG_CRYPTO_DEV_CCREE=m
+CONFIG_CRYPTO_DEV_HISI_SEC2=m
+CONFIG_CRYPTO_DEV_HISI_ZIP=m
+CONFIG_CRYPTO_DEV_HISI_HPRE=m
+CONFIG_CRYPTO_DEV_HISI_TRNG=m
+CONFIG_CRYPTO_DEV_AMLOGIC_GXL=m
+CONFIG_INDIRECT_PIO=y
+CONFIG_CRC_CCITT=m
+CONFIG_CRC8=y
+CONFIG_DMA_CMA=y
+CONFIG_CMA_SIZE_MBYTES=32
+CONFIG_PRINTK_TIME=y
+CONFIG_DEBUG_INFO_DWARF_TOOLCHAIN_DEFAULT=y
+CONFIG_DEBUG_INFO_REDUCED=y
+CONFIG_MAGIC_SYSRQ=y
+CONFIG_DEBUG_FS=y
+CONFIG_CORESIGHT=y
+CONFIG_CORESIGHT_LINK_AND_SINK_TMC=y
+CONFIG_CORESIGHT_CATU=m
+CONFIG_CORESIGHT_SINK_TPIU=m
+CONFIG_CORESIGHT_SINK_ETBV10=m
+CONFIG_CORESIGHT_SOURCE_ETM4X=y
+CONFIG_CORESIGHT_STM=m
+CONFIG_CORESIGHT_CPU_DEBUG=m
+CONFIG_CORESIGHT_CTI=m
+CONFIG_MEMTEST=y
diff --git a/arch/arm64/configs/compulab-mx95_defconfig b/arch/arm64/configs/compulab-mx95_defconfig
new file mode 100644
index 000000000000..cc4760a8a0ee
--- /dev/null
+++ b/arch/arm64/configs/compulab-mx95_defconfig
@@ -0,0 +1,1171 @@
+CONFIG_SYSVIPC=y
+CONFIG_POSIX_MQUEUE=y
+CONFIG_AUDIT=y
+CONFIG_NO_HZ_IDLE=y
+CONFIG_HIGH_RES_TIMERS=y
+CONFIG_BPF_SYSCALL=y
+CONFIG_BPF_JIT=y
+CONFIG_PREEMPT=y
+CONFIG_IRQ_TIME_ACCOUNTING=y
+CONFIG_BSD_PROCESS_ACCT=y
+CONFIG_BSD_PROCESS_ACCT_V3=y
+CONFIG_TASKSTATS=y
+CONFIG_TASK_XACCT=y
+CONFIG_TASK_IO_ACCOUNTING=y
+CONFIG_IKCONFIG=y
+CONFIG_IKCONFIG_PROC=y
+CONFIG_NUMA_BALANCING=y
+CONFIG_MEMCG=y
+CONFIG_BLK_CGROUP=y
+CONFIG_CGROUP_PIDS=y
+CONFIG_CGROUP_FREEZER=y
+CONFIG_CGROUP_HUGETLB=y
+CONFIG_CPUSETS=y
+CONFIG_CGROUP_DEVICE=y
+CONFIG_CGROUP_CPUACCT=y
+CONFIG_CGROUP_PERF=y
+CONFIG_CGROUP_BPF=y
+CONFIG_USER_NS=y
+CONFIG_SCHED_AUTOGROUP=y
+CONFIG_RELAY=y
+CONFIG_BLK_DEV_INITRD=y
+CONFIG_KALLSYMS_ALL=y
+CONFIG_PROFILING=y
+CONFIG_KEXEC=y
+CONFIG_KEXEC_FILE=y
+CONFIG_CRASH_DUMP=y
+CONFIG_ARCH_KEEMBAY=y
+CONFIG_ARCH_NXP=y
+CONFIG_ARCH_LAYERSCAPE=y
+CONFIG_ARCH_MXC=y
+CONFIG_ARCH_S32=y
+CONFIG_SOC_S32V234=y
+CONFIG_ARM64_VA_BITS_48=y
+CONFIG_SCHED_MC=y
+CONFIG_SCHED_SMT=y
+CONFIG_NUMA=y
+CONFIG_XEN=y
+CONFIG_ARCH_FORCE_MAX_ORDER=13
+CONFIG_COMPAT=y
+CONFIG_RANDOMIZE_BASE=y
+# CONFIG_DMI is not set
+CONFIG_PM_DEBUG=y
+CONFIG_PM_TEST_SUSPEND=y
+CONFIG_WQ_POWER_EFFICIENT_DEFAULT=y
+CONFIG_ENERGY_MODEL=y
+CONFIG_ARM_PSCI_CPUIDLE=y
+CONFIG_CPU_FREQ=y
+CONFIG_CPU_FREQ_STAT=y
+CONFIG_CPU_FREQ_DEFAULT_GOV_ONDEMAND=y
+CONFIG_CPU_FREQ_GOV_POWERSAVE=y
+CONFIG_CPU_FREQ_GOV_USERSPACE=y
+CONFIG_CPU_FREQ_GOV_CONSERVATIVE=y
+CONFIG_CPU_FREQ_GOV_SCHEDUTIL=y
+CONFIG_CPUFREQ_DT=y
+CONFIG_ACPI_CPPC_CPUFREQ=m
+CONFIG_ARM_SCPI_CPUFREQ=y
+CONFIG_ARM_IMX_CPUFREQ_DT=y
+CONFIG_ARM_SCMI_CPUFREQ=y
+CONFIG_QORIQ_CPUFREQ=y
+CONFIG_ACPI=y
+CONFIG_ACPI_APEI=y
+CONFIG_ACPI_APEI_GHES=y
+CONFIG_ACPI_APEI_MEMORY_FAILURE=y
+CONFIG_ACPI_APEI_EINJ=y
+CONFIG_VIRTUALIZATION=y
+CONFIG_KVM=y
+CONFIG_JUMP_LABEL=y
+CONFIG_MODULES=y
+CONFIG_MODULE_UNLOAD=y
+CONFIG_MODVERSIONS=y
+# CONFIG_CORE_DUMP_DEFAULT_ELF_HEADERS is not set
+# CONFIG_COMPAT_BRK is not set
+CONFIG_KSM=y
+CONFIG_MEMORY_FAILURE=y
+CONFIG_TRANSPARENT_HUGEPAGE=y
+CONFIG_NET=y
+CONFIG_PACKET=y
+CONFIG_TLS=y
+CONFIG_TLS_DEVICE=y
+CONFIG_IP_MULTICAST=y
+CONFIG_IP_PNP=y
+CONFIG_IP_PNP_DHCP=y
+CONFIG_IP_PNP_BOOTP=y
+CONFIG_IPV6_SIT=m
+CONFIG_NETFILTER=y
+CONFIG_BRIDGE_NETFILTER=m
+CONFIG_NETFILTER_NETLINK_OSF=m
+CONFIG_NF_CONNTRACK=m
+CONFIG_NF_CONNTRACK_EVENTS=y
+CONFIG_NF_TABLES=y
+CONFIG_NF_TABLES_INET=y
+CONFIG_NF_TABLES_NETDEV=y
+CONFIG_NFT_CT=m
+CONFIG_NFT_MASQ=m
+CONFIG_NFT_NAT=m
+CONFIG_NFT_COMPAT=m
+CONFIG_NFT_DUP_NETDEV=m
+CONFIG_NFT_FWD_NETDEV=m
+CONFIG_NF_FLOW_TABLE=m
+CONFIG_NETFILTER_XT_MARK=m
+CONFIG_NETFILTER_XT_TARGET_CHECKSUM=m
+CONFIG_NETFILTER_XT_TARGET_LOG=m
+CONFIG_NETFILTER_XT_MATCH_ADDRTYPE=m
+CONFIG_NETFILTER_XT_MATCH_CONNTRACK=m
+CONFIG_NETFILTER_XT_MATCH_IPVS=m
+CONFIG_IP_VS=m
+CONFIG_NF_SOCKET_IPV4=m
+CONFIG_NF_TPROXY_IPV4=m
+CONFIG_IP_NF_IPTABLES=m
+CONFIG_IP_NF_FILTER=m
+CONFIG_IP_NF_TARGET_REJECT=m
+CONFIG_IP_NF_NAT=m
+CONFIG_IP_NF_TARGET_MASQUERADE=m
+CONFIG_IP_NF_MANGLE=m
+CONFIG_NF_SOCKET_IPV6=m
+CONFIG_NF_TPROXY_IPV6=m
+CONFIG_IP6_NF_IPTABLES=m
+CONFIG_IP6_NF_FILTER=m
+CONFIG_IP6_NF_TARGET_REJECT=m
+CONFIG_IP6_NF_MANGLE=m
+CONFIG_IP6_NF_NAT=m
+CONFIG_IP6_NF_TARGET_MASQUERADE=m
+CONFIG_NF_TABLES_BRIDGE=m
+CONFIG_BRIDGE_NF_EBTABLES=m
+CONFIG_BRIDGE=y
+CONFIG_BRIDGE_VLAN_FILTERING=y
+CONFIG_NET_DSA=m
+CONFIG_VLAN_8021Q_GVRP=y
+CONFIG_VLAN_8021Q_MVRP=y
+CONFIG_LLC2=y
+CONFIG_NET_SCHED=y
+CONFIG_NET_SCH_MULTIQ=y
+CONFIG_NET_SCH_CBS=y
+CONFIG_NET_SCH_ETF=y
+CONFIG_NET_SCH_TAPRIO=y
+CONFIG_NET_SCH_MQPRIO=y
+CONFIG_NET_SCH_INGRESS=y
+CONFIG_NET_CLS_BASIC=y
+CONFIG_NET_CLS_U32=y
+CONFIG_NET_CLS_FLOWER=y
+CONFIG_NET_CLS_ACT=y
+CONFIG_NET_ACT_POLICE=y
+CONFIG_NET_ACT_GACT=m
+CONFIG_NET_ACT_MIRRED=m
+CONFIG_NET_ACT_SKBEDIT=y
+CONFIG_NET_ACT_GATE=y
+CONFIG_TSN=y
+CONFIG_VSOCKETS=y
+CONFIG_VIRTIO_VSOCKETS=y
+CONFIG_QRTR=m
+CONFIG_QRTR_SMD=m
+CONFIG_QRTR_TUN=m
+CONFIG_NET_PKTGEN=m
+CONFIG_CAN=m
+CONFIG_BT=y
+CONFIG_BT_RFCOMM=y
+CONFIG_BT_RFCOMM_TTY=y
+CONFIG_BT_BNEP=y
+CONFIG_BT_BNEP_MC_FILTER=y
+CONFIG_BT_BNEP_PROTO_FILTER=y
+CONFIG_BT_HIDP=y
+CONFIG_BT_LEDS=y
+# CONFIG_BT_DEBUGFS is not set
+CONFIG_BT_HCIBTUSB=m
+CONFIG_BT_HCIUART=y
+CONFIG_BT_HCIUART_BCSP=y
+CONFIG_BT_HCIUART_ATH3K=y
+CONFIG_BT_HCIUART_LL=y
+CONFIG_BT_HCIUART_3WIRE=y
+CONFIG_BT_HCIUART_BCM=y
+CONFIG_BT_HCIUART_QCA=y
+CONFIG_BT_HCIVHCI=y
+CONFIG_BT_NXPUART=m
+CONFIG_CFG80211=y
+CONFIG_NL80211_TESTMODE=y
+CONFIG_CFG80211_WEXT=y
+CONFIG_MAC80211=y
+CONFIG_MAC80211_LEDS=y
+CONFIG_NET_9P=y
+CONFIG_NET_9P_VIRTIO=y
+CONFIG_NFC=m
+CONFIG_NFC_NCI=m
+CONFIG_NFC_S3FWRN5_I2C=m
+CONFIG_PCI=y
+CONFIG_PCIEPORTBUS=y
+CONFIG_PCI_IOV=y
+CONFIG_PCI_PASID=y
+CONFIG_HOTPLUG_PCI=y
+CONFIG_HOTPLUG_PCI_ACPI=y
+CONFIG_PCIE_ALTERA=y
+CONFIG_PCIE_ALTERA_MSI=y
+CONFIG_PCI_HOST_THUNDER_PEM=y
+CONFIG_PCI_HOST_THUNDER_ECAM=y
+CONFIG_PCI_HOST_GENERIC=y
+CONFIG_PCI_XGENE=y
+CONFIG_PCI_NXP_RPMSG=y
+CONFIG_PCI_MESON=m
+CONFIG_PCI_IMX6_HOST=y
+CONFIG_PCI_IMX6_EP=y
+CONFIG_PCI_LAYERSCAPE=y
+CONFIG_PCI_HISI=y
+CONFIG_PCIE_KIRIN=y
+CONFIG_PCIE_LAYERSCAPE_GEN4=y
+CONFIG_PCI_ENDPOINT=y
+CONFIG_PCI_ENDPOINT_CONFIGFS=y
+CONFIG_PCI_EPF_TEST=y
+CONFIG_DEVTMPFS=y
+CONFIG_DEVTMPFS_MOUNT=y
+CONFIG_FW_LOADER_USER_HELPER=y
+CONFIG_FW_LOADER_USER_HELPER_FALLBACK=y
+CONFIG_BRCMSTB_GISB_ARB=y
+CONFIG_VEXPRESS_CONFIG=y
+CONFIG_FSL_MC_UAPI_SUPPORT=y
+CONFIG_ARM_SCMI_PROTOCOL=y
+CONFIG_ARM_SCMI_POWER_CONTROL=y
+CONFIG_IMX_SCMI_BBM_CONTROL=y
+CONFIG_IMX_SCMI_MISC_CONTROL=y
+CONFIG_ARM_SCPI_PROTOCOL=y
+CONFIG_EFI_CAPSULE_LOADER=y
+CONFIG_IMX_DSP=y
+CONFIG_IMX_SCU=y
+CONFIG_IMX_SCU_PD=y
+CONFIG_IMX_SEC_ENCLAVE=y
+CONFIG_IMX_ISPMU=m
+CONFIG_GNSS=m
+CONFIG_GNSS_MTK_SERIAL=m
+CONFIG_MTD=y
+CONFIG_MTD_CMDLINE_PARTS=y
+CONFIG_MTD_BLOCK=y
+CONFIG_MTD_CFI=y
+CONFIG_MTD_CFI_ADV_OPTIONS=y
+CONFIG_MTD_CFI_INTELEXT=y
+CONFIG_MTD_CFI_AMDSTD=y
+CONFIG_MTD_CFI_STAA=y
+CONFIG_MTD_PHYSMAP=y
+CONFIG_MTD_PHYSMAP_OF=y
+CONFIG_MTD_DATAFLASH=y
+CONFIG_MTD_SST25L=y
+CONFIG_MTD_RAW_NAND=y
+CONFIG_MTD_NAND_DENALI_DT=y
+CONFIG_MTD_NAND_GPMI_NAND=y
+CONFIG_MTD_NAND_FSL_IFC=y
+CONFIG_MTD_SPI_NAND=y
+CONFIG_MTD_SPI_NOR=y
+# CONFIG_MTD_SPI_NOR_USE_4K_SECTORS is not set
+CONFIG_MTD_UBI=y
+CONFIG_BLK_DEV_LOOP=y
+CONFIG_BLK_DEV_NBD=m
+CONFIG_XEN_BLKDEV_BACKEND=m
+CONFIG_VIRTIO_BLK=y
+CONFIG_BLK_DEV_NVME=y
+CONFIG_SRAM=y
+CONFIG_PCI_ENDPOINT_TEST=y
+CONFIG_EEPROM_AT24=m
+CONFIG_EEPROM_AT25=m
+CONFIG_UACCE=m
+# CONFIG_SCSI_PROC_FS is not set
+CONFIG_BLK_DEV_SD=y
+CONFIG_SCSI_SAS_ATA=y
+CONFIG_SCSI_HISI_SAS=y
+CONFIG_SCSI_HISI_SAS_PCI=y
+CONFIG_MEGARAID_SAS=y
+CONFIG_SCSI_MPT3SAS=m
+CONFIG_ATA=y
+CONFIG_SATA_AHCI=y
+CONFIG_SATA_AHCI_PLATFORM=y
+CONFIG_AHCI_IMX=y
+CONFIG_AHCI_CEVA=y
+CONFIG_AHCI_QORIQ=y
+CONFIG_SATA_SIL24=y
+CONFIG_PATA_OF_PLATFORM=y
+CONFIG_MD=y
+CONFIG_BLK_DEV_MD=m
+CONFIG_BLK_DEV_DM=m
+CONFIG_DM_CRYPT=m
+CONFIG_DM_MIRROR=m
+CONFIG_DM_ZERO=m
+CONFIG_NETDEVICES=y
+CONFIG_MACVLAN=m
+CONFIG_MACVTAP=m
+CONFIG_TUN=y
+CONFIG_VETH=m
+CONFIG_VIRTIO_NET=y
+CONFIG_NET_DSA_MSCC_FELIX=m
+CONFIG_NET_DSA_SJA1105=m
+CONFIG_NET_DSA_SJA1105_PTP=y
+CONFIG_NET_DSA_SJA1105_TAS=y
+CONFIG_NET_DSA_SJA1105_VL=y
+CONFIG_AMD_XGBE=y
+CONFIG_ATL1C=m
+CONFIG_BCMGENET=m
+CONFIG_BNX2X=m
+CONFIG_SYSTEMPORT=m
+CONFIG_MACB=y
+CONFIG_THUNDER_NIC_PF=y
+CONFIG_FEC=y
+CONFIG_FEC_UIO=y
+CONFIG_FSL_FMAN=y
+CONFIG_FSL_DPAA_ETH=y
+CONFIG_FSL_DPAA2_ETH=y
+CONFIG_FSL_DPAA2_MAC=y
+CONFIG_FSL_DPAA2_SWITCH=y
+CONFIG_FSL_ENETC=y
+CONFIG_FSL_ENETC4=y
+CONFIG_FSL_ENETC_VF=y
+CONFIG_FSL_NETC_PRB_IERB=y
+CONFIG_FSL_ENETC_QOS=y
+CONFIG_FSL_NTMP=y
+CONFIG_HIX5HD2_GMAC=y
+CONFIG_HNS_DSAF=y
+CONFIG_HNS_ENET=y
+CONFIG_HNS3=y
+CONFIG_HNS3_HCLGE=y
+CONFIG_HNS3_ENET=y
+CONFIG_E1000=y
+CONFIG_E1000E=y
+CONFIG_IGB=y
+CONFIG_IGBVF=y
+CONFIG_MVMDIO=y
+CONFIG_SKY2=y
+CONFIG_MLX4_EN=m
+CONFIG_MLX5_CORE=m
+CONFIG_MLX5_CORE_EN=y
+CONFIG_MSCC_OCELOT_SWITCH=y
+CONFIG_QCOM_EMAC=m
+CONFIG_RMNET=m
+CONFIG_SMC91X=y
+CONFIG_SMSC911X=y
+CONFIG_STMMAC_ETH=y
+CONFIG_DWMAC_GENERIC=m
+CONFIG_AQUANTIA_PHY=y
+CONFIG_BROADCOM_PHY=m
+CONFIG_BCM54140_PHY=m
+CONFIG_MARVELL_PHY=m
+CONFIG_MARVELL_10G_PHY=m
+CONFIG_MICREL_PHY=y
+CONFIG_MICROSEMI_PHY=y
+CONFIG_NXP_C45_TJA11XX_PHY=y
+CONFIG_NXP_TJA11XX_PHY=y
+CONFIG_AT803X_PHY=y
+CONFIG_REALTEK_PHY=y
+CONFIG_ROCKCHIP_PHY=y
+CONFIG_VITESSE_PHY=y
+CONFIG_CAN_FLEXCAN=m
+CONFIG_MDIO_BITBANG=y
+CONFIG_MDIO_BUS_MUX_MULTIPLEXER=y
+CONFIG_MDIO_BUS_MUX_MMIOREG=y
+CONFIG_USB_PEGASUS=m
+CONFIG_USB_RTL8150=m
+CONFIG_USB_RTL8152=y
+CONFIG_USB_LAN78XX=m
+CONFIG_USB_USBNET=y
+CONFIG_USB_NET_AX8817X=m
+CONFIG_USB_NET_AX88179_178A=m
+CONFIG_USB_NET_CDCETHER=m
+CONFIG_USB_NET_CDC_NCM=m
+CONFIG_USB_NET_DM9601=m
+CONFIG_USB_NET_SR9800=m
+CONFIG_USB_NET_SMSC75XX=m
+CONFIG_USB_NET_SMSC95XX=m
+CONFIG_USB_NET_NET1080=m
+CONFIG_USB_NET_PLUSB=m
+CONFIG_USB_NET_MCS7830=m
+CONFIG_USB_NET_CDC_SUBSET=m
+CONFIG_USB_NET_ZAURUS=m
+CONFIG_HOSTAP=y
+CONFIG_WL18XX=m
+CONFIG_WLCORE_SDIO=m
+CONFIG_XEN_NETDEV_BACKEND=m
+CONFIG_IVSHMEM_NET=y
+CONFIG_INPUT_EVDEV=y
+CONFIG_KEYBOARD_ADC=m
+CONFIG_KEYBOARD_GPIO=y
+CONFIG_KEYBOARD_RPMSG=y
+CONFIG_KEYBOARD_SNVS_PWRKEY=y
+CONFIG_KEYBOARD_IMX_SC_KEY=y
+CONFIG_KEYBOARD_CROS_EC=y
+CONFIG_INPUT_TOUCHSCREEN=y
+CONFIG_TOUCHSCREEN_ATMEL_MXT=m
+CONFIG_TOUCHSCREEN_EXC3000=m
+CONFIG_TOUCHSCREEN_GOODIX=m
+CONFIG_TOUCHSCREEN_EDT_FT5X06=m
+CONFIG_TOUCHSCREEN_FTS=m
+CONFIG_TOUCHSCREEN_SYNAPTICS_DSX_I2C=m
+CONFIG_INPUT_MISC=y
+CONFIG_INPUT_BBNSM_PWRKEY=y
+CONFIG_INPUT_PWM_BEEPER=m
+CONFIG_INPUT_PWM_VIBRA=m
+# CONFIG_SERIO_SERPORT is not set
+CONFIG_SERIO_AMBAKMI=y
+CONFIG_LEGACY_PTY_COUNT=16
+CONFIG_SERIAL_8250=y
+CONFIG_SERIAL_8250_CONSOLE=y
+CONFIG_SERIAL_8250_EXTENDED=y
+CONFIG_SERIAL_8250_SHARE_IRQ=y
+CONFIG_SERIAL_8250_DW=y
+CONFIG_SERIAL_OF_PLATFORM=y
+CONFIG_SERIAL_AMBA_PL011=y
+CONFIG_SERIAL_AMBA_PL011_CONSOLE=y
+CONFIG_SERIAL_IMX=y
+CONFIG_SERIAL_IMX_CONSOLE=y
+CONFIG_SERIAL_XILINX_PS_UART=y
+CONFIG_SERIAL_XILINX_PS_UART_CONSOLE=y
+CONFIG_SERIAL_FSL_LPUART=y
+CONFIG_SERIAL_FSL_LPUART_CONSOLE=y
+CONFIG_SERIAL_FSL_LINFLEXUART=y
+CONFIG_SERIAL_FSL_LINFLEXUART_CONSOLE=y
+CONFIG_RPMSG_TTY=m
+CONFIG_SERIAL_DEV_BUS=y
+CONFIG_VIRTIO_CONSOLE=y
+CONFIG_IPMI_HANDLER=m
+CONFIG_IPMI_DEVICE_INTERFACE=m
+CONFIG_IPMI_SI=m
+CONFIG_TCG_TPM=y
+CONFIG_TCG_TIS_I2C_INFINEON=y
+CONFIG_I2C_CHARDEV=y
+CONFIG_I2C_MUX=y
+CONFIG_I2C_MUX_GPIO=y
+CONFIG_I2C_MUX_PCA954x=y
+CONFIG_I2C_DESIGNWARE_PLATFORM=y
+CONFIG_I2C_GPIO=m
+CONFIG_I2C_IMX=y
+CONFIG_I2C_IMX_LPI2C=y
+CONFIG_I2C_RK3X=y
+CONFIG_I2C_RPBUS=y
+CONFIG_I2C_CROS_EC_TUNNEL=y
+CONFIG_I2C_SLAVE_EEPROM=y
+CONFIG_I3C=y
+CONFIG_SVC_I3C_MASTER=y
+CONFIG_SPI=y
+CONFIG_SPI_CADENCE_QUADSPI=y
+CONFIG_SPI_DESIGNWARE=m
+CONFIG_SPI_DW_DMA=y
+CONFIG_SPI_DW_MMIO=m
+CONFIG_SPI_FSL_LPSPI=y
+CONFIG_SPI_FSL_QUADSPI=y
+CONFIG_SPI_NXP_FLEXSPI=y
+CONFIG_SPI_IMX=y
+CONFIG_SPI_FSL_DSPI=y
+CONFIG_SPI_PL022=y
+CONFIG_SPI_SPIDEV=y
+CONFIG_SPI_SLAVE=y
+CONFIG_SPI_SLAVE_TIME=y
+CONFIG_SPI_SLAVE_SYSTEM_CONTROL=y
+CONFIG_SPMI=y
+CONFIG_PPS_CLIENT_GPIO=y
+CONFIG_PINCTRL_MAX77620=y
+CONFIG_PINCTRL_SCMI=y
+CONFIG_PINCTRL_SINGLE=y
+CONFIG_PINCTRL_IMX8MM=y
+CONFIG_PINCTRL_IMX8MN=y
+CONFIG_PINCTRL_IMX8MP=y
+CONFIG_PINCTRL_IMX8MQ=y
+CONFIG_PINCTRL_IMX8QM=y
+CONFIG_PINCTRL_IMX8QXP=y
+CONFIG_PINCTRL_IMX8DXL=y
+CONFIG_PINCTRL_IMX8ULP=y
+CONFIG_PINCTRL_IMX93=y
+CONFIG_PINCTRL_S32V234=y
+CONFIG_GPIO_ALTERA=m
+CONFIG_GPIO_DWAPB=y
+CONFIG_GPIO_IMX_RPMSG=y
+CONFIG_GPIO_MB86S7X=y
+CONFIG_GPIO_MPC8XXX=y
+CONFIG_GPIO_MXC=y
+CONFIG_GPIO_PL061=y
+CONFIG_GPIO_WCD934X=m
+CONFIG_GPIO_XGENE=y
+CONFIG_GPIO_MAX732X=y
+CONFIG_GPIO_PCA953X=y
+CONFIG_GPIO_PCA953X_IRQ=y
+CONFIG_GPIO_ADP5585=y
+CONFIG_GPIO_BD9571MWV=m
+CONFIG_GPIO_MAX77620=y
+CONFIG_GPIO_SL28CPLD=m
+CONFIG_POWER_RESET_BRCMSTB=y
+CONFIG_POWER_RESET_XGENE=y
+CONFIG_POWER_RESET_SYSCON=y
+CONFIG_SYSCON_REBOOT_MODE=y
+CONFIG_BATTERY_SBS=m
+CONFIG_BATTERY_BQ27XXX=y
+CONFIG_BATTERY_MAX17042=m
+CONFIG_CHARGER_BQ25890=m
+CONFIG_CHARGER_BQ25980=m
+CONFIG_SENSORS_ARM_SCMI=y
+CONFIG_SENSORS_ARM_SCPI=y
+CONFIG_SENSORS_FP9931=y
+CONFIG_SENSORS_LM90=m
+CONFIG_SENSORS_PWM_FAN=m
+CONFIG_SENSORS_SL28CPLD=m
+CONFIG_SENSORS_INA2XX=m
+CONFIG_SENSORS_INA3221=m
+CONFIG_THERMAL_WRITABLE_TRIPS=y
+CONFIG_THERMAL_GOV_POWER_ALLOCATOR=y
+CONFIG_CPU_THERMAL=y
+CONFIG_THERMAL_EMULATION=y
+CONFIG_IMX_SC_THERMAL=y
+CONFIG_IMX8MM_THERMAL=y
+CONFIG_IMX91_THERMAL=y
+CONFIG_QORIQ_THERMAL=y
+CONFIG_WATCHDOG=y
+CONFIG_SL28CPLD_WATCHDOG=m
+CONFIG_ARM_SP805_WATCHDOG=y
+CONFIG_ARM_SBSA_WATCHDOG=y
+CONFIG_DW_WATCHDOG=y
+CONFIG_IMX2_WDT=y
+CONFIG_IMX_SC_WDT=y
+CONFIG_IMX7ULP_WDT=y
+CONFIG_ARM_SMC_WATCHDOG=y
+CONFIG_XEN_WDT=y
+CONFIG_MFD_ADP5585=y
+CONFIG_MFD_BD9571MWV=y
+CONFIG_MFD_AXP20X_I2C=y
+CONFIG_MFD_IMX_FLEXIO=y
+CONFIG_MFD_HI6421_PMIC=y
+CONFIG_MFD_FP9931=y
+CONFIG_MFD_MAX77620=y
+CONFIG_MFD_MAX96752=y
+CONFIG_MFD_MAX96752_I2C=y
+CONFIG_MFD_MAX96789=y
+CONFIG_MFD_MAX96789_I2C=y
+CONFIG_MFD_MT6397=y
+CONFIG_MFD_SEC_CORE=y
+CONFIG_MFD_SL28CPLD=y
+CONFIG_MFD_ROHM_BD718XX=y
+CONFIG_MFD_WCD934X=m
+CONFIG_REGULATOR_FIXED_VOLTAGE=y
+CONFIG_REGULATOR_AXP20X=y
+CONFIG_REGULATOR_BD718XX=y
+CONFIG_REGULATOR_BD9571MWV=y
+CONFIG_REGULATOR_FAN53555=y
+CONFIG_REGULATOR_GPIO=y
+CONFIG_REGULATOR_HI6421V530=y
+CONFIG_REGULATOR_MAX77620=y
+CONFIG_REGULATOR_MAX8973=y
+CONFIG_REGULATOR_FP9931=y
+CONFIG_REGULATOR_MP8859=y
+CONFIG_REGULATOR_MT6358=y
+CONFIG_REGULATOR_MT6397=y
+CONFIG_REGULATOR_PCA9450=y
+CONFIG_REGULATOR_PF9453=y
+CONFIG_REGULATOR_PF0900=y
+CONFIG_REGULATOR_PF8X00=y
+CONFIG_REGULATOR_PFUZE100=y
+CONFIG_REGULATOR_PWM=y
+CONFIG_REGULATOR_QCOM_SPMI=y
+CONFIG_REGULATOR_S2MPS11=y
+CONFIG_REGULATOR_TPS65132=m
+CONFIG_REGULATOR_VCTRL=m
+CONFIG_RC_CORE=m
+CONFIG_RC_DECODERS=y
+CONFIG_IR_IMON_DECODER=m
+CONFIG_IR_JVC_DECODER=m
+CONFIG_IR_MCE_KBD_DECODER=m
+CONFIG_IR_NEC_DECODER=m
+CONFIG_IR_RC5_DECODER=m
+CONFIG_IR_RC6_DECODER=m
+CONFIG_IR_RCMM_DECODER=m
+CONFIG_IR_SANYO_DECODER=m
+CONFIG_IR_SHARP_DECODER=m
+CONFIG_IR_SONY_DECODER=m
+CONFIG_IR_XMP_DECODER=m
+CONFIG_RC_DEVICES=y
+CONFIG_IR_GPIO_CIR=m
+CONFIG_MEDIA_SUPPORT=y
+CONFIG_MEDIA_CAMERA_SUPPORT=y
+CONFIG_MEDIA_ANALOG_TV_SUPPORT=y
+CONFIG_MEDIA_DIGITAL_TV_SUPPORT=y
+CONFIG_MEDIA_SDR_SUPPORT=y
+CONFIG_MEDIA_PLATFORM_SUPPORT=y
+# CONFIG_DVB_NET is not set
+CONFIG_MEDIA_USB_SUPPORT=y
+CONFIG_USB_VIDEO_CLASS=m
+CONFIG_V4L_PLATFORM_DRIVERS=y
+CONFIG_SDR_PLATFORM_DRIVERS=y
+CONFIG_V4L_MEM2MEM_DRIVERS=y
+CONFIG_VIDEO_MX8_CAPTURE=y
+CONFIG_VIDEO_MXC_CAPTURE=y
+CONFIG_VIDEO_MXC_CSI_CAMERA=y
+CONFIG_MXC_MIPI_CSI=y
+CONFIG_MXC_CAMERA_OV5640_MIPI_V2=y
+CONFIG_VIDEO_AMPHION_VPU=y
+CONFIG_VIDEO_IMX_CSI_FORMATTER=y
+CONFIG_VIDEO_DWC_MIPI_CSIS=y
+CONFIG_VIDEO_IMX8_ISI=y
+CONFIG_VIDEO_IMX8_JPEG=m
+CONFIG_VIDEO_NXP_NEOISP=m
+CONFIG_VIDEO_HANTRO=m
+CONFIG_VIDEO_IMX219=m
+CONFIG_VIDEO_OV5640=y
+CONFIG_VIDEO_OV5645=m
+CONFIG_VIDEO_AP1302=y
+CONFIG_VIDEO_AP130X=m
+CONFIG_VIDEO_MT9M114=y
+CONFIG_VIDEO_OX03C10_DRV=m
+CONFIG_VIDEO_MAX96724=m
+CONFIG_VIDEO_MX95MBCAM=m
+CONFIG_VIDEO_DS90UB953=m
+CONFIG_VIDEO_DS90UB960=m
+CONFIG_IMX_DPU_CORE=y
+CONFIG_IMX8MM_LCDIF_CORE=y
+CONFIG_IMX_LCDIFV3_CORE=y
+CONFIG_DRM=y
+CONFIG_DRM_I2C_NXP_TDA998X=m
+CONFIG_DRM_MALI_DISPLAY=m
+CONFIG_DRM_NOUVEAU=m
+CONFIG_DRM_VIRTIO_GPU=y
+CONFIG_DRM_PANEL_BOE_TV101WUM_NL6=m
+CONFIG_DRM_PANEL_LVDS=m
+CONFIG_DRM_PANEL_SIMPLE=y
+CONFIG_DRM_PANEL_MANTIX_MLAF057WE51=m
+CONFIG_DRM_PANEL_RAYDIUM_RM67191=y
+CONFIG_DRM_PANEL_RAYDIUM_RM68200=y
+CONFIG_DRM_PANEL_RAYDIUM_RM692C9=y
+CONFIG_DRM_PANEL_ROCKTECK_HIMAX8394F=y
+CONFIG_DRM_PANEL_SEIKO_43WVF1G=y
+CONFIG_DRM_PANEL_SITRONIX_ST7703=m
+CONFIG_DRM_PANEL_TIANMA_TM050RDH03=y
+CONFIG_DRM_PANEL_TRULY_NT35597_WQXGA=m
+CONFIG_DRM_PANEL_WKS_101WX001=y
+CONFIG_DRM_DISPLAY_CONNECTOR=y
+CONFIG_DRM_LONTIUM_LT8912B=m
+CONFIG_DRM_LONTIUM_LT9611=m
+CONFIG_DRM_LONTIUM_LT9611UXC=m
+CONFIG_DRM_FSL_IMX_LVDS_BRIDGE=y
+CONFIG_DRM_MAX96752_LVDS=y
+CONFIG_DRM_MAX96789_DSI=y
+CONFIG_DRM_NWL_MIPI_DSI=y
+CONFIG_DRM_NXP_SEIKO_43WVFIG=y
+CONFIG_DRM_PARADE_PS8640=m
+CONFIG_DRM_SII902X=m
+CONFIG_DRM_SIMPLE_BRIDGE=m
+CONFIG_DRM_THINE_THC63LVD1024=m
+CONFIG_DRM_TI_SN65DSI86=m
+CONFIG_DRM_I2C_ADV7511=y
+CONFIG_DRM_I2C_ADV7511_AUDIO=y
+CONFIG_DRM_IMX95_LDB=y
+CONFIG_DRM_IMX95_MIPI_DSI=y
+CONFIG_DRM_IMX95_PIXEL_INTERLEAVER=y
+CONFIG_DRM_IMX95_PIXEL_LINK=y
+CONFIG_DRM_DW_HDMI_AHB_AUDIO=m
+CONFIG_DRM_DW_HDMI_I2S_AUDIO=m
+CONFIG_DRM_DW_HDMI_GP_AUDIO=y
+CONFIG_DRM_DW_HDMI_CEC=m
+CONFIG_DRM_ITE_IT6263=y
+CONFIG_DRM_ITE_IT6161=y
+CONFIG_DRM_IMX=y
+CONFIG_DRM_IMX_LCDIF_MUX_DISPLAY=y
+CONFIG_DRM_IMX_PARALLEL_DISPLAY=y
+CONFIG_DRM_IMX_TVE=y
+CONFIG_DRM_IMX_LDB=y
+CONFIG_DRM_IMX8QM_LDB=y
+CONFIG_DRM_IMX8QXP_LDB=y
+CONFIG_DRM_IMX8MP_LDB=y
+CONFIG_DRM_IMX93_LDB=y
+CONFIG_DRM_IMX_DW_MIPI_DSI=y
+CONFIG_DRM_IMX93_PARALLEL_DISPLAY_FORMAT=y
+CONFIG_DRM_IMX_HDMI=y
+CONFIG_DRM_IMX_SEC_DSIM=y
+CONFIG_DRM_IMX_DCNANO=y
+CONFIG_DRM_IMX95_DPU=y
+CONFIG_DRM_IMX_DCSS=y
+CONFIG_DRM_IMX_CDNS_MHDP=y
+CONFIG_DRM_ETNAVIV=m
+CONFIG_DRM_HISI_HIBMC=m
+CONFIG_DRM_HISI_KIRIN=m
+CONFIG_DRM_MXSFB=y
+CONFIG_DRM_PL111=m
+CONFIG_DRM_XEN_FRONTEND=y
+CONFIG_DRM_LIMA=m
+CONFIG_DRM_PANFROST=m
+CONFIG_FB=y
+CONFIG_FB_ARMCLCD=y
+CONFIG_FB_MXC_EINK_V2_PANEL=y
+CONFIG_BACKLIGHT_PWM=y
+CONFIG_BACKLIGHT_LP855X=m
+CONFIG_BACKLIGHT_GPIO=y
+CONFIG_BACKLIGHT_LED=y
+CONFIG_LOGO=y
+# CONFIG_LOGO_LINUX_MONO is not set
+# CONFIG_LOGO_LINUX_VGA16 is not set
+CONFIG_SOUND=y
+CONFIG_SND=y
+CONFIG_SND_ALOOP=m
+CONFIG_SND_USB_AUDIO=m
+CONFIG_SND_SOC=y
+CONFIG_SND_SOC_FSL_ASRC=m
+CONFIG_SND_SOC_FSL_MQS=m
+CONFIG_SND_SOC_FSL_MICFIL=m
+CONFIG_SND_SOC_FSL_EASRC=m
+CONFIG_SND_SOC_FSL_XCVR=m
+CONFIG_SND_SOC_FSL_RPMSG=m
+CONFIG_SND_IMX_SOC=m
+CONFIG_SND_SOC_IMX_SGTL5000=m
+CONFIG_SND_SOC_IMX_SPDIF=m
+CONFIG_SND_SOC_FSL_ASOC_CARD=m
+CONFIG_SND_SOC_IMX_AUDMIX=m
+CONFIG_SND_SOC_IMX_HDMI=m
+CONFIG_SND_SOC_IMX_CARD=m
+CONFIG_SND_SOC_IMX_PCM512X=m
+CONFIG_SND_SOC_SOF_TOPLEVEL=y
+CONFIG_SND_SOC_SOF_OF=m
+CONFIG_SND_SOC_SOF_IMX_TOPLEVEL=y
+CONFIG_SND_SOC_SOF_IMX8=m
+CONFIG_SND_SOC_SOF_IMX8M=m
+CONFIG_SND_SOC_SOF_IMX8ULP=m
+CONFIG_SND_SOC_AK4613=m
+CONFIG_SND_SOC_BT_SCO=y
+CONFIG_SND_SOC_CROS_EC_CODEC=m
+CONFIG_SND_SOC_CS42XX8_I2C=y
+CONFIG_SND_SOC_DMIC=m
+CONFIG_SND_SOC_ES7134=m
+CONFIG_SND_SOC_ES7241=m
+CONFIG_SND_SOC_GTM601=m
+CONFIG_SND_SOC_MAX98357A=m
+CONFIG_SND_SOC_MAX98927=m
+CONFIG_SND_SOC_MSM8916_WCD_ANALOG=m
+CONFIG_SND_SOC_MSM8916_WCD_DIGITAL=m
+CONFIG_SND_SOC_PCM3168A_I2C=m
+CONFIG_SND_SOC_RT5659=m
+CONFIG_SND_SOC_SIMPLE_AMPLIFIER=m
+CONFIG_SND_SOC_SIMPLE_MUX=m
+CONFIG_SND_SOC_SPDIF=m
+CONFIG_SND_SOC_TAS571X=m
+CONFIG_SND_SOC_WCD934X=m
+CONFIG_SND_SOC_WM8524=y
+CONFIG_SND_SOC_WM8904=m
+CONFIG_SND_SOC_WM8960=m
+CONFIG_SND_SOC_WM8962=m
+CONFIG_SND_SOC_WSA881X=m
+CONFIG_SND_SOC_RPMSG_WM8960=m
+CONFIG_SND_SOC_RPMSG_AK4497=m
+CONFIG_SND_SOC_LPASS_WSA_MACRO=m
+CONFIG_SND_SOC_LPASS_VA_MACRO=m
+CONFIG_SND_SIMPLE_CARD=y
+CONFIG_SND_AUDIO_GRAPH_CARD=y
+CONFIG_SND_VIRTIO=y
+CONFIG_HID_MULTITOUCH=m
+CONFIG_I2C_HID_ACPI=m
+CONFIG_I2C_HID_OF=m
+CONFIG_USB_CONN_GPIO=y
+CONFIG_USB=y
+CONFIG_USB_OTG=y
+CONFIG_USB_XHCI_HCD=y
+CONFIG_USB_XHCI_PCI_RENESAS=m
+CONFIG_USB_EHCI_HCD=y
+CONFIG_USB_EHCI_HCD_PLATFORM=y
+CONFIG_USB_OHCI_HCD=y
+CONFIG_USB_OHCI_HCD_PLATFORM=y
+CONFIG_USB_HCD_TEST_MODE=y
+CONFIG_USB_ACM=m
+CONFIG_USB_STORAGE=y
+CONFIG_USB_UAS=y
+CONFIG_USB_CDNS_SUPPORT=y
+CONFIG_USB_CDNS3=y
+CONFIG_USB_CDNS3_GADGET=y
+CONFIG_USB_CDNS3_HOST=y
+CONFIG_USB_MUSB_HDRC=y
+CONFIG_USB_DWC3=y
+CONFIG_USB_DWC2=y
+CONFIG_USB_CHIPIDEA=y
+CONFIG_USB_CHIPIDEA_UDC=y
+CONFIG_USB_CHIPIDEA_HOST=y
+CONFIG_USB_ISP1760=y
+CONFIG_USB_SERIAL=y
+CONFIG_USB_SERIAL_CONSOLE=y
+CONFIG_USB_SERIAL_GENERIC=y
+CONFIG_USB_SERIAL_SIMPLE=y
+CONFIG_USB_SERIAL_CP210X=m
+CONFIG_USB_SERIAL_FTDI_SIO=y
+CONFIG_USB_SERIAL_OPTION=m
+CONFIG_USB_TEST=m
+CONFIG_USB_EHSET_TEST_FIXTURE=y
+CONFIG_USB_HSIC_USB3503=y
+CONFIG_NOP_USB_XCEIV=y
+CONFIG_USB_MXS_PHY=y
+CONFIG_USB_ULPI=y
+CONFIG_USB_GADGET=y
+CONFIG_USB_SNP_UDC_PLAT=y
+CONFIG_USB_BDC_UDC=y
+CONFIG_USB_CONFIGFS=y
+CONFIG_USB_CONFIGFS_SERIAL=y
+CONFIG_USB_CONFIGFS_ACM=y
+CONFIG_USB_CONFIGFS_OBEX=y
+CONFIG_USB_CONFIGFS_NCM=y
+CONFIG_USB_CONFIGFS_ECM=y
+CONFIG_USB_CONFIGFS_ECM_SUBSET=y
+CONFIG_USB_CONFIGFS_RNDIS=y
+CONFIG_USB_CONFIGFS_EEM=y
+CONFIG_USB_CONFIGFS_MASS_STORAGE=y
+CONFIG_USB_CONFIGFS_F_LB_SS=y
+CONFIG_USB_CONFIGFS_F_FS=y
+CONFIG_USB_CONFIGFS_F_UAC1=y
+CONFIG_USB_CONFIGFS_F_UAC1_LEGACY=y
+CONFIG_USB_CONFIGFS_F_UAC2=y
+CONFIG_USB_CONFIGFS_F_MIDI=y
+CONFIG_USB_CONFIGFS_F_HID=y
+CONFIG_USB_CONFIGFS_F_UVC=y
+CONFIG_USB_ZERO=m
+CONFIG_USB_AUDIO=m
+CONFIG_USB_ETH=m
+CONFIG_USB_MASS_STORAGE=m
+CONFIG_USB_G_SERIAL=m
+CONFIG_TYPEC=y
+CONFIG_TYPEC_TCPM=y
+CONFIG_TYPEC_TCPCI=y
+CONFIG_TYPEC_FUSB302=m
+CONFIG_TYPEC_TPS6598X=m
+CONFIG_TYPEC_HD3SS3220=m
+CONFIG_TYPEC_SWITCH_GPIO=y
+CONFIG_MMC=y
+CONFIG_MMC_BLOCK_MINORS=32
+CONFIG_MMC_ARMMMCI=y
+CONFIG_MMC_SDHCI=y
+CONFIG_MMC_SDHCI_ACPI=y
+CONFIG_MMC_SDHCI_PLTFM=y
+CONFIG_MMC_SDHCI_OF_ARASAN=y
+CONFIG_MMC_SDHCI_OF_ESDHC=y
+CONFIG_MMC_SDHCI_CADENCE=y
+CONFIG_MMC_SDHCI_ESDHC_IMX=y
+CONFIG_MMC_SDHCI_F_SDH30=y
+CONFIG_MMC_SPI=y
+CONFIG_MMC_DW=y
+CONFIG_MMC_DW_EXYNOS=y
+CONFIG_MMC_DW_HI3798CV200=y
+CONFIG_MMC_DW_K3=y
+CONFIG_MMC_MTK=y
+CONFIG_MMC_SDHCI_XENON=y
+CONFIG_SCSI_UFSHCD=y
+CONFIG_SCSI_UFSHCD_PLATFORM=y
+CONFIG_NEW_LEDS=y
+CONFIG_LEDS_CLASS=y
+CONFIG_LEDS_CLASS_MULTICOLOR=m
+CONFIG_LEDS_LM3692X=m
+CONFIG_LEDS_PCA9532=m
+CONFIG_LEDS_GPIO=y
+CONFIG_LEDS_PCA963X=y
+CONFIG_LEDS_PCA995X=m
+CONFIG_LEDS_PWM=y
+CONFIG_LEDS_SYSCON=y
+CONFIG_LEDS_TRIGGER_TIMER=y
+CONFIG_LEDS_TRIGGER_DISK=y
+CONFIG_LEDS_TRIGGER_HEARTBEAT=y
+CONFIG_LEDS_TRIGGER_CPU=y
+CONFIG_LEDS_TRIGGER_DEFAULT_ON=y
+CONFIG_LEDS_TRIGGER_PANIC=y
+CONFIG_EDAC=y
+CONFIG_EDAC_GHES=y
+CONFIG_EDAC_LAYERSCAPE=m
+CONFIG_EDAC_SYNOPSYS=y
+CONFIG_RTC_CLASS=y
+CONFIG_RTC_DRV_DS1307=m
+CONFIG_RTC_DRV_HYM8563=m
+CONFIG_RTC_DRV_MAX77686=y
+CONFIG_RTC_DRV_PCF85363=m
+CONFIG_RTC_DRV_M41T80=m
+CONFIG_RTC_DRV_RX8581=m
+CONFIG_RTC_DRV_RV3028=m
+CONFIG_RTC_DRV_RV8803=m
+CONFIG_RTC_DRV_S5M=y
+CONFIG_RTC_DRV_DS3232=y
+CONFIG_RTC_DRV_PCF2127=m
+CONFIG_RTC_DRV_PCF2131=m
+CONFIG_RTC_DRV_EFI=y
+CONFIG_RTC_DRV_CROS_EC=y
+CONFIG_RTC_DRV_FSL_FTM_ALARM=m
+CONFIG_RTC_DRV_PL031=y
+CONFIG_RTC_DRV_SNVS=y
+CONFIG_RTC_DRV_BBNSM=y
+CONFIG_RTC_DRV_IMX_SC=y
+CONFIG_RTC_DRV_IMX_SM=y
+CONFIG_RTC_DRV_IMX_RPMSG=y
+CONFIG_DMADEVICES=y
+CONFIG_BCM_SBA_RAID=m
+CONFIG_FSL_EDMA=y
+CONFIG_FSL_QDMA=m
+CONFIG_FSL_EDMA_V3=y
+CONFIG_IMX_SDMA=y
+CONFIG_MV_XOR_V2=y
+CONFIG_MXS_DMA=y
+CONFIG_MXC_PXP_V3=y
+CONFIG_PL330_DMA=y
+CONFIG_QCOM_HIDMA_MGMT=y
+CONFIG_QCOM_HIDMA=y
+CONFIG_DW_EDMA=y
+CONFIG_DW_EDMA_PCIE=y
+CONFIG_FSL_DPAA2_QDMA=m
+CONFIG_DMATEST=y
+CONFIG_UDMABUF=y
+CONFIG_DMABUF_HEAPS=y
+CONFIG_DMABUF_HEAPS_SYSTEM=y
+CONFIG_DMABUF_HEAPS_CMA=y
+CONFIG_DMABUF_HEAPS_DSP=y
+CONFIG_UIO_PCI_GENERIC=y
+CONFIG_UIO_IVSHMEM=y
+CONFIG_VFIO=y
+CONFIG_VFIO_PCI=y
+CONFIG_VFIO_FSL_MC=y
+CONFIG_VIRTIO_PCI=y
+CONFIG_VIRTIO_BALLOON=y
+CONFIG_VIRTIO_INPUT=y
+CONFIG_VIRTIO_MMIO=y
+CONFIG_VIRTIO_IVSHMEM=y
+CONFIG_VHOST_NET=m
+CONFIG_VHOST_VSOCK=y
+CONFIG_XEN_GNTDEV=y
+CONFIG_XEN_GNTDEV_DMABUF=y
+CONFIG_XEN_GRANT_DEV_ALLOC=y
+CONFIG_XEN_GRANT_DMA_ALLOC=y
+CONFIG_XEN_PCIDEV_STUB=y
+CONFIG_XEN_PRIVCMD_IRQFD=y
+CONFIG_XEN_VIRTIO=y
+CONFIG_XEN_VIRTIO_FORCE_GRANT=y
+CONFIG_STAGING=y
+CONFIG_STAGING_MEDIA=y
+CONFIG_VIDEO_IMX_CAPTURE=y
+CONFIG_IMX8_MEDIA_DEVICE=m
+CONFIG_MHDP_HDMIRX=y
+CONFIG_MHDP_HDMIRX_CEC=y
+CONFIG_FSL_DPAA2=y
+CONFIG_FSL_PPFE=y
+CONFIG_FSL_PPFE_UTIL_DISABLED=y
+CONFIG_ETHOSU=y
+CONFIG_NEUTRON=y
+CONFIG_CHROME_PLATFORMS=y
+CONFIG_CROS_EC=y
+CONFIG_CROS_EC_I2C=y
+CONFIG_CROS_EC_SPI=y
+CONFIG_CROS_EC_CHARDEV=m
+CONFIG_CLK_VEXPRESS_OSC=y
+CONFIG_COMMON_CLK_SCMI=y
+CONFIG_COMMON_CLK_SCPI=y
+CONFIG_COMMON_CLK_CS2000_CP=y
+CONFIG_COMMON_CLK_FSL_SAI=y
+CONFIG_COMMON_CLK_S2MPS11=y
+CONFIG_COMMON_CLK_XGENE=y
+CONFIG_COMMON_CLK_PWM=y
+CONFIG_COMMON_CLK_VC5=y
+CONFIG_CLK_IMX8MM=y
+CONFIG_CLK_IMX8MN=y
+CONFIG_CLK_IMX8MP=y
+CONFIG_CLK_IMX8MQ=y
+CONFIG_CLK_IMX8QXP=y
+CONFIG_CLK_IMX8ULP=y
+CONFIG_CLK_IMX91=y
+CONFIG_CLK_IMX93=y
+CONFIG_CLK_IMX95_BLK_CTL=y
+CONFIG_HWSPINLOCK=y
+CONFIG_ARM_MHU=y
+CONFIG_IMX_MBOX=y
+CONFIG_PLATFORM_MHU=y
+CONFIG_IOMMU_IO_PGTABLE_ARMV7S=y
+CONFIG_ARM_SMMU=y
+CONFIG_ARM_SMMU_V3=y
+CONFIG_REMOTEPROC=y
+CONFIG_IMX_REMOTEPROC=y
+CONFIG_IMX_DSP_REMOTEPROC=m
+CONFIG_IMX_NEUTRON_REMOTEPROC=y
+CONFIG_IMX_ISP_REMOTEPROC=m
+CONFIG_RPMSG_CHAR=m
+CONFIG_RPMSG_CTRL=m
+CONFIG_RPMSG_QCOM_GLINK_RPM=y
+CONFIG_SOUNDWIRE=m
+CONFIG_SOUNDWIRE_QCOM=m
+CONFIG_SOC_BRCMSTB=y
+CONFIG_FSL_DPAA=y
+CONFIG_FSL_MC_DPIO=y
+CONFIG_FSL_RCPM=y
+CONFIG_FSL_QIXIS=y
+CONFIG_SOC_TI=y
+CONFIG_EXTCON_PTN5150=m
+CONFIG_EXTCON_USB_GPIO=y
+CONFIG_EXTCON_USBC_CROS_EC=y
+CONFIG_IIO=y
+CONFIG_FXLS8962AF_I2C=m
+CONFIG_IIO_ST_ACCEL_3AXIS=m
+CONFIG_IMX8QXP_ADC=y
+CONFIG_IMX93_ADC=y
+CONFIG_MAX9611=m
+CONFIG_QCOM_SPMI_VADC=m
+CONFIG_QCOM_SPMI_ADC5=m
+CONFIG_IIO_CROS_EC_SENSORS_CORE=m
+CONFIG_IIO_CROS_EC_SENSORS=m
+CONFIG_FXAS21002C=y
+CONFIG_IIO_ST_GYRO_3AXIS=m
+CONFIG_FXOS8700_I2C=y
+CONFIG_RPMSG_IIO_PEDOMETER=m
+CONFIG_INV_MPU6050_I2C=m
+CONFIG_IIO_ST_LSM6DSX=y
+CONFIG_IIO_CROS_EC_LIGHT_PROX=m
+CONFIG_SENSORS_ISL29018=y
+CONFIG_VCNL4000=m
+CONFIG_VCNL4035=m
+CONFIG_IIO_ST_MAGN_3AXIS=m
+CONFIG_IIO_CROS_EC_BARO=m
+CONFIG_MPL3115=y
+CONFIG_MS5611=m
+CONFIG_MS5611_I2C=m
+CONFIG_PWM=y
+CONFIG_PWM_ADP5585=y
+CONFIG_PWM_CROS_EC=m
+CONFIG_PWM_FSL_FTM=m
+CONFIG_PWM_IMX27=y
+CONFIG_PWM_IMX_TPM=y
+CONFIG_PWM_RPCHIP=y
+CONFIG_PWM_SL28CPLD=m
+CONFIG_SL28CPLD_INTC=y
+CONFIG_RESET_IMX7=y
+CONFIG_RESET_IMX8ULP_SIM=y
+CONFIG_PHY_MIXEL_LVDS=y
+CONFIG_PHY_MIXEL_LVDS_COMBO=y
+CONFIG_PHY_CADENCE_SALVO=y
+CONFIG_PHY_FSL_IMX8MP_LVDS=y
+CONFIG_PHY_FSL_IMX9_DPHY_RX=y
+CONFIG_PHY_FSL_IMX93_MIPI_DPHY=y
+CONFIG_PHY_MIXEL_MIPI_DPHY=y
+CONFIG_PHY_FSL_IMX8M_PCIE=y
+CONFIG_PHY_FSL_IMX8Q_PCIE=y
+CONFIG_PHY_SAMSUNG_HDMI_PHY=y
+CONFIG_PHY_QCOM_USB_HS=y
+CONFIG_PHY_SAMSUNG_USB2=y
+CONFIG_ARM_CCI_PMU=m
+CONFIG_ARM_CCN=m
+CONFIG_ARM_CMN=m
+CONFIG_ARM_SMMU_V3_PMU=m
+CONFIG_ARM_DSU_PMU=m
+CONFIG_FSL_IMX8_DDR_PMU=y
+CONFIG_FSL_IMX9_DDR_PMU=y
+CONFIG_ARM_SPE_PMU=m
+CONFIG_ARM_DMC620_PMU=m
+CONFIG_HISI_PMU=y
+CONFIG_MALI_MIDGARD=y
+CONFIG_MALI_CSF_SUPPORT=y
+CONFIG_NVMEM_IMX_OCOTP=y
+CONFIG_NVMEM_IMX_OCOTP_SCU=y
+CONFIG_NVMEM_RMEM=m
+CONFIG_FPGA=y
+CONFIG_FPGA_BRIDGE=m
+CONFIG_ALTERA_FREEZE_BRIDGE=m
+CONFIG_FPGA_REGION=m
+CONFIG_OF_FPGA_REGION=m
+CONFIG_TEE=y
+CONFIG_OPTEE=y
+CONFIG_MUX_MMIO=y
+CONFIG_SLIM_QCOM_CTRL=m
+CONFIG_MXC_SIM=y
+CONFIG_MXC_GPU_VIV=y
+CONFIG_MXC_EMVSIM=y
+CONFIG_MXC_VIDEO_WAVE6=y
+CONFIG_EXT2_FS=y
+CONFIG_EXT3_FS=y
+CONFIG_EXT4_FS_POSIX_ACL=y
+CONFIG_BTRFS_FS=m
+CONFIG_BTRFS_FS_POSIX_ACL=y
+CONFIG_FANOTIFY=y
+CONFIG_FANOTIFY_ACCESS_PERMISSIONS=y
+CONFIG_QUOTA=y
+CONFIG_AUTOFS_FS=y
+CONFIG_FUSE_FS=m
+CONFIG_CUSE=m
+CONFIG_OVERLAY_FS=m
+CONFIG_VFAT_FS=y
+CONFIG_TMPFS_POSIX_ACL=y
+CONFIG_HUGETLBFS=y
+CONFIG_EFIVAR_FS=y
+CONFIG_JFFS2_FS=y
+CONFIG_UBIFS_FS=y
+CONFIG_SQUASHFS=y
+CONFIG_SQUASHFS_XZ=y
+CONFIG_NFS_FS=y
+CONFIG_NFS_V4=y
+CONFIG_NFS_V4_1=y
+CONFIG_NFS_V4_2=y
+CONFIG_ROOT_NFS=y
+CONFIG_9P_FS=y
+CONFIG_NLS_CODEPAGE_437=y
+CONFIG_NLS_ISO8859_1=y
+CONFIG_TRUSTED_KEYS=m
+# CONFIG_TRUSTED_KEYS_TPM is not set
+# CONFIG_TRUSTED_KEYS_TEE is not set
+CONFIG_SECURITY=y
+CONFIG_CRYPTO_USER=y
+CONFIG_CRYPTO_TEST=m
+CONFIG_CRYPTO_ANUBIS=m
+CONFIG_CRYPTO_ARIA=m
+CONFIG_CRYPTO_BLOWFISH=m
+CONFIG_CRYPTO_CAMELLIA=m
+CONFIG_CRYPTO_CAST5=m
+CONFIG_CRYPTO_CAST6=m
+CONFIG_CRYPTO_FCRYPT=m
+CONFIG_CRYPTO_KHAZAD=m
+CONFIG_CRYPTO_SEED=m
+CONFIG_CRYPTO_SERPENT=m
+CONFIG_CRYPTO_TEA=m
+CONFIG_CRYPTO_TWOFISH=m
+CONFIG_CRYPTO_ARC4=m
+CONFIG_CRYPTO_CFB=m
+CONFIG_CRYPTO_CTS=m
+CONFIG_CRYPTO_LRW=m
+CONFIG_CRYPTO_OFB=m
+CONFIG_CRYPTO_PCBC=m
+CONFIG_CRYPTO_CHACHA20POLY1305=m
+CONFIG_CRYPTO_ECHAINIV=y
+CONFIG_CRYPTO_TLS=m
+CONFIG_CRYPTO_MD4=m
+CONFIG_CRYPTO_RMD160=m
+CONFIG_CRYPTO_STREEBOG=m
+CONFIG_CRYPTO_VMAC=m
+CONFIG_CRYPTO_WP512=m
+CONFIG_CRYPTO_XCBC=m
+CONFIG_CRYPTO_ANSI_CPRNG=y
+CONFIG_CRYPTO_USER_API_HASH=m
+CONFIG_CRYPTO_USER_API_SKCIPHER=m
+CONFIG_CRYPTO_USER_API_RNG=m
+CONFIG_CRYPTO_USER_API_AEAD=m
+CONFIG_CRYPTO_CHACHA20_NEON=m
+CONFIG_CRYPTO_GHASH_ARM64_CE=y
+CONFIG_CRYPTO_SHA1_ARM64_CE=y
+CONFIG_CRYPTO_SHA2_ARM64_CE=y
+CONFIG_CRYPTO_SHA512_ARM64_CE=m
+CONFIG_CRYPTO_SHA3_ARM64=m
+CONFIG_CRYPTO_SM3_ARM64_CE=m
+CONFIG_CRYPTO_POLYVAL_ARM64_CE=m
+CONFIG_CRYPTO_AES_ARM64_CE_BLK=y
+CONFIG_CRYPTO_AES_ARM64_BS=m
+CONFIG_CRYPTO_AES_ARM64_CE_CCM=y
+CONFIG_CRYPTO_CRCT10DIF_ARM64_CE=m
+CONFIG_CRYPTO_DEV_FSL_CAAM_SECVIO=m
+CONFIG_CRYPTO_DEV_FSL_CAAM=m
+CONFIG_CRYPTO_DEV_FSL_CAAM_SM_TEST=m
+CONFIG_CRYPTO_DEV_FSL_DPAA2_CAAM=m
+CONFIG_CRYPTO_DEV_CCREE=m
+CONFIG_CRYPTO_DEV_HISI_SEC2=m
+CONFIG_CRYPTO_DEV_HISI_ZIP=m
+CONFIG_CRYPTO_DEV_HISI_HPRE=m
+CONFIG_CRYPTO_DEV_HISI_TRNG=m
+CONFIG_CRYPTO_DEV_AMLOGIC_GXL=m
+CONFIG_INDIRECT_PIO=y
+CONFIG_CRC_CCITT=m
+CONFIG_CRC8=y
+CONFIG_CMA_SIZE_MBYTES=32
+CONFIG_PRINTK_TIME=y
+CONFIG_DEBUG_KERNEL=y
+CONFIG_DEBUG_INFO_DWARF_TOOLCHAIN_DEFAULT=y
+CONFIG_DEBUG_INFO_REDUCED=y
+CONFIG_MAGIC_SYSRQ=y
+CONFIG_DEBUG_FS=y
+# CONFIG_SCHED_DEBUG is not set
+# CONFIG_FTRACE is not set
+CONFIG_SAMPLES=y
+CONFIG_SAMPLE_RPMSG_CLIENT=m
+CONFIG_CORESIGHT=y
+CONFIG_CORESIGHT_LINK_AND_SINK_TMC=y
+CONFIG_CORESIGHT_CATU=m
+CONFIG_CORESIGHT_SINK_TPIU=m
+CONFIG_CORESIGHT_SINK_ETBV10=m
+CONFIG_CORESIGHT_SOURCE_ETM4X=y
+CONFIG_CORESIGHT_STM=m
+CONFIG_CORESIGHT_CPU_DEBUG=m
+CONFIG_CORESIGHT_CTI=m
+CONFIG_MEMTEST=y
diff --git a/arch/arm64/configs/compulab.config b/arch/arm64/configs/compulab.config
new file mode 100644
index 000000000000..45b8117a7e85
--- /dev/null
+++ b/arch/arm64/configs/compulab.config
@@ -0,0 +1,24 @@
+CONFIG_NAMESPACES=y
+CONFIG_EXPERT=y
+CONFIG_BT_MRVL=m
+CONFIG_BT_MRVL_SDIO=m
+CONFIG_GPIO_SYSFS=y
+CONFIG_FRAMEBUFFER_CONSOLE=y
+# optional for non gpu SOCs
+# CONFIG_MXC_GPU_VIV=n
+CONFIG_DRM_PANEL_STARTEK_ILI9881C=y
+# sbev p17 i2c
+CONFIG_W1=m
+CONFIG_W1_MASTER_DS2482=m
+CONFIG_W1_SLAVE_DS2431=m
+# USB Modems
+CONFIG_USB_NET_KALMIA=m
+CONFIG_USB_NET_QMI_WWAN=m
+CONFIG_USB_IPHETH=m
+CONFIG_USB_SIERRA_NET=m
+# imx8 isp
+CONFIG_VIDEO_IMX219=n
+CONFIG_VIDEO_OV5647=n
+# FW issue
+CONFIG_FW_LOADER_USER_HELPER_FALLBACK=n
+CONFIG_LOCALVERSION="-3.0"
diff --git a/arch/arm64/configs/compulab_v8_defconfig b/arch/arm64/configs/compulab_v8_defconfig
new file mode 100644
index 000000000000..c2eb68800e59
--- /dev/null
+++ b/arch/arm64/configs/compulab_v8_defconfig
@@ -0,0 +1,1390 @@
+CONFIG_SYSVIPC=y
+CONFIG_POSIX_MQUEUE=y
+CONFIG_NO_HZ_IDLE=y
+CONFIG_HIGH_RES_TIMERS=y
+CONFIG_BPF_SYSCALL=y
+CONFIG_BPF_JIT=y
+CONFIG_PREEMPT=y
+CONFIG_IRQ_TIME_ACCOUNTING=y
+CONFIG_BSD_PROCESS_ACCT=y
+CONFIG_BSD_PROCESS_ACCT_V3=y
+CONFIG_TASKSTATS=y
+CONFIG_TASK_XACCT=y
+CONFIG_TASK_IO_ACCOUNTING=y
+CONFIG_IKCONFIG=y
+CONFIG_IKCONFIG_PROC=y
+CONFIG_NUMA_BALANCING=y
+CONFIG_MEMCG=y
+CONFIG_BLK_CGROUP=y
+CONFIG_CFS_BANDWIDTH=y
+CONFIG_RT_GROUP_SCHED=y
+CONFIG_CGROUP_PIDS=y
+CONFIG_CGROUP_FREEZER=y
+CONFIG_CGROUP_HUGETLB=y
+CONFIG_CPUSETS=y
+CONFIG_CGROUP_DEVICE=y
+CONFIG_CGROUP_CPUACCT=y
+CONFIG_CGROUP_PERF=y
+CONFIG_CGROUP_BPF=y
+CONFIG_NAMESPACES=y
+CONFIG_USER_NS=y
+CONFIG_SCHED_AUTOGROUP=y
+CONFIG_RELAY=y
+CONFIG_BLK_DEV_INITRD=y
+CONFIG_EXPERT=y
+CONFIG_KALLSYMS_ALL=y
+CONFIG_PROFILING=y
+CONFIG_KEXEC=y
+CONFIG_KEXEC_FILE=y
+CONFIG_CRASH_DUMP=y
+CONFIG_ARCH_KEEMBAY=y
+CONFIG_ARCH_NXP=y
+CONFIG_ARCH_LAYERSCAPE=y
+CONFIG_ARCH_MXC=y
+CONFIG_ARCH_S32=y
+CONFIG_SOC_S32V234=y
+CONFIG_ARM64_VA_BITS_48=y
+CONFIG_SCHED_MC=y
+CONFIG_SCHED_SMT=y
+CONFIG_NUMA=y
+CONFIG_XEN=y
+CONFIG_ARCH_FORCE_MAX_ORDER=13
+CONFIG_COMPAT=y
+CONFIG_RANDOMIZE_BASE=y
+CONFIG_PM_DEBUG=y
+CONFIG_PM_TEST_SUSPEND=y
+CONFIG_WQ_POWER_EFFICIENT_DEFAULT=y
+CONFIG_ENERGY_MODEL=y
+CONFIG_CPU_FREQ=y
+CONFIG_CPU_FREQ_STAT=y
+CONFIG_CPU_FREQ_DEFAULT_GOV_ONDEMAND=y
+CONFIG_CPU_FREQ_GOV_POWERSAVE=y
+CONFIG_CPU_FREQ_GOV_USERSPACE=y
+CONFIG_CPU_FREQ_GOV_CONSERVATIVE=y
+CONFIG_CPU_FREQ_GOV_SCHEDUTIL=y
+CONFIG_CPUFREQ_DT=y
+CONFIG_ARM_SCPI_CPUFREQ=y
+CONFIG_ARM_IMX_CPUFREQ_DT=y
+CONFIG_ARM_SCMI_CPUFREQ=y
+CONFIG_VIRTUALIZATION=y
+CONFIG_KVM=y
+CONFIG_JUMP_LABEL=y
+CONFIG_MODULES=y
+CONFIG_MODULE_UNLOAD=y
+CONFIG_MODVERSIONS=y
+CONFIG_BLK_DEV_THROTTLING=y
+CONFIG_BINFMT_MISC=y
+CONFIG_KSM=y
+CONFIG_MEMORY_FAILURE=y
+CONFIG_TRANSPARENT_HUGEPAGE=y
+CONFIG_NET=y
+CONFIG_PACKET=y
+CONFIG_TLS=y
+CONFIG_TLS_DEVICE=y
+CONFIG_XFRM_USER=y
+CONFIG_XFRM_SUB_POLICY=y
+CONFIG_XFRM_MIGRATE=y
+CONFIG_XFRM_STATISTICS=y
+CONFIG_IP_MULTICAST=y
+CONFIG_IP_ADVANCED_ROUTER=y
+CONFIG_IP_MULTIPLE_TABLES=y
+CONFIG_IP_ROUTE_MULTIPATH=y
+CONFIG_IP_ROUTE_VERBOSE=y
+CONFIG_IP_PNP=y
+CONFIG_IP_PNP_DHCP=y
+CONFIG_IP_PNP_BOOTP=y
+CONFIG_NET_IPIP=m
+CONFIG_NET_IPGRE_DEMUX=m
+CONFIG_NET_IPGRE=m
+CONFIG_NET_IPGRE_BROADCAST=y
+CONFIG_IP_MROUTE=y
+CONFIG_IP_PIMSM_V1=y
+CONFIG_IP_PIMSM_V2=y
+CONFIG_NET_IPVTI=m
+CONFIG_NET_FOU_IP_TUNNELS=y
+CONFIG_INET_AH=m
+CONFIG_INET_ESP=m
+CONFIG_INET_ESP_OFFLOAD=m
+CONFIG_INET_ESPINTCP=y
+CONFIG_INET_IPCOMP=m
+CONFIG_INET_UDP_DIAG=m
+CONFIG_INET_RAW_DIAG=m
+CONFIG_INET_DIAG_DESTROY=y
+CONFIG_INET6_AH=m
+CONFIG_INET6_ESP=m
+CONFIG_INET6_ESP_OFFLOAD=m
+CONFIG_INET6_ESPINTCP=y
+CONFIG_INET6_IPCOMP=m
+CONFIG_IPV6_MIP6=m
+CONFIG_IPV6_ILA=m
+CONFIG_IPV6_VTI=m
+CONFIG_IPV6_SIT=m
+CONFIG_IPV6_SIT_6RD=y
+CONFIG_IPV6_GRE=m
+CONFIG_IPV6_MULTIPLE_TABLES=y
+CONFIG_IPV6_SUBTREES=y
+CONFIG_IPV6_MROUTE=y
+CONFIG_IPV6_MROUTE_MULTIPLE_TABLES=y
+CONFIG_IPV6_PIMSM_V2=y
+CONFIG_NETFILTER=y
+CONFIG_BRIDGE_NETFILTER=m
+CONFIG_NF_CONNTRACK=m
+CONFIG_NF_CONNTRACK_EVENTS=y
+CONFIG_NF_CONNTRACK_FTP=m
+CONFIG_NF_CONNTRACK_H323=m
+CONFIG_NF_CONNTRACK_IRC=m
+CONFIG_NF_CONNTRACK_NETBIOS_NS=m
+CONFIG_NF_CONNTRACK_SNMP=m
+CONFIG_NF_CONNTRACK_PPTP=m
+CONFIG_NF_CONNTRACK_SANE=m
+CONFIG_NF_CONNTRACK_SIP=m
+CONFIG_NF_CONNTRACK_TFTP=m
+CONFIG_NF_CT_NETLINK=m
+CONFIG_NF_TABLES=m
+CONFIG_NF_TABLES_INET=y
+CONFIG_NF_TABLES_NETDEV=y
+CONFIG_NFT_NUMGEN=m
+CONFIG_NFT_CT=m
+CONFIG_NFT_CONNLIMIT=m
+CONFIG_NFT_LOG=m
+CONFIG_NFT_LIMIT=m
+CONFIG_NFT_MASQ=m
+CONFIG_NFT_REDIR=m
+CONFIG_NFT_NAT=m
+CONFIG_NFT_TUNNEL=m
+CONFIG_NFT_QUEUE=m
+CONFIG_NFT_QUOTA=m
+CONFIG_NFT_REJECT=m
+CONFIG_NFT_COMPAT=m
+CONFIG_NFT_HASH=m
+CONFIG_NFT_XFRM=m
+CONFIG_NFT_SOCKET=m
+CONFIG_NFT_OSF=m
+CONFIG_NFT_TPROXY=m
+CONFIG_NFT_SYNPROXY=m
+CONFIG_NFT_DUP_NETDEV=m
+CONFIG_NFT_FWD_NETDEV=m
+CONFIG_NFT_REJECT_NETDEV=m
+CONFIG_NF_FLOW_TABLE=m
+CONFIG_NETFILTER_XTABLES_COMPAT=y
+CONFIG_NETFILTER_XT_TARGET_AUDIT=m
+CONFIG_NETFILTER_XT_TARGET_CHECKSUM=m
+CONFIG_NETFILTER_XT_TARGET_CLASSIFY=m
+CONFIG_NETFILTER_XT_TARGET_CONNMARK=m
+CONFIG_NETFILTER_XT_TARGET_DSCP=m
+CONFIG_NETFILTER_XT_TARGET_HMARK=m
+CONFIG_NETFILTER_XT_TARGET_IDLETIMER=m
+CONFIG_NETFILTER_XT_TARGET_LED=m
+CONFIG_NETFILTER_XT_TARGET_LOG=m
+CONFIG_NETFILTER_XT_TARGET_MARK=m
+CONFIG_NETFILTER_XT_TARGET_NFLOG=m
+CONFIG_NETFILTER_XT_TARGET_NFQUEUE=m
+CONFIG_NETFILTER_XT_TARGET_TEE=m
+CONFIG_NETFILTER_XT_TARGET_TPROXY=m
+CONFIG_NETFILTER_XT_TARGET_SECMARK=m
+CONFIG_NETFILTER_XT_TARGET_TCPMSS=m
+CONFIG_NETFILTER_XT_TARGET_TCPOPTSTRIP=m
+CONFIG_NETFILTER_XT_MATCH_ADDRTYPE=m
+CONFIG_NETFILTER_XT_MATCH_BPF=m
+CONFIG_NETFILTER_XT_MATCH_CGROUP=m
+CONFIG_NETFILTER_XT_MATCH_CLUSTER=m
+CONFIG_NETFILTER_XT_MATCH_COMMENT=m
+CONFIG_NETFILTER_XT_MATCH_CONNBYTES=m
+CONFIG_NETFILTER_XT_MATCH_CONNLABEL=m
+CONFIG_NETFILTER_XT_MATCH_CONNLIMIT=m
+CONFIG_NETFILTER_XT_MATCH_CONNMARK=m
+CONFIG_NETFILTER_XT_MATCH_CONNTRACK=m
+CONFIG_NETFILTER_XT_MATCH_CPU=m
+CONFIG_NETFILTER_XT_MATCH_DCCP=m
+CONFIG_NETFILTER_XT_MATCH_DEVGROUP=m
+CONFIG_NETFILTER_XT_MATCH_DSCP=m
+CONFIG_NETFILTER_XT_MATCH_ESP=m
+CONFIG_NETFILTER_XT_MATCH_HASHLIMIT=m
+CONFIG_NETFILTER_XT_MATCH_HELPER=m
+CONFIG_NETFILTER_XT_MATCH_IPCOMP=m
+CONFIG_NETFILTER_XT_MATCH_IPRANGE=m
+CONFIG_NETFILTER_XT_MATCH_IPVS=m
+CONFIG_NETFILTER_XT_MATCH_L2TP=m
+CONFIG_NETFILTER_XT_MATCH_LENGTH=m
+CONFIG_NETFILTER_XT_MATCH_LIMIT=m
+CONFIG_NETFILTER_XT_MATCH_MAC=m
+CONFIG_NETFILTER_XT_MATCH_MARK=m
+CONFIG_NETFILTER_XT_MATCH_MULTIPORT=m
+CONFIG_NETFILTER_XT_MATCH_NFACCT=m
+CONFIG_NETFILTER_XT_MATCH_OSF=m
+CONFIG_NETFILTER_XT_MATCH_OWNER=m
+CONFIG_NETFILTER_XT_MATCH_POLICY=m
+CONFIG_NETFILTER_XT_MATCH_PHYSDEV=m
+CONFIG_NETFILTER_XT_MATCH_PKTTYPE=m
+CONFIG_NETFILTER_XT_MATCH_QUOTA=m
+CONFIG_NETFILTER_XT_MATCH_RATEEST=m
+CONFIG_NETFILTER_XT_MATCH_REALM=m
+CONFIG_NETFILTER_XT_MATCH_RECENT=m
+CONFIG_NETFILTER_XT_MATCH_SOCKET=m
+CONFIG_NETFILTER_XT_MATCH_STATE=m
+CONFIG_NETFILTER_XT_MATCH_STATISTIC=m
+CONFIG_NETFILTER_XT_MATCH_STRING=m
+CONFIG_NETFILTER_XT_MATCH_TCPMSS=m
+CONFIG_NETFILTER_XT_MATCH_TIME=m
+CONFIG_NETFILTER_XT_MATCH_U32=m
+CONFIG_IP_VS=m
+CONFIG_IP_VS_PROTO_TCP=y
+CONFIG_IP_VS_PROTO_UDP=y
+CONFIG_IP_VS_RR=m
+CONFIG_IP_VS_WRR=m
+CONFIG_IP_VS_LC=m
+CONFIG_IP_VS_WLC=m
+CONFIG_IP_VS_FO=m
+CONFIG_IP_VS_OVF=m
+CONFIG_IP_VS_LBLC=m
+CONFIG_IP_VS_LBLCR=m
+CONFIG_IP_VS_DH=m
+CONFIG_IP_VS_SH=m
+CONFIG_IP_VS_MH=m
+CONFIG_IP_VS_SED=m
+CONFIG_IP_VS_NQ=m
+CONFIG_IP_VS_TWOS=m
+CONFIG_IP_VS_NFCT=y
+CONFIG_NF_TABLES_ARP=y
+CONFIG_IP_NF_IPTABLES=m
+CONFIG_IP_NF_MATCH_AH=m
+CONFIG_IP_NF_MATCH_ECN=m
+CONFIG_IP_NF_MATCH_RPFILTER=m
+CONFIG_IP_NF_MATCH_TTL=m
+CONFIG_IP_NF_FILTER=m
+CONFIG_IP_NF_TARGET_REJECT=m
+CONFIG_IP_NF_TARGET_SYNPROXY=m
+CONFIG_IP_NF_NAT=m
+CONFIG_IP_NF_TARGET_MASQUERADE=m
+CONFIG_IP_NF_TARGET_NETMAP=m
+CONFIG_IP_NF_TARGET_REDIRECT=m
+CONFIG_IP_NF_MANGLE=m
+CONFIG_IP_NF_TARGET_ECN=m
+CONFIG_IP_NF_TARGET_TTL=m
+CONFIG_IP_NF_RAW=m
+CONFIG_IP_NF_SECURITY=m
+CONFIG_IP6_NF_IPTABLES=m
+CONFIG_IP6_NF_MATCH_AH=m
+CONFIG_IP6_NF_MATCH_EUI64=m
+CONFIG_IP6_NF_MATCH_FRAG=m
+CONFIG_IP6_NF_MATCH_OPTS=m
+CONFIG_IP6_NF_MATCH_HL=m
+CONFIG_IP6_NF_MATCH_IPV6HEADER=m
+CONFIG_IP6_NF_MATCH_MH=m
+CONFIG_IP6_NF_MATCH_RPFILTER=m
+CONFIG_IP6_NF_MATCH_RT=m
+CONFIG_IP6_NF_MATCH_SRH=m
+CONFIG_IP6_NF_TARGET_HL=m
+CONFIG_IP6_NF_FILTER=m
+CONFIG_IP6_NF_TARGET_REJECT=m
+CONFIG_IP6_NF_TARGET_SYNPROXY=m
+CONFIG_IP6_NF_MANGLE=m
+CONFIG_IP6_NF_RAW=m
+CONFIG_IP6_NF_SECURITY=m
+CONFIG_IP6_NF_NAT=m
+CONFIG_IP6_NF_TARGET_MASQUERADE=m
+CONFIG_IP6_NF_TARGET_NPT=m
+CONFIG_NF_TABLES_BRIDGE=m
+CONFIG_BRIDGE_NF_EBTABLES=m
+CONFIG_BPFILTER=y
+CONFIG_IP_SCTP=m
+CONFIG_SCTP_DBG_OBJCNT=y
+CONFIG_SCTP_COOKIE_HMAC_SHA1=y
+CONFIG_BRIDGE=y
+CONFIG_BRIDGE_VLAN_FILTERING=y
+CONFIG_BRIDGE_MRP=y
+CONFIG_BRIDGE_CFM=y
+CONFIG_NET_DSA=m
+CONFIG_VLAN_8021Q_GVRP=y
+CONFIG_VLAN_8021Q_MVRP=y
+CONFIG_LLC2=y
+CONFIG_NET_SCHED=y
+CONFIG_NET_SCH_MULTIQ=m
+CONFIG_NET_SCH_CBS=m
+CONFIG_NET_SCH_ETF=m
+CONFIG_NET_SCH_TAPRIO=m
+CONFIG_NET_SCH_MQPRIO=m
+CONFIG_NET_SCH_INGRESS=m
+CONFIG_NET_CLS_BASIC=m
+CONFIG_NET_CLS_U32=y
+CONFIG_NET_CLS_CGROUP=m
+CONFIG_NET_CLS_FLOWER=m
+CONFIG_NET_CLS_ACT=y
+CONFIG_NET_ACT_POLICE=y
+CONFIG_NET_ACT_GACT=m
+CONFIG_NET_ACT_MIRRED=m
+CONFIG_NET_ACT_SKBEDIT=y
+CONFIG_NET_ACT_GATE=m
+CONFIG_TSN=m
+CONFIG_VSOCKETS=y
+CONFIG_VIRTIO_VSOCKETS=y
+CONFIG_QRTR=m
+CONFIG_QRTR_SMD=m
+CONFIG_QRTR_TUN=m
+CONFIG_CGROUP_NET_PRIO=y
+CONFIG_NET_PKTGEN=m
+CONFIG_CAN=m
+CONFIG_BT=y
+CONFIG_BT_RFCOMM=m
+CONFIG_BT_RFCOMM_TTY=y
+CONFIG_BT_BNEP=m
+CONFIG_BT_BNEP_MC_FILTER=y
+CONFIG_BT_BNEP_PROTO_FILTER=y
+CONFIG_BT_HIDP=m
+CONFIG_BT_LEDS=y
+CONFIG_BT_HCIBTUSB=m
+CONFIG_BT_HCIBTSDIO=m
+CONFIG_BT_HCIUART=m
+CONFIG_BT_HCIUART_NOKIA=m
+CONFIG_BT_HCIUART_BCSP=y
+CONFIG_BT_HCIUART_ATH3K=y
+CONFIG_BT_HCIUART_LL=y
+CONFIG_BT_HCIUART_BCM=y
+CONFIG_BT_HCIUART_RTL=y
+CONFIG_BT_HCIUART_QCA=y
+CONFIG_BT_HCIUART_MRVL=y
+CONFIG_BT_HCIVHCI=y
+CONFIG_BT_MRVL=m
+CONFIG_BT_MRVL_SDIO=m
+CONFIG_BT_NXPUART=m
+CONFIG_CFG80211=y
+CONFIG_NL80211_TESTMODE=y
+CONFIG_CFG80211_WEXT=y
+CONFIG_MAC80211=y
+CONFIG_RFKILL=y
+CONFIG_RFKILL_INPUT=y
+CONFIG_NET_9P=y
+CONFIG_NET_9P_VIRTIO=y
+CONFIG_NFC=m
+CONFIG_NFC_NCI=m
+CONFIG_NFC_S3FWRN5_I2C=m
+CONFIG_PCI=y
+CONFIG_PCIEPORTBUS=y
+CONFIG_PCI_IOV=y
+CONFIG_PCI_PASID=y
+CONFIG_HOTPLUG_PCI=y
+CONFIG_PCIE_ALTERA=y
+CONFIG_PCIE_ALTERA_MSI=y
+CONFIG_PCI_HOST_THUNDER_PEM=y
+CONFIG_PCI_HOST_THUNDER_ECAM=y
+CONFIG_PCI_HOST_GENERIC=y
+CONFIG_PCI_XGENE=y
+CONFIG_PCI_NXP_RPMSG=y
+CONFIG_PCI_MESON=m
+CONFIG_PCI_IMX6_HOST=y
+CONFIG_PCI_IMX6_EP=y
+CONFIG_PCI_LAYERSCAPE=y
+CONFIG_PCI_HISI=y
+CONFIG_PCIE_KIRIN=y
+CONFIG_PCIE_LAYERSCAPE_GEN4=y
+CONFIG_PCI_ENDPOINT=y
+CONFIG_PCI_ENDPOINT_CONFIGFS=y
+CONFIG_PCI_EPF_TEST=y
+CONFIG_DEVTMPFS=y
+CONFIG_DEVTMPFS_MOUNT=y
+CONFIG_FW_LOADER_USER_HELPER=y
+CONFIG_FW_LOADER_USER_HELPER_FALLBACK=y
+CONFIG_BRCMSTB_GISB_ARB=y
+CONFIG_VEXPRESS_CONFIG=y
+CONFIG_FSL_MC_UAPI_SUPPORT=y
+CONFIG_MHI_BUS=m
+CONFIG_MHI_BUS_DEBUG=y
+CONFIG_MHI_BUS_PCI_GENERIC=m
+CONFIG_MHI_BUS_EP=m
+CONFIG_CONNECTOR=m
+CONFIG_ARM_SCMI_PROTOCOL=y
+CONFIG_ARM_SCMI_POWER_CONTROL=y
+CONFIG_IMX_SCMI_BBM_CONTROL=y
+CONFIG_IMX_SCMI_MISC_CONTROL=y
+CONFIG_ARM_SCPI_PROTOCOL=y
+CONFIG_EFI_CAPSULE_LOADER=y
+CONFIG_IMX_DSP=y
+CONFIG_IMX_SCU=y
+CONFIG_IMX_SCU_PD=y
+CONFIG_IMX_SEC_ENCLAVE=y
+CONFIG_IMX_ISPMU=m
+CONFIG_GNSS=m
+CONFIG_GNSS_MTK_SERIAL=m
+CONFIG_MTD=y
+CONFIG_MTD_CMDLINE_PARTS=y
+CONFIG_MTD_BLOCK=y
+CONFIG_MTD_CFI=y
+CONFIG_MTD_CFI_ADV_OPTIONS=y
+CONFIG_MTD_CFI_INTELEXT=y
+CONFIG_MTD_CFI_AMDSTD=y
+CONFIG_MTD_CFI_STAA=y
+CONFIG_MTD_PHYSMAP=y
+CONFIG_MTD_PHYSMAP_OF=y
+CONFIG_MTD_DATAFLASH=y
+CONFIG_MTD_SST25L=y
+CONFIG_MTD_RAW_NAND=y
+CONFIG_MTD_NAND_DENALI_DT=y
+CONFIG_MTD_NAND_GPMI_NAND=y
+CONFIG_MTD_NAND_FSL_IFC=y
+CONFIG_MTD_SPI_NAND=y
+CONFIG_MTD_SPI_NOR=y
+CONFIG_MTD_UBI=y
+CONFIG_OF_OVERLAY=y
+CONFIG_BLK_DEV_LOOP=y
+CONFIG_BLK_DEV_NBD=m
+CONFIG_BLK_DEV_RAM=m
+CONFIG_XEN_BLKDEV_BACKEND=m
+CONFIG_VIRTIO_BLK=y
+CONFIG_BLK_DEV_NVME=y
+CONFIG_SRAM=y
+CONFIG_PCI_ENDPOINT_TEST=y
+CONFIG_EEPROM_AT24=m
+CONFIG_EEPROM_AT25=m
+CONFIG_UACCE=m
+CONFIG_BLK_DEV_SD=y
+CONFIG_SCSI_CONSTANTS=y
+CONFIG_SCSI_LOGGING=y
+CONFIG_SCSI_SCAN_ASYNC=y
+CONFIG_SCSI_SAS_ATA=y
+CONFIG_SCSI_HISI_SAS=y
+CONFIG_MEGARAID_SAS=y
+CONFIG_SCSI_MPT3SAS=m
+CONFIG_ATA=y
+CONFIG_SATA_AHCI=y
+CONFIG_SATA_AHCI_PLATFORM=y
+CONFIG_AHCI_IMX=y
+CONFIG_AHCI_CEVA=y
+CONFIG_AHCI_QORIQ=y
+CONFIG_SATA_SIL24=y
+CONFIG_PATA_OF_PLATFORM=y
+CONFIG_MD=y
+CONFIG_BLK_DEV_MD=m
+CONFIG_BLK_DEV_DM=m
+CONFIG_DM_CRYPT=m
+CONFIG_DM_MIRROR=m
+CONFIG_DM_ZERO=m
+CONFIG_NETDEVICES=y
+CONFIG_WIREGUARD=m
+CONFIG_MACVLAN=m
+CONFIG_MACVTAP=m
+CONFIG_IPVLAN=m
+CONFIG_IPVTAP=m
+CONFIG_VXLAN=m
+CONFIG_BAREUDP=m
+CONFIG_GTP=m
+CONFIG_MACSEC=m
+CONFIG_NETCONSOLE=m
+CONFIG_TUN=m
+CONFIG_VETH=m
+CONFIG_VIRTIO_NET=y
+CONFIG_NET_DSA_MSCC_FELIX=m
+CONFIG_NET_DSA_SJA1105=m
+CONFIG_NET_DSA_SJA1105_PTP=y
+CONFIG_NET_DSA_SJA1105_TAS=y
+CONFIG_NET_DSA_SJA1105_VL=y
+CONFIG_AMD_XGBE=y
+CONFIG_ATL1C=m
+CONFIG_BCMGENET=m
+CONFIG_BNX2X=m
+CONFIG_SYSTEMPORT=m
+CONFIG_MACB=y
+CONFIG_THUNDER_NIC_PF=y
+CONFIG_FEC=y
+CONFIG_FEC_UIO=y
+CONFIG_FSL_FMAN=y
+CONFIG_FSL_ENETC_MDIO=y
+CONFIG_HIX5HD2_GMAC=y
+CONFIG_HNS_DSAF=y
+CONFIG_HNS_ENET=y
+CONFIG_HNS3=y
+CONFIG_HNS3_HCLGE=y
+CONFIG_HNS3_ENET=y
+CONFIG_E1000=y
+CONFIG_E1000E=y
+CONFIG_IGB=y
+CONFIG_IGBVF=y
+CONFIG_MVMDIO=y
+CONFIG_SKY2=y
+CONFIG_MLX4_EN=m
+CONFIG_MLX5_CORE=m
+CONFIG_MLX5_CORE_EN=y
+CONFIG_MSCC_OCELOT_SWITCH=y
+CONFIG_QCOM_EMAC=m
+CONFIG_RMNET=m
+CONFIG_SMC91X=y
+CONFIG_SMSC911X=y
+CONFIG_STMMAC_ETH=y
+CONFIG_DWMAC_GENERIC=m
+CONFIG_AQUANTIA_PHY=y
+CONFIG_BROADCOM_PHY=m
+CONFIG_BCM54140_PHY=m
+CONFIG_MARVELL_PHY=m
+CONFIG_MARVELL_10G_PHY=m
+CONFIG_MICREL_PHY=y
+CONFIG_MICROSEMI_PHY=m
+CONFIG_NXP_C45_TJA11XX_PHY=y
+CONFIG_NXP_TJA11XX_PHY=y
+CONFIG_AT803X_PHY=y
+CONFIG_REALTEK_PHY=y
+CONFIG_ROCKCHIP_PHY=y
+CONFIG_VITESSE_PHY=y
+CONFIG_CAN_FLEXCAN=m
+CONFIG_MDIO_BITBANG=y
+CONFIG_MDIO_BUS_MUX_MULTIPLEXER=y
+CONFIG_MDIO_BUS_MUX_MMIOREG=y
+CONFIG_PPP=m
+CONFIG_PPP_BSDCOMP=m
+CONFIG_PPP_DEFLATE=m
+CONFIG_PPP_FILTER=y
+CONFIG_PPP_MPPE=m
+CONFIG_PPP_MULTILINK=y
+CONFIG_PPPOE=m
+CONFIG_PPTP=m
+CONFIG_PPP_ASYNC=m
+CONFIG_PPP_SYNC_TTY=m
+CONFIG_USB_PEGASUS=m
+CONFIG_USB_RTL8150=m
+CONFIG_USB_RTL8152=y
+CONFIG_USB_LAN78XX=m
+CONFIG_USB_USBNET=y
+CONFIG_USB_NET_AX8817X=m
+CONFIG_USB_NET_AX88179_178A=m
+CONFIG_USB_NET_CDCETHER=m
+CONFIG_USB_NET_CDC_EEM=m
+CONFIG_USB_NET_CDC_NCM=m
+CONFIG_USB_NET_HUAWEI_CDC_NCM=m
+CONFIG_USB_NET_CDC_MBIM=m
+CONFIG_USB_NET_DM9601=m
+CONFIG_USB_NET_SR9700=m
+CONFIG_USB_NET_SR9800=m
+CONFIG_USB_NET_SMSC75XX=m
+CONFIG_USB_NET_SMSC95XX=m
+CONFIG_USB_NET_GL620A=m
+CONFIG_USB_NET_NET1080=m
+CONFIG_USB_NET_PLUSB=m
+CONFIG_USB_NET_MCS7830=m
+CONFIG_USB_NET_RNDIS_HOST=m
+CONFIG_USB_NET_CDC_SUBSET=m
+CONFIG_USB_NET_ZAURUS=m
+CONFIG_USB_NET_KALMIA=m
+CONFIG_USB_NET_QMI_WWAN=m
+CONFIG_USB_HSO=m
+CONFIG_USB_IPHETH=m
+CONFIG_USB_SIERRA_NET=m
+CONFIG_ATH6KL=m
+CONFIG_ATH6KL_SDIO=m
+CONFIG_ATH6KL_USB=m
+CONFIG_BRCMFMAC=m
+CONFIG_BRCMFMAC_USB=y
+CONFIG_BRCMFMAC_PCIE=y
+CONFIG_IWLWIFI=m
+CONFIG_IWLDVM=m
+CONFIG_IWLMVM=m
+CONFIG_HOSTAP=y
+CONFIG_MWIFIEX=m
+CONFIG_MWIFIEX_SDIO=m
+CONFIG_MWIFIEX_PCIE=m
+CONFIG_MWIFIEX_USB=m
+CONFIG_MWL8K=m
+CONFIG_RTL8192CE=m
+CONFIG_RTL8192SE=m
+CONFIG_RTL8192DE=m
+CONFIG_RTL8723AE=m
+CONFIG_RTL8723BE=m
+CONFIG_RTL8188EE=m
+CONFIG_RTL8192EE=m
+CONFIG_RTL8821AE=m
+CONFIG_RTL8192CU=m
+CONFIG_WL18XX=m
+CONFIG_WLCORE_SDIO=m
+CONFIG_WWAN=m
+CONFIG_MHI_WWAN_CTRL=m
+CONFIG_MHI_WWAN_MBIM=m
+CONFIG_XEN_NETDEV_BACKEND=m
+CONFIG_IVSHMEM_NET=y
+CONFIG_INPUT_MOUSEDEV=m
+CONFIG_INPUT_EVDEV=m
+CONFIG_INPUT_EVBUG=m
+CONFIG_KEYBOARD_ADC=m
+CONFIG_KEYBOARD_GPIO=y
+CONFIG_KEYBOARD_RPMSG=y
+CONFIG_KEYBOARD_SNVS_PWRKEY=y
+CONFIG_KEYBOARD_IMX_SC_KEY=y
+CONFIG_KEYBOARD_CROS_EC=y
+CONFIG_MOUSE_PS2=m
+CONFIG_INPUT_JOYSTICK=y
+CONFIG_JOYSTICK_ANALOG=m
+CONFIG_INPUT_TABLET=y
+CONFIG_INPUT_TOUCHSCREEN=y
+CONFIG_TOUCHSCREEN_ATMEL_MXT=m
+CONFIG_TOUCHSCREEN_GOODIX=m
+CONFIG_TOUCHSCREEN_EDT_FT5X06=m
+CONFIG_TOUCHSCREEN_SYNAPTICS_DSX_I2C=m
+CONFIG_INPUT_MISC=y
+CONFIG_INPUT_BBNSM_PWRKEY=y
+CONFIG_INPUT_UINPUT=m
+CONFIG_INPUT_PWM_BEEPER=m
+CONFIG_INPUT_PWM_VIBRA=m
+CONFIG_SERIO_AMBAKMI=y
+CONFIG_LEGACY_PTY_COUNT=16
+CONFIG_SERIAL_8250=y
+CONFIG_SERIAL_8250_CONSOLE=y
+CONFIG_SERIAL_8250_EXTENDED=y
+CONFIG_SERIAL_8250_SHARE_IRQ=y
+CONFIG_SERIAL_8250_DW=y
+CONFIG_SERIAL_OF_PLATFORM=y
+CONFIG_SERIAL_AMBA_PL011=y
+CONFIG_SERIAL_AMBA_PL011_CONSOLE=y
+CONFIG_SERIAL_IMX=y
+CONFIG_SERIAL_IMX_CONSOLE=y
+CONFIG_SERIAL_XILINX_PS_UART=y
+CONFIG_SERIAL_XILINX_PS_UART_CONSOLE=y
+CONFIG_SERIAL_FSL_LPUART=y
+CONFIG_SERIAL_FSL_LPUART_CONSOLE=y
+CONFIG_SERIAL_FSL_LINFLEXUART=y
+CONFIG_SERIAL_FSL_LINFLEXUART_CONSOLE=y
+CONFIG_RPMSG_TTY=m
+CONFIG_SERIAL_DEV_BUS=y
+CONFIG_VIRTIO_CONSOLE=y
+CONFIG_IPMI_HANDLER=m
+CONFIG_IPMI_DEVICE_INTERFACE=m
+CONFIG_IPMI_SI=m
+CONFIG_HW_RANDOM_TIMERIOMEM=m
+CONFIG_HW_RANDOM_BA431=m
+CONFIG_HW_RANDOM_VIRTIO=m
+CONFIG_TCG_TPM=y
+CONFIG_TCG_TIS_SPI=m
+CONFIG_TCG_TIS_I2C=m
+CONFIG_TCG_TIS_I2C_INFINEON=y
+CONFIG_I2C_CHARDEV=y
+CONFIG_I2C_MUX=y
+CONFIG_I2C_MUX_GPIO=y
+CONFIG_I2C_MUX_PCA954x=y
+CONFIG_I2C_DESIGNWARE_PLATFORM=y
+CONFIG_I2C_GPIO=m
+CONFIG_I2C_IMX=y
+CONFIG_I2C_IMX_LPI2C=y
+CONFIG_I2C_RK3X=y
+CONFIG_I2C_RPBUS=y
+CONFIG_I2C_CROS_EC_TUNNEL=y
+CONFIG_I2C_SLAVE_EEPROM=y
+CONFIG_I3C=y
+CONFIG_SVC_I3C_MASTER=y
+CONFIG_SPI=y
+CONFIG_SPI_CADENCE_QUADSPI=y
+CONFIG_SPI_DESIGNWARE=m
+CONFIG_SPI_DW_DMA=y
+CONFIG_SPI_DW_MMIO=m
+CONFIG_SPI_FSL_LPSPI=y
+CONFIG_SPI_FSL_QUADSPI=y
+CONFIG_SPI_NXP_FLEXSPI=y
+CONFIG_SPI_IMX=y
+CONFIG_SPI_FSL_DSPI=y
+CONFIG_SPI_PL022=y
+CONFIG_SPI_SPIDEV=m
+CONFIG_SPI_SLAVE=y
+CONFIG_SPI_SLAVE_TIME=y
+CONFIG_SPI_SLAVE_SYSTEM_CONTROL=y
+CONFIG_SPMI=y
+CONFIG_PPS_CLIENT_GPIO=y
+CONFIG_PINCTRL_SINGLE=y
+CONFIG_PINCTRL_IMX8MM=y
+CONFIG_PINCTRL_IMX8MN=y
+CONFIG_PINCTRL_IMX8MP=y
+CONFIG_PINCTRL_IMX93=y
+CONFIG_GPIO_SYSFS=y
+CONFIG_GPIO_ALTERA=m
+CONFIG_GPIO_DWAPB=y
+CONFIG_GPIO_IMX_RPMSG=y
+CONFIG_GPIO_MB86S7X=y
+CONFIG_GPIO_MPC8XXX=y
+CONFIG_GPIO_MXC=y
+CONFIG_GPIO_PL061=y
+CONFIG_GPIO_WCD934X=m
+CONFIG_GPIO_XGENE=y
+CONFIG_GPIO_MAX732X=y
+CONFIG_GPIO_PCA953X=y
+CONFIG_GPIO_PCA953X_IRQ=y
+CONFIG_GPIO_ADP5585=y
+CONFIG_GPIO_BD9571MWV=m
+CONFIG_GPIO_MAX77620=y
+CONFIG_GPIO_SL28CPLD=m
+CONFIG_W1=y
+CONFIG_W1_MASTER_GPIO=y
+CONFIG_W1_SLAVE_DS2431=y
+CONFIG_POWER_RESET_BRCMSTB=y
+CONFIG_POWER_RESET_XGENE=y
+CONFIG_POWER_RESET_SYSCON=y
+CONFIG_SYSCON_REBOOT_MODE=y
+CONFIG_BATTERY_SBS=m
+CONFIG_BATTERY_BQ27XXX=y
+CONFIG_BATTERY_MAX17042=m
+CONFIG_CHARGER_BQ25890=m
+CONFIG_CHARGER_BQ25980=m
+CONFIG_SENSORS_ARM_SCMI=y
+CONFIG_SENSORS_ARM_SCPI=y
+CONFIG_SENSORS_FP9931=y
+CONFIG_SENSORS_LM90=m
+CONFIG_SENSORS_PWM_FAN=m
+CONFIG_SENSORS_SL28CPLD=m
+CONFIG_SENSORS_INA2XX=m
+CONFIG_SENSORS_INA3221=m
+CONFIG_THERMAL_WRITABLE_TRIPS=y
+CONFIG_THERMAL_GOV_POWER_ALLOCATOR=y
+CONFIG_CPU_THERMAL=y
+CONFIG_THERMAL_EMULATION=y
+CONFIG_IMX_SC_THERMAL=y
+CONFIG_IMX8MM_THERMAL=y
+CONFIG_IMX91_THERMAL=y
+CONFIG_QORIQ_THERMAL=y
+CONFIG_WATCHDOG=y
+CONFIG_SL28CPLD_WATCHDOG=m
+CONFIG_ARM_SP805_WATCHDOG=y
+CONFIG_ARM_SBSA_WATCHDOG=y
+CONFIG_DW_WATCHDOG=y
+CONFIG_IMX2_WDT=y
+CONFIG_IMX_SC_WDT=y
+CONFIG_IMX7ULP_WDT=y
+CONFIG_ARM_SMC_WATCHDOG=y
+CONFIG_XEN_WDT=y
+CONFIG_MFD_ADP5585=y
+CONFIG_MFD_BD9571MWV=y
+CONFIG_MFD_AXP20X_I2C=y
+CONFIG_MFD_IMX_FLEXIO=y
+CONFIG_MFD_MXC_HDMI=y
+CONFIG_MFD_HI6421_PMIC=y
+CONFIG_MFD_FP9931=y
+CONFIG_MFD_MAX77620=y
+CONFIG_MFD_MAX96752=y
+CONFIG_MFD_MAX96752_I2C=y
+CONFIG_MFD_MAX96789=y
+CONFIG_MFD_MAX96789_I2C=y
+CONFIG_MFD_MT6397=y
+CONFIG_MFD_SEC_CORE=y
+CONFIG_MFD_SL28CPLD=y
+CONFIG_MFD_ROHM_BD718XX=y
+CONFIG_MFD_WCD934X=m
+CONFIG_REGULATOR_FIXED_VOLTAGE=y
+CONFIG_REGULATOR_AXP20X=y
+CONFIG_REGULATOR_BD718XX=y
+CONFIG_REGULATOR_BD9571MWV=y
+CONFIG_REGULATOR_FAN53555=y
+CONFIG_REGULATOR_GPIO=y
+CONFIG_REGULATOR_HI6421V530=y
+CONFIG_REGULATOR_MAX77620=y
+CONFIG_REGULATOR_MAX8973=y
+CONFIG_REGULATOR_FP9931=y
+CONFIG_REGULATOR_MP8859=y
+CONFIG_REGULATOR_MT6358=y
+CONFIG_REGULATOR_MT6397=y
+CONFIG_REGULATOR_PCA9450=y
+CONFIG_REGULATOR_PF0900=y
+CONFIG_REGULATOR_PF8X00=y
+CONFIG_REGULATOR_PFUZE100=y
+CONFIG_REGULATOR_PWM=y
+CONFIG_REGULATOR_QCOM_SPMI=y
+CONFIG_REGULATOR_S2MPS11=y
+CONFIG_REGULATOR_TPS65132=m
+CONFIG_REGULATOR_VCTRL=m
+CONFIG_RC_CORE=m
+CONFIG_RC_DECODERS=y
+CONFIG_IR_IMON_DECODER=m
+CONFIG_IR_JVC_DECODER=m
+CONFIG_IR_MCE_KBD_DECODER=m
+CONFIG_IR_NEC_DECODER=m
+CONFIG_IR_RC5_DECODER=m
+CONFIG_IR_RC6_DECODER=m
+CONFIG_IR_RCMM_DECODER=m
+CONFIG_IR_SANYO_DECODER=m
+CONFIG_IR_SHARP_DECODER=m
+CONFIG_IR_SONY_DECODER=m
+CONFIG_IR_XMP_DECODER=m
+CONFIG_RC_DEVICES=y
+CONFIG_IR_GPIO_CIR=m
+CONFIG_MEDIA_SUPPORT=y
+CONFIG_MEDIA_SUPPORT_FILTER=y
+CONFIG_MEDIA_CAMERA_SUPPORT=y
+CONFIG_MEDIA_PLATFORM_SUPPORT=y
+CONFIG_MEDIA_USB_SUPPORT=y
+CONFIG_USB_VIDEO_CLASS=m
+CONFIG_V4L_PLATFORM_DRIVERS=y
+CONFIG_V4L_MEM2MEM_DRIVERS=y
+CONFIG_VIDEO_MX8_CAPTURE=y
+CONFIG_VIDEO_ECAM=y
+CONFIG_MXC_CAMERA_AR0521=y
+CONFIG_MXC_CAMERA_AR1335_AF=y
+CONFIG_MXC_CAMERA_AR1335_MCU=y
+CONFIG_MXC_CAMERA_AR0234=y
+CONFIG_VIDEO_MXC_CAPTURE=y
+CONFIG_VIDEO_MXC_CSI_CAMERA=y
+CONFIG_MXC_MIPI_CSI=y
+CONFIG_MXC_CAMERA_OV5640_MIPI_V2=y
+CONFIG_VIDEO_AMPHION_VPU=y
+CONFIG_VIDEO_IMX_CSI_FORMATTER=y
+CONFIG_VIDEO_DWC_MIPI_CSIS=y
+CONFIG_VIDEO_IMX8_ISI=y
+CONFIG_VIDEO_IMX8_ISI_M2M=y
+CONFIG_VIDEO_IMX8_JPEG=m
+CONFIG_VIDEO_NXP_NEOISP=m
+CONFIG_VIDEO_HANTRO=m
+CONFIG_VIDEO_OV5640=y
+CONFIG_VIDEO_OV5645=m
+CONFIG_VIDEO_AP1302=y
+CONFIG_VIDEO_AP130X=m
+CONFIG_VIDEO_MT9M114=y
+CONFIG_IMX_DPU_CORE=y
+CONFIG_IMX8MM_LCDIF_CORE=y
+CONFIG_IMX_LCDIFV3_CORE=y
+CONFIG_DRM=y
+CONFIG_DRM_I2C_NXP_TDA998X=m
+CONFIG_DRM_MALI_DISPLAY=m
+CONFIG_DRM_PANEL_LVDS=y
+CONFIG_DRM_PANEL_SIMPLE=y
+CONFIG_DRM_PANEL_STARTEK_ILI9881C=y
+CONFIG_DRM_DISPLAY_CONNECTOR=y
+CONFIG_DRM_FSL_IMX_LVDS_BRIDGE=y
+CONFIG_DRM_NWL_MIPI_DSI=y
+CONFIG_DRM_NXP_SEIKO_43WVFIG=y
+CONFIG_DRM_IMX95_LDB=y
+CONFIG_DRM_IMX95_MIPI_DSI=y
+CONFIG_DRM_IMX95_PIXEL_INTERLEAVER=y
+CONFIG_DRM_IMX95_PIXEL_LINK=y
+CONFIG_DRM_DW_HDMI_AHB_AUDIO=m
+CONFIG_DRM_DW_HDMI_I2S_AUDIO=m
+CONFIG_DRM_DW_HDMI_GP_AUDIO=y
+CONFIG_DRM_DW_HDMI_CEC=m
+CONFIG_DRM_ITE_IT6263=y
+CONFIG_DRM_ITE_IT6161=y
+CONFIG_DRM_IMX=y
+CONFIG_DRM_IMX_LCDIF_MUX_DISPLAY=y
+CONFIG_DRM_IMX_PARALLEL_DISPLAY=y
+CONFIG_DRM_IMX_TVE=y
+CONFIG_DRM_IMX_LDB=y
+CONFIG_DRM_IMX8QM_LDB=y
+CONFIG_DRM_IMX8QXP_LDB=y
+CONFIG_DRM_IMX8MP_LDB=y
+CONFIG_DRM_IMX93_LDB=y
+CONFIG_DRM_IMX_DW_MIPI_DSI=y
+CONFIG_DRM_IMX93_PARALLEL_DISPLAY_FORMAT=y
+CONFIG_DRM_IMX_HDMI=y
+CONFIG_DRM_IMX_SEC_DSIM=y
+CONFIG_DRM_IMX_DCNANO=y
+CONFIG_DRM_IMX95_DPU=y
+CONFIG_DRM_IMX_DCSS=y
+CONFIG_DRM_IMX_CDNS_MHDP=y
+CONFIG_DRM_ETNAVIV=m
+CONFIG_DRM_HISI_HIBMC=m
+CONFIG_DRM_HISI_KIRIN=m
+CONFIG_DRM_MXSFB=y
+CONFIG_DRM_IMX_LCDIF=y
+CONFIG_DRM_PL111=m
+CONFIG_DRM_LIMA=m
+CONFIG_DRM_PANFROST=m
+CONFIG_FB=y
+CONFIG_FB_ARMCLCD=y
+CONFIG_FB_EFI=y
+CONFIG_FB_MXC_EINK_V2_PANEL=y
+CONFIG_BACKLIGHT_PWM=y
+CONFIG_BACKLIGHT_LP855X=m
+CONFIG_BACKLIGHT_GPIO=y
+CONFIG_BACKLIGHT_LED=y
+CONFIG_LOGO=y
+CONFIG_SOUND=y
+CONFIG_SND=y
+CONFIG_SND_ALOOP=m
+CONFIG_SND_USB_AUDIO=m
+CONFIG_SND_SOC=y
+CONFIG_SND_SOC_FSL_ASRC=m
+CONFIG_SND_SOC_FSL_MQS=m
+CONFIG_SND_SOC_FSL_MICFIL=m
+CONFIG_SND_SOC_FSL_EASRC=m
+CONFIG_SND_SOC_FSL_XCVR=m
+CONFIG_SND_SOC_FSL_RPMSG=m
+CONFIG_SND_IMX_SOC=m
+CONFIG_SND_SOC_IMX_SGTL5000=m
+CONFIG_SND_SOC_IMX_SPDIF=m
+CONFIG_SND_SOC_FSL_ASOC_CARD=m
+CONFIG_SND_SOC_IMX_AUDMIX=m
+CONFIG_SND_SOC_IMX_HDMI=m
+CONFIG_SND_SOC_IMX_CARD=m
+CONFIG_SND_SOC_IMX_PCM512X=m
+CONFIG_SND_SOC_SOF_TOPLEVEL=y
+CONFIG_SND_SOC_SOF_OF=m
+CONFIG_SND_SOC_SOF_IMX_TOPLEVEL=y
+CONFIG_SND_SOC_SOF_IMX8=m
+CONFIG_SND_SOC_SOF_IMX8M=m
+CONFIG_SND_SOC_SOF_IMX8ULP=m
+CONFIG_SND_SOC_AK4613=m
+CONFIG_SND_SOC_BT_SCO=y
+CONFIG_SND_SOC_CROS_EC_CODEC=m
+CONFIG_SND_SOC_CS42XX8_I2C=y
+CONFIG_SND_SOC_DMIC=m
+CONFIG_SND_SOC_ES7134=m
+CONFIG_SND_SOC_ES7241=m
+CONFIG_SND_SOC_GTM601=m
+CONFIG_SND_SOC_MAX98357A=m
+CONFIG_SND_SOC_MAX98927=m
+CONFIG_SND_SOC_MSM8916_WCD_ANALOG=m
+CONFIG_SND_SOC_MSM8916_WCD_DIGITAL=m
+CONFIG_SND_SOC_PCM3168A_I2C=m
+CONFIG_SND_SOC_RT5659=m
+CONFIG_SND_SOC_SIMPLE_AMPLIFIER=m
+CONFIG_SND_SOC_SIMPLE_MUX=m
+CONFIG_SND_SOC_SPDIF=m
+CONFIG_SND_SOC_TAS571X=m
+CONFIG_SND_SOC_WCD934X=m
+CONFIG_SND_SOC_WM8524=y
+CONFIG_SND_SOC_WM8731_I2C=m
+CONFIG_SND_SOC_WM8904=m
+CONFIG_SND_SOC_WM8960=m
+CONFIG_SND_SOC_WM8962=m
+CONFIG_SND_SOC_WSA881X=m
+CONFIG_SND_SOC_RPMSG_WM8960=m
+CONFIG_SND_SOC_RPMSG_AK4497=m
+CONFIG_SND_SOC_LPASS_WSA_MACRO=m
+CONFIG_SND_SOC_LPASS_VA_MACRO=m
+CONFIG_SND_SIMPLE_CARD=y
+CONFIG_SND_AUDIO_GRAPH_CARD=y
+CONFIG_SND_VIRTIO=y
+CONFIG_HID_A4TECH=y
+CONFIG_HID_APPLE=y
+CONFIG_HID_BELKIN=y
+CONFIG_HID_CHERRY=y
+CONFIG_HID_CHICONY=m
+CONFIG_HID_CYPRESS=y
+CONFIG_HID_EZKEY=y
+CONFIG_HID_ITE=y
+CONFIG_HID_KENSINGTON=y
+CONFIG_HID_LOGITECH=m
+CONFIG_HID_REDRAGON=y
+CONFIG_HID_MICROSOFT=y
+CONFIG_HID_MONTEREY=y
+CONFIG_HID_MULTITOUCH=m
+CONFIG_USB_HID=m
+CONFIG_HID_PID=y
+CONFIG_USB_HIDDEV=y
+CONFIG_USB_KBD=m
+CONFIG_USB_MOUSE=m
+CONFIG_I2C_HID_OF=m
+CONFIG_USB_CONN_GPIO=y
+CONFIG_USB=y
+CONFIG_USB_OTG=y
+CONFIG_USB_XHCI_HCD=y
+CONFIG_USB_XHCI_PCI_RENESAS=m
+CONFIG_USB_EHCI_HCD=y
+CONFIG_USB_EHCI_HCD_PLATFORM=y
+CONFIG_USB_OHCI_HCD=y
+CONFIG_USB_OHCI_HCD_PLATFORM=y
+CONFIG_USB_HCD_TEST_MODE=y
+CONFIG_USB_ACM=m
+CONFIG_USB_STORAGE=y
+CONFIG_USB_UAS=y
+CONFIG_USB_CDNS_SUPPORT=y
+CONFIG_USB_CDNS3=y
+CONFIG_USB_CDNS3_GADGET=y
+CONFIG_USB_CDNS3_HOST=y
+CONFIG_USB_MUSB_HDRC=y
+CONFIG_USB_DWC3=y
+CONFIG_USB_DWC2=y
+CONFIG_USB_CHIPIDEA=y
+CONFIG_USB_CHIPIDEA_UDC=y
+CONFIG_USB_CHIPIDEA_HOST=y
+CONFIG_USB_ISP1760=y
+CONFIG_USB_SERIAL=y
+CONFIG_USB_SERIAL_CONSOLE=y
+CONFIG_USB_SERIAL_GENERIC=y
+CONFIG_USB_SERIAL_SIMPLE=y
+CONFIG_USB_SERIAL_BELKIN=m
+CONFIG_USB_SERIAL_CP210X=m
+CONFIG_USB_SERIAL_FTDI_SIO=y
+CONFIG_USB_SERIAL_MCT_U232=m
+CONFIG_USB_SERIAL_MOS7720=m
+CONFIG_USB_SERIAL_MOS7840=m
+CONFIG_USB_SERIAL_PL2303=m
+CONFIG_USB_SERIAL_QCAUX=m
+CONFIG_USB_SERIAL_QUALCOMM=m
+CONFIG_USB_SERIAL_OPTION=m
+CONFIG_USB_SERIAL_DEBUG=m
+CONFIG_USB_TEST=m
+CONFIG_USB_EHSET_TEST_FIXTURE=y
+CONFIG_USB_HSIC_USB3503=y
+CONFIG_NOP_USB_XCEIV=y
+CONFIG_USB_MXS_PHY=y
+CONFIG_USB_ULPI=y
+CONFIG_USB_GADGET=y
+CONFIG_USB_SNP_UDC_PLAT=y
+CONFIG_USB_BDC_UDC=y
+CONFIG_USB_CONFIGFS=y
+CONFIG_USB_CONFIGFS_SERIAL=y
+CONFIG_USB_CONFIGFS_ACM=y
+CONFIG_USB_CONFIGFS_OBEX=y
+CONFIG_USB_CONFIGFS_NCM=y
+CONFIG_USB_CONFIGFS_ECM=y
+CONFIG_USB_CONFIGFS_ECM_SUBSET=y
+CONFIG_USB_CONFIGFS_RNDIS=y
+CONFIG_USB_CONFIGFS_EEM=y
+CONFIG_USB_CONFIGFS_MASS_STORAGE=y
+CONFIG_USB_CONFIGFS_F_LB_SS=y
+CONFIG_USB_CONFIGFS_F_FS=y
+CONFIG_USB_CONFIGFS_F_UAC1=y
+CONFIG_USB_CONFIGFS_F_UAC1_LEGACY=y
+CONFIG_USB_CONFIGFS_F_UAC2=y
+CONFIG_USB_CONFIGFS_F_MIDI=y
+CONFIG_USB_CONFIGFS_F_HID=y
+CONFIG_USB_CONFIGFS_F_UVC=y
+CONFIG_USB_ZERO=m
+CONFIG_USB_AUDIO=m
+CONFIG_USB_ETH=m
+CONFIG_USB_GADGETFS=m
+CONFIG_USB_MASS_STORAGE=m
+CONFIG_USB_G_SERIAL=m
+CONFIG_TYPEC=y
+CONFIG_TYPEC_TCPM=y
+CONFIG_TYPEC_TCPCI=y
+CONFIG_TYPEC_FUSB302=m
+CONFIG_TYPEC_TPS6598X=m
+CONFIG_TYPEC_HD3SS3220=m
+CONFIG_TYPEC_SWITCH_GPIO=y
+CONFIG_MMC=y
+CONFIG_MMC_BLOCK_MINORS=32
+CONFIG_MMC_ARMMMCI=y
+CONFIG_MMC_SDHCI=y
+CONFIG_MMC_SDHCI_PLTFM=y
+CONFIG_MMC_SDHCI_OF_ARASAN=y
+CONFIG_MMC_SDHCI_OF_ESDHC=y
+CONFIG_MMC_SDHCI_CADENCE=y
+CONFIG_MMC_SDHCI_ESDHC_IMX=y
+CONFIG_MMC_SDHCI_F_SDH30=y
+CONFIG_MMC_SPI=y
+CONFIG_MMC_DW=y
+CONFIG_MMC_DW_EXYNOS=y
+CONFIG_MMC_DW_HI3798CV200=y
+CONFIG_MMC_DW_K3=y
+CONFIG_MMC_MTK=y
+CONFIG_MMC_SDHCI_XENON=y
+CONFIG_SCSI_UFSHCD=y
+CONFIG_SCSI_UFSHCD_PLATFORM=y
+CONFIG_NEW_LEDS=y
+CONFIG_LEDS_CLASS=y
+CONFIG_LEDS_CLASS_MULTICOLOR=m
+CONFIG_LEDS_LM3692X=m
+CONFIG_LEDS_PCA9532=m
+CONFIG_LEDS_GPIO=y
+CONFIG_LEDS_PCA963X=y
+CONFIG_LEDS_PCA995X=m
+CONFIG_LEDS_PWM=y
+CONFIG_LEDS_SYSCON=y
+CONFIG_LEDS_TRIGGER_TIMER=y
+CONFIG_LEDS_TRIGGER_DISK=y
+CONFIG_LEDS_TRIGGER_HEARTBEAT=y
+CONFIG_LEDS_TRIGGER_CPU=y
+CONFIG_LEDS_TRIGGER_DEFAULT_ON=y
+CONFIG_LEDS_TRIGGER_PANIC=y
+CONFIG_LEDS_TRIGGER_PATTERN=y
+CONFIG_EDAC=y
+CONFIG_EDAC_LAYERSCAPE=m
+CONFIG_EDAC_SYNOPSYS=y
+CONFIG_RTC_CLASS=y
+CONFIG_RTC_DRV_ABX80X=y
+CONFIG_RTC_DRV_DS1307=m
+CONFIG_RTC_DRV_HYM8563=m
+CONFIG_RTC_DRV_MAX77686=y
+CONFIG_RTC_DRV_PCF85363=m
+CONFIG_RTC_DRV_M41T80=m
+CONFIG_RTC_DRV_RX8581=m
+CONFIG_RTC_DRV_RV3028=m
+CONFIG_RTC_DRV_RV8803=m
+CONFIG_RTC_DRV_S5M=y
+CONFIG_RTC_DRV_DS3232=y
+CONFIG_RTC_DRV_PCF2127=m
+CONFIG_RTC_DRV_PCF2131=m
+CONFIG_RTC_DRV_EFI=y
+CONFIG_RTC_DRV_CROS_EC=y
+CONFIG_RTC_DRV_FSL_FTM_ALARM=m
+CONFIG_RTC_DRV_PL031=y
+CONFIG_RTC_DRV_SNVS=y
+CONFIG_RTC_DRV_BBNSM=y
+CONFIG_RTC_DRV_IMX_SC=y
+CONFIG_RTC_DRV_IMX_SM=y
+CONFIG_RTC_DRV_IMX_RPMSG=y
+CONFIG_DMADEVICES=y
+CONFIG_BCM_SBA_RAID=m
+CONFIG_FSL_EDMA=y
+CONFIG_FSL_QDMA=m
+CONFIG_FSL_EDMA_V3=y
+CONFIG_IMX_SDMA=y
+CONFIG_MV_XOR_V2=y
+CONFIG_MXS_DMA=y
+CONFIG_MXC_PXP_V3=y
+CONFIG_PL330_DMA=y
+CONFIG_QCOM_HIDMA_MGMT=y
+CONFIG_QCOM_HIDMA=y
+CONFIG_DW_EDMA=y
+CONFIG_DW_EDMA_PCIE=y
+CONFIG_FSL_DPAA2_QDMA=m
+CONFIG_DMATEST=y
+CONFIG_UDMABUF=y
+CONFIG_DMABUF_HEAPS=y
+CONFIG_DMABUF_HEAPS_SYSTEM=y
+CONFIG_DMABUF_HEAPS_CMA=y
+CONFIG_DMABUF_HEAPS_DSP=y
+CONFIG_UIO_PCI_GENERIC=y
+CONFIG_UIO_IVSHMEM=y
+CONFIG_VFIO=y
+CONFIG_VFIO_PCI=y
+CONFIG_VFIO_FSL_MC=y
+CONFIG_VIRTIO_PCI=y
+CONFIG_VIRTIO_BALLOON=y
+CONFIG_VIRTIO_INPUT=y
+CONFIG_VIRTIO_MMIO=y
+CONFIG_VIRTIO_IVSHMEM=y
+CONFIG_VHOST_NET=m
+CONFIG_VHOST_VSOCK=y
+CONFIG_XEN_GNTDEV=y
+CONFIG_XEN_GRANT_DEV_ALLOC=y
+CONFIG_STAGING=y
+CONFIG_STAGING_MEDIA=y
+CONFIG_VIDEO_IMX_CAPTURE=y
+CONFIG_IMX8_MEDIA_DEVICE=m
+CONFIG_MHDP_HDMIRX=y
+CONFIG_MHDP_HDMIRX_CEC=y
+CONFIG_FSL_DPAA2=y
+CONFIG_FSL_PPFE=y
+CONFIG_FSL_PPFE_UTIL_DISABLED=y
+CONFIG_ETHOSU=y
+CONFIG_NEUTRON=y
+CONFIG_CHROME_PLATFORMS=y
+CONFIG_CROS_EC=y
+CONFIG_CROS_EC_I2C=y
+CONFIG_CROS_EC_SPI=y
+CONFIG_CROS_EC_CHARDEV=m
+CONFIG_CLK_VEXPRESS_OSC=y
+CONFIG_COMMON_CLK_SCMI=y
+CONFIG_COMMON_CLK_SCPI=y
+CONFIG_COMMON_CLK_CS2000_CP=y
+CONFIG_COMMON_CLK_FSL_SAI=y
+CONFIG_COMMON_CLK_S2MPS11=y
+CONFIG_COMMON_CLK_XGENE=y
+CONFIG_COMMON_CLK_PWM=y
+CONFIG_COMMON_CLK_VC5=y
+CONFIG_CLK_IMX8MM=y
+CONFIG_CLK_IMX8MN=y
+CONFIG_CLK_IMX8MP=y
+CONFIG_CLK_IMX8MQ=y
+CONFIG_CLK_IMX8QXP=y
+CONFIG_CLK_IMX8ULP=y
+CONFIG_CLK_IMX91=y
+CONFIG_CLK_IMX93=y
+CONFIG_CLK_IMX95_BLK_CTL=y
+CONFIG_HWSPINLOCK=y
+CONFIG_ARM_MHU=y
+CONFIG_IMX_MBOX=y
+CONFIG_PLATFORM_MHU=y
+CONFIG_IOMMU_IO_PGTABLE_ARMV7S=y
+CONFIG_ARM_SMMU=y
+CONFIG_ARM_SMMU_V3=y
+CONFIG_REMOTEPROC=y
+CONFIG_IMX_REMOTEPROC=y
+CONFIG_IMX_DSP_REMOTEPROC=m
+CONFIG_IMX_NEUTRON_REMOTEPROC=y
+CONFIG_IMX_ISP_REMOTEPROC=m
+CONFIG_RPMSG_CHAR=m
+CONFIG_RPMSG_CTRL=m
+CONFIG_RPMSG_QCOM_GLINK_RPM=y
+CONFIG_SOUNDWIRE=m
+CONFIG_SOUNDWIRE_QCOM=m
+CONFIG_SOC_BRCMSTB=y
+CONFIG_FSL_DPAA=y
+CONFIG_FSL_MC_DPIO=y
+CONFIG_FSL_RCPM=y
+CONFIG_FSL_QIXIS=y
+CONFIG_SOC_TI=y
+CONFIG_EXTCON_PTN5150=m
+CONFIG_EXTCON_USB_GPIO=y
+CONFIG_EXTCON_USBC_CROS_EC=y
+CONFIG_IIO=y
+CONFIG_FXLS8962AF_I2C=m
+CONFIG_IIO_ST_ACCEL_3AXIS=m
+CONFIG_IMX8QXP_ADC=y
+CONFIG_IMX93_ADC=y
+CONFIG_MAX9611=m
+CONFIG_QCOM_SPMI_VADC=m
+CONFIG_QCOM_SPMI_ADC5=m
+CONFIG_TI_ADS1015=m
+CONFIG_IIO_CROS_EC_SENSORS_CORE=m
+CONFIG_IIO_CROS_EC_SENSORS=m
+CONFIG_FXAS21002C=y
+CONFIG_IIO_ST_GYRO_3AXIS=m
+CONFIG_FXOS8700_I2C=y
+CONFIG_RPMSG_IIO_PEDOMETER=m
+CONFIG_INV_MPU6050_I2C=m
+CONFIG_IIO_ST_LSM6DSX=y
+CONFIG_IIO_CROS_EC_LIGHT_PROX=m
+CONFIG_SENSORS_ISL29018=y
+CONFIG_VCNL4000=m
+CONFIG_VCNL4035=m
+CONFIG_IIO_ST_MAGN_3AXIS=m
+CONFIG_IIO_CROS_EC_BARO=m
+CONFIG_MPL3115=y
+CONFIG_MS5611=m
+CONFIG_MS5611_I2C=m
+CONFIG_IIO_P3T1085_I2C=m
+CONFIG_IIO_P3T1085_I3C=m
+CONFIG_PWM=y
+CONFIG_PWM_ADP5585=y
+CONFIG_PWM_CROS_EC=m
+CONFIG_PWM_FSL_FTM=m
+CONFIG_PWM_IMX27=y
+CONFIG_PWM_IMX_TPM=y
+CONFIG_PWM_RPCHIP=y
+CONFIG_PWM_SL28CPLD=m
+CONFIG_SL28CPLD_INTC=y
+CONFIG_RESET_IMX7=y
+CONFIG_RESET_IMX8ULP_SIM=y
+CONFIG_PHY_MIXEL_LVDS=y
+CONFIG_PHY_MIXEL_LVDS_COMBO=y
+CONFIG_PHY_CADENCE_SALVO=y
+CONFIG_PHY_FSL_IMX8MP_LVDS=y
+CONFIG_PHY_FSL_IMX9_DPHY_RX=y
+CONFIG_PHY_FSL_IMX93_MIPI_DPHY=y
+CONFIG_PHY_MIXEL_MIPI_DPHY=y
+CONFIG_PHY_FSL_IMX8M_PCIE=y
+CONFIG_PHY_FSL_IMX8Q_PCIE=y
+CONFIG_PHY_SAMSUNG_HDMI_PHY=y
+CONFIG_PHY_QCOM_USB_HS=y
+CONFIG_PHY_SAMSUNG_USB2=y
+CONFIG_ARM_CCI_PMU=m
+CONFIG_ARM_CCN=m
+CONFIG_ARM_CMN=m
+CONFIG_ARM_SMMU_V3_PMU=m
+CONFIG_ARM_DSU_PMU=m
+CONFIG_FSL_IMX8_DDR_PMU=y
+CONFIG_FSL_IMX9_DDR_PMU=y
+CONFIG_ARM_SPE_PMU=m
+CONFIG_MALI_MIDGARD=y
+CONFIG_MALI_CSF_SUPPORT=y
+CONFIG_NVMEM_IMX_OCOTP=y
+CONFIG_NVMEM_IMX_OCOTP_FSB_S400=m
+CONFIG_NVMEM_IMX_OCOTP_SCU=y
+CONFIG_NVMEM_RMEM=m
+CONFIG_FPGA=y
+CONFIG_FPGA_BRIDGE=m
+CONFIG_ALTERA_FREEZE_BRIDGE=m
+CONFIG_FPGA_REGION=m
+CONFIG_OF_FPGA_REGION=m
+CONFIG_TEE=y
+CONFIG_OPTEE=y
+CONFIG_MUX_MMIO=y
+CONFIG_SLIM_QCOM_CTRL=m
+CONFIG_INTERCONNECT=y
+CONFIG_INTERCONNECT_IMX=m
+CONFIG_INTERCONNECT_IMX8MQ=m
+CONFIG_MXC_SIM=y
+CONFIG_MXC_GPU_VIV=y
+CONFIG_MXC_EMVSIM=y
+CONFIG_MXC_VIDEO_WAVE6=y
+CONFIG_EXT2_FS=y
+CONFIG_EXT2_FS_XATTR=y
+CONFIG_EXT2_FS_POSIX_ACL=y
+CONFIG_EXT2_FS_SECURITY=y
+CONFIG_EXT3_FS=y
+CONFIG_EXT3_FS_POSIX_ACL=y
+CONFIG_EXT3_FS_SECURITY=y
+CONFIG_BTRFS_FS=m
+CONFIG_BTRFS_FS_POSIX_ACL=y
+CONFIG_FANOTIFY=y
+CONFIG_FANOTIFY_ACCESS_PERMISSIONS=y
+CONFIG_QUOTA=y
+CONFIG_AUTOFS_FS=y
+CONFIG_FUSE_FS=m
+CONFIG_CUSE=m
+CONFIG_OVERLAY_FS=m
+CONFIG_VFAT_FS=y
+CONFIG_TMPFS_POSIX_ACL=y
+CONFIG_HUGETLBFS=y
+CONFIG_EFIVAR_FS=y
+CONFIG_JFFS2_FS=y
+CONFIG_UBIFS_FS=y
+CONFIG_SQUASHFS=y
+CONFIG_SQUASHFS_XZ=y
+CONFIG_EROFS_FS=y
+CONFIG_NFS_FS=y
+CONFIG_NFS_V4=y
+CONFIG_NFS_V4_1=y
+CONFIG_NFS_V4_2=y
+CONFIG_ROOT_NFS=y
+CONFIG_RPCSEC_GSS_KRB5=m
+CONFIG_9P_FS=y
+CONFIG_NLS_CODEPAGE_437=y
+CONFIG_NLS_ISO8859_1=y
+CONFIG_TRUSTED_KEYS=m
+CONFIG_SECURITY=y
+CONFIG_SECURITY_SELINUX=y
+CONFIG_SECURITY_APPARMOR=y
+CONFIG_LSM="landlock,lockdown,yama,loadpin,safesetid,integrity,bpf"
+CONFIG_CRYPTO_USER=y
+CONFIG_CRYPTO_TEST=m
+CONFIG_CRYPTO_ANUBIS=m
+CONFIG_CRYPTO_ARIA=m
+CONFIG_CRYPTO_BLOWFISH=m
+CONFIG_CRYPTO_CAMELLIA=m
+CONFIG_CRYPTO_CAST5=m
+CONFIG_CRYPTO_CAST6=m
+CONFIG_CRYPTO_FCRYPT=m
+CONFIG_CRYPTO_KHAZAD=m
+CONFIG_CRYPTO_SEED=m
+CONFIG_CRYPTO_SERPENT=m
+CONFIG_CRYPTO_TEA=m
+CONFIG_CRYPTO_TWOFISH=m
+CONFIG_CRYPTO_ARC4=m
+CONFIG_CRYPTO_CFB=m
+CONFIG_CRYPTO_CTS=m
+CONFIG_CRYPTO_LRW=m
+CONFIG_CRYPTO_OFB=m
+CONFIG_CRYPTO_PCBC=m
+CONFIG_CRYPTO_CHACHA20POLY1305=m
+CONFIG_CRYPTO_ECHAINIV=y
+CONFIG_CRYPTO_TLS=m
+CONFIG_CRYPTO_MD4=m
+CONFIG_CRYPTO_RMD160=m
+CONFIG_CRYPTO_STREEBOG=m
+CONFIG_CRYPTO_VMAC=m
+CONFIG_CRYPTO_WP512=m
+CONFIG_CRYPTO_XCBC=m
+CONFIG_CRYPTO_ANSI_CPRNG=y
+CONFIG_CRYPTO_USER_API_HASH=m
+CONFIG_CRYPTO_USER_API_SKCIPHER=m
+CONFIG_CRYPTO_USER_API_RNG=m
+CONFIG_CRYPTO_USER_API_AEAD=m
+CONFIG_CRYPTO_GHASH_ARM64_CE=y
+CONFIG_CRYPTO_SHA1_ARM64_CE=y
+CONFIG_CRYPTO_SHA2_ARM64_CE=y
+CONFIG_CRYPTO_SHA512_ARM64_CE=m
+CONFIG_CRYPTO_SHA3_ARM64=m
+CONFIG_CRYPTO_SM3_ARM64_CE=m
+CONFIG_CRYPTO_POLYVAL_ARM64_CE=m
+CONFIG_CRYPTO_AES_ARM64_CE_BLK=y
+CONFIG_CRYPTO_AES_ARM64_BS=m
+CONFIG_CRYPTO_AES_ARM64_CE_CCM=y
+CONFIG_CRYPTO_CRCT10DIF_ARM64_CE=m
+CONFIG_CRYPTO_DEV_FSL_CAAM_SECVIO=m
+CONFIG_CRYPTO_DEV_FSL_CAAM=m
+CONFIG_CRYPTO_DEV_FSL_CAAM_SM_TEST=m
+CONFIG_CRYPTO_DEV_FSL_DPAA2_CAAM=m
+CONFIG_CRYPTO_DEV_CCREE=m
+CONFIG_CRYPTO_DEV_AMLOGIC_GXL=m
+CONFIG_INDIRECT_PIO=y
+CONFIG_CRC8=y
+CONFIG_CMA_SIZE_MBYTES=32
+CONFIG_PRINTK_TIME=y
+CONFIG_DEBUG_INFO_DWARF_TOOLCHAIN_DEFAULT=y
+CONFIG_DEBUG_INFO_REDUCED=y
+CONFIG_MAGIC_SYSRQ=y
+CONFIG_DEBUG_FS=y
+CONFIG_SAMPLES=y
+CONFIG_SAMPLE_RPMSG_CLIENT=m
+CONFIG_CORESIGHT=y
+CONFIG_CORESIGHT_LINK_AND_SINK_TMC=y
+CONFIG_CORESIGHT_CATU=m
+CONFIG_CORESIGHT_SINK_TPIU=m
+CONFIG_CORESIGHT_SINK_ETBV10=m
+CONFIG_CORESIGHT_SOURCE_ETM4X=y
+CONFIG_CORESIGHT_STM=m
+CONFIG_CORESIGHT_CPU_DEBUG=m
+CONFIG_CORESIGHT_CTI=m
+CONFIG_MEMTEST=y
diff --git a/arch/arm64/configs/compulab_v8_falcon_defconfig b/arch/arm64/configs/compulab_v8_falcon_defconfig
new file mode 100644
index 000000000000..a4999e915fd0
--- /dev/null
+++ b/arch/arm64/configs/compulab_v8_falcon_defconfig
@@ -0,0 +1,1081 @@
+CONFIG_LOCALVERSION="-3.0"
+CONFIG_SYSVIPC=y
+CONFIG_POSIX_MQUEUE=y
+CONFIG_AUDIT=y
+CONFIG_NO_HZ_IDLE=y
+CONFIG_HIGH_RES_TIMERS=y
+CONFIG_BPF_SYSCALL=y
+CONFIG_BPF_JIT=y
+CONFIG_PREEMPT=y
+CONFIG_IRQ_TIME_ACCOUNTING=y
+CONFIG_BSD_PROCESS_ACCT=y
+CONFIG_BSD_PROCESS_ACCT_V3=y
+CONFIG_TASKSTATS=y
+CONFIG_TASK_XACCT=y
+CONFIG_TASK_IO_ACCOUNTING=y
+CONFIG_IKCONFIG=y
+CONFIG_IKCONFIG_PROC=y
+CONFIG_NUMA_BALANCING=y
+CONFIG_MEMCG=y
+CONFIG_BLK_CGROUP=y
+CONFIG_CGROUP_PIDS=y
+CONFIG_CGROUP_FREEZER=y
+CONFIG_CGROUP_HUGETLB=y
+CONFIG_CPUSETS=y
+CONFIG_CGROUP_DEVICE=y
+CONFIG_CGROUP_CPUACCT=y
+CONFIG_CGROUP_PERF=y
+CONFIG_CGROUP_BPF=y
+CONFIG_NAMESPACES=y
+CONFIG_USER_NS=y
+CONFIG_SCHED_AUTOGROUP=y
+CONFIG_RELAY=y
+CONFIG_BLK_DEV_INITRD=y
+# CONFIG_RD_GZIP is not set
+# CONFIG_RD_BZIP2 is not set
+# CONFIG_RD_LZMA is not set
+# CONFIG_RD_XZ is not set
+# CONFIG_RD_LZO is not set
+# CONFIG_RD_LZ4 is not set
+# CONFIG_RD_ZSTD is not set
+# CONFIG_INITRAMFS_PRESERVE_MTIME is not set
+CONFIG_CC_OPTIMIZE_FOR_SIZE=y
+CONFIG_EXPERT=y
+CONFIG_KALLSYMS_ALL=y
+CONFIG_PERF_EVENTS=y
+CONFIG_KEXEC_FILE=y
+CONFIG_CRASH_DUMP=y
+CONFIG_ARCH_NXP=y
+CONFIG_ARCH_MXC=y
+CONFIG_ARM64_VA_BITS_48=y
+CONFIG_SCHED_MC=y
+CONFIG_SCHED_SMT=y
+CONFIG_NUMA=y
+CONFIG_XEN=y
+CONFIG_ARCH_FORCE_MAX_ORDER=13
+CONFIG_COMPAT=y
+CONFIG_RANDOMIZE_BASE=y
+# CONFIG_EFI is not set
+CONFIG_PM_DEBUG=y
+CONFIG_PM_TEST_SUSPEND=y
+CONFIG_WQ_POWER_EFFICIENT_DEFAULT=y
+CONFIG_ENERGY_MODEL=y
+CONFIG_CPU_IDLE=y
+CONFIG_ARM_PSCI_CPUIDLE=y
+CONFIG_CPU_FREQ=y
+CONFIG_CPU_FREQ_STAT=y
+CONFIG_CPU_FREQ_DEFAULT_GOV_ONDEMAND=y
+CONFIG_CPU_FREQ_GOV_POWERSAVE=y
+CONFIG_CPU_FREQ_GOV_USERSPACE=y
+CONFIG_CPU_FREQ_GOV_CONSERVATIVE=y
+CONFIG_CPU_FREQ_GOV_SCHEDUTIL=y
+CONFIG_CPUFREQ_DT=y
+CONFIG_ARM_SCPI_CPUFREQ=y
+CONFIG_ARM_IMX_CPUFREQ_DT=y
+CONFIG_ARM_SCMI_CPUFREQ=y
+CONFIG_JUMP_LABEL=y
+CONFIG_MODULES=y
+CONFIG_MODULE_UNLOAD=y
+CONFIG_MODVERSIONS=y
+CONFIG_BLK_DEV_INTEGRITY=y
+# CONFIG_CORE_DUMP_DEFAULT_ELF_HEADERS is not set
+# CONFIG_COMPAT_BRK is not set
+CONFIG_PAGE_REPORTING=y
+CONFIG_KSM=y
+CONFIG_MEMORY_FAILURE=y
+CONFIG_TRANSPARENT_HUGEPAGE=y
+CONFIG_CMA=y
+CONFIG_NET=y
+CONFIG_PACKET=y
+CONFIG_TLS=m
+CONFIG_IP_MULTICAST=y
+CONFIG_IP_PNP=y
+CONFIG_IP_PNP_DHCP=y
+CONFIG_IP_PNP_BOOTP=y
+CONFIG_IPV6_SIT=m
+CONFIG_NETFILTER=y
+CONFIG_BRIDGE_NETFILTER=m
+# CONFIG_NETFILTER_INGRESS is not set
+# CONFIG_NETFILTER_EGRESS is not set
+CONFIG_NETFILTER_NETLINK_OSF=m
+CONFIG_NF_CONNTRACK=m
+# CONFIG_NF_CT_PROTO_DCCP is not set
+# CONFIG_NF_CT_PROTO_SCTP is not set
+# CONFIG_NF_CT_PROTO_UDPLITE is not set
+CONFIG_NF_TABLES=m
+CONFIG_NFT_CT=m
+CONFIG_NFT_MASQ=m
+CONFIG_NFT_NAT=m
+CONFIG_NFT_COMPAT=m
+CONFIG_NETFILTER_XT_MARK=m
+CONFIG_NETFILTER_XT_TARGET_CHECKSUM=m
+CONFIG_NETFILTER_XT_TARGET_LOG=m
+CONFIG_NETFILTER_XT_MATCH_ADDRTYPE=m
+CONFIG_NETFILTER_XT_MATCH_CONNTRACK=m
+CONFIG_NETFILTER_XT_MATCH_IPVS=m
+CONFIG_IP_VS=m
+CONFIG_NF_SOCKET_IPV4=m
+CONFIG_NF_TPROXY_IPV4=m
+CONFIG_NF_TABLES_IPV4=y
+CONFIG_IP_NF_IPTABLES=m
+CONFIG_IP_NF_FILTER=m
+CONFIG_IP_NF_TARGET_REJECT=m
+CONFIG_IP_NF_NAT=m
+CONFIG_IP_NF_TARGET_MASQUERADE=m
+CONFIG_IP_NF_MANGLE=m
+CONFIG_NF_SOCKET_IPV6=m
+CONFIG_NF_TPROXY_IPV6=m
+CONFIG_NF_TABLES_IPV6=y
+CONFIG_IP6_NF_IPTABLES=m
+CONFIG_IP6_NF_FILTER=m
+CONFIG_IP6_NF_TARGET_REJECT=m
+CONFIG_IP6_NF_MANGLE=m
+CONFIG_IP6_NF_NAT=m
+CONFIG_IP6_NF_TARGET_MASQUERADE=m
+CONFIG_NF_TABLES_BRIDGE=m
+CONFIG_NFT_BRIDGE_META=m
+CONFIG_BRIDGE_NF_EBTABLES=m
+CONFIG_BRIDGE=y
+CONFIG_BRIDGE_VLAN_FILTERING=y
+CONFIG_NET_DSA=m
+CONFIG_NET_DSA_TAG_OCELOT=m
+CONFIG_NET_DSA_TAG_OCELOT_8021Q=m
+CONFIG_VLAN_8021Q=y
+CONFIG_VLAN_8021Q_GVRP=y
+CONFIG_VLAN_8021Q_MVRP=y
+CONFIG_LLC2=y
+CONFIG_QRTR=m
+CONFIG_QRTR_SMD=m
+CONFIG_QRTR_TUN=m
+CONFIG_NET_PKTGEN=m
+CONFIG_CAN=m
+CONFIG_BT=m
+CONFIG_BT_RFCOMM=y
+CONFIG_BT_RFCOMM_TTY=y
+CONFIG_BT_BNEP=y
+CONFIG_BT_BNEP_MC_FILTER=y
+CONFIG_BT_BNEP_PROTO_FILTER=y
+CONFIG_BT_HIDP=y
+CONFIG_BT_LEDS=y
+# CONFIG_BT_DEBUGFS is not set
+CONFIG_BT_HCIBTUSB=m
+CONFIG_BT_HCIUART=m
+CONFIG_BT_HCIUART_BCSP=y
+CONFIG_BT_HCIUART_ATH3K=y
+CONFIG_BT_HCIUART_LL=y
+CONFIG_BT_HCIUART_3WIRE=y
+CONFIG_BT_HCIUART_BCM=y
+CONFIG_BT_HCIUART_QCA=y
+CONFIG_BT_HCIVHCI=m
+CONFIG_BT_MRVL=m
+CONFIG_BT_MRVL_SDIO=m
+CONFIG_BT_NXPUART=m
+CONFIG_CFG80211=m
+CONFIG_CFG80211_WEXT=y
+CONFIG_MAC80211=m
+# CONFIG_MAC80211_RC_MINSTREL is not set
+CONFIG_MAC80211_LEDS=y
+CONFIG_NET_9P=m
+CONFIG_NET_9P_VIRTIO=m
+CONFIG_NFC=m
+CONFIG_NFC_NCI=m
+CONFIG_NFC_S3FWRN5_I2C=m
+CONFIG_PCI=y
+CONFIG_PCIEPORTBUS=y
+CONFIG_PCI_IOV=y
+CONFIG_PCI_PASID=y
+# CONFIG_VGA_ARB is not set
+CONFIG_HOTPLUG_PCI=y
+CONFIG_PCI_HOST_GENERIC=m
+CONFIG_PCI_XGENE=y
+CONFIG_PCI_IMX6_HOST=y
+CONFIG_PCI_IMX6_EP=y
+CONFIG_PCI_ENDPOINT=y
+CONFIG_PCI_ENDPOINT_CONFIGFS=y
+CONFIG_PCI_EPF_TEST=y
+CONFIG_DEVTMPFS=y
+CONFIG_DEVTMPFS_MOUNT=y
+CONFIG_EXTRA_FIRMWARE="imx/sdma/sdma-imx7d.bin"
+CONFIG_EXTRA_FIRMWARE_DIR="lib/firmware"
+CONFIG_FW_LOADER_USER_HELPER=y
+CONFIG_FW_LOADER_USER_HELPER_FALLBACK=y
+CONFIG_BRCMSTB_GISB_ARB=y
+CONFIG_VEXPRESS_CONFIG=y
+CONFIG_ARM_SCMI_PROTOCOL=y
+CONFIG_ARM_SCMI_POWER_CONTROL=y
+CONFIG_IMX_SCMI_BBM_CONTROL=y
+CONFIG_IMX_SCMI_MISC_CONTROL=y
+CONFIG_ARM_SCPI_PROTOCOL=y
+CONFIG_IMX_DSP=y
+CONFIG_IMX_SCU=y
+CONFIG_IMX_SCU_PD=y
+CONFIG_IMX_SEC_ENCLAVE=y
+CONFIG_GNSS=m
+CONFIG_GNSS_MTK_SERIAL=m
+CONFIG_MTD=m
+CONFIG_MTD_CMDLINE_PARTS=m
+CONFIG_MTD_BLOCK=m
+CONFIG_MTD_CFI=m
+CONFIG_MTD_CFI_ADV_OPTIONS=y
+CONFIG_MTD_CFI_INTELEXT=m
+CONFIG_MTD_CFI_AMDSTD=m
+CONFIG_MTD_CFI_STAA=m
+CONFIG_MTD_PHYSMAP=m
+CONFIG_MTD_PHYSMAP_OF=y
+CONFIG_MTD_DATAFLASH=m
+CONFIG_MTD_SST25L=m
+CONFIG_MTD_RAW_NAND=m
+CONFIG_MTD_NAND_DENALI_DT=m
+CONFIG_MTD_NAND_GPMI_NAND=m
+CONFIG_MTD_SPI_NOR=m
+# CONFIG_MTD_SPI_NOR_USE_4K_SECTORS is not set
+CONFIG_MTD_UBI=m
+CONFIG_OF_OVERLAY=y
+CONFIG_BLK_DEV_LOOP=y
+CONFIG_BLK_DEV_NBD=m
+CONFIG_XEN_BLKDEV_BACKEND=m
+CONFIG_VIRTIO_BLK=y
+CONFIG_BLK_DEV_NVME=y
+CONFIG_SRAM=y
+CONFIG_PCI_ENDPOINT_TEST=y
+CONFIG_EEPROM_AT24=m
+CONFIG_EEPROM_AT25=m
+CONFIG_UACCE=m
+CONFIG_SCSI=y
+# CONFIG_SCSI_PROC_FS is not set
+CONFIG_BLK_DEV_SD=y
+CONFIG_SCSI_SAS_LIBSAS=y
+CONFIG_MEGARAID_SAS=y
+CONFIG_SCSI_MPT3SAS=m
+CONFIG_NETDEVICES=y
+CONFIG_MACVLAN=m
+CONFIG_MACVTAP=m
+CONFIG_TUN=y
+CONFIG_VETH=m
+CONFIG_VIRTIO_NET=y
+CONFIG_NET_DSA_SJA1105=m
+CONFIG_NET_DSA_SJA1105_PTP=y
+CONFIG_AMD_XGBE=y
+CONFIG_ATL1C=m
+CONFIG_BCMGENET=m
+CONFIG_BNX2X=m
+CONFIG_SYSTEMPORT=m
+CONFIG_MACB=y
+CONFIG_THUNDER_NIC_PF=y
+CONFIG_FEC=y
+CONFIG_FEC_UIO=y
+CONFIG_FSL_XGMAC_MDIO=y
+CONFIG_FSL_DPAA2_SWITCH=y
+CONFIG_FSL_ENETC=y
+CONFIG_FSL_ENETC4=y
+CONFIG_FSL_ENETC_VF=y
+CONFIG_FSL_NETC_PRB_IERB=y
+CONFIG_FSL_NTMP=y
+# CONFIG_NET_VENDOR_FUNGIBLE is not set
+# CONFIG_NET_VENDOR_GOOGLE is not set
+# CONFIG_NET_VENDOR_HISILICON is not set
+# CONFIG_NET_VENDOR_HUAWEI is not set
+CONFIG_E1000=y
+CONFIG_E1000E=y
+CONFIG_IGB=y
+CONFIG_IGBVF=y
+# CONFIG_NET_VENDOR_ADI is not set
+# CONFIG_NET_VENDOR_LITEX is not set
+CONFIG_MVMDIO=y
+# CONFIG_NET_VENDOR_MICROSEMI is not set
+# CONFIG_NET_VENDOR_MICROSOFT is not set
+# CONFIG_NET_VENDOR_MYRI is not set
+# CONFIG_NET_VENDOR_NI is not set
+# CONFIG_NET_VENDOR_NATSEMI is not set
+# CONFIG_NET_VENDOR_NETERION is not set
+# CONFIG_NET_VENDOR_NETRONOME is not set
+# CONFIG_NET_VENDOR_NVIDIA is not set
+# CONFIG_NET_VENDOR_OKI is not set
+# CONFIG_NET_VENDOR_PACKET_ENGINES is not set
+# CONFIG_NET_VENDOR_PENSANDO is not set
+# CONFIG_NET_VENDOR_QLOGIC is not set
+# CONFIG_NET_VENDOR_BROCADE is not set
+# CONFIG_NET_VENDOR_QUALCOMM is not set
+# CONFIG_NET_VENDOR_RDC is not set
+# CONFIG_NET_VENDOR_RENESAS is not set
+# CONFIG_NET_VENDOR_ROCKER is not set
+# CONFIG_NET_VENDOR_SAMSUNG is not set
+# CONFIG_NET_VENDOR_SEEQ is not set
+# CONFIG_NET_VENDOR_SILAN is not set
+# CONFIG_NET_VENDOR_SIS is not set
+# CONFIG_NET_VENDOR_SOLARFLARE is not set
+# CONFIG_NET_VENDOR_SMSC is not set
+# CONFIG_NET_VENDOR_SOCIONEXT is not set
+CONFIG_STMMAC_ETH=y
+# CONFIG_NET_VENDOR_SUN is not set
+CONFIG_DWC_XLGMAC=y
+# CONFIG_NET_VENDOR_TEHUTI is not set
+# CONFIG_NET_VENDOR_TI is not set
+# CONFIG_NET_VENDOR_VERTEXCOM is not set
+# CONFIG_NET_VENDOR_VIA is not set
+# CONFIG_NET_VENDOR_WANGXUN is not set
+# CONFIG_NET_VENDOR_WIZNET is not set
+# CONFIG_NET_VENDOR_XILINX is not set
+CONFIG_AQUANTIA_PHY=y
+CONFIG_BROADCOM_PHY=m
+CONFIG_BCM54140_PHY=m
+CONFIG_MARVELL_PHY=m
+CONFIG_MARVELL_10G_PHY=m
+CONFIG_MICREL_PHY=y
+CONFIG_MICROSEMI_PHY=y
+CONFIG_NXP_C45_TJA11XX_PHY=y
+CONFIG_NXP_TJA11XX_PHY=m
+CONFIG_AT803X_PHY=y
+CONFIG_REALTEK_PHY=y
+CONFIG_ROCKCHIP_PHY=y
+CONFIG_VITESSE_PHY=y
+CONFIG_CAN_FLEXCAN=m
+CONFIG_MDIO_BITBANG=y
+CONFIG_MDIO_BUS_MUX_MULTIPLEXER=y
+CONFIG_MDIO_BUS_MUX_MMIOREG=y
+CONFIG_USB_PEGASUS=m
+CONFIG_USB_RTL8150=m
+CONFIG_USB_RTL8152=y
+CONFIG_USB_LAN78XX=m
+CONFIG_USB_USBNET=y
+CONFIG_USB_NET_AX8817X=m
+CONFIG_USB_NET_AX88179_178A=m
+CONFIG_USB_NET_CDCETHER=m
+CONFIG_USB_NET_CDC_NCM=m
+CONFIG_USB_NET_DM9601=m
+CONFIG_USB_NET_SR9800=m
+CONFIG_USB_NET_SMSC75XX=m
+CONFIG_USB_NET_SMSC95XX=m
+CONFIG_USB_NET_NET1080=m
+CONFIG_USB_NET_PLUSB=m
+CONFIG_USB_NET_MCS7830=m
+CONFIG_USB_NET_CDC_SUBSET=m
+CONFIG_USB_NET_ZAURUS=m
+CONFIG_HOSTAP=y
+CONFIG_WL18XX=m
+CONFIG_WLCORE_SDIO=m
+CONFIG_XEN_NETDEV_BACKEND=m
+CONFIG_IVSHMEM_NET=y
+CONFIG_INPUT_MATRIXKMAP=y
+CONFIG_INPUT_EVDEV=y
+CONFIG_KEYBOARD_ADC=m
+CONFIG_KEYBOARD_GPIO=y
+CONFIG_KEYBOARD_RPMSG=y
+CONFIG_KEYBOARD_SNVS_PWRKEY=y
+CONFIG_KEYBOARD_IMX_SC_KEY=y
+CONFIG_INPUT_TOUCHSCREEN=y
+CONFIG_TOUCHSCREEN_ATMEL_MXT=m
+CONFIG_TOUCHSCREEN_EXC3000=m
+CONFIG_TOUCHSCREEN_GOODIX=m
+CONFIG_TOUCHSCREEN_EDT_FT5X06=m
+CONFIG_TOUCHSCREEN_SYNAPTICS_DSX_I2C=m
+CONFIG_INPUT_MISC=y
+CONFIG_INPUT_BBNSM_PWRKEY=y
+CONFIG_INPUT_PWM_BEEPER=m
+CONFIG_INPUT_PWM_VIBRA=m
+# CONFIG_SERIO_SERPORT is not set
+CONFIG_SERIO_AMBAKMI=y
+CONFIG_LEGACY_PTY_COUNT=16
+CONFIG_SERIAL_8250=y
+CONFIG_SERIAL_8250_CONSOLE=y
+CONFIG_SERIAL_8250_EXTENDED=y
+CONFIG_SERIAL_8250_SHARE_IRQ=y
+CONFIG_SERIAL_8250_DW=y
+CONFIG_SERIAL_OF_PLATFORM=y
+CONFIG_SERIAL_AMBA_PL011=y
+CONFIG_SERIAL_AMBA_PL011_CONSOLE=y
+CONFIG_SERIAL_IMX=y
+CONFIG_SERIAL_IMX_CONSOLE=y
+CONFIG_SERIAL_XILINX_PS_UART=y
+CONFIG_SERIAL_XILINX_PS_UART_CONSOLE=y
+CONFIG_SERIAL_FSL_LPUART=y
+CONFIG_SERIAL_FSL_LPUART_CONSOLE=y
+CONFIG_SERIAL_FSL_LINFLEXUART=y
+CONFIG_SERIAL_FSL_LINFLEXUART_CONSOLE=y
+CONFIG_RPMSG_TTY=m
+CONFIG_SERIAL_DEV_BUS=y
+CONFIG_VIRTIO_CONSOLE=y
+CONFIG_IPMI_HANDLER=m
+CONFIG_IPMI_DEVICE_INTERFACE=m
+CONFIG_IPMI_SI=m
+CONFIG_TCG_TPM=y
+CONFIG_TCG_TIS_I2C_INFINEON=y
+CONFIG_I2C_CHARDEV=y
+CONFIG_I2C_MUX=y
+CONFIG_I2C_MUX_GPIO=y
+CONFIG_I2C_MUX_PCA954x=y
+CONFIG_I2C_DESIGNWARE_PLATFORM=y
+CONFIG_I2C_GPIO=m
+CONFIG_I2C_IMX=y
+CONFIG_I2C_IMX_LPI2C=y
+CONFIG_I2C_RK3X=y
+CONFIG_I2C_RPBUS=y
+CONFIG_I2C_SLAVE_EEPROM=y
+CONFIG_SPI=y
+CONFIG_SPI_CADENCE_QUADSPI=y
+CONFIG_SPI_DESIGNWARE=m
+CONFIG_SPI_DW_DMA=y
+CONFIG_SPI_DW_MMIO=m
+CONFIG_SPI_FSL_LPSPI=y
+CONFIG_SPI_FSL_QUADSPI=y
+CONFIG_SPI_NXP_FLEXSPI=y
+CONFIG_SPI_IMX=y
+CONFIG_SPI_PL022=y
+CONFIG_SPI_SPIDEV=y
+CONFIG_SPI_SLAVE=y
+CONFIG_SPI_SLAVE_TIME=y
+CONFIG_SPI_SLAVE_SYSTEM_CONTROL=y
+CONFIG_PPS_CLIENT_GPIO=y
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_MAX77620=y
+CONFIG_PINCTRL_SCMI=y
+CONFIG_PINCTRL_SINGLE=y
+CONFIG_PINCTRL_IMX8MM=y
+CONFIG_PINCTRL_IMX8MN=y
+CONFIG_PINCTRL_IMX8MP=y
+CONFIG_PINCTRL_IMX8MQ=y
+CONFIG_PINCTRL_IMX8QM=y
+CONFIG_PINCTRL_IMX8QXP=y
+CONFIG_PINCTRL_IMX8DXL=y
+CONFIG_PINCTRL_IMX8ULP=y
+CONFIG_PINCTRL_IMX93=y
+CONFIG_PINCTRL_S32V_CORE=y
+CONFIG_GPIO_SYSFS=y
+CONFIG_GPIO_ALTERA=m
+CONFIG_GPIO_DWAPB=y
+CONFIG_GPIO_IMX_RPMSG=y
+CONFIG_GPIO_MB86S7X=y
+CONFIG_GPIO_MXC=y
+CONFIG_GPIO_PL061=y
+CONFIG_GPIO_WCD934X=m
+CONFIG_GPIO_XGENE=y
+CONFIG_GPIO_MAX732X=y
+CONFIG_GPIO_PCA953X=y
+CONFIG_GPIO_PCA953X_IRQ=y
+CONFIG_GPIO_ADP5585=y
+CONFIG_GPIO_BD9571MWV=m
+CONFIG_GPIO_MAX77620=y
+CONFIG_POWER_RESET_BRCMSTB=y
+CONFIG_POWER_RESET_XGENE=y
+CONFIG_POWER_RESET_SYSCON=y
+CONFIG_SYSCON_REBOOT_MODE=y
+CONFIG_BATTERY_SBS=m
+CONFIG_BATTERY_BQ27XXX=y
+CONFIG_BATTERY_MAX17042=m
+CONFIG_CHARGER_BQ25890=m
+CONFIG_CHARGER_BQ25980=m
+CONFIG_HWMON=m
+CONFIG_SENSORS_ARM_SCMI=m
+CONFIG_SENSORS_ARM_SCPI=m
+CONFIG_SENSORS_FP9931=m
+CONFIG_SENSORS_LM90=m
+CONFIG_SENSORS_PWM_FAN=m
+CONFIG_SENSORS_INA2XX=m
+CONFIG_SENSORS_INA3221=m
+CONFIG_THERMAL=y
+CONFIG_THERMAL_WRITABLE_TRIPS=y
+CONFIG_THERMAL_GOV_POWER_ALLOCATOR=y
+CONFIG_CPU_THERMAL=y
+CONFIG_THERMAL_EMULATION=y
+CONFIG_IMX_SC_THERMAL=y
+CONFIG_IMX8MM_THERMAL=y
+CONFIG_QORIQ_THERMAL=y
+CONFIG_WATCHDOG=y
+CONFIG_ARM_SP805_WATCHDOG=y
+CONFIG_ARM_SBSA_WATCHDOG=y
+CONFIG_DW_WATCHDOG=y
+CONFIG_IMX2_WDT=y
+CONFIG_IMX_SC_WDT=y
+CONFIG_IMX7ULP_WDT=y
+CONFIG_ARM_SMC_WATCHDOG=y
+CONFIG_XEN_WDT=y
+CONFIG_MFD_ADP5585=y
+CONFIG_MFD_BD9571MWV=y
+CONFIG_MFD_AXP20X_I2C=y
+CONFIG_MFD_IMX_FLEXIO=y
+CONFIG_MFD_HI6421_PMIC=y
+CONFIG_MFD_FP9931=y
+CONFIG_MFD_MAX77620=y
+CONFIG_MFD_MAX96752=y
+CONFIG_MFD_MAX96752_I2C=y
+CONFIG_MFD_MAX96789=y
+CONFIG_MFD_MAX96789_I2C=y
+CONFIG_MFD_MT6397=y
+CONFIG_MFD_SEC_CORE=y
+CONFIG_MFD_ROHM_BD718XX=y
+CONFIG_MFD_WCD934X=m
+CONFIG_REGULATOR_FIXED_VOLTAGE=y
+CONFIG_REGULATOR_AXP20X=y
+CONFIG_REGULATOR_BD718XX=y
+CONFIG_REGULATOR_BD9571MWV=y
+CONFIG_REGULATOR_FAN53555=y
+CONFIG_REGULATOR_GPIO=y
+CONFIG_REGULATOR_HI6421V530=y
+CONFIG_REGULATOR_MAX77620=y
+CONFIG_REGULATOR_MAX8973=y
+CONFIG_REGULATOR_FP9931=y
+CONFIG_REGULATOR_MP8859=y
+CONFIG_REGULATOR_MT6358=y
+CONFIG_REGULATOR_MT6397=y
+CONFIG_REGULATOR_PCA9450=y
+CONFIG_REGULATOR_PF0900=y
+CONFIG_REGULATOR_PF8X00=y
+CONFIG_REGULATOR_PFUZE100=y
+CONFIG_REGULATOR_PWM=y
+CONFIG_REGULATOR_S2MPS11=y
+CONFIG_REGULATOR_TPS65132=m
+CONFIG_REGULATOR_VCTRL=m
+# CONFIG_MEDIA_CEC_SUPPORT is not set
+CONFIG_MEDIA_SUPPORT=m
+# CONFIG_DVB_CORE is not set
+CONFIG_MEDIA_USB_SUPPORT=y
+CONFIG_USB_VIDEO_CLASS=m
+# CONFIG_USB_VIDEO_CLASS_INPUT_EVDEV is not set
+CONFIG_V4L_PLATFORM_DRIVERS=y
+CONFIG_V4L_MEM2MEM_DRIVERS=y
+CONFIG_VIDEO_MX8_CAPTURE=m
+CONFIG_VIDEO_MXC_CAPTURE=m
+CONFIG_VIDEO_MXC_CSI_CAMERA=m
+CONFIG_MXC_MIPI_CSI=m
+CONFIG_MXC_CAMERA_OV5640_MIPI_V2=m
+CONFIG_VIDEO_AMPHION_VPU=m
+CONFIG_VIDEO_HANTRO=m
+CONFIG_VIDEO_IMX219=m
+CONFIG_VIDEO_OV5640=m
+CONFIG_VIDEO_OV5645=m
+CONFIG_VIDEO_AP1302=m
+CONFIG_VIDEO_AP130X=m
+CONFIG_VIDEO_MT9M114=m
+# CONFIG_MEDIA_TUNER_E4000 is not set
+# CONFIG_MEDIA_TUNER_FC0011 is not set
+# CONFIG_MEDIA_TUNER_FC0012 is not set
+# CONFIG_MEDIA_TUNER_FC0013 is not set
+# CONFIG_MEDIA_TUNER_FC2580 is not set
+# CONFIG_MEDIA_TUNER_IT913X is not set
+# CONFIG_MEDIA_TUNER_M88RS6000T is not set
+# CONFIG_MEDIA_TUNER_MAX2165 is not set
+# CONFIG_MEDIA_TUNER_MC44S803 is not set
+# CONFIG_MEDIA_TUNER_MSI001 is not set
+# CONFIG_MEDIA_TUNER_MT2060 is not set
+# CONFIG_MEDIA_TUNER_MT2063 is not set
+# CONFIG_MEDIA_TUNER_MT20XX is not set
+# CONFIG_MEDIA_TUNER_MT2131 is not set
+# CONFIG_MEDIA_TUNER_MT2266 is not set
+# CONFIG_MEDIA_TUNER_MXL301RF is not set
+# CONFIG_MEDIA_TUNER_MXL5005S is not set
+# CONFIG_MEDIA_TUNER_MXL5007T is not set
+# CONFIG_MEDIA_TUNER_QM1D1B0004 is not set
+# CONFIG_MEDIA_TUNER_QM1D1C0042 is not set
+# CONFIG_MEDIA_TUNER_QT1010 is not set
+# CONFIG_MEDIA_TUNER_R820T is not set
+# CONFIG_MEDIA_TUNER_SI2157 is not set
+# CONFIG_MEDIA_TUNER_SIMPLE is not set
+# CONFIG_MEDIA_TUNER_TDA18212 is not set
+# CONFIG_MEDIA_TUNER_TDA18218 is not set
+# CONFIG_MEDIA_TUNER_TDA18250 is not set
+# CONFIG_MEDIA_TUNER_TDA18271 is not set
+# CONFIG_MEDIA_TUNER_TDA827X is not set
+# CONFIG_MEDIA_TUNER_TDA8290 is not set
+# CONFIG_MEDIA_TUNER_TDA9887 is not set
+# CONFIG_MEDIA_TUNER_TEA5761 is not set
+# CONFIG_MEDIA_TUNER_TEA5767 is not set
+# CONFIG_MEDIA_TUNER_TUA9001 is not set
+# CONFIG_MEDIA_TUNER_XC2028 is not set
+# CONFIG_MEDIA_TUNER_XC4000 is not set
+# CONFIG_MEDIA_TUNER_XC5000 is not set
+CONFIG_IMX_DPU_CORE=y
+CONFIG_IMX_LCDIFV3_CORE=y
+CONFIG_DRM=y
+CONFIG_DRM_I2C_CH7006=m
+CONFIG_DRM_I2C_SIL164=m
+CONFIG_DRM_I2C_NXP_TDA998X=m
+CONFIG_DRM_MALI_DISPLAY=m
+CONFIG_DRM_PANEL_BOE_TV101WUM_NL6=m
+CONFIG_DRM_PANEL_LVDS=m
+CONFIG_DRM_PANEL_SIMPLE=y
+CONFIG_DRM_PANEL_STARTEK_ILI9881C=y
+CONFIG_DRM_PANEL_MANTIX_MLAF057WE51=m
+CONFIG_DRM_PANEL_RAYDIUM_RM67191=y
+CONFIG_DRM_PANEL_RAYDIUM_RM68200=y
+CONFIG_DRM_PANEL_ROCKTECK_HIMAX8394F=y
+CONFIG_DRM_PANEL_SEIKO_43WVF1G=y
+CONFIG_DRM_PANEL_SITRONIX_ST7703=m
+CONFIG_DRM_PANEL_TRULY_NT35597_WQXGA=m
+CONFIG_DRM_PANEL_WKS_101WX001=y
+CONFIG_DRM_DISPLAY_CONNECTOR=y
+CONFIG_DRM_FSL_IMX_LVDS_BRIDGE=m
+CONFIG_DRM_NWL_MIPI_DSI=y
+CONFIG_DRM_SEC_MIPI_DSIM=y
+CONFIG_DRM_CDNS_MHDP=y
+CONFIG_DRM_CDNS_HDMI=y
+CONFIG_DRM_CDNS_DP=y
+CONFIG_DRM_CDNS_AUDIO=y
+CONFIG_DRM_CDNS_HDCP=y
+CONFIG_DRM_CDNS_HDMI_CEC=m
+CONFIG_DRM_DW_HDMI_AHB_AUDIO=m
+CONFIG_DRM_DW_HDMI_I2S_AUDIO=m
+CONFIG_DRM_DW_HDMI_GP_AUDIO=m
+CONFIG_DRM_DW_HDMI_CEC=m
+CONFIG_DRM_IMX=m
+CONFIG_DRM_IMX_LCDIF_MUX_DISPLAY=m
+CONFIG_DRM_IMX_PARALLEL_DISPLAY=m
+CONFIG_DRM_IMX_LDB=m
+CONFIG_DRM_IMX8MP_LDB=m
+CONFIG_DRM_IMX93_LDB=m
+CONFIG_IMX8MP_HDMI_PAVI=y
+CONFIG_DRM_IMX_DW_MIPI_DSI=m
+CONFIG_DRM_IMX93_PARALLEL_DISPLAY_FORMAT=m
+CONFIG_DRM_IMX_HDMI=m
+CONFIG_DRM_IMX_SEC_DSIM=m
+CONFIG_DRM_IMX_DCNANO=m
+CONFIG_DRM_IMX_CDNS_MHDP=m
+CONFIG_FB=y
+CONFIG_FB_ARMCLCD=y
+CONFIG_BACKLIGHT_PWM=y
+CONFIG_BACKLIGHT_LP855X=m
+CONFIG_BACKLIGHT_GPIO=y
+CONFIG_BACKLIGHT_LED=y
+CONFIG_LOGO=y
+# CONFIG_LOGO_LINUX_MONO is not set
+# CONFIG_LOGO_LINUX_VGA16 is not set
+CONFIG_SOUND=m
+CONFIG_SND=m
+# CONFIG_SND_PCM_TIMER is not set
+# CONFIG_SND_SUPPORT_OLD_API is not set
+# CONFIG_SND_PROC_FS is not set
+# CONFIG_SND_CTL_FAST_LOOKUP is not set
+CONFIG_SND_ALOOP=m
+# CONFIG_SND_PCI is not set
+# CONFIG_SND_SPI is not set
+# CONFIG_SND_USB is not set
+CONFIG_SND_SOC=m
+CONFIG_SND_SOC_FSL_ASRC=m
+CONFIG_SND_SOC_FSL_MQS=m
+CONFIG_SND_SOC_FSL_MICFIL=m
+CONFIG_SND_SOC_FSL_EASRC=m
+CONFIG_SND_SOC_FSL_XCVR=m
+CONFIG_SND_SOC_FSL_RPMSG=m
+CONFIG_SND_IMX_SOC=m
+CONFIG_SND_SOC_IMX_SGTL5000=m
+CONFIG_SND_SOC_IMX_SPDIF=m
+CONFIG_SND_SOC_FSL_ASOC_CARD=m
+CONFIG_SND_SOC_IMX_AUDMIX=m
+CONFIG_SND_SOC_IMX_HDMI=m
+CONFIG_SND_SOC_IMX_CARD=m
+CONFIG_SND_SOC_IMX_PCM512X=m
+CONFIG_SND_SOC_SOF_TOPLEVEL=y
+CONFIG_SND_SOC_SOF_OF=m
+CONFIG_SND_SOC_SOF_IMX_TOPLEVEL=y
+CONFIG_SND_SOC_SOF_IMX8=m
+CONFIG_SND_SOC_SOF_IMX8M=m
+CONFIG_SND_SOC_SOF_IMX8ULP=m
+CONFIG_SND_SOC_AK4613=m
+CONFIG_SND_SOC_BT_SCO=m
+CONFIG_SND_SOC_CS42XX8_I2C=m
+CONFIG_SND_SOC_DMIC=m
+CONFIG_SND_SOC_ES7134=m
+CONFIG_SND_SOC_ES7241=m
+CONFIG_SND_SOC_GTM601=m
+CONFIG_SND_SOC_MAX98357A=m
+CONFIG_SND_SOC_MAX98927=m
+CONFIG_SND_SOC_MSM8916_WCD_DIGITAL=m
+CONFIG_SND_SOC_PCM3168A_I2C=m
+CONFIG_SND_SOC_RT5659=m
+CONFIG_SND_SOC_SIMPLE_AMPLIFIER=m
+CONFIG_SND_SOC_SIMPLE_MUX=m
+CONFIG_SND_SOC_SPDIF=m
+CONFIG_SND_SOC_TAS571X=m
+CONFIG_SND_SOC_WCD934X=m
+CONFIG_SND_SOC_WM8524=m
+CONFIG_SND_SOC_WM8904=m
+CONFIG_SND_SOC_WM8960=m
+CONFIG_SND_SOC_WM8962=m
+CONFIG_SND_SOC_RPMSG_WM8960=m
+CONFIG_SND_SOC_RPMSG_AK4497=m
+CONFIG_SND_SOC_LPASS_WSA_MACRO=m
+CONFIG_SND_SOC_LPASS_VA_MACRO=m
+CONFIG_SND_SIMPLE_CARD=m
+CONFIG_SND_AUDIO_GRAPH_CARD=m
+CONFIG_HID_A4TECH=y
+CONFIG_HID_APPLE=y
+CONFIG_HID_BELKIN=y
+CONFIG_HID_CHERRY=y
+CONFIG_HID_CHICONY=y
+CONFIG_HID_CYPRESS=y
+CONFIG_HID_EZKEY=y
+CONFIG_HID_ITE=y
+CONFIG_HID_KENSINGTON=y
+CONFIG_HID_LOGITECH=y
+CONFIG_HID_REDRAGON=y
+CONFIG_HID_MICROSOFT=y
+CONFIG_HID_MONTEREY=y
+CONFIG_HID_MULTITOUCH=m
+CONFIG_I2C_HID_OF=m
+CONFIG_USB_CONN_GPIO=y
+CONFIG_USB=y
+CONFIG_USB_OTG=y
+CONFIG_USB_XHCI_HCD=y
+CONFIG_USB_XHCI_PCI_RENESAS=m
+CONFIG_USB_EHCI_HCD=y
+CONFIG_USB_EHCI_HCD_PLATFORM=y
+CONFIG_USB_OHCI_HCD=y
+CONFIG_USB_OHCI_HCD_PLATFORM=y
+CONFIG_USB_ACM=m
+CONFIG_USB_STORAGE=y
+CONFIG_USB_CDNS_SUPPORT=m
+CONFIG_USB_CDNS3=m
+CONFIG_USB_CDNS3_GADGET=y
+CONFIG_USB_CDNS3_HOST=y
+CONFIG_USB_DWC3=y
+CONFIG_USB_DWC2=y
+CONFIG_USB_CHIPIDEA=y
+CONFIG_USB_CHIPIDEA_UDC=y
+CONFIG_USB_CHIPIDEA_HOST=y
+CONFIG_USB_ISP1760=y
+CONFIG_USB_SERIAL=y
+CONFIG_USB_SERIAL_CONSOLE=y
+CONFIG_USB_SERIAL_GENERIC=y
+CONFIG_USB_SERIAL_SIMPLE=m
+CONFIG_USB_SERIAL_CP210X=m
+CONFIG_USB_SERIAL_FTDI_SIO=m
+CONFIG_USB_SERIAL_OPTION=m
+CONFIG_USB_TEST=m
+CONFIG_USB_EHSET_TEST_FIXTURE=y
+CONFIG_USB_HSIC_USB3503=y
+CONFIG_NOP_USB_XCEIV=y
+CONFIG_USB_MXS_PHY=y
+CONFIG_USB_ULPI=y
+CONFIG_USB_GADGET=y
+CONFIG_USB_SNP_UDC_PLAT=y
+CONFIG_USB_BDC_UDC=y
+CONFIG_USB_CONFIGFS=y
+CONFIG_USB_CONFIGFS_SERIAL=y
+CONFIG_USB_CONFIGFS_ACM=y
+CONFIG_USB_CONFIGFS_OBEX=y
+CONFIG_USB_CONFIGFS_NCM=y
+CONFIG_USB_CONFIGFS_ECM=y
+CONFIG_USB_CONFIGFS_ECM_SUBSET=y
+CONFIG_USB_CONFIGFS_RNDIS=y
+CONFIG_USB_CONFIGFS_EEM=y
+CONFIG_USB_CONFIGFS_MASS_STORAGE=y
+CONFIG_USB_CONFIGFS_F_LB_SS=y
+CONFIG_USB_CONFIGFS_F_FS=y
+CONFIG_USB_CONFIGFS_F_UAC1=y
+CONFIG_USB_CONFIGFS_F_UAC1_LEGACY=y
+CONFIG_USB_CONFIGFS_F_UAC2=y
+CONFIG_USB_CONFIGFS_F_MIDI=y
+CONFIG_USB_CONFIGFS_F_HID=y
+CONFIG_USB_CONFIGFS_F_UVC=y
+CONFIG_USB_ZERO=m
+CONFIG_USB_AUDIO=m
+CONFIG_USB_ETH=m
+CONFIG_USB_MASS_STORAGE=m
+CONFIG_USB_G_SERIAL=m
+CONFIG_TYPEC=y
+CONFIG_TYPEC_TCPM=y
+CONFIG_TYPEC_TCPCI=y
+CONFIG_TYPEC_FUSB302=m
+CONFIG_TYPEC_TPS6598X=m
+CONFIG_TYPEC_HD3SS3220=m
+CONFIG_TYPEC_SWITCH_GPIO=y
+CONFIG_MMC=y
+CONFIG_MMC_BLOCK_MINORS=32
+CONFIG_MMC_ARMMMCI=y
+CONFIG_MMC_SDHCI=y
+CONFIG_MMC_SDHCI_PLTFM=y
+CONFIG_MMC_SDHCI_OF_ARASAN=y
+CONFIG_MMC_SDHCI_OF_ESDHC=y
+CONFIG_MMC_SDHCI_CADENCE=y
+CONFIG_MMC_SDHCI_ESDHC_IMX=y
+CONFIG_MMC_SDHCI_F_SDH30=y
+CONFIG_MMC_SPI=y
+CONFIG_MMC_DW=y
+CONFIG_MMC_DW_EXYNOS=y
+CONFIG_MMC_DW_HI3798CV200=y
+CONFIG_MMC_DW_K3=y
+CONFIG_MMC_MTK=y
+CONFIG_MMC_SDHCI_XENON=y
+CONFIG_MMC_SDHCI_AM654=y
+CONFIG_SCSI_UFSHCD=m
+CONFIG_SCSI_UFSHCD_PLATFORM=m
+CONFIG_NEW_LEDS=y
+CONFIG_LEDS_CLASS=y
+CONFIG_LEDS_CLASS_MULTICOLOR=m
+CONFIG_LEDS_LM3692X=m
+CONFIG_LEDS_PCA9532=m
+CONFIG_LEDS_GPIO=y
+CONFIG_LEDS_PCA963X=y
+CONFIG_LEDS_PCA995X=m
+CONFIG_LEDS_PWM=y
+CONFIG_LEDS_SYSCON=y
+CONFIG_LEDS_TRIGGER_TIMER=y
+CONFIG_LEDS_TRIGGER_HEARTBEAT=y
+CONFIG_LEDS_TRIGGER_CPU=y
+CONFIG_LEDS_TRIGGER_DEFAULT_ON=y
+CONFIG_LEDS_TRIGGER_PANIC=y
+CONFIG_EDAC=m
+CONFIG_EDAC_SYNOPSYS=m
+CONFIG_RTC_CLASS=y
+CONFIG_RTC_DRV_DS1307=m
+CONFIG_RTC_DRV_HYM8563=m
+CONFIG_RTC_DRV_MAX77686=y
+CONFIG_RTC_DRV_PCF85363=m
+CONFIG_RTC_DRV_M41T80=m
+CONFIG_RTC_DRV_RX8581=m
+CONFIG_RTC_DRV_RV3028=m
+CONFIG_RTC_DRV_RV8803=m
+CONFIG_RTC_DRV_S5M=y
+CONFIG_RTC_DRV_DS3232=y
+CONFIG_RTC_DRV_PCF2127=m
+CONFIG_RTC_DRV_PCF2131=m
+CONFIG_RTC_DRV_PL031=y
+CONFIG_RTC_DRV_SNVS=y
+CONFIG_RTC_DRV_BBNSM=y
+CONFIG_RTC_DRV_IMX_SC=y
+CONFIG_RTC_DRV_IMX_SM=y
+CONFIG_RTC_DRV_IMX_RPMSG=y
+CONFIG_DMADEVICES=y
+CONFIG_BCM_SBA_RAID=m
+CONFIG_FSL_EDMA=y
+CONFIG_FSL_QDMA=m
+CONFIG_FSL_EDMA_V3=y
+CONFIG_IMX_SDMA=y
+CONFIG_MV_XOR_V2=y
+CONFIG_MXS_DMA=y
+CONFIG_MXC_PXP_V3=y
+CONFIG_PL330_DMA=y
+CONFIG_QCOM_HIDMA_MGMT=y
+CONFIG_QCOM_HIDMA=y
+CONFIG_DW_EDMA=y
+CONFIG_DW_EDMA_PCIE=y
+CONFIG_DMATEST=y
+CONFIG_DMABUF_HEAPS=y
+CONFIG_DMABUF_HEAPS_SYSTEM=y
+CONFIG_DMABUF_HEAPS_CMA=y
+CONFIG_DMABUF_HEAPS_DSP=y
+CONFIG_UIO_PCI_GENERIC=y
+CONFIG_UIO_IVSHMEM=y
+# CONFIG_VIRTIO_MENU is not set
+# CONFIG_VHOST_MENU is not set
+CONFIG_XEN_GNTDEV=y
+CONFIG_XEN_GRANT_DEV_ALLOC=y
+CONFIG_STAGING=y
+CONFIG_ETHOSU=m
+CONFIG_NEUTRON=m
+# CONFIG_SURFACE_PLATFORMS is not set
+CONFIG_CLK_VEXPRESS_OSC=y
+CONFIG_COMMON_CLK_SCMI=y
+CONFIG_COMMON_CLK_SCPI=y
+CONFIG_COMMON_CLK_CS2000_CP=y
+CONFIG_COMMON_CLK_S2MPS11=y
+CONFIG_COMMON_CLK_XGENE=y
+CONFIG_COMMON_CLK_PWM=y
+CONFIG_COMMON_CLK_VC5=y
+CONFIG_CLK_IMX8MM=y
+CONFIG_CLK_IMX8MN=y
+CONFIG_CLK_IMX8MP=y
+CONFIG_CLK_IMX8MQ=y
+CONFIG_CLK_IMX8QXP=y
+CONFIG_CLK_IMX8ULP=y
+CONFIG_CLK_IMX93=y
+CONFIG_CLK_IMX95_BLK_CTL=y
+CONFIG_ARCH_S32_CLK=y
+CONFIG_HWSPINLOCK=y
+CONFIG_ARM_MHU=y
+CONFIG_IMX_MBOX=y
+CONFIG_PLATFORM_MHU=y
+CONFIG_IOMMU_IO_PGTABLE_ARMV7S=y
+CONFIG_ARM_SMMU=y
+CONFIG_ARM_SMMU_V3=y
+CONFIG_REMOTEPROC=y
+CONFIG_IMX_REMOTEPROC=m
+CONFIG_IMX_DSP_REMOTEPROC=m
+CONFIG_IMX_NEUTRON_REMOTEPROC=m
+CONFIG_RPMSG_CHAR=m
+CONFIG_RPMSG_CTRL=m
+CONFIG_SOC_BRCMSTB=y
+CONFIG_FSL_RCPM=y
+CONFIG_FSL_QIXIS=y
+CONFIG_DEVFREQ_GOV_PERFORMANCE=y
+CONFIG_DEVFREQ_GOV_POWERSAVE=y
+CONFIG_DEVFREQ_GOV_PASSIVE=y
+CONFIG_ARM_IMX8M_DDRC_DEVFREQ=m
+CONFIG_EXTCON_PTN5150=y
+CONFIG_MEMORY=y
+CONFIG_IIO=y
+CONFIG_FXLS8962AF_I2C=m
+CONFIG_IIO_ST_ACCEL_3AXIS=m
+CONFIG_IMX8QXP_ADC=y
+CONFIG_IMX93_ADC=y
+CONFIG_MAX9611=m
+CONFIG_FXAS21002C=y
+CONFIG_IIO_ST_GYRO_3AXIS=m
+CONFIG_FXOS8700_I2C=y
+CONFIG_RPMSG_IIO_PEDOMETER=m
+CONFIG_INV_MPU6050_I2C=m
+CONFIG_IIO_ST_LSM6DSX=y
+CONFIG_SENSORS_ISL29018=y
+CONFIG_VCNL4000=m
+CONFIG_VCNL4035=m
+CONFIG_IIO_ST_MAGN_3AXIS=m
+CONFIG_MPL3115=y
+CONFIG_MS5611=m
+CONFIG_MS5611_I2C=m
+CONFIG_PWM=y
+CONFIG_PWM_ADP5585=y
+CONFIG_PWM_FSL_FTM=m
+CONFIG_PWM_IMX27=y
+CONFIG_PWM_IMX_TPM=y
+CONFIG_PWM_RPCHIP=y
+CONFIG_RESET_IMX7=y
+CONFIG_RESET_IMX8ULP_SIM=y
+CONFIG_PHY_MIXEL_LVDS=m
+CONFIG_PHY_MIXEL_LVDS_COMBO=m
+CONFIG_PHY_FSL_IMX8MP_LVDS=y
+CONFIG_PHY_FSL_IMX9_DPHY_RX=y
+CONFIG_PHY_FSL_IMX93_MIPI_DPHY=y
+CONFIG_PHY_FSL_IMX8M_PCIE=y
+CONFIG_PHY_FSL_IMX8Q_PCIE=y
+CONFIG_PHY_SAMSUNG_HDMI_PHY=y
+# CONFIG_ARM_PMU is not set
+CONFIG_FSL_IMX8_DDR_PMU=m
+CONFIG_FSL_IMX9_DDR_PMU=m
+CONFIG_MALI_MIDGARD=y
+CONFIG_MALI_CSF_SUPPORT=y
+CONFIG_NVMEM_IMX_OCOTP=m
+CONFIG_NVMEM_IMX_OCOTP_FSB_S400=m
+CONFIG_NVMEM_IMX_OCOTP_SCU=m
+CONFIG_NVMEM_RMEM=m
+CONFIG_STM=m
+CONFIG_FPGA=m
+CONFIG_FPGA_BRIDGE=m
+CONFIG_ALTERA_FREEZE_BRIDGE=m
+CONFIG_FPGA_REGION=m
+CONFIG_OF_FPGA_REGION=m
+CONFIG_TEE=y
+CONFIG_OPTEE=y
+CONFIG_MUX_MMIO=y
+CONFIG_SLIMBUS=m
+CONFIG_SLIM_QCOM_CTRL=m
+CONFIG_MXC_SIM=m
+CONFIG_MXC_GPU_VIV=m
+CONFIG_MXC_EMVSIM=m
+CONFIG_MXC_HANTRO=m
+CONFIG_MXC_HANTRO_845=m
+CONFIG_MXC_HANTRO_845_H1=m
+CONFIG_MXC_HANTRO_VC8000E=m
+CONFIG_MXC_VIDEO_WAVE6=m
+CONFIG_EXT2_FS=y
+CONFIG_EXT3_FS=y
+CONFIG_EXT4_FS_POSIX_ACL=y
+CONFIG_BTRFS_FS=m
+CONFIG_BTRFS_FS_POSIX_ACL=y
+CONFIG_FANOTIFY=y
+CONFIG_FANOTIFY_ACCESS_PERMISSIONS=y
+CONFIG_QUOTA=y
+CONFIG_AUTOFS_FS=y
+CONFIG_FUSE_FS=m
+CONFIG_CUSE=m
+CONFIG_VFAT_FS=y
+CONFIG_TMPFS=y
+CONFIG_TMPFS_POSIX_ACL=y
+CONFIG_HUGETLBFS=y
+CONFIG_JFFS2_FS=m
+CONFIG_UBIFS_FS=m
+CONFIG_SQUASHFS=m
+CONFIG_SQUASHFS_XZ=y
+CONFIG_PSTORE=y
+CONFIG_NFS_FS=y
+CONFIG_NFS_V4=y
+CONFIG_NFS_V4_1=y
+CONFIG_NFS_V4_2=y
+CONFIG_ROOT_NFS=y
+CONFIG_9P_FS=m
+CONFIG_NLS_CODEPAGE_437=y
+CONFIG_NLS_ISO8859_1=y
+CONFIG_TRUSTED_KEYS=m
+# CONFIG_TRUSTED_KEYS_TPM is not set
+# CONFIG_TRUSTED_KEYS_TEE is not set
+CONFIG_SECURITY=y
+CONFIG_CRYPTO_USER=m
+CONFIG_CRYPTO_TEST=m
+CONFIG_CRYPTO_DH=m
+CONFIG_CRYPTO_CURVE25519=m
+CONFIG_CRYPTO_ANUBIS=m
+CONFIG_CRYPTO_ARIA=m
+CONFIG_CRYPTO_BLOWFISH=m
+CONFIG_CRYPTO_CAMELLIA=m
+CONFIG_CRYPTO_CAST5=m
+CONFIG_CRYPTO_CAST6=m
+CONFIG_CRYPTO_DES=m
+CONFIG_CRYPTO_FCRYPT=m
+CONFIG_CRYPTO_KHAZAD=m
+CONFIG_CRYPTO_SEED=m
+CONFIG_CRYPTO_SERPENT=m
+CONFIG_CRYPTO_TEA=m
+CONFIG_CRYPTO_TWOFISH=m
+CONFIG_CRYPTO_ARC4=m
+CONFIG_CRYPTO_CFB=m
+CONFIG_CRYPTO_CTS=m
+CONFIG_CRYPTO_LRW=m
+CONFIG_CRYPTO_OFB=m
+CONFIG_CRYPTO_PCBC=m
+CONFIG_CRYPTO_CHACHA20POLY1305=m
+CONFIG_CRYPTO_GCM=y
+CONFIG_CRYPTO_ECHAINIV=m
+CONFIG_CRYPTO_ESSIV=m
+CONFIG_CRYPTO_CMAC=y
+CONFIG_CRYPTO_MD4=m
+CONFIG_CRYPTO_RMD160=m
+CONFIG_CRYPTO_STREEBOG=m
+CONFIG_CRYPTO_VMAC=m
+CONFIG_CRYPTO_WP512=m
+CONFIG_CRYPTO_XCBC=m
+CONFIG_CRYPTO_ANSI_CPRNG=y
+CONFIG_CRYPTO_DRBG_MENU=y
+CONFIG_CRYPTO_USER_API_HASH=m
+CONFIG_CRYPTO_USER_API_SKCIPHER=m
+CONFIG_CRYPTO_USER_API_RNG=m
+CONFIG_CRYPTO_USER_API_AEAD=m
+CONFIG_CRYPTO_CHACHA20_NEON=m
+CONFIG_CRYPTO_GHASH_ARM64_CE=y
+CONFIG_CRYPTO_SHA1_ARM64_CE=y
+CONFIG_CRYPTO_SHA2_ARM64_CE=y
+CONFIG_CRYPTO_SHA512_ARM64_CE=m
+CONFIG_CRYPTO_SHA3_ARM64=m
+CONFIG_CRYPTO_SM3_ARM64_CE=m
+CONFIG_CRYPTO_POLYVAL_ARM64_CE=m
+CONFIG_CRYPTO_AES_ARM64_CE_BLK=y
+CONFIG_CRYPTO_AES_ARM64_BS=m
+CONFIG_CRYPTO_AES_ARM64_CE_CCM=m
+CONFIG_CRYPTO_CRCT10DIF_ARM64_CE=m
+CONFIG_CRYPTO_DEV_FSL_CAAM_SECVIO=m
+CONFIG_CRYPTO_DEV_FSL_CAAM=m
+CONFIG_CRYPTO_DEV_FSL_CAAM_SM_TEST=m
+CONFIG_CRYPTO_DEV_CCREE=m
+CONFIG_CRYPTO_DEV_AMLOGIC_GXL=m
+CONFIG_INDIRECT_PIO=y
+CONFIG_CRC_CCITT=m
+CONFIG_LIBCRC32C=y
+CONFIG_CRC8=y
+CONFIG_XZ_DEC=y
+# CONFIG_XZ_DEC_X86 is not set
+# CONFIG_XZ_DEC_POWERPC is not set
+# CONFIG_XZ_DEC_IA64 is not set
+# CONFIG_XZ_DEC_SPARC is not set
+CONFIG_DMA_CMA=y
+CONFIG_CMA_SIZE_MBYTES=32
+CONFIG_PRINTK_TIME=y
+CONFIG_DEBUG_INFO_DWARF_TOOLCHAIN_DEFAULT=y
+CONFIG_DEBUG_INFO_REDUCED=y
+CONFIG_HEADERS_INSTALL=y
+CONFIG_MAGIC_SYSRQ=y
+CONFIG_DEBUG_FS=y
+CONFIG_DEBUG_MEMORY_INIT=y
+# CONFIG_SCHED_DEBUG is not set
+# CONFIG_FTRACE is not set
+CONFIG_SAMPLES=y
+CONFIG_SAMPLE_RPMSG_CLIENT=m
+CONFIG_PID_IN_CONTEXTIDR=y
+# CONFIG_RUNTIME_TESTING_MENU is not set
+CONFIG_MEMTEST=y
diff --git a/arch/arm64/configs/ucm-imx8m-mini_android_defconfig b/arch/arm64/configs/ucm-imx8m-mini_android_defconfig
new file mode 100644
index 000000000000..64571825bffe
--- /dev/null
+++ b/arch/arm64/configs/ucm-imx8m-mini_android_defconfig
@@ -0,0 +1,849 @@
+CONFIG_LOCALVERSION="-ucm-imx8m-mini-4.0"
+CONFIG_SYSVIPC=y
+CONFIG_POSIX_MQUEUE=y
+CONFIG_NO_HZ_IDLE=y
+CONFIG_HIGH_RES_TIMERS=y
+CONFIG_BPF_SYSCALL=y
+CONFIG_BPF_JIT=y
+CONFIG_PREEMPT=y
+CONFIG_IRQ_TIME_ACCOUNTING=y
+CONFIG_BSD_PROCESS_ACCT=y
+CONFIG_BSD_PROCESS_ACCT_V3=y
+CONFIG_TASKSTATS=y
+CONFIG_TASK_DELAY_ACCT=y
+CONFIG_TASK_XACCT=y
+CONFIG_TASK_IO_ACCOUNTING=y
+CONFIG_IKCONFIG=y
+CONFIG_IKCONFIG_PROC=y
+CONFIG_NUMA_BALANCING=y
+CONFIG_MEMCG=y
+CONFIG_BLK_CGROUP=y
+CONFIG_CFS_BANDWIDTH=y
+CONFIG_RT_GROUP_SCHED=y
+CONFIG_CGROUP_PIDS=y
+CONFIG_CGROUP_FREEZER=y
+CONFIG_CGROUP_HUGETLB=y
+CONFIG_CPUSETS=y
+CONFIG_CGROUP_DEVICE=y
+CONFIG_CGROUP_CPUACCT=y
+CONFIG_CGROUP_PERF=y
+CONFIG_CGROUP_BPF=y
+CONFIG_NAMESPACES=y
+CONFIG_USER_NS=y
+CONFIG_SCHED_AUTOGROUP=y
+CONFIG_RELAY=y
+CONFIG_BLK_DEV_INITRD=y
+CONFIG_EXPERT=y
+CONFIG_PROFILING=y
+CONFIG_KEXEC=y
+CONFIG_KEXEC_FILE=y
+CONFIG_CRASH_DUMP=y
+CONFIG_ARCH_NXP=y
+CONFIG_ARCH_MXC=y
+CONFIG_SCHED_MC=y
+CONFIG_NR_CPUS=4
+CONFIG_NUMA=y
+CONFIG_COMPAT=y
+CONFIG_RANDOMIZE_BASE=y
+CONFIG_PM_DEBUG=y
+CONFIG_PM_TEST_SUSPEND=y
+CONFIG_WQ_POWER_EFFICIENT_DEFAULT=y
+CONFIG_ENERGY_MODEL=y
+CONFIG_CPU_FREQ=y
+CONFIG_CPU_FREQ_STAT=y
+CONFIG_CPU_FREQ_DEFAULT_GOV_ONDEMAND=y
+CONFIG_CPU_FREQ_GOV_POWERSAVE=y
+CONFIG_CPU_FREQ_GOV_USERSPACE=y
+CONFIG_CPU_FREQ_GOV_CONSERVATIVE=y
+CONFIG_CPU_FREQ_GOV_SCHEDUTIL=y
+CONFIG_CPUFREQ_DT=y
+CONFIG_ARM_IMX_CPUFREQ_DT=y
+CONFIG_VIRTUALIZATION=y
+CONFIG_KVM=y
+CONFIG_JUMP_LABEL=y
+CONFIG_MODULES=y
+CONFIG_MODULE_UNLOAD=y
+CONFIG_MODVERSIONS=y
+CONFIG_BLK_DEV_INTEGRITY=y
+CONFIG_BLK_DEV_THROTTLING=y
+# CONFIG_CORE_DUMP_DEFAULT_ELF_HEADERS is not set
+# CONFIG_COMPAT_BRK is not set
+CONFIG_KSM=y
+CONFIG_MEMORY_FAILURE=y
+CONFIG_TRANSPARENT_HUGEPAGE=y
+CONFIG_CMA=y
+CONFIG_NET=y
+CONFIG_PACKET=y
+CONFIG_TLS=y
+CONFIG_XFRM_USER=m
+CONFIG_IP_MULTICAST=y
+CONFIG_IP_PNP=y
+CONFIG_IP_PNP_DHCP=y
+CONFIG_IP_PNP_BOOTP=y
+CONFIG_NET_IPVTI=m
+CONFIG_INET_ESP=m
+CONFIG_IPV6_SIT=m
+CONFIG_NETFILTER=y
+CONFIG_BRIDGE_NETFILTER=m
+CONFIG_NF_CONNTRACK=m
+CONFIG_NF_CONNTRACK_EVENTS=y
+CONFIG_NF_CONNTRACK_FTP=m
+CONFIG_NF_CONNTRACK_H323=m
+CONFIG_NF_CONNTRACK_IRC=m
+CONFIG_NF_CONNTRACK_NETBIOS_NS=m
+CONFIG_NF_CONNTRACK_SNMP=m
+CONFIG_NF_CONNTRACK_PPTP=m
+CONFIG_NF_CONNTRACK_SANE=m
+CONFIG_NF_CONNTRACK_SIP=m
+CONFIG_NF_CONNTRACK_TFTP=m
+CONFIG_NF_CT_NETLINK=m
+CONFIG_NF_TABLES=m
+CONFIG_NF_TABLES_INET=y
+CONFIG_NF_TABLES_NETDEV=y
+CONFIG_NFT_CT=m
+CONFIG_NFT_MASQ=m
+CONFIG_NFT_NAT=m
+CONFIG_NFT_COMPAT=m
+CONFIG_NFT_DUP_NETDEV=m
+CONFIG_NFT_FWD_NETDEV=m
+CONFIG_NF_FLOW_TABLE=m
+CONFIG_NETFILTER_XT_TARGET_CHECKSUM=m
+CONFIG_NETFILTER_XT_TARGET_CLASSIFY=m
+CONFIG_NETFILTER_XT_TARGET_CONNMARK=m
+CONFIG_NETFILTER_XT_TARGET_HMARK=m
+CONFIG_NETFILTER_XT_TARGET_IDLETIMER=m
+CONFIG_NETFILTER_XT_TARGET_LED=m
+CONFIG_NETFILTER_XT_TARGET_LOG=m
+CONFIG_NETFILTER_XT_TARGET_MARK=m
+CONFIG_NETFILTER_XT_TARGET_NFLOG=m
+CONFIG_NETFILTER_XT_TARGET_NFQUEUE=m
+CONFIG_NETFILTER_XT_TARGET_TEE=m
+CONFIG_NETFILTER_XT_TARGET_TCPMSS=m
+CONFIG_NETFILTER_XT_MATCH_ADDRTYPE=m
+CONFIG_NETFILTER_XT_MATCH_BPF=m
+CONFIG_NETFILTER_XT_MATCH_CGROUP=m
+CONFIG_NETFILTER_XT_MATCH_CLUSTER=m
+CONFIG_NETFILTER_XT_MATCH_COMMENT=m
+CONFIG_NETFILTER_XT_MATCH_CONNBYTES=m
+CONFIG_NETFILTER_XT_MATCH_CONNLABEL=m
+CONFIG_NETFILTER_XT_MATCH_CONNLIMIT=m
+CONFIG_NETFILTER_XT_MATCH_CONNMARK=m
+CONFIG_NETFILTER_XT_MATCH_CONNTRACK=m
+CONFIG_NETFILTER_XT_MATCH_CPU=m
+CONFIG_NETFILTER_XT_MATCH_DCCP=m
+CONFIG_NETFILTER_XT_MATCH_DEVGROUP=m
+CONFIG_NETFILTER_XT_MATCH_DSCP=m
+CONFIG_NETFILTER_XT_MATCH_ESP=m
+CONFIG_NETFILTER_XT_MATCH_HASHLIMIT=m
+CONFIG_NETFILTER_XT_MATCH_HELPER=m
+CONFIG_NETFILTER_XT_MATCH_IPCOMP=m
+CONFIG_NETFILTER_XT_MATCH_IPRANGE=m
+CONFIG_NETFILTER_XT_MATCH_IPVS=m
+CONFIG_NETFILTER_XT_MATCH_L2TP=m
+CONFIG_NETFILTER_XT_MATCH_LENGTH=m
+CONFIG_NETFILTER_XT_MATCH_LIMIT=m
+CONFIG_NETFILTER_XT_MATCH_MAC=m
+CONFIG_NETFILTER_XT_MATCH_MARK=m
+CONFIG_NETFILTER_XT_MATCH_MULTIPORT=m
+CONFIG_NETFILTER_XT_MATCH_NFACCT=m
+CONFIG_NETFILTER_XT_MATCH_OSF=m
+CONFIG_NETFILTER_XT_MATCH_OWNER=m
+CONFIG_NETFILTER_XT_MATCH_PHYSDEV=m
+CONFIG_NETFILTER_XT_MATCH_PKTTYPE=m
+CONFIG_NETFILTER_XT_MATCH_QUOTA=m
+CONFIG_NETFILTER_XT_MATCH_RATEEST=m
+CONFIG_NETFILTER_XT_MATCH_REALM=m
+CONFIG_NETFILTER_XT_MATCH_RECENT=m
+CONFIG_NETFILTER_XT_MATCH_STATE=m
+CONFIG_NETFILTER_XT_MATCH_STATISTIC=m
+CONFIG_NETFILTER_XT_MATCH_STRING=m
+CONFIG_NETFILTER_XT_MATCH_TCPMSS=m
+CONFIG_NETFILTER_XT_MATCH_TIME=m
+CONFIG_NETFILTER_XT_MATCH_U32=m
+CONFIG_IP_VS=m
+CONFIG_IP_VS_PROTO_TCP=y
+CONFIG_IP_VS_PROTO_UDP=y
+CONFIG_IP_VS_RR=m
+CONFIG_IP_VS_NFCT=y
+CONFIG_NF_SOCKET_IPV4=m
+CONFIG_NF_TPROXY_IPV4=m
+CONFIG_IP_NF_IPTABLES=m
+CONFIG_IP_NF_MATCH_AH=m
+CONFIG_IP_NF_MATCH_ECN=m
+CONFIG_IP_NF_MATCH_RPFILTER=m
+CONFIG_IP_NF_MATCH_TTL=m
+CONFIG_IP_NF_FILTER=m
+CONFIG_IP_NF_TARGET_REJECT=m
+CONFIG_IP_NF_TARGET_SYNPROXY=m
+CONFIG_IP_NF_NAT=m
+CONFIG_IP_NF_TARGET_MASQUERADE=m
+CONFIG_IP_NF_TARGET_NETMAP=m
+CONFIG_IP_NF_TARGET_REDIRECT=m
+CONFIG_IP_NF_MANGLE=m
+CONFIG_IP_NF_TARGET_ECN=m
+CONFIG_IP_NF_TARGET_TTL=m
+CONFIG_IP_NF_RAW=m
+CONFIG_IP_NF_ARPTABLES=m
+CONFIG_IP_NF_ARPFILTER=m
+CONFIG_IP_NF_ARP_MANGLE=m
+CONFIG_NF_SOCKET_IPV6=m
+CONFIG_NF_TPROXY_IPV6=m
+CONFIG_IP6_NF_IPTABLES=m
+CONFIG_IP6_NF_MATCH_AH=m
+CONFIG_IP6_NF_MATCH_EUI64=m
+CONFIG_IP6_NF_MATCH_FRAG=m
+CONFIG_IP6_NF_MATCH_OPTS=m
+CONFIG_IP6_NF_MATCH_HL=m
+CONFIG_IP6_NF_MATCH_IPV6HEADER=m
+CONFIG_IP6_NF_MATCH_MH=m
+CONFIG_IP6_NF_MATCH_RPFILTER=m
+CONFIG_IP6_NF_MATCH_RT=m
+CONFIG_IP6_NF_TARGET_HL=m
+CONFIG_IP6_NF_FILTER=m
+CONFIG_IP6_NF_TARGET_REJECT=m
+CONFIG_IP6_NF_TARGET_SYNPROXY=m
+CONFIG_IP6_NF_MANGLE=m
+CONFIG_IP6_NF_RAW=m
+CONFIG_IP6_NF_NAT=m
+CONFIG_IP6_NF_TARGET_MASQUERADE=m
+CONFIG_IP6_NF_TARGET_NPT=m
+CONFIG_NF_TABLES_BRIDGE=m
+CONFIG_BRIDGE_NF_EBTABLES=m
+CONFIG_BRIDGE=m
+CONFIG_BRIDGE_VLAN_FILTERING=y
+CONFIG_NET_DSA=m
+CONFIG_NET_DSA_TAG_OCELOT=m
+CONFIG_NET_DSA_TAG_OCELOT_8021Q=m
+CONFIG_VLAN_8021Q=y
+CONFIG_VLAN_8021Q_GVRP=y
+CONFIG_VLAN_8021Q_MVRP=y
+CONFIG_LLC2=y
+CONFIG_NET_SCHED=y
+CONFIG_NET_SCH_MULTIQ=y
+CONFIG_NET_SCH_CBS=y
+CONFIG_NET_SCH_TAPRIO=y
+CONFIG_NET_SCH_MQPRIO=y
+CONFIG_NET_CLS_BASIC=y
+CONFIG_NET_CLS_U32=m
+CONFIG_NET_CLS_CGROUP=m
+CONFIG_NET_CLS_FLOWER=m
+CONFIG_NET_CLS_ACT=y
+CONFIG_NET_ACT_GACT=m
+CONFIG_NET_ACT_MIRRED=m
+CONFIG_NET_ACT_SKBEDIT=m
+CONFIG_NET_ACT_GATE=m
+CONFIG_TSN=y
+CONFIG_QRTR=y
+CONFIG_QRTR_SMD=m
+CONFIG_QRTR_TUN=m
+CONFIG_CGROUP_NET_PRIO=y
+CONFIG_NET_PKTGEN=y
+CONFIG_CAN=m
+CONFIG_CAN_J1939=m
+CONFIG_BT=y
+CONFIG_BT_RFCOMM=y
+CONFIG_BT_RFCOMM_TTY=y
+CONFIG_BT_BNEP=y
+CONFIG_BT_BNEP_MC_FILTER=y
+CONFIG_BT_BNEP_PROTO_FILTER=y
+CONFIG_BT_HIDP=y
+CONFIG_BT_LEDS=y
+CONFIG_BT_HCIBTUSB=m
+CONFIG_BT_HCIUART=y
+CONFIG_BT_HCIUART_BCSP=y
+CONFIG_BT_HCIUART_BCM=y
+CONFIG_BT_HCIVHCI=y
+CONFIG_BT_NXPUART=m
+CONFIG_CFG80211=m
+CONFIG_NL80211_TESTMODE=y
+CONFIG_CFG80211_WEXT=y
+CONFIG_MAC80211=m
+CONFIG_RFKILL=y
+CONFIG_NET_9P=y
+CONFIG_NET_9P_VIRTIO=y
+CONFIG_PCI=y
+CONFIG_PCIEPORTBUS=y
+CONFIG_PCIEAER=y
+CONFIG_PCI_IOV=y
+CONFIG_PCI_PASID=y
+CONFIG_HOTPLUG_PCI=y
+CONFIG_PCI_HOST_GENERIC=y
+CONFIG_PCI_NXP_RPMSG=y
+CONFIG_PCI_IMX6_HOST=y
+CONFIG_PCI_IMX6_EP=y
+CONFIG_PCI_ENDPOINT=y
+CONFIG_PCI_ENDPOINT_CONFIGFS=y
+CONFIG_DEVTMPFS=y
+CONFIG_DEVTMPFS_MOUNT=y
+CONFIG_EXTRA_FIRMWARE="brcm/BCM4335C0.hcd"
+CONFIG_EXTRA_FIRMWARE_DIR="firmware"
+CONFIG_FW_LOADER_USER_HELPER=y
+CONFIG_EFI_CAPSULE_LOADER=y
+CONFIG_IMX_DSP=y
+CONFIG_IMX_SCU=y
+CONFIG_IMX_SCU_PD=y
+CONFIG_GNSS=m
+CONFIG_GNSS_MTK_SERIAL=m
+CONFIG_MTD=y
+CONFIG_MTD_CMDLINE_PARTS=y
+CONFIG_MTD_BLOCK=y
+CONFIG_MTD_CFI=y
+CONFIG_MTD_CFI_ADV_OPTIONS=y
+CONFIG_MTD_CFI_INTELEXT=y
+CONFIG_MTD_CFI_AMDSTD=y
+CONFIG_MTD_CFI_STAA=y
+CONFIG_MTD_PHYSMAP=y
+CONFIG_MTD_PHYSMAP_OF=y
+CONFIG_MTD_DATAFLASH=y
+CONFIG_MTD_SST25L=y
+CONFIG_MTD_RAW_NAND=y
+CONFIG_MTD_NAND_DENALI_DT=y
+CONFIG_MTD_NAND_GPMI_NAND=y
+CONFIG_MTD_SPI_NOR=y
+# CONFIG_MTD_SPI_NOR_USE_4K_SECTORS is not set
+CONFIG_MTD_UBI=y
+CONFIG_OF_OVERLAY=y
+CONFIG_BLK_DEV_LOOP=y
+CONFIG_BLK_DEV_NBD=m
+CONFIG_VIRTIO_BLK=y
+CONFIG_BLK_DEV_NVME=y
+CONFIG_SRAM=y
+CONFIG_EEPROM_AT24=y
+CONFIG_EEPROM_AT25=m
+# CONFIG_SCSI_PROC_FS is not set
+CONFIG_BLK_DEV_SD=y
+CONFIG_SCSI_MPT3SAS=m
+CONFIG_ATA=y
+CONFIG_SATA_AHCI=y
+CONFIG_SATA_AHCI_PLATFORM=y
+CONFIG_AHCI_IMX=y
+CONFIG_SATA_SIL24=y
+CONFIG_PATA_OF_PLATFORM=y
+CONFIG_MD=y
+CONFIG_BLK_DEV_MD=m
+CONFIG_BLK_DEV_DM=m
+CONFIG_DM_CRYPT=m
+CONFIG_DM_THIN_PROVISIONING=m
+CONFIG_DM_MIRROR=m
+CONFIG_DM_ZERO=m
+CONFIG_NETDEVICES=y
+CONFIG_DUMMY=m
+CONFIG_WIREGUARD=m
+CONFIG_MACVLAN=m
+CONFIG_MACVTAP=m
+CONFIG_IPVLAN=m
+CONFIG_VXLAN=m
+CONFIG_TUN=y
+CONFIG_VETH=m
+CONFIG_VIRTIO_NET=y
+CONFIG_ATL1C=m
+CONFIG_BNX2X=m
+CONFIG_MACB=y
+CONFIG_THUNDER_NIC_PF=y
+CONFIG_FEC=y
+CONFIG_FSL_XGMAC_MDIO=y
+CONFIG_E1000=y
+CONFIG_E1000E=y
+CONFIG_IGB=y
+CONFIG_IGBVF=y
+CONFIG_MVMDIO=y
+CONFIG_SKY2=y
+CONFIG_MLX4_EN=m
+CONFIG_MLX5_CORE=m
+CONFIG_MLX5_CORE_EN=y
+# CONFIG_NET_VENDOR_MICROCHIP is not set
+CONFIG_MSCC_OCELOT_SWITCH=m
+CONFIG_QCOM_EMAC=m
+CONFIG_RMNET=m
+CONFIG_SMC91X=y
+CONFIG_SMSC911X=y
+CONFIG_STMMAC_ETH=m
+CONFIG_MARVELL_PHY=m
+CONFIG_MARVELL_10G_PHY=m
+CONFIG_MICREL_PHY=y
+CONFIG_MICROSEMI_PHY=y
+CONFIG_NXP_TJA11XX_PHY=y
+CONFIG_AT803X_PHY=y
+CONFIG_REALTEK_PHY=y
+CONFIG_ROCKCHIP_PHY=y
+CONFIG_VITESSE_PHY=y
+CONFIG_CAN_FLEXCAN=m
+CONFIG_CAN_MCP251XFD=m
+CONFIG_MDIO_BITBANG=y
+CONFIG_MDIO_BUS_MUX_MULTIPLEXER=y
+CONFIG_MDIO_BUS_MUX_MMIOREG=y
+CONFIG_PPP=m
+CONFIG_PPP_BSDCOMP=m
+CONFIG_PPP_DEFLATE=m
+CONFIG_PPP_FILTER=y
+CONFIG_PPP_MPPE=m
+CONFIG_PPP_MULTILINK=y
+CONFIG_PPPOE=m
+CONFIG_PPP_ASYNC=m
+CONFIG_PPP_SYNC_TTY=m
+CONFIG_USB_PEGASUS=m
+CONFIG_USB_RTL8150=m
+CONFIG_USB_RTL8152=m
+CONFIG_USB_LAN78XX=m
+CONFIG_USB_USBNET=y
+CONFIG_USB_NET_CDC_NCM=m
+CONFIG_USB_NET_DM9601=m
+CONFIG_USB_NET_SR9800=m
+CONFIG_USB_NET_SMSC75XX=m
+CONFIG_USB_NET_SMSC95XX=y
+CONFIG_USB_NET_PLUSB=m
+CONFIG_USB_NET_MCS7830=m
+CONFIG_USB_NET_QMI_WWAN=m
+CONFIG_ATH10K=m
+CONFIG_ATH10K_PCI=m
+CONFIG_ATH10K_DEBUG=y
+CONFIG_ATH10K_DEBUGFS=y
+CONFIG_BRCMFMAC=m
+CONFIG_BRCMFMAC_PCIE=y
+CONFIG_BRCM_TRACING=y
+CONFIG_BRCMDBG=y
+CONFIG_IWLWIFI=m
+CONFIG_IWLDVM=m
+CONFIG_IWLMVM=m
+CONFIG_HOSTAP=y
+CONFIG_WL18XX=m
+CONFIG_WLCORE_SDIO=m
+CONFIG_IVSHMEM_NET=y
+CONFIG_INPUT_EVDEV=y
+CONFIG_KEYBOARD_ADC=m
+CONFIG_KEYBOARD_GPIO=y
+CONFIG_KEYBOARD_SNVS_PWRKEY=y
+CONFIG_INPUT_TOUCHSCREEN=y
+CONFIG_TOUCHSCREEN_GOODIX=m
+CONFIG_INPUT_MISC=y
+# CONFIG_SERIO_SERPORT is not set
+CONFIG_SERIO_AMBAKMI=y
+CONFIG_LEGACY_PTY_COUNT=16
+CONFIG_SERIAL_8250=y
+CONFIG_SERIAL_8250_CONSOLE=y
+CONFIG_SERIAL_8250_EXTENDED=y
+CONFIG_SERIAL_8250_SHARE_IRQ=y
+CONFIG_SERIAL_8250_DW=y
+CONFIG_SERIAL_OF_PLATFORM=y
+CONFIG_SERIAL_AMBA_PL011=y
+CONFIG_SERIAL_AMBA_PL011_CONSOLE=y
+CONFIG_SERIAL_IMX=y
+CONFIG_SERIAL_IMX_CONSOLE=y
+CONFIG_SERIAL_XILINX_PS_UART=y
+CONFIG_SERIAL_XILINX_PS_UART_CONSOLE=y
+CONFIG_SERIAL_FSL_LPUART=y
+CONFIG_SERIAL_FSL_LPUART_CONSOLE=y
+CONFIG_SERIAL_FSL_LINFLEXUART=y
+CONFIG_SERIAL_FSL_LINFLEXUART_CONSOLE=y
+CONFIG_SERIAL_DEV_BUS=y
+CONFIG_VIRTIO_CONSOLE=y
+CONFIG_IPMI_HANDLER=m
+CONFIG_IPMI_DEVICE_INTERFACE=m
+CONFIG_IPMI_SI=m
+CONFIG_TCG_TPM=y
+CONFIG_TCG_TIS_SPI=m
+CONFIG_TCG_TIS_I2C_INFINEON=y
+CONFIG_I2C_CHARDEV=y
+CONFIG_I2C_MUX=y
+CONFIG_I2C_MUX_PCA954x=y
+CONFIG_I2C_DESIGNWARE_PLATFORM=y
+CONFIG_I2C_GPIO=m
+CONFIG_I2C_IMX=y
+CONFIG_I2C_IMX_LPI2C=y
+CONFIG_I2C_RK3X=y
+CONFIG_I2C_RPBUS=y
+CONFIG_I2C_SLAVE=y
+CONFIG_SPI=y
+CONFIG_SPI_BITBANG=y
+CONFIG_SPI_DESIGNWARE=m
+CONFIG_SPI_DW_DMA=y
+CONFIG_SPI_DW_MMIO=m
+CONFIG_SPI_FSL_LPSPI=y
+CONFIG_SPI_FSL_QUADSPI=y
+CONFIG_SPI_NXP_FLEXSPI=y
+CONFIG_SPI_IMX=y
+CONFIG_SPI_PL022=y
+CONFIG_SPI_SPIDEV=y
+CONFIG_SPI_SLAVE=y
+CONFIG_SPI_SLAVE_TIME=y
+CONFIG_SPI_SLAVE_SYSTEM_CONTROL=y
+CONFIG_SPMI=y
+CONFIG_PPS_CLIENT_GPIO=y
+CONFIG_PINCTRL=y
+CONFIG_PINCTRL_SINGLE=y
+CONFIG_PINCTRL_IMX8MM=y
+CONFIG_GPIO_SYSFS=y
+CONFIG_GPIO_DWAPB=y
+CONFIG_GPIO_GENERIC_PLATFORM=y
+CONFIG_GPIO_MB86S7X=y
+CONFIG_GPIO_MXC=y
+CONFIG_GPIO_PL061=y
+CONFIG_GPIO_MAX732X=y
+CONFIG_GPIO_PCA953X=y
+CONFIG_GPIO_PCA953X_IRQ=y
+CONFIG_GPIO_MAX77620=y
+CONFIG_POWER_RESET_SYSCON=y
+CONFIG_SYSCON_REBOOT_MODE=y
+CONFIG_BATTERY_SBS=m
+CONFIG_BATTERY_BQ27XXX=y
+CONFIG_SENSORS_LM90=m
+CONFIG_SENSORS_PWM_FAN=m
+CONFIG_SENSORS_INA2XX=m
+CONFIG_SENSORS_INA3221=m
+CONFIG_THERMAL=y
+CONFIG_THERMAL_WRITABLE_TRIPS=y
+CONFIG_THERMAL_GOV_POWER_ALLOCATOR=y
+CONFIG_CPU_THERMAL=y
+CONFIG_DEVFREQ_THERMAL=y
+CONFIG_THERMAL_EMULATION=y
+CONFIG_IMX_SC_THERMAL=y
+CONFIG_IMX8MM_THERMAL=y
+CONFIG_DEVICE_THERMAL=y
+CONFIG_WATCHDOG=y
+CONFIG_DW_WATCHDOG=y
+CONFIG_IMX2_WDT=y
+CONFIG_IMX_SC_WDT=y
+CONFIG_MFD_BD9571MWV=y
+CONFIG_MFD_AXP20X_I2C=y
+CONFIG_MFD_MAX77620=y
+CONFIG_MFD_SEC_CORE=y
+CONFIG_MFD_ROHM_BD718XX=y
+CONFIG_REGULATOR_DEBUG=y
+CONFIG_REGULATOR_FIXED_VOLTAGE=y
+CONFIG_REGULATOR_BD718XX=y
+CONFIG_RC_CORE=m
+CONFIG_MEDIA_SUPPORT=y
+CONFIG_MEDIA_USB_SUPPORT=y
+CONFIG_USB_VIDEO_CLASS=m
+CONFIG_V4L_PLATFORM_DRIVERS=y
+CONFIG_V4L_MEM2MEM_DRIVERS=y
+CONFIG_VIDEO_MX8_CAPTURE=y
+CONFIG_VIDEO_MXC_CAPTURE=y
+CONFIG_VIDEO_MXC_CSI_CAMERA=y
+CONFIG_MXC_MIPI_CSI=y
+CONFIG_MXC_CAMERA_OV5640_MIPI_V2=y
+CONFIG_VIDEO_OV5640=y
+CONFIG_IMX_DPU_CORE=y
+CONFIG_IMX8MM_LCDIF_CORE=y
+CONFIG_IMX_LCDIFV3_CORE=y
+CONFIG_DRM=y
+CONFIG_DRM_PANEL_STARTEK_ILI9881C=y
+CONFIG_DRM_FSL_IMX_LVDS_BRIDGE=y
+CONFIG_DRM_IMX=y
+CONFIG_DRM_IMX_LCDIF_MUX_DISPLAY=y
+CONFIG_DRM_IMX_SEC_DSIM=y
+CONFIG_DRM_IMX_DCSS=y
+CONFIG_FB=y
+CONFIG_BACKLIGHT_CLASS_DEVICE=y
+CONFIG_BACKLIGHT_PWM=y
+CONFIG_BACKLIGHT_LP855X=m
+CONFIG_LOGO=y
+CONFIG_SOUND=y
+CONFIG_SND=y
+CONFIG_SND_DYNAMIC_MINORS=y
+CONFIG_SND_USB_AUDIO=m
+CONFIG_SND_USB_UA101=m
+CONFIG_SND_USB_CAIAQ=m
+CONFIG_SND_USB_CAIAQ_INPUT=y
+CONFIG_SND_USB_6FIRE=m
+CONFIG_SND_USB_HIFACE=m
+CONFIG_SND_BCD2000=m
+CONFIG_SND_USB_POD=m
+CONFIG_SND_USB_PODHD=m
+CONFIG_SND_USB_TONEPORT=m
+CONFIG_SND_USB_VARIAX=m
+CONFIG_SND_SOC=y
+CONFIG_SND_IMX_SOC=y
+CONFIG_SND_SOC_IMX_SPDIF=y
+CONFIG_SND_SOC_IMX_AUDMIX=y
+CONFIG_SND_SOC_IMX_RPMSG=y
+CONFIG_SND_SOC_SOF_TOPLEVEL=y
+CONFIG_SND_SOC_SOF_OF=m
+CONFIG_SND_SOC_SOF_IMX_TOPLEVEL=y
+CONFIG_SND_SOC_SPDIF=m
+CONFIG_SND_SOC_WM8731_I2C=m
+CONFIG_SND_SIMPLE_CARD=y
+CONFIG_SND_AUDIO_GRAPH_CARD=y
+CONFIG_HID_A4TECH=y
+CONFIG_HID_APPLE=y
+CONFIG_HID_BELKIN=y
+CONFIG_HID_CHERRY=y
+CONFIG_HID_CHICONY=y
+CONFIG_HID_CYPRESS=y
+CONFIG_HID_EZKEY=y
+CONFIG_HID_ITE=y
+CONFIG_HID_KENSINGTON=y
+CONFIG_HID_LOGITECH=y
+CONFIG_HID_REDRAGON=y
+CONFIG_HID_MICROSOFT=y
+CONFIG_HID_MONTEREY=y
+CONFIG_I2C_HID=m
+CONFIG_USB=y
+CONFIG_USB_OTG=y
+CONFIG_USB_MON=m
+CONFIG_USB_XHCI_HCD=y
+CONFIG_USB_EHCI_HCD=y
+CONFIG_USB_EHCI_HCD_PLATFORM=y
+CONFIG_USB_OHCI_HCD=y
+CONFIG_USB_OHCI_HCD_PLATFORM=y
+CONFIG_USB_HCD_TEST_MODE=y
+CONFIG_USB_ACM=m
+CONFIG_USB_STORAGE=y
+CONFIG_USB_MUSB_HDRC=y
+CONFIG_USB_DWC3=y
+CONFIG_USB_DWC2=y
+CONFIG_USB_CHIPIDEA=y
+CONFIG_USB_CHIPIDEA_UDC=y
+CONFIG_USB_CHIPIDEA_HOST=y
+CONFIG_USB_ISP1760=y
+CONFIG_USB_SERIAL=m
+CONFIG_USB_SERIAL_GENERIC=y
+CONFIG_USB_SERIAL_SIMPLE=m
+CONFIG_USB_SERIAL_CH341=m
+CONFIG_USB_SERIAL_CP210X=m
+CONFIG_USB_SERIAL_FTDI_SIO=m
+CONFIG_USB_SERIAL_PL2303=m
+CONFIG_USB_SERIAL_OPTION=m
+CONFIG_USB_TEST=m
+CONFIG_USB_EHSET_TEST_FIXTURE=m
+CONFIG_USB_HSIC_USB3503=y
+CONFIG_NOP_USB_XCEIV=y
+CONFIG_USB_MXS_PHY=y
+CONFIG_USB_ULPI=y
+CONFIG_USB_GADGET=y
+CONFIG_USB_SNP_UDC_PLAT=y
+CONFIG_USB_BDC_UDC=y
+CONFIG_USB_CONFIGFS=y
+CONFIG_USB_CONFIGFS_SERIAL=y
+CONFIG_USB_CONFIGFS_ACM=y
+CONFIG_USB_CONFIGFS_OBEX=y
+CONFIG_USB_CONFIGFS_NCM=y
+CONFIG_USB_CONFIGFS_ECM=y
+CONFIG_USB_CONFIGFS_ECM_SUBSET=y
+CONFIG_USB_CONFIGFS_RNDIS=y
+CONFIG_USB_CONFIGFS_EEM=y
+CONFIG_USB_CONFIGFS_MASS_STORAGE=y
+CONFIG_USB_CONFIGFS_F_LB_SS=y
+CONFIG_USB_CONFIGFS_F_FS=y
+CONFIG_USB_CONFIGFS_F_UAC1=y
+CONFIG_USB_CONFIGFS_F_UAC1_LEGACY=y
+CONFIG_USB_CONFIGFS_F_UAC2=y
+CONFIG_USB_CONFIGFS_F_MIDI=y
+CONFIG_USB_CONFIGFS_F_HID=y
+CONFIG_USB_CONFIGFS_F_UVC=y
+CONFIG_USB_ZERO=m
+CONFIG_USB_AUDIO=m
+CONFIG_USB_ETH=m
+CONFIG_USB_MASS_STORAGE=m
+CONFIG_USB_G_SERIAL=m
+CONFIG_TYPEC=y
+CONFIG_TYPEC_TCPM=y
+CONFIG_TYPEC_TCPCI=y
+CONFIG_TYPEC_SWITCH_GPIO=y
+CONFIG_MMC=y
+CONFIG_MMC_BLOCK_MINORS=32
+CONFIG_MMC_ARMMMCI=y
+CONFIG_MMC_SDHCI=y
+CONFIG_MMC_SDHCI_PLTFM=y
+CONFIG_MMC_SDHCI_OF_ARASAN=y
+CONFIG_MMC_SDHCI_OF_ESDHC=y
+CONFIG_MMC_SDHCI_CADENCE=y
+CONFIG_MMC_SDHCI_ESDHC_IMX=y
+CONFIG_MMC_SDHCI_F_SDH30=y
+CONFIG_MMC_SPI=y
+CONFIG_MMC_DW=y
+CONFIG_MMC_DW_EXYNOS=y
+CONFIG_MMC_DW_HI3798CV200=y
+CONFIG_MMC_DW_K3=y
+CONFIG_MMC_MTK=y
+CONFIG_MMC_SDHCI_XENON=y
+CONFIG_SCSI_UFSHCD=y
+CONFIG_SCSI_UFSHCD_PLATFORM=y
+CONFIG_LEDS_CLASS=y
+CONFIG_LEDS_GPIO=y
+CONFIG_LEDS_PWM=y
+CONFIG_LEDS_SYSCON=y
+CONFIG_LEDS_TRIGGER_TIMER=y
+CONFIG_LEDS_TRIGGER_DISK=y
+CONFIG_LEDS_TRIGGER_HEARTBEAT=y
+CONFIG_LEDS_TRIGGER_CPU=y
+CONFIG_LEDS_TRIGGER_DEFAULT_ON=y
+CONFIG_LEDS_TRIGGER_PANIC=y
+CONFIG_EDAC=y
+CONFIG_RTC_CLASS=y
+CONFIG_RTC_DRV_ABX80X=y
+CONFIG_RTC_DRV_MAX77686=y
+CONFIG_RTC_DRV_PCF85363=y
+CONFIG_RTC_DRV_EFI=y
+CONFIG_RTC_DRV_SNVS=y
+CONFIG_RTC_DRV_IMX_SC=y
+CONFIG_RTC_DRV_IMX_RPMSG=y
+CONFIG_DMADEVICES=y
+CONFIG_FSL_EDMA=y
+CONFIG_FSL_EDMA_V3=y
+CONFIG_IMX_SDMA=m
+CONFIG_MV_XOR_V2=y
+CONFIG_MXS_DMA=y
+CONFIG_PL330_DMA=y
+CONFIG_QCOM_HIDMA_MGMT=y
+CONFIG_QCOM_HIDMA=y
+CONFIG_DW_EDMA=y
+CONFIG_DW_EDMA_PCIE=y
+CONFIG_DMATEST=y
+CONFIG_UDMABUF=y
+CONFIG_DMABUF_HEAPS=y
+CONFIG_DMABUF_SYSFS_STATS=y
+CONFIG_DMABUF_HEAPS_SYSTEM=y
+CONFIG_DMABUF_HEAPS_CMA=y
+CONFIG_DMABUF_HEAPS_DSP=y
+CONFIG_UIO=y
+CONFIG_UIO_PCI_GENERIC=y
+CONFIG_UIO_IVSHMEM=y
+CONFIG_VFIO=y
+CONFIG_VFIO_PCI=y
+CONFIG_VIRTIO_PCI=y
+CONFIG_VIRTIO_BALLOON=y
+CONFIG_VIRTIO_MMIO=y
+CONFIG_VIRTIO_IVSHMEM=y
+CONFIG_STAGING=y
+CONFIG_STAGING_MEDIA=y
+CONFIG_VIDEO_IMX_CAPTURE=y
+CONFIG_FSL_PPFE=y
+CONFIG_FSL_PPFE_UTIL_DISABLED=y
+CONFIG_COMMON_CLK_CS2000_CP=y
+CONFIG_COMMON_CLK_S2MPS11=y
+CONFIG_COMMON_CLK_PWM=y
+CONFIG_CLK_IMX8MM=y
+CONFIG_HWSPINLOCK=y
+CONFIG_IMX_MBOX=y
+CONFIG_PLATFORM_MHU=y
+CONFIG_REMOTEPROC=y
+CONFIG_IMX_REMOTEPROC=y
+CONFIG_RPMSG_CHAR=m
+CONFIG_RPMSG_CTRL=m
+CONFIG_RPMSG_QCOM_GLINK_RPM=y
+CONFIG_FSL_RCPM=y
+CONFIG_FSL_QIXIS=y
+CONFIG_EXTCON_USB_GPIO=y
+CONFIG_MEMORY=y
+CONFIG_IIO=y
+CONFIG_IIO_BUFFER=y
+CONFIG_IIO_TRIGGERED_BUFFER=m
+CONFIG_IIO_SW_TRIGGER=m
+CONFIG_IMX8QXP_ADC=y
+CONFIG_IIO_HRTIMER_TRIGGER=m
+CONFIG_IIO_INTERRUPT_TRIGGER=m
+CONFIG_IIO_TIGHTLOOP_TRIGGER=m
+CONFIG_IIO_SYSFS_TRIGGER=m
+CONFIG_PWM=y
+CONFIG_PWM_IMX27=y
+CONFIG_RESET_IMX7=y
+CONFIG_PHY_MIXEL_LVDS=y
+CONFIG_PHY_MIXEL_LVDS_COMBO=y
+CONFIG_PHY_MIXEL_MIPI_DPHY=y
+CONFIG_PHY_FSL_IMX8M_PCIE=y
+CONFIG_PHY_FSL_IMX8Q_PCIE=y
+CONFIG_PHY_SAMSUNG_HDMI_PHY=y
+CONFIG_PHY_QCOM_USB_HS=y
+CONFIG_PHY_SAMSUNG_USB2=y
+CONFIG_FSL_IMX8_DDR_PMU=y
+CONFIG_DAX=m
+CONFIG_NVMEM_IMX_OCOTP=y
+CONFIG_NVMEM_IMX_OCOTP_SCU=y
+CONFIG_FPGA=y
+CONFIG_FPGA_BRIDGE=m
+CONFIG_FPGA_REGION=m
+CONFIG_OF_FPGA_REGION=m
+CONFIG_TEE=y
+CONFIG_OPTEE=y
+CONFIG_MUX_MMIO=y
+CONFIG_MXC_SIM=y
+CONFIG_MXC_EMVSIM=y
+CONFIG_MXC_MLB150=y
+CONFIG_EXT2_FS=y
+CONFIG_EXT2_FS_XATTR=y
+CONFIG_EXT3_FS=y
+CONFIG_EXT3_FS_POSIX_ACL=y
+CONFIG_EXT3_FS_SECURITY=y
+CONFIG_BTRFS_FS=m
+CONFIG_BTRFS_FS_POSIX_ACL=y
+CONFIG_FANOTIFY=y
+CONFIG_FANOTIFY_ACCESS_PERMISSIONS=y
+CONFIG_QUOTA=y
+CONFIG_AUTOFS_FS=y
+CONFIG_FUSE_FS=m
+CONFIG_CUSE=m
+CONFIG_OVERLAY_FS=m
+CONFIG_VFAT_FS=y
+CONFIG_TMPFS=y
+CONFIG_HUGETLBFS=y
+CONFIG_EFIVAR_FS=y
+CONFIG_JFFS2_FS=y
+CONFIG_UBIFS_FS=y
+CONFIG_SQUASHFS=y
+CONFIG_SQUASHFS_XZ=y
+CONFIG_PSTORE=y
+CONFIG_NFS_FS=y
+CONFIG_NFS_V4=y
+CONFIG_NFS_V4_1=y
+CONFIG_NFS_V4_2=y
+CONFIG_ROOT_NFS=y
+CONFIG_RPCSEC_GSS_KRB5=m
+CONFIG_9P_FS=y
+CONFIG_NLS_CODEPAGE_437=y
+CONFIG_NLS_ISO8859_1=y
+CONFIG_SECURITY=y
+CONFIG_SECURITY_SELINUX=y
+CONFIG_SECURITY_APPARMOR=y
+CONFIG_DEFAULT_SECURITY_DAC=y
+CONFIG_CRYPTO_USER=y
+CONFIG_CRYPTO_CRYPTD=y
+CONFIG_CRYPTO_TEST=m
+CONFIG_CRYPTO_DH=m
+CONFIG_CRYPTO_CURVE25519=m
+CONFIG_CRYPTO_ARIA=m
+CONFIG_CRYPTO_BLOWFISH=m
+CONFIG_CRYPTO_CAMELLIA=m
+CONFIG_CRYPTO_CAST5=m
+CONFIG_CRYPTO_CAST6=m
+CONFIG_CRYPTO_DES=y
+CONFIG_CRYPTO_FCRYPT=m
+CONFIG_CRYPTO_SERPENT=m
+CONFIG_CRYPTO_TWOFISH=m
+CONFIG_CRYPTO_CFB=m
+CONFIG_CRYPTO_CTS=m
+CONFIG_CRYPTO_LRW=m
+CONFIG_CRYPTO_OFB=m
+CONFIG_CRYPTO_PCBC=m
+CONFIG_CRYPTO_CHACHA20POLY1305=m
+CONFIG_CRYPTO_ECHAINIV=y
+CONFIG_CRYPTO_TLS=y
+CONFIG_CRYPTO_MD4=m
+CONFIG_CRYPTO_MD5=m
+CONFIG_CRYPTO_RMD160=m
+CONFIG_CRYPTO_STREEBOG=m
+CONFIG_CRYPTO_VMAC=m
+CONFIG_CRYPTO_WP512=m
+CONFIG_CRYPTO_XCBC=m
+CONFIG_CRYPTO_ANSI_CPRNG=y
+CONFIG_CRYPTO_GHASH_ARM64_CE=y
+CONFIG_CRYPTO_SHA1_ARM64_CE=y
+CONFIG_CRYPTO_SHA2_ARM64_CE=y
+CONFIG_CRYPTO_SHA512_ARM64_CE=m
+CONFIG_CRYPTO_SHA3_ARM64=m
+CONFIG_CRYPTO_SM3_ARM64_CE=m
+CONFIG_CRYPTO_AES_ARM64_CE_BLK=y
+CONFIG_CRYPTO_AES_ARM64_BS=m
+CONFIG_CRYPTO_AES_ARM64_CE_CCM=y
+CONFIG_CRYPTO_CRCT10DIF_ARM64_CE=m
+CONFIG_CRYPTO_DEV_FSL_CAAM_SECVIO=y
+CONFIG_CRYPTO_DEV_FSL_CAAM=y
+CONFIG_CRYPTO_DEV_FSL_CAAM_SM_TEST=m
+CONFIG_INDIRECT_PIO=y
+CONFIG_DMA_CMA=y
+CONFIG_CMA_SIZE_MBYTES=320
+CONFIG_PRINTK_TIME=y
+CONFIG_MAGIC_SYSRQ=y
+CONFIG_DEBUG_FS=y
+CONFIG_DEBUG_MEMORY_INIT=y
+CONFIG_MEMTEST=y
diff --git a/firmware/brcm/BCM4335C0.hcd b/firmware/brcm/BCM4335C0.hcd
new file mode 100644
index 0000000000000000000000000000000000000000..e35ee14fdbb0aa005656dbaaf0762bcc25ae8f2e
GIT binary patch
literal 66896
zcmagG4SW+t{y#pm**r9T+Li*Pgt7^xq?LyNo>bH`NnuILLkpsZ9;d0GrhpnA?o5R{
zQa~suQWUlLSbQu#HU*R_crAK9aOfp1Xi<~}(H4r|OM#?IpZ52jw5WIg@9Y2Fyk=*1
zc6J^<GxK?#%<6fV_|1gs$hm1NoP0*(?d0E!2CsiPcALW8g5MwTTY%rK_}zxzAMsm=
z-=FZi9lty9bK_Tn-<|j^!f!Etcj0$8e)r(#!LO7nwT?9Q@<hdD*O50z>dCeFoRMro
z2l}sBJt})}j3dtc*;h}Ve62Wn%J{3r*{%o0n;rA!i}}k+R<0B$iVrNi^PZABN{b!i
zY!fHtkp+~z*U&=5!IOxZOh}`KkcNjR#@gAuu9iDPkdN#78*YfJ97q$QB^$_MqN3s7
zBODn>UxjqbK)MX+o`E!vw1M`QHzK`ZAUzrBH>a@vQ-ojZnSgX~;9CdMkDy%=M(>0a
z>Ko`o{r>&?H>8Oq)(MoU=$S|Wfpz8PSa*qmkX7*_L4jB(<;a^{fG2+Rw~{CMXfPv-
zsMKIcK-YMVXnJ@>dr248|M#=;W0IaB5<x&sxYE=6V^Qpnt=9h7Ztss>uKu{VxIbR7
zpg;Ee`{Rm={<yNTKi<B*KYr}7{`m37`{QSx>5pG}sXu<>jsAGgoBi<zZ}rCqe(sMC
z{tt@*fxoUZBk^JEk&wRsid!(7hCwL6hLePlfWYPi@FF?{Hdj~zghK$3VwZ*z&AJ}S
z>5QYUzwN%iY8y0<YFhXP&5N2g&0$TH|6bFe$>Ov4G;J2I<7e^X`AORGyud%kui}ff
z75oyuh5wSjPx~cb%kxwDLjE>nJ;-nQO#7s^PxmD5NxCMjN#CSx(%N<Dx~ckf9j{xV
zv+EY<?YgnLuXJm4f6=eO-K6i+?a+UPoZr@?M@QX6`z)tcbAW(vJ=Va>oLa-FZ*o|p
zc=Z{l9^up=ryk|hmVvxk8nsxX&ey05H0nZ4f4Nnf<i(m~k0yDUCfTdOc5oAZ2bbKy
zC0BCE2e?><)~i+X^s0|n_jBsr{>pflUY*6O*Ym2KM@<t6-O;0}gV{BNUH@cP0=o>j
z;>(F&cX!;-jN$CcVAp>Y*gjCe{LA&91ro0m$o=K|r2rtXa)X(~TKc7&?U(D9a<Kx*
z+i8DSrm$-&yZ)=du7Lu}NdNCXav#~VgK#?SEtujgEQ9Ygk73f6;7Q;=<|{DmOL#XQ
z#bmRmCA?L8nm^A!i(j!eQ#(ofKJtG%ee^fe_uF|JfZ|Ygnb<XoU1QlbiCx#T>$lzV
z@<hQDZ3G1Fd&o>~BzlsWMmc^V>5HetxI<mme`C))XYA6kU`&gxdA88m+Q)S_H(B!;
z5DPUL$gCkENktx#V!B8eMl=HZYDJPpkXV2OUTVqt`H6%gCZk2dqp;g3#<mZV)kv}(
zWlSROJTvh&K9QL~&Z-G4V;M5GHuy%qVEE_%ykIcyC2dp9<ew;f7~yjS^n-kg@Cm{{
z5I#a^MEE<x0fhGv-b2`jum>T4P#ePor5nwJyo1NL5g4*yh=U=K*AaFjyoT^9!Yc?b
zBfNz0BEl|&YJ?XMo=12N;aLQRke)`^iBN^`6vC4TPay0-FxpA&wP;hAm?Xwq;!+K1
zdQoT7Ue6EXCu@diuI4g09XFX~QA`P)L@b1%q5r&4#d%hRVYqe(pQ%aEWOAvTkpp_>
zGO3BC(-dm>KYqsN$!FJ_NfFk-;!UXP333%(z^&yc7|Jx1UZQvNTgbl?pGozkKRR-e
z^|{Fp4oeyqjDO!ec_Oj@Z$J44dBVe4i-u>V{VVBTC!YS|wh7N$tmfQ!YIs6V;wt0M
zC%qpzcl@qtzq_Tp=&IByDLaz?l=z)-tYJcrpXjqZxkaN2wbyd5k=dA1fxD|S<LAT1
zCCLuKxPmOc!AvG6rltmlF39v{kDVACY8^H>?$0Bio%FwTgxD`#Uo>HI)}ah<>U+kT
zldZ=~#!9BV;h*T2>%P}rXGk<E@qg@^-nQNGyPI7zM<;Co1n#IXljK3kLSkp!E^Q<C
zS<=s@Ua@)T{bs^V9;W>lfd6{h+DEV={KgphN$Z~uE-jPP#W51_Vk{$=LO5_9)UI>K
zh^vBJ<2quuScrF@I*VFOAwJqO?Wl5|Gke5K#B0Cg_nI$}xsFSI$Hy$!ZAY#HIsH!u
z+r0Lo@Mq+Q$dUt`HRH<HsiFs8Ek_N-`0~%FMMC*`+3uq7B$S=sGaB_~|5B&-pz#3t
z5S<9`lV^sM6JpV&h6HMz95R$~)~iB~DS*Ijo6Te|$(2ti6<oUagz^Zt0QX9+3ilmc
z3+`21`tlP>Ew=#oz1$I$JE81H{0QO$h$|5{Al`xaW5iX6PjG`|Vm%t9)}~<iAZP6f
z9dgB$>3#XW4ZeT)bY=E3E=P+F>=iWf5!4+%7#E;9-67Pz0yR%UtxnW954GL-Kdr`M
z@|RH-ve!j?#3}~&xTwb*CMDGEh{X;!^*F-**fWbA?l%hJJT!K9xQhVTqD#|L8WkHY
z3U>ia|NOu^!&pfUp~`W9z|C9C<ZRec?czogU*#S;+QXszkWWzlg_+6bbWg*@Aw;~i
zMgX`cJ>$x7+kMGa(n6&L9vV)jVmO%?@|~Cb^rN#x*io3`E_Od!@VLw6HlXb%y+1^r
z?j~9G3-3-b%9^p7<7(%NDj98%^Q0dlTf6xV%72BH{MztQt8}m}TyE?mbF$Dgbm^hl
z4;5I~ieUq>K49=2(rbdbYn@>Om-|5OT1!|!yiTt<#`0L2<%x)$19>c+yS75IgzZQX
z<XYF-!*<kVGkaZG(UraT7v)Kp0fFL&%_P#<YhAl$NyEhk+HjGirsOwVw8!p#f#zF+
zRIGNZoh#J4=GeT+vgqTj`jE{>t$axBbf{|QU8>D{RB=;BX`WOugQdznB2vWK7G&ip
z%8gSmN5Z{T3Ki@U$=Md7-u}Tg)QMq%u)7$$vo88ujai&)bPNu6oK&oV!r4LPgjXk#
zEUTwR@@p*;J!+PS%$aS{$;gUcDzUh+_bIF?E{BG0m3WyVzM+7~HxxLOEV9_79V>rJ
zMxRuI)l=t`$s`M931>|O1ZF;BCZQ>=f3#~;4Abba&C+(|Me;`_OE?*Mr}rBr8}SFd
zn~`_5Os(4XhlsAdfr!(}r6Hj)1(nJQIyY8!C(4dT*;jfS>ozMZQd)or8ZI^poHaeP
zS-Cf5uxvu<dk0Fd8>sowSm}FzDb1k8zFuq^Ba`q%k_WnaNiUKb|3p$Ph~#C2JcCFQ
zQbgjWcLCR^ah_{L@_Urqa2p8k+(dGIxJbt0If(cG!XT4Ku75!!+OeCyz1QUR)i~Fk
zV8cJDRBz|3fPl0WG$Bm*jL_Y)C8<cVdF(pvF^fdZRHV@tdvtQ1uc4g?)@kCjN&q5f
z*kV(;l1H^;&wh(#`@(Ir*<k(nhL|mqL88%$9)rA-VZwI*0JzxD`SuMo*F)Psrd)eD
zEm&f3BL`(Z)>}QKeG_R|(hxvR!e*Tjty42W>x+7F@Wm$jIZDT|It7Yvb?uGRJZ(Dw
zMcr&}Km7LnR^#i$Glt>2YYXDmZr0B_MzS#74I^YU!g1{hdSXs!U&jeDZFgt}P1~c)
zvo$HRi?5mn2sj=!lT6QF(;rgimI#3-l)Skk+y$n`l)1Kto#$E>o1Rr>3cH-&wUAMw
ztZ84*CA4FwwSR<aHL1jW=QKgai1@wAqxL3cbMe?|*&cnnL;H&2Ms53)8FNR+YTIgm
z1hxGUwapTCI=^WNA2i-glB^bzS|GR#?vw%&k-Y}DP|#pAxD5rIXz(Vvk_$MW(d+aT
zdK0mJT%yrisT2^G*E=I=U|wH_q{r4kI_AC>>BWQbjIa>z+c5v<5Wr4((U8INxv3lb
z|J@IaHRM5Lj618&&`E&6_1nM?bQrXXE1`_|HaMp>br$K{kCJk!Qt@Z<VLkCnjrPy<
zc|l_4YK)Su!GoZ0=Tpuvr;&yd!J_RjkgRBBw;ppER7fhfeTtGMXtpEGlS+O2G*YWT
z9bf?kv(w6*N@WtaTkJA~NthDrU$h;=@b&U;ouyRLc8o-NY4=Dm>^<0~Zb}tx-mX@o
zhh*k3qWXo8X7iG6+{mVrZQ5|ACV9}%;l{Er3k;srfE|@lS;XDo{>hspi&9E7xyKlb
z@4!N4&zpNV#A;`Sx<j!62~dzKKwwIxned@kR*E1rB>0mT6!b~54lVZW(@LND-k*~o
zrH(NKsP%Utouy=iN6Lz3b(_n$*FDnE=(|083gUbf&e2VN>!>DY+$kR&MRG`ZB)LVg
z2%0W(aY$&GGbOaUNVxG2ilz9u{292Pd5{lNeuI5<>}goOgtC1Hhl*Bj-@%>vovjlP
zbJp$<Hi9H6qF^`i)~@EhgT|v=S}vQszWhX~7D!bmHC~J(B#T~J<A^h!RHm&PBPHbA
z5?X1^2@XDSpY^I>+zE~K`rsm~7&2JSnjXR$_`GYFe7|*2aJltTC`YmZ0+Y6ziA2KJ
zsDk`AYesObbwtn)np<vdWd)?~BcJtZWR{}g_Z6CDIn|$zC`xO8szbRLOMM@Cw)cMq
zQZMwL9Z2o!J=01=hvZO1Z~sV^x|SB`y=<KaqC<L1T_j8I?Ud7UbfE<6zhZ5YuvY!N
zH9dy|3=X#StuG4GxSpH^q1wpSwbo$L2^0Ev);cbD-a0f`9r1gU^Y#pU_qzI4E6cet
zZ&)zR`n%u|YhEzj`f}`TZS?xC=VQI9jlS5ob07r>jC;&XzPr3*Aj8|WEtXO{4eFNG
zfBQ@mNHZDZ8>zMOEo{K{Xniludh(Y=qz%2d(uUPTgBul1<&!Z`)kbgcS~gJ2p1ylp
z`JA-S2&*A@gEc<*d#h)lJ5P1p7AvC()2^EbS`Ty=w;FO*1_gkFv)&&o`BwD$zUi%E
zjwe*zkwA+sNvY<XJFyLDIHjbd<hqg}Qc1~7q}a9SuHu_-`}HEM$6WY(b#!Ya@;{ds
ze6SULZ1ZhZc%rl9j7aRzk}N>L`nZ`yKe=3r!fIz_-xRs+rbO~n7AVliBB_P|cjT5t
zat6<1A=HgSP!J-K&o5i+e><}zD<d|1E__K1|HPWsgx4$W1F34|r-4+?<x@ZTGaImY
z!2}n-s!)O*+WMhL<iCoClpVy_3K8_oSPOaQLbFH<3~uiXLKF}{;|6jG*}}e}ONV*U
z)0lMG^?6-^iF)0h&H@6y%x*GxiI^Q7-{-zpyrdMn@45gUl3Fz(Ui?@&Lya;qBTnJ0
z+K?4FZS-R$m;wll+F>SIxh9tNE$%_OS>z-8SIPJM=xXqga9J;_c39v2VGR-8euLXB
z95fywtH!b3uvb03=o4uKe@bbio5fsze93R_fA-?}kf#Y4!+DOT9&%HQFpA4b3N?b4
z<?)VN>{zB+%$L?u$EAuC$KnR%WAg;CG~<GroU1}0%ZsNin|7&U{<OsuB^}`u>VRGp
zsaWY)DqK0&vG{`my0{VV(T~OT18MYSu_l&_mKN_D$Q6)2*e2MC2nb|8VJ6wpcMci}
zy?%T@JNm|KlJ&N0Sqb&L?V{kh-zsdps5kHG;Ao2X^SWIfY1~(Jy9-~RImElGBa_SU
z*32B{ZBTlK1`&q)9OpFVD^HGdItNP^o#RRx6q2s(5Xt!x-o3$(y^Ut?>wDVuOabqn
z=6=&{@E}irNEd%>f_Its$(iST8Q#}@mcSE*gG%!+kwt?_9xo&yP3z~R`70!wm$%Yp
z9>hZJq^iw_S<vxTLn!P49U);ii+RLURy!xEYzkvMnof6Y%HppSKedAg{RA-}FziWi
zM3;zATQasJ#+av)ya^U$9j1__XanDU6mrB4A|aD;>v*AGQ%Wo!mR57w$8NZnh-dXh
zVKt8iKUHM^ZhhLZuaz@G%B8;*(V*`>YVph*?)g@yIks6xk2%8}mm1*AW1=4_pDJhk
zZ5n#)Q$;MViN#svwL1N=YVcNHD=$-O(W2bzN|@IilX-ef?W|Y5{N7`3zU~<M=?JvG
z-D+GyzCyQzeY`~03<Bz(2Z^YFGaj3ZIOP(Vm=x4m6GBCWsXi{(0K9r364$4Tw)Kh9
zu&DO(AbEQL5J-Cp(y>)Q(WIcknh-QvjX<HA(6j<7mMc>U`>dl^A0667MXdiJ^m<zi
z6f^Xa%a<TETy$zl_WsqUBR_N%ohy!WNtf?C9a-6RQmORQF<;dGE=Dc2&2FC<P9lDj
z+e@?Ez6SlGpiA22IUTvZYh0{E@<0hPB2MPU8A3U+T>i>;BivrMuTk#`qCEoMIjF&W
zi@p{`5H{J9^FLDrFc9HQqHmKOd1OD!A(7TmKp++bGr}d{H-S(D9rzSIF@ba5u^tde
zt};VcSp|msi)4{Jh4@RvjQJK2DwFz|uBKFx>;-dv6z}Xng~8v6BnpOILFhyv<KGW8
zv>MyUoQW1<+gGVnit0?7#pO;6Hmqg{oLYy6nv}8e4f-KL7X-aQY%CnjO%5^0xV#1*
z-$f$nr8W8KC9(8{Fl6BE`P6MYNFZGIf2+j4jSPI-G4QSJV4?4rUI<kxk3fOV9krmw
zbeY}#rZm~$+h9*Gtwz1JgD6q_kBc8^HRFs;hhne<1dKb)qzxebImA98BV69LR;0Mc
zOoiS<_ib?}`YaOPrR^}4n)8R1G_EE&--U?MG{Nb$9W*A;Nt4)$Q1T&K#QCK}=?jHa
za=CvAl}dK$LgZrCN3M^Gh{yi{sp75ULRCsNxe(#Id6FJ9qlDV|Q=i)>gp-o<uy6gv
zT*!{Q+M4HP>xAWzVlHUMo#n9_J>ALXe(5}KKsxuj?dPaF&n=9*F4UrA*<aqXL#Y;M
z_KUN1T{K);`tnSJ(-<tzFD*&0aAX>s)?l6obcp1+c{#lT5YRpin-N}&#0!YW#rx~4
zlq7OGvgNYfa0(0Bbb0$sR;6|Fo29ocd?oYd{D+*nmU*Vz=3l9ZldGMi>Gt_92>8l+
zaNScUTZpocSSn_d$8tS7>Ci>3Q=2OVHx^D(QUtQS6eC&I#b9!M=*bvN%DZ@C0!$c1
zUewngw++C?`X8{d#$dzpeua(IZ9|Qxx~{;+`X8_%JDGNahHs>Rl>P1kD>N4#kIStb
zG~PnK2L#A7(8DpVn^?1gkX2erX5PB6=-gc1U0|3dDAa`6CA->r%`=(gXu4#cwmEZ7
z)|?#jO@c&6Vb8Y9G|>kft<!YrqWkg_!TD7?FMbE+dLFS|-H$!>knB~9(L6aise87|
z;c2|6u{B<Fj&8h2Qpy5!963%$|9*~m%@8Gxqz9%-IRM1_>SB{-Y@}Hu_dnOERJ`p+
z$OwN!rQv-y6cTZsM`PAXx~xMNHIw55NmtS1L<}DsKSw);RV9c|J2fF)yPeGNUTD3!
z9w}~~FSVXZbhJi((Mg-Al*S~ZZa~0p(pcM?bs<d--=tGgY`S&_K7;<}pfQ`C9vH^(
z*=?nEQ(H++8Of^c?zlj^Q;Dx0^i88_x6?x3q`<t))Ue7GdTB_b2zFL!N3+#;Qd#I{
z1Z2S;kI!yusPlL=)|}8-P`rNnH0oI1eTiUweD}HBex2zUXGxKU$P91UfrQ>fU`Xi*
z;u;_+rWNR!lugbf*analCo{g}qh3}Y$!^e1IacEd20Udi6xdCSSMn_1vbHZbC3JW#
zHPbHA(N>Wfp!sM0RIbPe1ftIZ5BS?EPDh^VGFZ9eG@Hoh{g2NQu_ydOt#eRNjHYyH
zC3Y7*I<OlebWQei<$~z`6zZUua?2q`weLT5#t3Qfntn?05a`ii-HKxyiZ;zUsR-*3
z9($+|>&eJ>RB0LY-tYGA;l>OFJ-?${?R>8LE9E?>v;Zo7o-!PNiv*Qu32?fwSs~Tn
z6%4#$+eX3_T{AA&ie-O}M8wmPCzV(I_jv6WPTR%u4T{S><H8)`MykMXlPS0d0enLO
z_yz&(T-E*G+=5011UjCB)vQxQCvJ~*f+?+7CocQYu(01}h2BCC90Q#p;s(W5O(o4g
z=D8Yd#LT2+kf9kQeB=A=XN*pw00Q29RNCSr;t^2cAt8*G*zYTxeM;|f>w(2#QVpn`
zwS9&_UbMNlTF)Qz0N8dx?JUJY$L`4_*G#dHO69O{ZJ<)A7O8o=eM;d?rNi>)mSjg?
zI%u3micw%H=q1U?2>z~MyJ8bF>bEP$1d@{)oP>PFagHt6>>)YEkQICsB`M%l1?o6Q
zgmDD|Fada+Iizxm1rRv@JoE#(F)i%KV73eWrNqa9+FD$d5P*sUBV2w@UVWBJ11*^b
zxglGlQcYd=nF<O#4m)FgG(l?N%-PXr4xrw@k#Eqw;V$Cw2HuIj20hL@(OtB><edxk
zlrF;EL6QFFM0)2t(HxrUYEVuH?_4-OxACrbE({ftW0Jta4ZqT3wjG!fgwf?oh5e+R
zEq|swV_PB)3MxOI$sHoGB8G~7ejdXV7)inj<$THsrOg2ivQ{lHmezHLFV?oFj?^5#
z)%kfH8I{7;K<f);vM1ud0}GUDns&7hO8LA_ZPkR6HMbiex9RomH)-<E=>{=PS*0`O
z_;hG%J9D_>(*Rg1XW@QCId47!LF0%bryNm~iQ$8zQKqBSXd_MNi*4^=U&<&hR}-4$
z+3I=I$ptlD8(?+PMU=#`g`RcyZ1Ehr$K|mdc)it_OZxDMu#Z~St>i|1w31u(H84z?
zr$I@v&%=GN7;kR$`W2f^I0zeC*0mP$FBdVd+ic&w&PjqA^O2cF(d6QU$(-d(<n0fP
z>BNpAY+6G~*qo~GKGq0E7fWr1(M0Cs6(DfBnsLR4X<_L+o<9agIE4ZSLLy_Oz9Gv{
zO4#@J!UHo?e8;`SoC4kZVg9to683VZ-KRY)Si&@xc7}PxOyc@j`7Grq<S<8A0}1R*
zEN%WJ-IihwTan*}{PRdtq|YPG^6kIL7YFiL8J2%Oh3TA84ycGDOuA!fJJjj@X@*BA
z(&q>A#ew`5Jh!BX;Ts8iPxC*<69DKW&Z%q{e76g`zyK+4(@auX1yO%UP>|Eh#QNue
zS=G+vY8+O-KE$4GEvs;Hp{mVxQ&qVK1nXXvTF(Xz2Y~?nQ~T*2$-?~DA8;i~_PjAt
zP}z?vO4UElsr94>Y%meL)b*Y_-Mrj2D!QucoeRrpt#qF&;Qk>}*45_o%%SGIdTSZA
za-o2C%JS**d*18NxFf{!CL(X*a!;9ed0U0IoQ!&}oLb(w@UN8HUFo(l(Y1<xbb{<H
zQ#(!S-tI_P+b!6|dfR4A^p37^QIjf4i%rWnzg$=0Jl`CyD7y6Ea#w!-g`>0<5NLVP
zOu9Qdn6NP`R@o!_3tjJdS+z@)7R5lON$CN}^+Uwf^_u&=a#rrfnVcnIGBLCDb|$jp
zedD8K)pZtfy-V1qn(cXhWs;CrK(mZKGO8(1=%Y};PZVfwLWt(1hUm6Kk8XD+fra%!
zw{Hyjm1Fiec~U*i;g2J2V-VEH11VcBNQyadC7+WSY7zp4(d!hb{;>QP*cdJrZMuen
z=pXu+z*`V~^?l<;(uWRt_YIpJP&CATL)*r{Wi3g7BC-m)N&Y+M1!0AdLFx#@1I;gi
zA8?+6QDCp4Cp8=04?d(!Bu}8vd<UFG+8xkg#6#%}c4D)(-LA>lbX9taLa$n{_(Z!2
z<-~Q)IGL$WuAbSCr%phn(gXZ;riI!5%35JN_g|0x%rIt?bx7z6Kl81_NVJFruOU#e
z8MY6x*t@iqVLDb57U;_;2!OiC-x})sfL4WY9~_0KSW!>J2~lmIr@jlh#r3(-(@I`F
z3ICvq_0d>4AVrkJDhFqaN-h;J32!@(=EsurtRMRl!3mv;B=y)YEFT33eEG7O?CZYR
zQAjl1DRV9Eawpe3&lHzoahJG3nnap*16$xK#A4UrV@d;z3zRnK`Os;XU)i1pm2P?4
z5+d8A|5>up*&X`6&?gG+qDx^HP%Hn%S+b!hERXqA@voy*pDG);=}N;$4|rNiJnmOI
z8no7X8}vP)kc)bWg_?t|#OO(t7i;bWe)AauM4T>Lm(+r{BjTw@wAU_Y2CPf`!~G_W
z+_vmfED%FRPARkAaXCXnXFZE81*W<AyShm+?dEkbBdJC+<K9L|6D6ypjc)DJlHozC
z#6=hOCCmE@>SqH2pTA-zah`D=e8%B3^S;7SQmSW3zBXEh;`$)>dXA(O)y`!qS92<|
zyw@saL>Kn3p?#{5ayBfU{;k#cGO_)hL8@oQ9p^|KMz58EuNFO}+(=vjz}j5j-4U*T
z)RA9w=`(krI~=VBgs5Si#CuHgsRzZ86eC!-+R(*yB<ABQp*%o6Tb2-W<%|Vj3Pizy
zXWA}N>UKOlahhX&dbFT7%QJtv93taVf;3B#bX|Pd>NEtGNCgtpi4Rpv5ub___A;}|
zznc%X^=yJQK8S7#`^slA&gObD3=sJERp<%-sK}2R0`^RK<FII+GAwFT*0@?DAM}a!
z4`OAJk?GN=RUdNd`ts^`DAy5i1}*8)!k+YKU-z5Q4Sh_B@O!2IjW(1XeXm=r9~K?n
zOXc+FAG>2~GMoGTjs5H*FWu&<s3o36>7-JzO9&g1xzIO2v||08XsqEPH<ZYmR#&gq
zy)jkdcb|&P>)9H39nahwr5Mo6p6b>78=S<_H+R3dx@PrKi9@NP?vqOKc3stRg}58?
zqnUoaKBTXzb@I)+Dl!6!BYV7z6m)%@RnvSG-o0V9w&(zXzrSWCRd&3<wCY%+rBWU$
z&+V>8)%{)A(mgJ~8k!nwYJE3f)sXMk4-26&qJ6r2<QC_k=5@}L7JetqX7n#h*6n6>
zeBE`W$!L&u=3?^)t$eH#8mqSX*RS<W$jxSbAeFIPncqpW<3^anUI*DuD@WIVcb3pE
z&hj)x{&o1ryMFEAwcWq=Z*n)kv%oM~cF%&n5NuTO*I=(46Um!@7l{pVqE;l+px#J8
zoUR1~-mftea9D$&z(Y_FnD*lcUY|iYfsnOvBAf!DI4(UE8PlbgumFPZb@=bMLKO2$
z-vzh<7;}{j!Wt{ztl7y1Qts5Wa53O&<SS(y2ClLO^=P_Wfx}9IeT#CfdyA6ir=p>j
zDS2L3uJID_u##?%wi+9V+tI&lS_?>)!ILc&g*9<oB)um~){Z0{X$Jp;SQK4$12Z_D
zinLw^SNN?JmYn8pcHgc(q@-0Q$fiKenq6x^$&Y7CV_{Yv5(wal93PLl1_bu)h9{M$
zczR2SjQuG1uY&5;agbiQlnS69rcQf6(a6NiHrAVc0-Q9VZX5s3fGGb`AF=KZUXATG
zH2Q2eyWgfZfSJxCh5!!*xJwfMytCE#B{4Y}4jvi(cehqz_j>H8%wA%hAKX93Rw35E
zhvy-9o)vr-sT8DU1ew1CwdS|%L5`ufIPf-NzSkCb4Ke8z0;eO7^j(cz_KCtvwu=3M
zy#ceQD5`qPoheO@J+HZjN1yAq*T0HdtbvT^v2FoW<Wyt@x_LTsw0Efd1nN1_0|?Z<
zj$IIV1}dqzk+dV7uULI5^7>_mLG+x8Tz}b~d4G6~1K?|7f>=oplLWo?k<rILfb#Sw
zj0?)s85Kq4(*Dx#6w#k34UwLfDx6b;HK>LuSs2#$o5Zls!DgkVYodpjJ~x#+bDH;e
zkYq8qQ%MqPR;Ne5z8tK73K*s`u(F`$mq~~Z`Ie;D?_a`M<Bw})4djyjOKKxeujN}b
zV`&S?BJ!C`o2MGHd$s$pLW<A-1d98Ye5RoJ^5LzeBc<`vbkAgmebS>P<Z(8->oAkM
z)zM5nQcbH+5D<9d4Ks$(SM<l3i)U|^c**M9S^7AZ8!<WpTh_d~rq0P9Uk3{L&7<@&
zjSL_!r`zXB-1cFfDrtM*@EQ$NeT8fITy1d6nwQo*?KA)-=$g4V=<6a=nboSDe^*^a
zzxSle;nfpIYOI4ohQB6Sg^+6vZ`B1W*1Wi;(iwL=*H`&pU%jke<N45eCNvq}Cd;*}
zbA1y>qGU5GuRH$R`e(#S{v4uJI&0eT3IAvL2?OO%D*gthEr0b*GZ}LN`$&`xBd1DG
zc!h`s`^tTtw2`GpWjIrV++VMgxLgt%Rj<jVK|VJwG$XJsHemkvRlcX4wE2s()Enn1
znSLTvz1bF^J1d}rF=P<ASfZ8nm~Ae|RecWRK&xO0+;(&Ty)cx+P!01o%tBzO=R71H
zhK4+N$FSB;1f!Q+Jv~Nj9q=R>trp!Rdh+${e*UP^L+tudN9EE6PCT|liIBE>(K9ld
zdwIF1!Z{TCcw}^VS5;t#@)Bv#B_Fd#Z?eCIZgApOg(G{F#el%Bw;&h11>W&|A)}vX
zA{*6vP4VM`jDD6IB~l%0IqXQp`p{L(c#t!jqDK@1wEijbyLH)qweFr36nMfEZA30L
z>*Q?zJu4XIFh%z(#GK;>hATJTNlwQq>MYVq$zYQYk$0lyD#_AGSXMsp2H+t$<4ckb
z#&)vBK7CNo>d#vm*Tr`<T>OX4;H1G~xXmn(JS)J@>@-EkDMCGEcGYc*O}eo^G!s#2
zHCi~k6x*0Zn`+4zUgDk-qEGkjP!72@yECt`NyDSpswb5*by{KwYN`^<q}>h(Jo`2v
z5Z~@6lcFQL5@b!y@aQnrUQb3{uzYB)b)Aab)T?J`dYb`Y%U~R#ajP=CdaE+jy#pNL
zThP>RRnifsdWT0_)UC=eQoRkMiL+z(0|(T-1?3-X^-YK?<!uMyTG0OntK_&ngR4Xb
zi6J_zhue8SWK6>}uF|}XYj<$#oV3M7{Fz&oA!LWrNQm{%A;v|q^6x~?_UWV<(F8>d
zRDg*v)MMKkY9F?1`D3<6gaCR&^s;+fzT_n0HV5HrOwk$2LF7`a@%S2OHtd<;%Px>^
zK;Wr&%p_G{oyB0#)FHyX&hIuvhxgb%U{$80%GyAoWS01vFBHB~?HsLsRzL5`bG6zz
zLanHu8hfTsshvaA;(EH9uTeY0eb#ygAon&q0}wfg`fm<oDf^RISKR*R04(>)mpk_J
zqvR}Q?{9L&RWEn!<<n)g_2$6UD9?K4u3&YzSF`eQ^3^E+Yp%G4m1n@$RNXFNW@A&D
zVBvRLqQP!5ZtW%U9ZeO>*I}ytWgC=F$dFd!Byzh85O}QCOc<$x;3RS8;n8H(P|raY
zqGl^rjR8+o<UtSF6IF>QGHD@?JmRvD0uz(%g?*dr%KdQRYU0f0{&}YL70?&Zhn<Ed
zXT|3kJ2D>uMtCff$VO@1awe7227C$<QpCec<q+9iyIC44JtJk>xZT5}-5`X23kuP>
zy<FAM0@i2R?$;(*awJ`iCHg=&OKFf=(Vc)EO^O~<=x!aL{i=F;+pcXawO?geJScIa
z>#@@hg4Eb~lJFLmZ@CkaX;r-3mM4<(XSKv$ED}8+ur+{Pz!9dHBGr?~Lr(4+R>h4n
z$-bk$6b-AL!~2-Uhg8)#)7d&Sj+IGPiVS}<G>{=&(Hp;oz0hC&PL-8C8(eHU;B0S3
z8LVZt8!|{eFm7$TBbjUdiz#9Jm(7L_YPdIZe}^Xd_2&11FZp2VPEuuXYve>ZwF*{a
zH&>Nl0U+pf7ilji8cb?uSFsdVJL4zgPo%Ga!BPb*AFgH4tdK?ml5}_a^TVSH0n0mr
zv<myal2s7bULJ#_7VtaX#UN=w>L?&kQD-Jy{Q#Y!yrm5BGhk{lZW9A$Ja%vGR%Jx(
zpQMFSBDk=`4udgU*48BMR6C#OP2b~?l0Gk%k{USRkJ(B&#%T};7R@!#*MnOQGV6iT
zoQ>TN3;>7?5&WhrFuT{pa0G+XSIvX#6L&U(c+!Cpqr=32@owz0O3Aff{Rq)kF0_!O
zeVMkckmA!V6`AR9?A($`N9oKStk0Ew2QlYK2T5#hjlU;`nQUpRb8H@_^`Tj#rHLLb
zq$h(tAt*|j(fbuUWG+Bp{T?%UN!Zsuccdo7xSey6zaCs{iXVIKTP7P5C+cCI2x6ck
z=F4h_bQUfkA}oF03V3y4CT>R&W>r4#qCT4A3DRu8r1PGRJg2nHvV$gAqKUA&W=1Qz
z;W+t#YW+hnGn%Jr(TP0Oyq1}^P8JwFLcYOmMczbJT$>rqRrK%_T1+ydNj+rrYs%tc
zmfP7|z4E7(Rqz23S7}7|Do&JFtr8`vdQ~QNuO43~tJSOJ$lzYT!QRh^*{e(Pkgrqk
zdH`DPV!i{cYUKMKaft{H{^PR-K;UnC;Xxrv9iE|R_I-@i7I+_HbwD#m-D>9&6?DLH
zD)RK-V?=EhvCm@CWnBy?fnR`93!pHNyff>a0&y)JW%R7KKb>!MkBI(L70uPkVu6id
ze~&7P4~XC^1^dvbtsd?o6{zl|g3YVToiy}|deTU$ko`Q`0Eq7-&&Qg4wy+q=GHd7=
z=(D91yX_-Sqq6L}k4pbpqFK_Y9JnqY_nPZ8%NiB$bvtHmSYlfAF>-{N(@Gl^K7ShW
z+X^=<Gr1d<HYyGASl^_0`NIW(K-oSs3BqF$NXkNbVr^}7m9O6Hf+P+dyPrA$hfe?p
z!LE(ovEP_QGG<%InivFD{{n#r2OwZK`&^djgnFZ&Ohqy8zSS{7_|LN-^bW3GUE`b>
z)a{ldjvjuuRgxn&^z_S_*+C{9G9i}9sGN>}BNuWgEAgkE>Qdbs_L$^ay}DH5karUV
zWG*Hk%aPeV9^?$~h0P?!yq9b<OmlBC)M5eON!~>lgnhRFbOfMdfC~X=H@N^l_diQN
zDhVkE0D)ESn#pyVJ41k9KJMP@G>hlVG%ekLv@r8y+yOrnZ7ZC%c(`Z%;*ioXym1lm
zAs`6s<O$vh&`l+2b1Y=!z8hVRrDQ3@Y|7Qhk*029VKTjdE^1;O4M8!rq6AV#3s6O^
zaFB}KOs8HL`*`AieEi;TK5pyAQ4LCuQLz<%X+O3ao9JKg38N=u^rl)~^1#xV3w@ym
zyMjq`C0(5P)G9a)3Zsi?wuU*SS<}AdWgaP^gG)~OR_#0tHLou8GazvPduGz<Rewh4
z=X})8m+_JdZBnMYBdu!Zeb`z6-%zN8I5*t0{p3^SWgYWL<N;VB$}7KCc&<O6=LX9r
zaIp=Gp(->$>34G?@%<q&Ca33J#_7Hxpg8L$#suyS;Ce5+x(Z0C0ld}qgqRC~opka~
zvHHYVJ3QCl&h(JMtQGlavHI_Vdg)VT+3=q`lT`OoVtqMyQh9Sd!b_Ny>y9c{H<%PH
zsqQvVa?Xf2egzF1G@9;s=!11a0^Z$g`nfK3+}UQfqO?&!V99<ndA2*%!qt>4wM0`D
z%-e2z^mXs0$dtag$P_od*Bn+Uy^G%K2(Ln16n=dobuR^IUhPXaC!<>i^-C8z6|a=S
z(C<}Bl+u3|80<<(s`#mLAYR<osON%3m#Q69F1jQ-V7Rh>s?@}PRN%NU$lj=U;@sOl
zRRnxZE{TFt^7~d;eWn%1rZ~S`>R-BV#y?a`vi$ndFlbbPJ`r-SlxW#kP-8MgTfyk=
zKZLLjFqlZQt$(WSPT<Hn1K}|C>TbG1(@iZHzi7RAvFS`*^4Oo7J<`vexqWJ9P9Gp}
zSG}3M0=+YVoiLSbR&Ee}?p)cYWsLB8(1Jtg3-i-aJBRf>2V}o%6)|r>A%+)z?!5Cu
zSl_-!k)4IN)<34$Vd;Ac#;JACEietO1O@TIpSYY9=*HQS;X~VFm;)zy+>bF2oj}Kr
ze%IE51`jjjX>xi(@BfGsSJt@}=*)lwuOVZR6yTC_L(C+Y5hV(Rw~yat$YaWbIJoVv
zg^ofS{JC><OjrJM=co^{Etk>T@gXBn56r2M48Nb~dvMm4T9Wg(;5rx!o?TuC?WxAY
z!A%+vaKCRRhR6IBSBP|6<#%Td^pmp*w0iXtpd&dlx{FwrN`~ERKTq$1#PJl{VT(m=
zB@d;V0SYlW@<NvZJ6{h4$bhadrFwORGd{>l@;RE&#L}(KS<MjfkzQV^v<6C}t>2yH
zQolH>OEmzgG4%M?F1F;EgOGb0979VMT?_MnmEBNXG87s<?hS?}$q0O*XL-;g?q+DQ
z=W_MxD>X!sW;LzvW^}TqgCldSDJ|{?Y)h#5A!l+EtDndQ8FLXly_)92UjPvJ;|FHg
z5JIghH8K&6wJm2(tz>iTUGk7q-*i=h%OeK-F(IBb6}iKuESFWpLt7zAL!$4f9K4m&
z!GcloWUKL6^2xk@;Oixm%RGzCmHzoEiCAw8@?yy%&}0Gu`?zK_kq5*4Jti9NV>(-d
z%TSPJD^^AmLy2ZQ{8+OST@K0rr|MOCpq*idxs}9_OAL`%fN2e)Uobm2;E<hPRY@N^
zjNms+Ay)(OFp--fnYJxBpaA5<5E0Y#-FL=#g4})+>z;~(8`qzj?RuVZM7JCOS1f)9
zU0nv$NIYBpFK8^V+=wR?ao0C>FLoQ@s&5KllU>W5i|1bKj{64~E1j-8Zay8ub?cp6
zSWU<<qTHx~_lq@QgI3!emyfrTW}V|K+$MjH=J>7-Kj+*;WXC4P2GeGcWW)HGhRK5z
zgSc+hu89B6AEpiqeXm%Bv9k(HUm||RL$X##yPYug`pQ@BxYH<)E@<|}jTjy%!1GZr
zC&wZF+RK5Jj`jSG$A2=WlWXQ%NCtK+$>D?4T<)#V{SX=SA$HXeQixZBU4HB!=CrJK
zUIGN>9yF5=e(rqf0NyXed!dj@acfe`sJI=**w}W|k^ArhHMoeECH5uHwt9R4nw2f(
zc$k{r;M9WA91%Ux4GjTY02oi%@h!eR$l%Wi!j(B=M1m0uV*=TWs(K2#ak>CCPa_9d
z+dw$})g{rvmv@!Qk?WOO=wk;poqD(&o=a?(&NI<&?qYfdm8r#$fdi^7)umiFh3||H
zydU;|8tFkb++V3#lZzqdkYGzIYA+@UH?w}D_GLfesKOz*nhZ!?fWWK|!4vMl0RU@Y
zgF;FO*x2#WA$>LArW3J^%dm~P;DqQgtajoV5q+nt2KT95Z!;0`7P0^}vwl<aQJXFL
zkV4ITM;oz4{R-2q9#N~8eOZVW1u72mRM^+&4|4x=W`<{7eun#SEH+3PICPtf(hRkN
zVk|dDI}aFFk=F;h{1JE#zutCClz1q6w9*cRQn`LgbZfV~np#ss)d1L|3WR%FT?*xH
z@MI*Q+KGHmOvww4e+i7L)pyomMTpYd(Qb8cfQ|3AZj1~==0kwMjK7=V+{`3`@zK*C
zVptnU#w`qBy9;@#F^1sF1Fy}_DJ^#<puLlk4%K0(E<G7puWDg>pyERe<sZCK#q%G~
zoX#MZ6A7^%YC`TMh5!&-IYa$IfM;SY@P<D6MK2rE!plNE>)AV9%!ET|e=QTD555mN
z@N}#jmC9$t8`v^y%WSctw8EYt`ukafnr`-Nm?rwY2U+j?bD#Ubn8qE!hs=8Q&@x_n
z0tzCvGaY9t))R+bJl3EK)aj2Ui5-#su{=P)*#HQHhY+1?Kz3~`TMX;S27GciqmrI=
zOGK%1hLstwFbD?1AE9{~LirBAp6~GSN6#8Zu|4ficeQKir=TP|lo!a?$i0$dq#Kmy
z{Tq}Q{BGaN_(EeH9;{yNjyA#>pbE#cTKmeSy~<<6A8<`iYO$e(!>R@#DZ|_hi57JS
z>a^(FonXy-Hp%zr1;BM0AP<41kt0WypYCB3D$UVY&B47&I(1EtKVH3h2E^z*fOmX!
zo0=YrOVqqT*jK%(dReh@ek9z|-SP4cK;VW(GeHHm`s&qr1%`zh=(B2lME0WS4%q7?
zDW$%;)K1CKR|DFPy;^R}k_v0Zbr46F_gFEgO1HJ5dcCJYUcUinC@8uO(jt@5qNIs_
z-zNfKd^G8@R?3jsniv||p;VIUz)|G{{LqdnVdAdetN4ivwz&1guh(Lg&4@nNWvH)S
zrrpeH&w=i8e6$@P2NPlSx3H(>eQQ7(DvA@y!qFlT7bFrl;>8Fagg5bT7?%)VAqhUM
zNLBz9EkoW39Z-;soLFEX{$=m8{Rs%<9Re+2Xn}(QsnFvL9QKf0?RQ3~!MV_8PaL43
zn#-31pWH?axAx<c@zHJ=9yHPSv0`wjdbBq{-~uN~6QUO7WgHR^rK8FbxJEUr8<Z!D
z4f0;(376K~0f!@iC<8kg_qkUqJCd2-7F)+aDYp+){?MA8F7R-e0fv*(qc`=uvTE0|
zfbuTP^yGvfonD<$e|TGe8a7!=asH!)n;%WBDA3n-UkF2bfZBjSv9+bZunra1&{|Z?
zm?LdWC$$NhCqL6Xr7^4{0s@miG84%h{jn>{tnD~L%u%^34XH3v-*%DghZMf#3Fs;F
z>anB9+tIbXIorz1OSd(a4-v&xcdy#D`p+)MLa$2$EtwzCvZLp0tyouAuk@^zS6*2m
z)-_loq{f4#?S>vz{|d^qu6kv0b;$;0rF(<2!n@eDL0RplJ|=ag)B|+HATn^WwIhW7
z<XQkEZY6OQu6z<P!GCT!vx|q@HZ5@NT1F}=HnIL~P=18#1B)*czT+soXpWFH8~l1m
zQGxt$oX?g2GB%qijf?VqIcr4eoCgpX|1m5k(KWry;PkSxksMPF;KLq5F#+SEwY_Zk
zjCwMw`6kTi=#sVK24yUL6?cyM^&cxHIwg8axfc8`+qD5jhc{PI6?YA_<Ng$xJWFRW
zkI;75NpW;f?}8XGMfW``?+>r#^q?MjpdN3j*((|Eb5peFL!88$|Hms6mmHhA5x-2`
zh-iVT1L-YL_bMBO8BukGFT-C~3BBY#tP>az1k%kx_3N7!Cx12^d4j*rk<SbZCnI0>
zz`}-a$HT1#jlmiK2;}?&yWm~4XSmXafRhrS{v@`;*zUOnq3SD<)WQnOb`slFHOO0l
zFdu>K#v=={!=5I}K*x0woNi&+$n$Vz@ECF45Tw?@ArUGLP3S`8ZHQ>P;Dv}2q@WX;
z22y`ReMjU#Pe<g59z70Cu+HUqaByw8xvX)y?7I;8vm*Ood5OG^GV6P&m=@Ldi52Xy
zP6A|Hn02IKlJi0W{Gn63*tw_gLNe~(gf@Z){kk<lJlbj;OCMbrqY*H=BuLD=CM{ac
z&K+lc0)Bv$1#2E{&_57r!+mXNuaa!rt0aoRxuf<f@kqys@Uap0qUSx4FS?0!X|R7&
zB=#UrC@*Jk8_RQ+Zsv23Jpn)LLVfnJ&HAik<qsEVM;>j&-E@?dq<&V?fqR^=dp+tF
z&f=aZP}GntI8cKFhjell5wl}?<HI;#U(&dKjGQ2jli6Cde=s6?Tb~}2cv~OJqfd!~
zRqBbn(#?8i-NgKWJh;b^8df)HTW?)zhufKTQ69d@?`wP1jxE-<(JFOBR`l?4f*c13
zjQrFLT-TZb&{L6tjM<7(#m?4IVx*N5FSddceD_cNd`~~%k}ekqD&e@90^bKcq`pSM
z97qsFZ@kPw<3X3Qe$z#bk2=Bz+PJYJl8-rK@_@j6a=K6zX!RZXU*_Q)I?wDyYX^XO
zZ?{geE_Lwt9TPA4?bb#A|I;CKr-Jz05@aB#WfMWd<+chuiIq;$B1q+u7f*Wj)GSDT
zseHP<g#nWQm>>48XS*QdGc#cizlCXB_bW<X<txfm{{p~n58nNMp=y=X$o#%InXM7>
zI7--@a9^?FSYmQ_o-Y*^(%OfUan985u3caA=yhghlc@ppY52fptqgmFe69Cqtj|2}
zUPU8ZF5jeRssa2Lils;^6kJ2@=*I&(oLT4x{6Z*584k?|ihxgA3_ju_X5x7p>hE$i
zW(MfX*H=HvnyTJdS|*~g&6hP;LN+gvr+D|Fp^kDLj>vX;@BGPlA6az=^CukqIq-lN
z=S%zBnSge<P%6%Ug3nt@vKzHSj_!K&bDiN>xt2SYfc#_`=M%i*qIkptVi`+IAo50N
zTO)t!CNj;=@$FM6w&WfqGr%a?xaft;1iYgSyrXd;`5uE~JbF^BNopPu-HZtw6nZzd
zHJ2+30uv>zYyfgu6E6}MTtE6*#dlg$vC_N;&Az>{>NhDdFK0plcg7W-id_D?F_m27
z2C;wCk7G?tsA1YyZ~)Vg3D>k)Zum9Yqts!G+Mrq-m%^-O!eKLUiP7iOYP>AE<X<jE
zpJJvVFBWYT@y5QqROl$%;rXb7Z>MRa+&es)&9PMZ4$t}rS?Z+~cpFRofRtu+?Cr{r
zDpuC-@Zc0z{*~{@s4L&~f2CPXuNoZM;i**;ZLu6b>WO{5XeH`d6U$rqINqlaO*>8b
z%rC$}UtnFEPxulB$bZdtltG5cBJEV*JQ;yp-@MFRFYhKI9rdui6y8_<)X>sl&V=C3
z{LrE$(2Dp|b)htGsb{-F#?H$G1mgc`CgpfwuKzZiGQc$bh0I6ojEUfJoIb7$DzqGZ
z3)hriCS0Xy%Bf%fAiat^Zi%7nQ!8m%poquOZB6#_dPms@9@bTy^a>0G6n}2L)+gkg
zZBje$R^geAKi*I~-%#^>4IKjE@dpY-<f3!B1kt+UC-2v-#(CtE{)T5f52uVZ9x@s(
z(K;{)Fqd9Os_I4GIvld9g+JzlzEex#cowE`9>Z~HlS?X&&gv5C+v-3^HrcPf*JK-a
zrdb6#g9be9PRNTG$)St>l+A^Yd*=Bx?ObZAr%6wlWTZP{CVf~cpSK!sqmxi}+}X~e
zb+r%(wwD(?>?uHLHlodX<55HI-<l4!AEJLPWPbxN4^Eex^?yEA22Hqj%-=^Y4{Dxg
zM-rHbKr7!J@fUd_B=oz3F4KPJUr%^_LvY~sU4^S97O&}K#M4_YQFx5gsvXMMxzMv3
zN6BOy`DVmu_Ad`<iXhCLj=x`lxhnwTaqIN7&>aOj3&nGRNmErEJ$ZRSJu8V4#PMLk
z^r=C=5?9HraKDpLBfU5CA?H^imSTB~4P+(lCY?pIQ;gmNE_*Cxxqtxu!c2HYsJ@cL
z3RWxn+TT92%GonpCsZCPr^}2d%CvGY+q2XVg~s2Qu{KjTjZWBjg1N_Nf<%nz8n?j=
zSl<WZzAC~u%1J5~G0*o6(zsbfywkJTN5|l>f~4=_qiMc{fyb2V?2D)CLr0fh?c{^{
zF3lw|-*N8D@;{pFlfJF9T?MD$gT`6(6I8+o3Ija=j=z)eRwpt<FFg$m@eK@juXX73
z6yERz|0ls6?SrF1&kH(eME;?YQB0eEt9^mpkpH*fTYx|hATR<8Eq=ai1ru=-EPeZ(
z#V0(Nv*~d2<Lx9{^ac0i_zE&BoKsG)<*38I*=SsP*$2+Zdn@FUFr3if3`=~K0Rq*M
z>En3WoIcaHW$hsQOm9y5W?zau0X9<xK(nvh8E!#GMR{pF{3i|0#Gu93Rp2%iN9ko-
zeSDWLY(Hl(6r7XGw4l;|G1;$<*4f4%XdVnOUz<^oSyZP5pleQC8EkBzn+qhnj#%wd
z!Z+}|n>6YiWSvo#b97*+386UID6==|cAP4(_XB`pngD^$FU@2XW@tsLF-nr|itYb9
zzM0cdw}lZl-s=r`9+%Kc3K?zmOpr+Kok7EDYXCkGA#MyOLk<biG21W4lP?QGpf=kt
zTZIZ|@iziL_vo!sG1Mft_4y?gzF~AM{GdAelBb6pvQuL3xac+As&#6x|4Hqf-=|t9
zL;rvNF_IP6kq}4m?=`xnTa_#jT2{Vl20!p6I~uP-RlM9+i@)%og8xAZ>nO7X=w+K#
z+w^O`H^4OH{Mh5ozveM_z`>X+po|v)feZgKlROEw8!I7q_v1e@S_e;;vGAar2!T)S
zT!Uj@+Wa$h0*-!JrJ5gMn9V{_MnaR|qzqSq<NQ_nkku!8JwCTr6=iQVsFrFGKniWq
ztGXt^ro(q6fZ6ie#puTeaBkuD{<da3rV!|<=bLa2=|w%N8w?Az5a*aaH1sq~!Ie-?
z5;9XtkaN<fF5Ir9G;rq<xQzLhg#~MjcFTOWs%o9#=1Gvghd1R*{Oc3pBbX31^s=vg
z80AdKh;K6%&RH|b{-593r(bAxGLGoypqZE@vpgA}J22pc==mP@d2L{_v_x{iAw7kt
zo!dYlXG!-;x6L%jQy1neG{&m?wG)?`=NC+Zmq}4{uWG2h=SSlLdi6aFo)?SY`ecD-
zHb8veVo#OVR!Z9?_{BAWUP+qT<ev%)yuLV}-a0C1I8hA+x7PXx{Jj7P3qpMS2$F_F
zz=N%WaS(WRa3uU_N}z~*7~M0<!{D@plt5+NMdtLuVqVm<H?cDPZv=6jM8;U5v*;Mc
zdO)^|zRv<|H*@g!0tDJZW|9_qCbluznI^U|NtH$No91HruTgCfwQKBGwk9v%i;ekn
zoo(Fr&H8pD`LxdFt46%v89I^kUrm$Icfc!;8b#lJ)}X*uF)t2A$BZ#LmJqbSYo*qt
zc52Xyu}k|40{FERx!Dd*^WN6#+hBfUXa@osLpe~bR(KdrRc4b>G;4|H5qqWtJSvof
zRHpb!0->d5XIyX>cmQ2!NI&&ovo;fCf6W!F+RCu%MnK?)Ch&xxp*E&P$KS6=0=Ov%
zfU+Hq&y{=BY%-dTVX#{#y<iu8RRMK;O2|Gv8I<Na0)<p)p5!*sokh`4;Wi{M&BHmO
z@lrK>SFeETOtWo#Qd0|z0_;3AOaq|`SiMjqj*}5nL8c#fo5a`N@{^IrS)W)(ih$Q^
zAN!>%a3iZc<mwwkvZs5fSTB(-O}Et-4Agh@CJzo4PahO|0-a%<@|eie96Gb1&sE>H
zR5%w8H@>29Z`?e23bu8EZ2z4`woRbT?CCEipjbfQ`(`s4|4lQi%o(&zus3Z`Nc9Hg
zI={Ts2A@>BC)Q6B>!-ZbelDKKi`=nh#AtUH_sk20nsy`I4}&ZhWM%+kNbscxcx)Z=
zv>>aNSZZgg{G@Athc;G5mz)@4p00dHCd!D>mM-9Yl*7|bFsn+v<dU8^V|;`ZF6l>0
zTFFqBIwnEltU9n|=G9yd*HTg@<k02`-fw=yKjG;7_2TMy2}}jIYXq|bELQt~sP!Tz
z_d=b_{^I46AK^q6`p;4Vkm+}T!11H-AAlwtAD-)D^zdtl@!{nfvCX@rfBXpz9X4WH
z@!F3#Xx)Tf^}*{Zu8dgVd6mO8Rr?w;57niP8CD<E4-U;UP#Jc@mTDZ>OKQfkzZQ3y
zV2x|ya^jkVTx|;n-%~zU6BOW>$^LSN_5X7HDIc?@?HaMD3>z6XZf$5$*{%^9bV;k~
zW$q0orN1=70L)6G-}L@Ey795m^&O-+r+n!+G5f#Q@nYY9*FivZ{vJ$*4UgFkj~>In
za+RQI4VvbWVhu0t)5!e|j*da)U%x=b`X5liKjd5>-z@E)tK>2*MBbuss)3s@xMdec
zmD<crpiO*EQu87()bUN9XCAIQ<zu7P<<OuW|F@#nf32rMyEIsyXCU&Y^;%f?ca7jh
zgRG0CwCI*THZsP~Z0PHQwn~pVJ$I(pIu_%<+)5{;hpv2;gs%+vUMt4Mn3c=G7+naz
z)?mTdKgHPD7sDj90|@-<E9eJUbHi|yq`$dg5^L_?y=+As`DN^1{KweeJYy8dXUi<)
zFw^l^+0h;dVHM;kvY15ik2zr2#IMd$=Sp97hYosJ4dcXh6b#xEXSR;Wm2-S4dkRhK
zoMTQb@folr;&S1y1{RMREWULyT#fUxp_MTK00$qPy5Me;+f)>->oL^lNh{B+1xi-y
zY!h0Wb+SFfo(a5DmpBc72Y5mi7oRa+Ll@l3y3zv^VPzfbOrnI2!~y362^kpk&bUTE
z;PBUG#yswq{J*e|>`+Z_*KgU!Rl&Cy-)Jn1@r{Mx8(q_9fNxZ-*M?#g27IG$fN#7i
z#y4uMV?yxuyuu|O`oFlueqsb70WQ%9F7ZKdiA7Ooj|d`x|3uDros)f6_`}a){Ne6)
zLct++m0#9QtM8!6ffH8-hk*%XvmgIx($632WBj3EfImzM^>c^%b1+4-lUDy|f%W_x
zH}IMRqqw$J1&_F<)%YOYavuYuQdA+C@P8ZH(Iorkf}3Y<_WaTJ)=0=m<mRG1Qb4MM
z8z)mhYf`we`cPjk4H-OC{sZ&@cD+vi?K9C6EB7s9)0J(E*D3~_lY!{_xzw_tp+jew
zELVY6RPM2xYMc{JaAURj-v$bgM6ETgB@SF-a_l(`eBDS0ir^JO=GcEZkRBami1_$K
znHw7)D>DS=B>Uf8=(eAWi*uYa8q>jB=YY4KUFV-h$9;YR5NJ4VCamM4tK4Jv^@Go@
zH=wBzq2a&DW1Ua?2LHhdc3VfroQofTS!R$t^Z&?u_xL8N^nd(J?nzrZZMn21lu243
z<svB*ELYRCgrqIBU~y53hMR_)rrb;cA(W~u7AVNNRaq^{x|PMXE!4FFZon(9``M(l
zyP)nGT(w-(op9+)ulc>tq`13&zQ5n=_50`d$IrZ8lbLzWnRCuO=b7i6^PJ~0=9-R4
zy`}|9Bd;<nkPsv<MqN`gDhbgMs5U@e)B&db4;aPxRte*ecVJzC5uc9sbo8f-4XkX5
z+eqYC+2%E>g4hoT$$H`#k}mgKQfjT8m{sA^t7lS>37_78mTF%fI)r+_OYEgusj{aV
znCs;XbKs56#ogt$T5Qe8UgvlXsl*lCGdlGd_KePv6mwGNv~D*vs%=Kgji!u$*}uHK
z9JW*E;Eja8eXBd7WAu)wCl+N<JGXz?e!5Tjf~de3(;S{dj)`1RuKyiT#d5ZO;XX*<
zsDz2T)yr}#bk}X_tUYzNcV>sDP4Y)!@d;VBqowC|NZAutlU4rEH3vJmjmo?Fg*AN^
zW<+}-58)cpSLfK_7i>&7y+&SUTDgT8)Sk6RmO2*h1Cu(j;Zx3V4Hm;%P$<d1<}-6E
zw&+!NeQ<%PeH*fL#w(S2`-xsT7Psf1lRCchV%Hflnp3=vcHX{CZA{+!+(2j|)kD6g
zQ`U1L&q*zZ&`i3C6wyMac(d?2CK2{R3g|E+m03{<ER!5>YNb&$m<`*rHyqi%tMtgW
zLSUDNiy8V1%!3(V8tSCc=1(QW{@VVJ+b!V-;DnN#D>Y(HbdEfCr_16F;VM#XBU+#B
zMgQ8#SIDMsCaJIyc~)V2ud=){yOLD)+|KH9H*#B7RMuK`AO-ApY{0r6!h|UH0J`RR
zm^`F#`ZEv+m~LPVug9XAjNTAg%tT8&5N~uky9|}UK;sv%xWraN<MoBH@{21fPvER-
zEw4IYjk&O_(pR<1s=a8cI#O9_RR&yDmvLqSAigu;{nQh{qbOC=EMI%R=|#n$cDM^L
zFH!5-<5KsE1nRF0HDqAvd&-UKV2lw^Ko|)kGp@GX)A>L*?3Ndk-=i2hgv8h?8`PMX
zlC(z1)B6Q`FE#EBZ<PIB35EM6F$%6Vw0?5kDl_sPt4%a;EA<Y&D*a!uYB6H{l|}7Z
zynVt~-IC?jE_f`GZH$N|D;r`4-aI5SP*m5j+4u(rj{n_2bSzW07h;*S0Krv?L3Rw*
zwsI)>tA_7!=wE|0Se1VJ0&@)C57<{@cn#{JSI5KD3=aB%pEIx(bDtqpKX5E@p-!q)
z@Kghf_a$VQF($;2k)4^4%$$QtFn#muT`DLPVsmI8GUMHIo^F8SPY8yG8JYT#oyLBK
z_Uq$H^s7aGM2vE)OyUKS786ovG}o!e!zipp2Kj%3Gi{9>tyvc~Hxd~2$<Z3=quou7
zFFHU0kd?I(K2lNPlTbjcv5m0JC#YZ>F!0-d7|1a6>Te(szu$%$WfuJ_pe0(PvSGrv
zMA|B%8?<U7leCsKgdzIQuVHsb|LIFn&J)hVR}lyDt?3sUdlWTUNWIw2{Ej@UO0`PM
z>^|W<o>A1|Ep!b%oxDX46*rNj#RjKC!CLXWCHEh<mxxFSse0mwMWei)%i!H5)$8vs
zEXGpf-w@S!@d8?0^F{~MIp5txdzr4R^|l41Ptf)FZqAh%H&Fj@Vc}UQnQH@b<DL6w
zaL)ud*s6et-v$O=`4TImTPTBe#NGzF<Uar<bxOH^7mK{dJ8y>Hz`nS`_J(Nm(v2eZ
z@AB|MR6*no@I?mj6u{O%WE~ckgpFkmson?sOf6hxgLO<`S*2r6S|HJ=ex0e$?)<Ks
z1G&LS4CFQnT9oQ~1<0F{Ts+9_RggI)H#IbB$qQjY27Bs6BlEf%PyPj37W7G)78bth
zk7>}ukWW#+nKnHH(Wb1nL6p^5TqMM*YQ$)-dV7&AzVjd0DtyVIyS|6+7Z1mzM*DUs
zIkxa(%tZCY=N;6(;MYNz+sviOglvUd-!^t4<Byvt3lw3e{+L)~JKpJmBKV+*JN)V|
z9&1!j+~(Iz6#d$XoqlaFcH(9~J8={8+pxBHI}`&0T1>XIq099!Pm#6LGAhN=sv_{+
zr$k?)yNan{xVop@p5SJ8CAYhw(z%<5{(-qFxSM&s$TqIi8h&wr?LGq*`tfCMZ6R+`
zL9?L!(Nd5bMy7w={x)3yOtw-*_e`AiKkkrJh$ozkp$NMZEj`EaoELi>2}TZ9Nu)Cj
zn}oYMbHuvKaTD7DZg^Y{1nQrm&jSOsmkrouqZy`R@H<NqPc?Xw;nk8tCW!jZ@-7wV
zxx8ylReF^?m>R6Qd~a~bWzN=p`;&fCCHJ(e()lze?apy4%*g5PqQlJa?)8`NY~G+T
z>ci~~9#`qe?mZ#;3YFmpFK^M$%2R~uKn9Sr&WIP8B@X>K%lRhgOwQ1x-@3r9)lS6L
zOcA#Ni*cnIo^UxJ=wu(amNuMQK}(0bdu-JF>-M_v<jeGH<O~x!FNd|r*?0S$a5`Xg
z-<!kBqC48I;6J(jPOE~_)>04{c=js;c`AaB`rTI~yj<B$8?A0nl`36DE9GT`R;p=1
zVU4uF9qqA3nhqZ~eceG?_~y1Cwp}*_wqUg%7C!5RxeR0ov<ZX!45U|_O%;qVmE7#n
z(pC_BYT%o6`6IHpfA%8uh5sD<zIatj+Rc?Fue;LaZ2*Pv&`>dNHI=>vR&~WoIO<yo
z3`<Uj28%wqTxGfqcIPTByybnQ6dO()=ypYqsgbc^+fHiBYr!{nQ`&oF;C!dc4$-k-
z-#-n6Hd7P0SxKHfQMsWqqmn+R?B5sEgM^jn*GiEZp3r`8?}L%-({A*8LnRYT2*w5@
z4KyK_2O44hw^O?|1Y?cKhK(Jl-r&YR0~t@OajaoYM+70z?>43xRzM6)QDyH{6KlYP
zS}U>Dsj-#YT$QEt`ho`X?+9`}?Dd@Z2?`j>v+3w>(Z@+BI5#KdVngMTXDY490lxAw
z&O-zGPLoI}*d$U4rtRO{cT~)(JBl4qO0OeDDl4w~8agEXw?7g8(g<&c9Vug2<1}fg
z%k8C<plW~Y$L}u_3++2ZbcbrFHKhX9l*C|h_1(VGXU7&^|9&bliN4g}$$&B`4@$5B
z#oq<a>p8Hd{%}W!+cU`YH9oWnoxA(dA0YB%iQWoO=l>>hMgRYF=yc46tyC-)(S?~U
zO{1P}!1y!tc;}Qph3zWlNxQ823r_qeVFvR$a4-Zjn5#I)1)Noy7DH7=<Lmp4nCWN(
zSNHF-LVPCf1_mm=fqy~^J}K<4a&v>vfe$fn(ogIuT*ZR>!lVU!TPc~l!A-|AZ%|sq
ze-v3>X{e;5!#0TeKJWdt7{eyPyiN(zIyJ_KZTiUg@CZ#ITq(@HNDwrv#t@I`o2&{R
zU1;}pUZ7=Ajz7Co3pME|+OUBZsX1pUQYHSk4R(+G8A8}Ua?${;E0%v96R{Xp+1{{2
z!Tum|Rl;sfb$ja^>T5;W!`!ZS)aOOJs7<``dNI@3b1MWd6Cr}>Nt{#BLqe|r13SOP
z&MEQ8YDf>mr**CpUw$R}lR2I5^wV={=eK>4`{Uu%&S3Z@hsJAx$Kr+JuV0P+Q(EV}
z;vSGHs)RBmb?=haIY(qBT5b2*WPv%Iwf#(R4wTtaJKqaG3sa(J9lxZLRpZ#;fxLJZ
zy-qcz1@{kJn~W*Jy#v=1jETW#2Ci+!_+Zt*b&)YT`1HW_14dQw$${&YMiP9~sB`L!
zSUug)xJYWb&6=~*eh{mz-L`X<C!m)(m%N>r19iXi^6YCx**-Z*x<7k4l@Dy~Fp$K~
z>wPNQ(H`g(Lr3*cRPHrz?yjhl*VUS3AsBZYa62rvLC(h<XEEbso=@$p4gW$y)7XA`
zPVKy}FSWBcEPLLSXV0<dEgIITGrR*WSVdY|chs$Khmll^jd?z?^X<OLHY3!-PWC<M
zz^1IzGMuzqtcAQbYRUX^+fy(#BV!)0&A?)p<~~C0rLOIA6De1*BgR#49oecePIBML
zQS)Cp>aA?6?mtp@{UnuXr8P|Q+<CgRZ=Qxm@z{LDK(3h;v+a2{g>$xjhK(f6y{=>u
zJ6HD2aEvr*oXn+>oW?0b!{}5vv2!s#I+<;XeU(P$EWGwfkp=l5Fc^^zzZ`vL2RyGV
z)Hv%C=Y~cx5$HXA;{mO=Mxc)kKr{Qszy(*tc9;+XCyt4aPa<u1V{o1hJx(0-=dDP|
zj-2n3&IBIN)(xZ)%YKUo*C%mo$Kl0Mfuj;fHI5n_hj6UMQH$d+j^j8^<8b3xg98|F
zUp0_ATyDZad`rpOI3LB)fWwF5eH>7?xR!vYnjf9_sN+i6+Zo!DtDBXf2IffURhg!w
ze)EygYb4G?JZEn*a^KBeWVcoCciv>++g293m&t(9?E6hBoq<|eyWi{lYoE8t^kjzZ
zz0N?N>B-z{D$eyJ2O0e_$mkbwuFaUO_L4P&={L^Loj)I5xkqJgxwWNvi`kY@<||W$
zf-+5dB2;(vel6sU^7NsBIr*hKz7(U+ax<bs?r3?4Rfp3#zg}d#4_*7%mDHXJuU?5k
zwgglA_9<KF4trMq#mPw})cStyH3Jv}bG|95IKCuaeY0I2N|eQy9I*ayL0^2mV+<aR
zE2*)aR~t|ufp|@({X{j^aeke)J-u);>?-euY4JPO_zS5b3)f0%`MBrU$w)E3U{zlj
z18C)3w(%)3v4#YvY#E-%m-#2fl`vABam9&PL%xU+M;1zy4=<sM+QG$Bwz#*v*#SRK
z%ZC`i{n`0(1@zsynX(<>QNA*|VmcZsiq@v5<Ly)Z*zHPRvcuqyhAoRKl)z{`RqE(K
zc%06^d5a>%GOdmBU_IS!c_@Y$&{+OVn)IKEwct!(;Nk0#kg!}_F2F2*X7d*QOn6)`
z9wuXX|92heKW--8COH=mQ<shV$aiQLUCD~`Fw0geLw{D8JiiGgD7@+ze|-w^cvbQ?
zmvmOP2g}SQ7B$yK_2cSx5K}h<uS$~;2=1`xgIl=u-np7aDxm$w5iI*ALsOCtKUN?l
zhDq1>zbb1gS*X6;{?(3ht0FLF%NHG~TmHG_Qpd$hvh*%Ln=CVRe%1=D2a-FS(kB&E
zGyI9}*XCEvHhZAS04bsYwD?*mR{nrzf&P5c{ca658HnM2_i)eorsrV_WZ{8<W#2)6
z07K!Fv|2lBCSrUMR^KES3L<XHxz2z65hS^fxb%^ieh|K#pPn_^HWngpnfhK;LK|Kn
z4WjL|8kMr`7xv05#$(`p4C9tTq<ycQF}TdCQd?<MaJnb2k#A)9Ro(OK6<OFZaYK^?
zQA6_Vv)#2>V?Dky`#dZ$;qTHXAD5e4nww{yo=~#v=A49tVguEF%pTvNNMrZ~-T&y&
z?ICv=4DbSGZoUr{T1K9|X_3o3D{g)iFLP@kjwYP>Os0KN7PcW3au4TuK|S2>y~fBE
zAx(+2R#o9O%W_#88B6yIO1?Lc&*VWemibJM#431ozF*C>!yEJ&3q*As-o<<-jxUOZ
zfFD;}9>eoY@pR}=@lY1Yq1x1DswQ_5ZKB`pm*UEr*F*P#MZ_zPKz(Dr{;RSW4}_oQ
z43F%3IlTRyQ)^6XrOi==dcwmi*ErV`{)6zU;BLMMvO7X_K%B>%l`AjH;TgHSGzlA}
zzMGc8D{sEXWT0A(sDhXl!1ot<5H5&8+gjwPr*F<52@`%|*cLSKHzC!Mp=WnP&5M?5
zQ7PK%RU?sSe^?(3&+{aa5n*8mFz|~XV0rCo43?phEP4UKDSX6~D=Ul3!GkPQstN|n
zk|5i$B2<hP=X0Hp_15ipyOD5pTevL=K|9uywcumaNFUfCMesF5cc9vPr5*aG*$nt7
zLQ@zjsCa<*jRs<F{-@(|f!3o4xfE4uMcY|VT;o@s1J>bzFY<PKWFePqGK^ghdgOj1
zTr2Li#s)xIEpt3WTJE(Zql=8ls|;8?%Mdz&8tcNPG3|y|$mrBaH~e|tm*V(m*F%xl
zsWyRL8&p!v9ka=;PWw%W)eHm>VVLW{z`}pQD;Eh1r^2oiSxX6@K;$Mk4S|=GQP>=~
z^Wdu;CJ?QhXkexF2m5+6S?a?c8Hd0J$HJA3P4=aL5G+R<9JQDbp2;xZr~O5xRq?rb
zk;$_X&zal^!-CK~UpKuMc%nmhj=Ybyx|?4sSUG|lD0q<{2!YXpQ>86Ygcd8$tKqdB
zq8A1|@*@1^x-tm=e19Z&MhW%&lu=Ch*TP4^>^RRSWwd#4(h>+8_qcT#I**l?%XDsR
z^s8j;)Ot9*c#qvT0^2((uI)}KRVrX$9&aGYZ54UM;F=UydZ$Vmiq+)C7};t4LT5Pg
zKsu^rQ4r-2UPD+|eoEpI<!KQfv1R_=sjr1<2fZY!xyF)k`rUrUqf4K7K{t(YzZTjP
z{aUC>aTp$R44&(1T96`CrjGUJc$VltZ_07MRdT|bbYT?8z8W74NzHMeD!I3j4W23q
zkBj*+*O`*v!DWqsYO!TA1{Mpe)KiS-B~b%T&Pcj#P_v63Wgx{4b92<Rd-Kniy&7WV
zQ2YXEpOwvb4EN}AUsMG=3=kOAo|nG}7_f&7q|7zBr0m7A<G>&`L;VNKo*f`AeTyu;
z$4|y}L97olD~A#_9iJ?Auf8r6BV$0ZanTgPjC;DnU&d$1LLN1S5Ay&f6`78N3TOo?
zWg$0nR~cT;DGTWo+7g2s9A7cGG^=DnVV3)2P|wj3gG+5#jvx;)m42R*P%+x>(^JN(
zK<OM;Q_7YVmGWnFSIB2*gdxw}ylT=bDE8B`xTSRXkfqP}>m3>5V2(E61#9%BCb-;#
z!#zV)Q{(k}V`Z1_Pp)c;4l>55;EBl2Lq=5-FpzV@K&YHpc4+}J+~|OlycT4dr<>2s
zS~_(I3ZtE*#91~@eqnM+4xGtPE>@-|x0;tKgOnGYz*tMbk1UvNY;6g{s40P~%!&5*
zg6J3z4N<_j>AOU(w2(1(I<zA+9;;exv%tl^#(k4EocK}<_=hZzWJ3+_T40AE+uhND
z$<e!`BVYHm`MTK+)mrnDO>S&R%L2-fR{2H~wgsOJm1#o{YLi3;jgZ4}O5N?}+~x{%
z^_SwNS53*f(8Ibf3e6QH?O15JCK+oz-%SRq)$B{PR6a2KCgy_dd9~8t=&6Pi&W!2@
zGBPR<jfQ(Y`I)AS>SwH@FUnzd_UAnFBtXfy<QJQsvFa~Q5(k?TbH@O3v*SaIqh?&O
z(mh{R0X}sW_W0~H22fRy${Qwz8EMfS?4p}uKGfHM$T_lrx%z=Da|Km*(u_ZGVM+y0
z*)E%p7ooim*2`9Wqnj^#Ym9`2hmOxbZr9CbvqG2}#%m#8RCuxwo9UGrQQ@l+iElFC
zF&awt$3h<6iz&1+`T@K&5BKWnx$1Gr7>4BhaMNLDQj&tsil^Pe>{k`vR%?fZQEnFF
zxXEH1CP1$sPy>fMs>;N9O&$vvx`}>jFZ;laAG#LpmLsNsyDu!9f!P?~4-Na)r%G+7
zALsNwv5_x}fddhVk%5`%h}TgGp7O6gzKrne`xp!sbFdWtt6#;LOHCd|^+cORwXH2I
z<oD9D_Iypb?ApH40p@kCopNFZZhg+cQwIMK9c(VNsK%h>QjJWX`+wEALaOmCw9wG2
zwmoFmnhDDAMrEOeOCZ9k4WMRVAoDhiu1`VEQFzVgjPeuH{?Aks>24)qq0)*iAHqgK
z8H4V4Vlq+c?NCkZMPv|jDQ)6!dZi9k-E7B;4ZQALJD;V=h2!yF&57sfK&&3o_EU7s
zmKwLVPdD)T3|?PO12a5C_?xG~!k^$kIvS1qAYku68LURlwAt0ZcBd!U!dE97p+SaK
z@W#{!a_IEUhs|-7%;}C9t7_%=otOxC2?^~W%3vXHx5}>bY~eMx)9J>zjS@JdI%!v;
zE<N?YFtHOWpDhd-8=<nK0+!RwEaYRf&e949<m<3Q4z-UE9Q(tcJ_&H8adtLOYsOZ*
z8u~T9EYCyNs!QWNhO$Cl2^HXIWg$OKSI7^ApNlD)e7_P4l;4J8<f`<~J<(XmSTKE0
z^2>uwU>-b}2<=Qk+#Fn0%BaG2A2g0Zwe33Wo-x5F{5zp>{4i2i1_LTho8XAcz_cIO
z`c#@aEBz0b5>-O`d!bY^E=UP0AQJxFUh|1nrCAvFf*x7BFSMPE2>L=Ek{o;w20g=q
z50^#<9U~Q~>hx)?z`$6+Kxk~7u}N833Mi)+sWRGD(3kg42(Cc!OnW9rf=<r4Vbs8V
z9&}_Mf{rZVt9vgtMyi5^9c?@#`%HH|o4nQ$h5uKPV_R?0Kn_LwXq2IXt|7HF)7A{(
z>PnquT&eS0T{W{|T!hzsDQcc2X;}Jffx^9|1u^4Z7dfXkV{cQ~pbf?8s-R=M2Q)!=
zL$5Y8i1|Yy1KyU1{o8ZWCn7^2hI<2P!B)%xkk2v?!O&zJrd9G+t#bqMs$uP5Tt!u)
z%%b!BHs1&zSirz27zox**13l-O=z?Nq;tQLS2HPoX)EFh>O3@)&Q19uiZU-8ez56N
z+hMCN5aszC+Aj}GQUp`RGOZXtf+^DvHp!v%aWLOCdHB*L5H&a5er_jClLcS7{oICw
zO{YZ;gOuvxagpQjDi%4^QHR2hFy(<SUw9tVhyq)9tj1plyCh{m1Co>ZIq*rY;sp@f
z=}<UU@Bh<X$(O=o<E1>Y0guC+akm(6UNZc}rjz5;7qKigV<>b^21jPip^lSN#)$f&
z3Q_G-1i9)-Cb;+Ko4bN#l&r(TY|3$f0j|qH=3-)g3e&r;mG&4j9fCOwU?tzcmi~o_
zQs)%@+5YLgx-9dQupxU3N&C3){Vm+x6<Zhxqp4Pq8fu`0e5_6xVxyE;<`(j*K>_*r
z;>=>YIQ~);%hRRvcjux+Ql|+OX_AYhLzZZbNP^?BB#jQS(VCD(L$3>Y1%>;lx~RtV
z#fAD%EwSEMvVidx+<0w4wm0v_jEr4gw0%Dac9I$L6#KK%dQ5{hW4Ae;SO7dK0jZsj
z1S}%+0dzOlIbNP$H!a2(v)BHF*=^tJb^`;$yD=K-8r&b>VP)jC+qI=kF0bzwzUv}s
z=A^S8lkIHhaj4dQ-SlKr3{|bwnKy0Tgc)H9c>yKwgL9X<P>}hg%!{S494iFP7RNfx
zT(oB;If)Ex^V0=S=9y=jCxO5>YSUvN-OvRLCFfP@wxgKTMDIA<Xhg4tIr|p&423J&
z%N$$=7UX6oNK+oq>o=Gu#TBz>Hs((Pp3F0-03s<DX)Jq2mrMp{KoO)YyKE11(h2M;
z&SFXndpW9MF_er&qRu08=XtE|J)Uy+dCysjtg&Qf1~4$R2NNu`v0s=chJ`KR6?WE8
zmz7;gLNN@TTyyveEbFOdIHBIom!q%}2RltyB7Gpmi!q%pnob*nBK2e|lJ9e5O*;~D
z5nq|Eght@h6?+Z+!ll!?JaQ1pMGo}Ew0ZeD8#hDaX)OznD)0<K;6MvA-{ZYY5l8?T
zKL^i<^V|_KfI9}R&iX^ZYR}5rRYHC6?<xlJSCWe;%-uZOz88yaxG3?@D9D<5G=vZf
zWrmU})rj`eosgbOON*)V=;FeZOGfky$GdAVZXON&LXN>pM)^QoFZK<6vaz{Io*`xF
zIZ5ugQUmJY7(+2I7*P|rk7P|UkkR>UbKMMiXpn4ib)2U_ozix=nhZ}cdz%_=lS25F
zfDRmW!zbwk;>>`95{^JIn9c^{+(Ys%m06}El!-Yp*(k<Q+cPKGgM!V?IUX`@grChD
zR8TkFJTq=<YuVfzOXp;Y@s{K8;fI(a%y5;eO`UH+*T-8{Ca2;*$MYV>z&%#YMVRIx
ztc)4cQv1M?c|r2Bn<{yZ8<ujL$hWA1Z@!dw(J`b1T0(Ij;IV}#{%TiwYD6j}i|)gW
zsKWD+C(6TcsfdHX1mDH%K<R%86SjQM;W@-lxMw^GjfW+N41dDa%hDASQZQ_z2|<`N
z!B;|zj7ISIB4Co%$&l+)d6J3TH`zeWIBKR*QPXLMcbcPm$h5fJck(JHQL-Th_73?x
zO12^^6+Iy~WqDIxeaNe+nT~}fs|jIsmj=WYP4WOQbB(-Q{-WOMIb&5`TBvVrvbq&x
zqgrEwvg<=eecyBpD;lb0k8|rBw<0*%tx3~h3iKi3!$`|ktf~5ihEvd7_!<>bPN?pO
z4#^AiG4GqLf{?M%qYBk1bT-HY&F|gBk_OS0!q8kARq{y58F)nfTt(U#TZBHpyKunD
z`om+R{B<Q&`P9a3!;HG(;TR@pR33)Z6=P0C8X%a1wU;f^K+56U{V~w2MIF_))1C+!
zj*B^8W+_38P{?({!b0lhl4F5B(1(p|z$1_6J#P0-uQUhBu(+aAR<fkTcQcw;^k|)2
zK2GajpYH}`#F>*4;U&<jXw^XI=E|>`ajU}~#csg2xs{wmK@_>G?A|OA(kZjc-Y@%M
z1e?wU!oYwm3_kGKh_j{BJ*}$b_Hxf5e1p5(YV2b53lm{FNX^5u+*DKm{ksr@sWHr2
zF(*+;Ia1*E#q3^?N5h!XAf~SAak*xXrnJCe^03o1i@>yZ>1xT?DF))On@@VP?0LSj
zS0DqqGlh)H&B>1w6%$_#EteY+072(Y_8d|twHqPfNkrf@%!EDV{34mm9Vg0Sy!;}<
zh>TX_`R^-@6coaow|;sY<fLNYK#JBAh4^3(rY5+nRD7GxpbDlt62ZPC&Q>fpm{0c$
z@4ce~2Ks=3m&m(lVVcxJW4;e->c=Rbkc1N>9rBP&2F?cN%8H7SbiKm3lRWX@1f+dz
zV~zTwfJXH}yZLm%Hwk$(b=~yAo-|&e80=1RM;jP-c8X4V2c4T0Wg~X+ix}*XCo!J?
zzGB=8`*I9x)asUT|GJ|FpS1~}wF?tRot0$9QFg6x8FCH$_Ut65x01~zP4Gr$g(scQ
z$c?Woq{)$@3_?cod0pfV{v&D58teD1wO$a_RI&kuKyKg~;`$wg(o2TRf*$|_a6&~w
z-c{pr_f{UPd_DP>pra)zsr>dF2ENXg-HcWEu98gi8Qn~B6wm9MUAAz6VQuAHMW|l3
z8Xm#I!WVGJct%vP5oZ7}2O}0)PN#MOHIBbrt;zK^L6gfuzQE(|<{S1<K@65CUT`)t
z>YEC~S`<Vo=YF#)EVPB|Dz4cLYwOIFbL*;u6&-f3*?(0N@4Kptcc0M}k;Hfd`Db2D
zb)fpf`nu~3+0}%4;HI90z%045H#JOBZeZ0jO6)}G>0MwIb=Zb>gdV%4-;kHnmQR-v
zvZlJpau}XI(gBZCz`#w$NLHd`zkOG=rCO5=!Ev<AAK~s)R~Q2V9XY+oqHjL$aM`qY
z{f``LY;_s*^&iFSH-yMeNTH#!#!$7j@#HmRb~jTKZ+SYoBu_hIKRxelbHyUpTJPK|
zWl!NV`)+gnS}JS82s@hmkCa_$Yqp;(XfO}5WiN6fW3cQ=WPELN-JOilgh$3V91W1F
zqfIci!0qqyoDx&L7vv8)iF`NsH<e4WbimIggA-`4AI;x6%7wRfDv~jXdts(CsyGH8
zGGsfzzz;GwIMQWkgCsr5uS?fnbXci1p$>L`5JVMQu|7;H1`RAE#VF0)d}zJ`8eeWS
z(FCR$WN64F%_5ga12G=Gs`s!1S64imX%SeZqrQ?#KiG^b(z)TzOBIk;Q0T6_;H3Bx
z86OKKup{pZuJhd6^F*BYxVPr<IDg_ULqssv994>cE?$>cx;c-XL?O>m2&Qx&Q!g3G
zq<FA_$b*P5F@x%&BoI1CwKjDIkeEic3^kCyIsRt<KErF&I0>gIwU+_|SLH^sr}W5e
zZ)w<=_ju)#n#Ym*De@e0|0UntoG|14rlmW5H`PWOg=WfFg<ly|jb;4Gu_9!W4?K>P
zwB;$<v8s#As9#!+HT`<;Sd5k7wB(&DZ^m-R8j+sr9T$gjb^bVozi^z=Uo=h^Py}1y
zb3_$9s3yUMYAUG@V`)KaS&pZ|&`c&q9maS{`NJsQ<+dWd)|7Jbc)|CXT-j@7bM#wM
zrdS>>YsM6C6wJ+}`3`0uiyP^iQ$2jH>`0jfCM+5YS6YOLjS<Hf9J)-h5=ByNzZdM^
zn}LC^6`%pW6)G$-eyyZ*vabJ^NXjlNFLUS@ro>sYOMe`p#*;%*gZ9r$m_<oiiMX;%
znYGMYRt5cb#&R~~#SURTQaGxsW+JDh%A!091RXPDj4Ll#pJ^;vfjNn>*x^}*Jq{x#
zUM!-Aksz{?W?h+LEOWukkuzKKy))!gOZ<8{Q5d1E(~s#Dbt5TDM8=3%U$)84=4O|k
z^T;3=mZ4*`I>}{9G~tkGog-md<&)^pcw)ls8r)Xxg==kHHvL4R$y5M=fiIOt@(9wT
zz8{1L;s&w`x7wZ3l42{d13<@8hW`!37IEQ+5S~|NP+-c+7#a6qxEdv)X!$O8vU`bM
zZcKJRpdajBh~pp*g*(@sTY9!M%B*lR{KcN4JT=#vg8cx7#g^(~xh&*VGFVypnh<cY
zczkg*)>3sC|5*3!!0)Mlt#?uR9LM>QnAGQhCiu&Q_$O1w#FADdS)`<LBuQ`d4}fOb
zeIq63o-Fwmw=?Ws-1-nQOG3mAfU+cz<)#mF3in)K;4_tx`p6<l29oJm8euZ=M1$K&
zjzze&;Axr_-_cM2S(w<|87S{^FuBymKipG?*@BnUQKRs|WGb@V$$|~?Tp#r|nnG*<
zGqyClF^@MdokZt03$O%Y+BaZYjSS<76B*pi`gsal!mL3yN@8?lBN_VP?-NaK1}bXr
zq2xs<EjvjiveT}K17k{<9brvzg;bPT5C8qYg}9%}joD-qc030oVr>N^;gBIh(gV|q
zc7{LILuCcPK)c#VC}-jk&JLa#Ai80l$VSCC7?FXSuTfJN!d#Z1ojURzZu|4%ig6Q7
zZs4XbkDV^v4kF#S?at#Q=8SaMmnUO8MlI%@AEb%o$s#O3?&jNQcI`m3F%>1u(p5J<
zienZ<q^v4L(P2Ci#Qh`JOeVQ_H0nqEcL4tm7#}6tdcW3fCl5&FepO(anOgE9WEVq#
zCwRfTkdE`;=gCvKDWA_DSFD+3O&wR9IAtgP&9kCY#{mO=jgb_$&s&Bpn%SekT`$a&
zrLwc=?%=p$GHOaOx>Na=`O51)<&@m)Yvs(iQiuM0o}oBN9+}#Qg%|LJqFdrgD_ZeE
z9*38$)C`a-v_}Cv>o8$D200GmdP<F(3r<&j+QCiJ6|*)V%T5S3fLpNkGR;UT!LT-v
zkv($~Td0Fe(m*VAD2q!oV6S6vag{!)nBfz9-mpJISBBU#WcYq4oq`Crk{6`C<bxn4
z(<~F_&{Q(cT%;)3JHK`|9meiZL@eb4f6{^zVkX97CN?5SCD=?L%r&@8OEEFVz-rN(
z7Ex*U@56UC+jiKo!cv;b?o5rtLR}bJ#ib2*D71vIdfL&O(S}-yV_t<NS2g^aDW&cG
zq{chMyw36TG>!W_Vl~rQ^%_|9zt6<wYDyoro3ogu*;G=qh|a#l!iF$?Mp9@`BR5by
z+dQ+Nb|#%TC_)J!ZMKoFEZz*$>4UVAPh;XoNZ-jr3OEJVjFnv)1KSq<WwYIsMV6MU
zwf=J|E%jObA-Jm*D-#`N(Ghtx(>jFvuER8+;p<54Z0x`)DcVA1P-P4a)<H)>TMd0Q
zh;TUsb;Q0WWLSi#X0*XYqqxpH9Lu^Yx;3eW7}=-3{=OQb)D^>W6WYf^)&S8nP$3Vn
zE%f;{Erb4J!<}N#z`fZqy)0fu+G`uDtw{kDP*l?hkzWzbZ$!j6YzlDEL1~9(U@1(W
z8_7M}q4Ah<H0~JBtWpm?j{AYOw4O+3<5`l}A}w3_SzXxESt^Oa7U4-?;B1tU%q`-!
zbU?*^Qc47A-ShX@7SDdxmf?9Pq=6XyKoSE4x*+)s$~Zo#xMA1Oy;G1E<N+6la!WeO
z$FOL1-5BaPwn(KMR3CC_tS}p5G1B^A1AWZO@jfE+o826j+wl%)8X=p5J{pQBWWk;|
zrLVsa@H_(Q8qt2qUTbFf^scNH8TP`x<lBxmJ6Y;gv2C^D2vTQN!`StH*b~5kYHyK=
z2_$tGxD3zgn@`6Xf}hy$msS{5*r$Zq(g+fUNzzD8-Lb^B&=ygb?CB>Hei@*g@N~41
zn4S&1n^!50u+&Z>hPcuNr5TbQge4=x&3~)=A7=JQiWxCSVS5XDBScdHowEC9!Bhe}
zDZdHDs$fvnX7-d~FB@(V5u`%gO{wM$hZ%ND7T5=9D}8WiPFS;BgFw~L=)!X}B(({A
z&N~-D<BERc{<X*e%=)#h2w1}y+=XzOy$t^hbJ@+68f;RzIbq?EQ(6xGSk^Y$Fdcyt
z3Ud7e=Aa!Gdgj=~vJtb(f>3VE?4Bmsx-<L>;vRc8dYoml7hOVx8SmVu@-&l*mReM+
z+svv*+Npft57^pKzY=mX8ovh3GGiOB0kY;o&go7F7U5sTb0mjoJcKu^QgSwu*E}gX
z=>CM)-12cYKQ@~1M1>gTt@Bv4Zv-B5luV-wQ(3#03vN(w`Kpxmf5J%%QRVO!`9C*s
zsgpO-HTJ4}Uy~eD0-Ca9X$0n!V9o&;%{6(Wuc=DKwU;>lxs{ui!*lWsaR~d*4U6*^
zE@fx5swRs=%txRjSk<Iz-;kjUa%k%xI_7hA9YZpVkQc;l)aqbDj#4gf)izS8hQR}u
zhVJ{RdlHQS%nBH28e}BRa|)C;*UUjS%2;Rwu&|KO_a7^g(a1a7?#l9&fo<<2-Qy{r
zQ$c>Pp!=bDz7&$?sxa-%SbDDWkuEAu^};8xaDkZ2fnV4Y=sFOagp2G~%UotliBC1E
zZ6TCIV$3oKAz3W@>#NsPUv+yir}W*NFY6bcrVdp+Z0;4e!yaSIuvKRD3!8iD*LmmW
zI<A%ZGAfI6DDx<zu@jh5j6s7)#RRku`;;je8ag)`O!fgV)1HF5E!b@${QWHeYsgCg
z_Y1*Ox?biLT*4fa&WPTKHIk`?Q=oKlvBrBhm3jX*v{9oBr6@Rr*;WQ#ufAIGH!M*<
z!V;B=fjIZ-vZ|Cp>27R5B9v-0%YOJ_^s)~>T=n7ozcE#(WSJ_`x%$$6LFn!mru4YV
z<R(4zF_IBcJkeiY&6?{g`h{yf{X&0NzhFj;m2o@Bv-M?kHEqwy)+N~QTDNxZu_x-x
z4e$x63tlaohN)A1#kU<Cb}nh{{lZf{_0?Bso8S#nhn3m4Vtw`NWtv=C@`Wxr45sOp
zAEo?=4jJ8=qMLt%pnm>Du)cZ_+7K4@_C6^p>zu$qJqwN0e&H1~IN0qf)0)(Nx)(@P
z_0^ho-w1VZ(Lgg&@Sr?M|NDh%yh0sbp%o6g#_d?MmzqZZu=aOPTzf)vblK7PmVY-m
z<0lP<A0U2t7uQI0KxY|SNQ9r)Lz|NkOfRDfg3;+Qfey$1X>`LzgY{xIB=D4NMDl*$
z9fmbuef8?C^rbNX_7J|lJ5pb)WUXm~{j9pZ9{cPxy{pfR3BwO<^-x?R9Ove+6|?hJ
z!kg6LWt0LKcs0&Q$Z~ZIi2`TR#1Ks^AuBPh<!<mTgxE*ndx<4X!5kUs4@Cpw8e^nc
zzaB3o$Z8rG(#*g0HgG1B9+o?gQAqnKLIy=3in>=7<WlIbc$mhhMRCfa!wT{gf8`y5
zHHP$*Y9;bK$uIvSA>#o-1vFkPvZ}AtD#+9Pr+By`TFR>VPQef#Z$6FUVkC(6qMAaE
z(&8cz-51jpq?)fsBg~NsqBJMu<Pd)t734-B(HGYeavm6XDIPlOvypXiBq7EQlh6Y^
ziwf37AcMa9mO{>*A!Jho61(n#oO~M+-z8GyF*KCrKai7-&|pAl1TR41xUb~oAfE}`
zR7akQHyIUVp9DD+fh43QE69Gn2~Dq#m0o6W<_MbS9YBsp@(kHDjOKX{?dfMF+?*aP
zWgU9ue^g`z|21%PGLm)J(Tggwl79*hpBy3ONnHE|g%l%?Vx$B~8V|^F-i8-GO`ie=
zo=-56SdzT>O&R$ue-Z7CHc0i{;G`#po3;@0F<*dJdp}Z--ux#8$>r)cq1*Ap%Z_N!
zsmNn|A{zO1Bu`2rAf^2KfE-Pgipv}=6*uy`CzQm)d(lWfl9jutrf+x<_$6{Fk6~pG
zbfWl+Xk=mpV(ir_$Uj3I8bJdVp~}>vFBGJle;9eVNS-wR-zXJr#v8nAlFAvi?tqd!
z&R+q<63H{V0NPg1@*JM3Ntg1B0R|2YHWI%_K`Qx~XhcCItBK!AAye=M4@MyAnvjef
z;U@u`?g(UT!DI#5%O|1&Zv--K@l;BC&!M4}5y<%O?xL?Z2$1M;Qk4_fiS()2KtW9;
z&s}ME)2F5)&!GrpV((Nrd6~~b9(Uv^^Xa=OBp#5jBajU5ayfZ{uSV^MBTr3g`z;|%
zss$f4{Q*srzuqq=zv3^W&Br2nGC$oSC$;=W)b&;b0u1aQVkA>e9-vuSWW5+kn7aLt
zoIJ;$#%Ci&Aa_SEl#>^E8S)HPNH3FRc}_v9_y%C~=mZHeE$cmy3hzO)#z*o@=Wa8k
zfv-e4nGwj0q8t@j$8SfTf(T@$c`GF|8ib`N0-5E1g&}Y8A0m%40-62YvkdtIKNApF
z1ai+}DGy~$n<5YkH%Cdf@lB|!G6Kmi$Ws!3=suK8eOUu3)?2fbWII0}Z9XLB0S5LA
z1=4bg=hBB?1#Vu7Je)h;LbJ{Q)?bT2=Cox}$PcLCWCUU(QU&FJP%pNqVD94SG|yyI
zc`lO2E>2aF*3biJDD@eOJdSnqm4vjgoYYm6=~4gPNXXM{l#$~+55oIyri9V_v@I0k
zL3<NtNgq?zY$>7Oi`5Ki;kTfkPf-ub(A^^?%&QqMBX96VlyNcAfcdwqa&nmO2kve~
zAcgOjGvpLM5zQW*4GcUv%t)k%iw+^-ZGI-&$|@zug5C-WiNeD}Banq0@|@-sfQ+|F
zdG0;5h31)$;xZ$7iqkgJJbFN!IZ~cQCh4g+@zkCO<UY%vWaL#|MY}!n)Gs#eq0RE6
z>4~}0Q;Tc;G|x)(!OBRU`*Ro4eyTwWT@lCw>z<<Qi;|c(0$Fl#uf))RwCV_?<klVv
znUA^-MIcLWJ**<D`Gt7uFfiavG?GZdgY}Ql1UV9#B9Mn%OJsz(aX%VCP5jYM&a|a6
za*UskhQ1%kv&=6+!l<$}0$E=B3nkggb13JF2xP^@I{Hmjpq#HGkd=HHRDpQ{qPrD=
ztlG4LLOw+~tV%+`!;3Fa6s*GwXGS28a8(*Im#@ZCGb0e!p$ZML^Pd5^1rf;Vx~FNL
z64YK2fvg#Ph(b&haS_N`zXb8qr+TxuB^k-4NW!|K2WZwcXz2C`WPRo?S^*ud4o4u5
zp7v6R2uK4U{j`iQbsxQAwvs%OuO#=w<vRThhx2gyE3+!ep9+-ZcYyyoS4qxKQ<7cl
z8M0y{Lj=$={RKeV^mhQ~1d#LQM;X$wfgu@d7?QncUdCPK$<~a?QWoitmRzbsR05o1
zz|>*BOMW>zhAhB2VNj$jUvCEP5Vkukok#^)30+mp4<fguSLP(Nc6xk_;}ElwKv*ap
zI1x9q>c@0?PovD=$xrW3Ge15L4D4PIsg*<nOn(Ell0O=a<aER7hMdBjLJEg4P-?=R
z^fcVl>pS<^t5pA$e<fby9m~I8!-;!e(ZBCA`w_Sy@!$7X@LI@DcpUV1dF6kX7x$C$
zooMeO<hxV98RcJ<{kyy`P=2WV-}l)+c^?k#f0xq0j)fEhcZ$*f<h2rUkBR1w>4Sfg
zPJ7Eh)9)03>;L?{k7h{kWr;wqgmJIHH9hdF#Pjrb=XqM+f41kR^&JM9r2Nu9A$32w
zKl+pV`k&k%|H-`%7$`%GZ!{wbMc!$~K<Pi8{@=a^Ma%zFc|R6BaG@DE`#zlTV^ZCZ
zSCI>>CI9P3WE6?Fm@D!~y6=tY=>PxyV}1gXf2bfyA1la5Lu1GRTmu7};5}tOZfD^3
zZ#X}RWcu6rk%D~we&l-EEhU*DD9J|5SLJXTGI4ke3ExnXS8=Al&7Df}9u6ha{^KXT
z+2ynte4jGa`cX0X7MY*6h)ns92mbSN_&lR@`(;t&JO}6Z2CgS8Fp_i}^cRoA_zO&O
zAt^tqBIGMHxdLdR=l8XdL(2Gn{sRUcqq@~I(Kvjf((l%H9Pz=S%&#yswXZXh`_~&m
z=<}KRX#6o0i8apukAA?w8Y;8=`Tl@`RfyN}GyVYsPIxK#8UKKRC2&~#GyVYs_krpC
zjDNtuf+at93>1|7+%YhB>CYVlR!HQ3#y{|ZS<tok8UKKREUI<#^Zfw>lb8M6F>u%N
zpF0N9SNzN|;7(il|1AazdX-<(DhqlwALBe2EU2JY^*%0>jRn1leq7K7QNah5FX(X4
zdpt&CY{ITY^C`}H38Z=#mlUQvLoW(?)$h==l)D92H05oavB#=<3+Fmo)k$3BAw|`Q
z3n^;@y+FaoC4dB~kARd%ai*ml9>`LMGi_QyZ}g#oON98st+EEUbRW+L39P$$Vd$th
z%Ra-Ay=<nVj?=hj+GiHjbSX%1OWhXdmM4V4UDF&|*R=W0o3Vx?<;%(q<>u9QJ2)PK
z$Yq6m64W{}?a)9`D&3Rq48pj>Ccr7<$8|A$eiz~8@KrIc*SwlhPOvlWO1gn<V4$%Q
zHrF}5F+pc6HkmgFtu$8s78R@lN4d?bY0x6`GO7>G@E@Ok^Tw-Wq{En}agMa7I2h+h
z8so}6(!s14>F|lpI9xqE(s6bbmzUy*qp7ZudGzcP7bDFl+T(QgY=l)O%d(w%yWT-O
zRQF+ZR17e13LDuZv4$gAqYzJRI4AkBQ|!(luBjZ^8OxDH&?_&2Xtxu>x#DO884?9k
zgoijnQMgXUk=Jc8q%h405wwvkg6Mc@S`2oh@QlJqZb6*26gyn6Z-$@PK^zfK2Hza#
zh_%Pgw=aXX^;BleeWKa2T)RLtnic#=1!An+9+#7iI~DA)7P|6RQ?tx-x3i4!zQbAc
z3e&fU1MnTh<$N`VuB&MvqZBrT$}O@OT(&JjWlz}fDLk|);NeWk{tH(sTxr?waHZo$
z;y;SJfq%m86{C>?47`Ose1?q$P{zsuioqc#SB(8Q55f^k?!iAxCfoPI42gIIqfMP)
zBX=>ML&r(J7X~+l{C@eJyLdCau52v4mYQ04En&r8F#)O31F7t2)is}La?W1Z(K}N=
zRNW~9TDYp5YbunLXqL*6?G=-_bE<^+*0_a(_KJGcuYuvKg4rt$WkthYaRj?drHLnl
zpl1eMGluLHIWl}uW!zpd84hbxI4_<Wjw=IFM#2fjTARg~eM3g>7M|!~sfSncy^@0+
zK#?6^L%2~3%aXI|SqK&GKpdg->MVq<x5u}N`oUG|N$stoY4D8nyDrVmXADWsxsH6-
z+=5i++<d*Oz!~kb%^U9|Y1v|hBUhbkk8UTok2)({X}7$CE1XMQa;Myt!~0gqowDGp
ze4ofoX%#gLRZcmFb3iO%sHVnQoXuz0=7~_u(KsCf7rx6r!9iSbn&3=_hck;hrfsS)
zzH2$+r!I$u#d4t%$Lk0}%37uhyWVE;Y@VR)F1+=zqHUne_i+vj2f_v^a;>htlFJpp
zh<%xJI-M@b7TkF>^o3%Ipzbc{U3VONAqw0&T^4B3Ih}CdOgQ|%glnChW+X1^zd(b+
z*v7E%MwkgYgxY>unFTLED}%KbapGgC$3gc>cn~{fI}Nxe>?HDc`RsnZViFK;qM9GD
zxrIOYJmI(fc|y(~6_PW0d0@TJhWpgh?3t?x9J1CA#^=U1r$V>9V!1;Y6*eFsHf^I_
zYNJMKqun{eekAk-LtN)zw>&&=q3f(z$uV%bSMYG6UFI_0^2W=Y0nsV7^(@Zp8FVm0
zD*D(eg|3~R&#P5_de%ZAjah?;tjqI+NoVlB@R1J_g<B3dnkVQs*uOyc86g+(hV*SI
zuQd&!Z^fobZ&gIfgu!R-4K=(2%6c2EUudWC*J&8z1;8F$*!qj?MGl!uL%X3!*NC?%
zqT!cGv)yq3@ybbhvfl<CM$(7+V-2wgAIjKr^AX~QNyHOwr{x;sOmxy{rire592WTD
zNpxzQi(PgnIpc1gY0sLcaFNkd>~}dM^}>IaRPRWCrto#|YS*;Jt1b&XOUW<PyEKiK
zlzQi*&U*AJy<!3kXL6G9T0e)Ds{Gt`6=FlyyC^6AeTVyuxp`C`IK4dH1?@w{K}HW}
z(QfXO7G~VAz&S)T9~?OMjA|^6IKPr(#!~)z0`h6xuHuwqwSh!*&AFTMNybJp$}6rd
z@`|f0C;(g92`x#Wd=iXyY6j4y^Q)z1t6;3XEUa>9(Cq|>GK0)+<#B`sZ_WjO&C+nv
z)>;tvaHvSkI81h#!6K&V;eL;?h!&jVn6r<-w*iyAGW+2|eh{+@chStQhuw2&u)7iS
zWL*79<R(|}uOsy<oU5sNCA1gWHNp(hxq7gJUa!koBh11bE8V$pHx+kr2Ka<SzA?Dg
zA!Qf45-I7pQ#lHHNB<rgMiiI}pi!hQ;!IBGYRfGz>s$s-v|$oCR7&Y5kt!Y$4|9_6
zpY}1QHH{mEqSG6N`{1jg(vLFacBg>>y<^*gQVZeTlkjD17Iyb=jl&S)A!0EphmQ9U
z#7chi#&8)-)#7(K&pMf9*~{{TeW%!Frt-*b)~cKy74Uk9L01rE()eTGj6W8duW=ZA
zmpK_c&p}t(;D+<dFvB^Ww>t<a2BI~PN*DBw&qXVJ_>egAAtDA_Z>Y&y;X&*KTi_Q%
z)!z^b-^2K)3h$ksDzu>G1;rQ=+2(sgoBE?2Iy)Wopo8w9<1g1pzb-TW-E%cyd>=1c
zF9hGA^8)&ILuMIC0fyib)NIKwkOBy!II3Sox!%2@#4}32-F9#2vp!kjqr#4NsD2uZ
zK&HSL=88~Q94dc%@bviA%t<+@NS4E#E*0MUBX;{x9O3u&Q(H_>=V7!C?#?+HN$6K_
zIT>e_`=858a6N+v;clTEZ1oVx5!*4Q)WAV|4Q0u$0|lC#YJ8s>OK>^oVp~duOi>j)
zB&HLuz5@TH!tpNp_2~SA#c{FT6iXB5CMNk8wArNsk(f2}1Y?v#bx)B#IxzOc6ZY)|
z(PqXqtz}Z<n>RKx%a#$tk!4ebnIg(>JS2`~lN#yMZXx`~Qn=fE6t(Me*3y6LAVk-z
z5YxEjxYh({7!YNEAXZDHwocUc=8aNjl|9?}=8fyjE>I3Na>5LZTP)lS4Ezd8WC)x5
zAz=(J3E5(B8!^QOg4-E`0_xHv9YGJEUGEkudJTxqOAE~v-aN&E(JYuZ&%VY*TnqAL
zR(QBZ%$+~8L;cUU0G$@bDC>s)cR`xV2!z&%)s{5aH(Cqk&QEhqb!Fxlt&IP$hXhMJ
zNsafH9I=v1(Y9>7juu9wUwHiDN!Fns;`eUL6mE2<yDXXjAeqA6Zemh?o(|R%HlGzw
z5=C$d2&lqJS{1fTTv=MI<5d9@T2e>u5kg(0F*eO$Gr86a=I{ihKPiqQ?laUbhMMaQ
zwQUgo&<hM4go>P6y5VfOLPt+h9%D#w9kG1Vn3NOeWLt6tzDI0SxM5)K+~v&n%x=tv
zI&HT5e3Jo;L_0zS&GUcXSLw6enjobg4I<0$$w_u<8pD|HW=ZbtHV99jCdTtkf9%j>
z{y~Y6670+vOgpzBY%ivWxi~C1Zh?(W#hK3Or{PR{ZND(9hZrivd*ShbzD9>*PXiq%
z$^r`8H<WE+?AR!cVu<S_zK=0you3A4UhS`|BBqA}hs0InkhqeyB!ARY2jtG}wrDN_
z1AF6QhyzaCuQ7-xZy}1B;I=Hp05`*xJ2hX$pkq<gAau|{N{R{uR>+oMf4(Y{)gkbC
zrVx(^_iN!dRPlNy)N~`)GF*>Eyz0MSRWN^s`t9GZ%5YX8%$MeQcaDWHxdz^ytvR52
zo{WN~HR@2+j0>t>*VOM5V*Bb^sNx)=Ok`_nEt*W>xh`T#`&?6-ZG+=fk}2%&vS@S-
z^eY~LPtT0k8p~;(XLJ9v-1YiMx!*Ub5IaK3!@{>(&fC^MU813+WOp@OAl&C2z(8d@
z<x=~E^xo&CDVT)cxe6O&STEcUf6<4;^@M8lJMlHHgb~#a1d3UOv+VDjZH;gYF{syj
z;fU^FRUw)1;OCJv?cXn9n$3(pf(V$wZDt_!QCL`Twsk^IUjZ6T%ZdK1uBxbox?bHU
zya_k+6{6eA+2#m$iPzv+n&wCjY_UHs@f}T0tpAX>5kcCc3`aK6ennV4_};2YQFSvs
zf_B4kP7+d3hBJvGg`?fIB0nxymw3!-2vB(N85JTk(~@cY>=h0fR(sEiW?*1<0vIFL
zm<5JIKZ8*Cd5P`C!|@%a8vRQgS(s!1-*dx4@@Yx|^;Qy;2d_tp?Lf-YbR;EDFo-jQ
zxb=R8DK79N%GxLB`xT+ViVE?bBF<AGT8VQ9ow7T(%(1HwdQW9q93T_!^HYM<qF0Zs
z&J<o0FF#X-IF8YXFdr5U^-qB>+3EDKE1j7_NSuc2L*l)}-<SpNo+&Kop_4t%_JVL<
zR~EWxE#9O;TvNo^UJ`!UhYtq1?;~;yb}G}LfD*`|cMR_2fx7h;ecdWxV8`GXG6+c~
z;6@$@0vucw;p-Gv+@lsf_b~TF1s;t=yxk|PI-@ilLE~TcQ>YuGMWTIZfx<c7ILyJ>
zekDxqdGp3xt`3|xn{zII^F|Wu#PyqIZaI6V7qeqJjp+}E)pROD`2hXyDKB7fZvk&8
zz+uNxgyT5UIE=s=q<JTdCdVAF+v%(kiuu`*CE%Q**WfMsa5<cxjP{+X1;N*!IBGvy
zNThgnvk(q5p*71z)NI>f!PiYK!Qr*A_1AW<I0qd|Ibqq57_y6+sbdL8D#SVDc{^E6
zl=}8eVYay6;ce2w-cr}%e0q?38s*jL%l5<U95xlo&tBQrc-=ZueL)sf2HAA^1?ohf
zjNn!T_Z8l<4dYts_MIh{pR%N=gGZjoXgRWvNta)$5VM^=P1eKS`Q}P@W8D)L^c-!b
zqLs5P7HWDb#92jf+`blH@rt@_ABjZvH&G#@lmCx!UN5lSTnl|oP0Ko=3_ix`$C=AI
zTBuPPH0+gGk3_iB8(s3?EL>*_wOxg`(%c`3ZMs9^Y{D6`uX)+5RduU9D}$@wUI`3r
zg3bxzhG1;`pl7MQrb|V(3priH@N41I-i;lU2PfeRro*740};~#GH$<6*Lz5u$>KG^
zef?tnPy^q~kN^{;Zp3`Jr;D?#!i|0lIE!|q28N)t&lEO1G4!wE_$aI@l!t(93ufRf
zAC?d=3&b=o7EU10$Sk6UAA7<b7OK0+1X)1C0WD-g2c=P&be$iRnH&MRbdAO07~(2A
zWul`2F`ocJ5CH*DbmPeO$-;x-G}?{-)p?46&WpVO+0ov|hQ$!{VDyhYIDk#Hc>tR+
zU5D@u*WvrJy6g7&5L>!#pC!foFpz)&=dWVDisO5sk;epSPko4cGT~T2B{h%1YmD!1
z{dOe?x)ua|=Odu95jx;i;3J@NmxH)>fzTniqI&AEvg_WCX+JthMDr;6Ru?d%>UQ=a
zK%UFtT%%ieejPlc@xCUKP68Hdb8yA{ev>7z0^%q-%8&!uF6sb*IZ$|ulxEXOv`iJM
zm9Mt3w#mX$cr5r(^bw|(7(c|YsS4E%q!b~=t0uL|c8g@_NJl9qNHKCqG_V$pw&k!8
z=pwZQ5K`kpS+9htzX^+VHLiDrWkGs=74s{o2R%<(<iRTVp`h)dE-A?YS_&Dn;6%sc
zhq?^F-mt%WQn=l;oE>4qGxi*AH>s7G3NOe5OzmM){sn4&aWfGe1iz&cXwJn7(crcQ
z=_9Uzs_8?FDeK}7aBBCjz&9O~A%b_bK!LkaZb}IZhckS-9woI={=^ohHVL7*;!t87
zN^H2je`m}EU68_MCe1}9;7SSp!cOMWH;<EG$Kw<wE}Ih6G;yFtN5^C#J<RRqo*^)Y
z;hw;X8C((myD&EXK?HBvRZ_trRuwuK9PeWY*KRp(-r-(z(HYthVqbYhPtC8;vM<Hc
zyO~i9jXz+@R@-<{#ClsD3!b%8q&y24_#p`<I$&K_DeEet^M1;+D97@UlNe;_hh=U#
zDXt@D$x-o9){>$C*Ga<Qx~0gcaj&Y|_91x5Uk7-}hY~N5i(Ct>obr-&-4~>lrz1ci
zS55?^&&S%nPT<20rzQ)5z7Ga?VSLL`aRZ5QqmeA-hbP4i>>ZAX`Vo%FI&$;{CK#Wd
zdcmuwc@-Qula}(O$->rf-L}cX;;;)-f~f9ah$mw~Bi9$uS&t>lN%%p81l2*cSRO69
z$n%l8jOgTmfvd?e<WcuZ=c5fP|0)s%mB8SY6t7b^dN+3wnTds~ggDG9)(I6oDwFnt
z!k_?8+tjs9cp^->*^cgqJBZ=de{r;XIvDumdLEp^0_qqMsM}^T>=!P=YS<8z!3Q}!
z=!=_TDaW&PFZ292zoRZTIEM1Px&fZ2Oz#cs#m62grMa8oDA(L36#o&Q??ZINdUDrJ
zyI)jz{UWJ(%Jq@!5W27OM;_=QTFiDfu?TD)xWgAcgb6GbvguIu^>7H6#7#s&LuA?>
z7qa>u!;rgIu=G}ln<!1Z{H0iV1kTYRXjVi`3m`(7d20Llo9_WRlW=D@r?;C`4cFC=
zjk=_|wUelC?PMygBQGgJiDbX9qHD1OWJ%7iQG{SxeaoA@>l$Ia*9bg8EB$8FceGE_
zxY!mKd;x;dq81v`W3M3VRR-tUy&j*IHZ#;i+lLPcoNp6p2E%p*vO!n;sTV+1_u2d>
z)(L;<e;f4F&^wdT(`v0Uvwccr74(0kq)`$j87U<d^j`W>k6?2f=s?#TA*ZGNl$>Vt
zQ*!!2yzjrr$t;nR3Zw+5WVM=H5|n|Bxh=f&koY+H7|i_fBKpDj=m&$3Xq_~kIa0D$
z9TGSH-;8S%(VQ(uC<*6v$V>v<58n3A0Y&W<-t3nBIMzWg8qEGMW$^g+DU+wno-%sM
z{3)}qygM@cF+Gz(*o6|)r)Ea7W`;l6FFS+Irj|()uJ#u)T)l&&X`G6Xo;)hd>Rzdr
zA$ru&ftAl=ej0=_JY%-4L2R(hvb_z<-%E(S;tiJDvT|!cT_2ya>nHhL$yNg2Jlu&M
zo_CPO9=Oo%Nr+3Lo`VBbHpn&SJnGk`LR@Z^;Xlf(3F#r3R-4}tVbPXKs4N=SRKTu<
zbXkS4AcS?<9u@M#G>kh9k}}_azfE@?LX7>YT&&1p3jI~?dcERCm-#8Hcrhcm(8k~k
z9olHulR&ynHjq>HW4=<3<{Lq|JWT@z-b{gB?681U(~u|+8h^~#HMtfU^QB^*O8jX7
zhz^?jf|x;e>i^Kg-yl8lkG~^MH5b|5x}FmozU6^MU;lpTV}wz9@h&WOfUF9{d6(JV
z7N<7Mgl%AkbB?~br&Cb%47+c8iv~vhzZ5-1%mi&fb6q7}e-Efdk+y$uZes9G`mC0y
z7AEz84JpbA`_psdgYpS*=_uVX*B8Oil9|Bx<r7qaagEF7Fqf)rpFkiHMe_q?vRt#R
z>3V+bA1{F2&pFw1o3E$46vsx!kS2?=ht0*pxn>;32H)+&Zblk(qk75kfdGR<cbzD*
zS_oG!Hjs}Y2>4h$O0>bqpgaPf8HLwnOcpNmTtsT3gAUy^AFT+bTWHSu42yNLa1J@@
zNhG}<LZ#l9WAZ>ZsplYi2<&Twvt<lBH<_LUa!{Pa(k0C<tI}UCP9kB$$LbZrjd$F0
z+u|d1@5h<W9vK69LWh9bba^yB@W6>z=s=^6Za?CvTb<|f>B?dE4?(9MAvuD?c=jsc
z7_L}I>7`8nH(U&n#6Sd~g{SJatrxELWi|fN?%Qrr4{JXpjadm8bSa~i8x{-Wv9^k$
zG8}(!yBy0tlCBs?y<f0OVyG&6rL<hB1n+!KNbGy_#>)`+OA}Q1MA(UveJV>^v9JL?
zX=erwiB4$|Olm5`2ff?p*KK3Qn4NAa#wPCntFdnnkD|K!KQnvJg=`3s0D;UV0d_->
z1)>B++1w_(AsDVoE0v8zT?Ax8sBVDDhMNJYhKrY~eH##4>}y}y0Gdbw3C31h`*t=L
z3rb%HOB)nzcS(59Y_iGzK4*jd^?CdL@#c9pXXebAbIzR0_k8bPcjJ$~P&@r!sLIiw
z-y%<^fy3L0m}~o$El$iM2w3yknix_V^lwH_%|Rh)0*;v1=}zzt)`_pv`yx6K(W$#W
zj~)1$US$KD3Z-hlS|YK*#|SjS$WRx0k4$~cjnU!WX6IX;x(ANGsxAD?#LL{PPQP#4
zv26{Q2L%XWDA<lLq#EEzk4W6BK0o*BgJr($W4#T9aoxI^`tF$-3=Zs8*GMHrdSx-<
z(y{xJqPK27TB2+Kb$$tTgpilHw21ki7aq%0IJ9MXY>HCsaz2^XQvW1x9e<f&Nt!_Y
zlP7Pzw!?hM=&_?0pQ_n+boBGd^@V9T$5xPS^pO!WXovN5`^ePCgpKdnf2}6O6N^T8
zh<=O^@FgU8mbIz9<PZ(YZgrLPTwkuM@rI6=>W#$;&UwUn^uL}7`UE3nuK3z)Hz7u2
zS{Y`=Jl4Y(!zVgK1c<~=7}4q$aK*tZS`fClMMu<!h|yn%9R1CA9=Bu0GKk%6_dt|@
zG&M%(Y@_jDE)j)O-k^s@$g8_C+pazausZ?38IWE8z+Da!lo$ZOCru+{=j?v~at7S<
z3ucp_V0SW7Rzf<8!P`3l%wyDue^kiB2Q<!k^qrP@^g;_e1K4X8kq^#N8|dH9#=xC3
zivj##!F`JjqSc!q+JVA0nvaBkgJHZ6p$9#lc9sKHYv$lwx-6UrhcR{!9Fuel6R~k7
zwTFC5)_D-$v^yUaFB!=Lfg7wFWx?@5=eZcCq84Emv!2bY7}#7r)j5~8jsT^B%rAEm
z<bCmiuS;#bTUh*Nh}X=Jes9PCKEP=b<tfgrYT`|6ac_<BFg7zgY9B1E6NGrhp^5Lw
zs{Wr(62W4T+PYMGe3zOxqrIuC3Cr)&zm_uyU-$8XP)&rtmPaNRWhat8CfEN2gU{kM
zrh**Wp$GOHBa3qLAOSX(rEKFv`P`}%=4}RxBmFyYWUe8?PIVz+Z1hi7vja7{8r6+5
zJ~^8$;D%?7rJ;LNw{B){nsXyPIH(iHKQO*xyprk~hx>{_dwmvG^jIf?jf4}FL;#Q3
zwMLsJkcga{2(tZ<DwyM(^`#r9{G|(`&MFfyL_@&MX?mB1E=03~zN)o!CSs?tVQ-i#
z5HAGcpNyS`AfpzS%d;PnqWD1ID{WT$S4mmF-R4uBmJ1Mc`!-*w9Ha0#3Adjm-+tDh
z_6vB*`;cB(ccH(NH|7|-Ie0E7hkv(i|2AT|i+&I_w(Z--*%BaZ>W381*wX;HKX21^
zw_S&(!>xy4@!{YtFVJ6}M}}iBRUorq-C}Ej6D0cWh%T1$QERadyl+!hyrQgY@9zZ0
zs0(OAR*vz(8vt?Rvql*}By+B11HJp4vQ7vBXoUo#RQfng4+oC<i!`Vz>o{K5Gg_7d
zD&5`O&S`rZ*CT4>XPhM-yR;vE0}^66rq7P3P7W<~^LU$y+g_k6&$E~)l7k3$(<j<^
z5fO+4mvIN8oiFujLFeirIGGDHTMI`kQt7)lvj`8q7@Kt&izXk7r93i@8B8N=V({&-
zvW{q<qqS{phbc}NyRikK6X!s5#O*iR#$R&m*I37O&#C~E2o6TL>}leBkA6@aG#19=
z+>q!;gC`30ayzQg^uDFO6Wdc&>G8QYJ`eY?QPkUJ;fy##+Kux9+Dsq5<8FF!c;aHK
zf1O7onznWH6FzlxOgW=1K9K4%)thw5y+oVT18)m-qxu?sYRKvLcoMS6wsw>rk2*Hc
zBg2Vsr@x104Ve@~w}CHlL#!Rn;=ds$F_9(2X!x<&WNdX~?8}RpVK`@z03skZ2u$@o
zzF7d8A<>D0Qrn79LU<Eh+^Pc}k=BC$Q-4GcxAMU$gKWjZ%n~~<cp$cQvZp6PQ2=Ka
z{KZ!<ju)4-Shx8m8!XsuH@P9WP%CZ-=MzXJg`BiQ;d~*-KQ`pk^0F&ErTAhK^CV)h
zhPn?k3bo13*!FAOi?2h<QX{{FJxZ*bAhC#oQNIq0cU?fD^9QwLyF9w`jQLvY(_K+|
zJ__h#+M_OP_-bp;_LsuR(o5m7zL&x&?JtGLoqQ>r+IU*6vYSIb{Ti9%{6N;*9+sO6
z@4Uj>9+H<DR`wPGdhsUsv~54A^1jty8@cf^BM_fTdpVr%K3B+J@!d`2WeCD+unl~E
zbzMh)CuWEXJX)eDkAyN{8UI<F?XEy!$=uKPsPPRLqcyz9Thhcz`utf(N&FR)Ut^mZ
zIB3xJ^1yLe{*EE1I9qX-jJcvgh<cK(QBnaTQUYAIX;2$VE`$eY(IOfYlD(=V?h3K#
zWrY65{IGW`hrZd2Hh#9GM1O_Dg!48U2p9(Bzx8QsH|6A5E1Foz@*#Ne*nGWj%9%vW
zWa7~=7dMEzua6;PTo>Wv1L_dmLDe|c(bUneNshPiS1MN<iyci<um_kL6$6fWFpwi~
z-mcN=4W{_Sq|rkQ2o$!>eb&lv-1RgCaznsSxY+=((2+6XRC!#v@T>+hLCu|(K;yFx
zFdrJ9He)0Cwz;3y3c}M?k3{c_f{mjV7#lrvXmpt2D9)myn>`%EOCWu}%$&#UrT)lw
z%hwJ52wTGX7}LsE&AFM*l9nrQbL$EQ_)56>DP{E1C>*ytlSGH-*;+)0ZCBQP(ob{<
zv^2XJ&iFZ_be6kw&gEkVj0iu^BRrIH038H=dZKWwT<sTLNP@)I;w1G%Yv@fDPTp9Z
zqzMR~)pW+tY$Z!zJAmC~51Ex87beJj(XriE4?vdx149llP_Bq5bwyWq>lDU<{4vm?
zY~gyJT5Aq^lgu((JMFXI2E=Gb7$XJ&jtpD<v95&nqoQt<9CZnGQ6|DCeWNgVbjMnm
z7lowLR&fI0)t(`PnAG|Vz3{=9(+%rb&I?0haDOp|A*^<zD<@SMg7tX5tLU&HxlAL&
z%~|iVdZLW2H;M-lY?FCTGoSge=nX^MqS2?T@HDM{dHpW<lV0S>Y8hJ(g!{4)qH`uT
zXQFAQZ&x0%GhYp<JM<t^mhU>e>k;~!bMRIYd~Jw@8s>v957}esAI>r+K@I(V3zkPS
zdSpIBglR5b{N1|Gc@9oj+nbi9bGLq89iMaSbGzRH^^UpbeQ-bLn9|-f#U+#_c&98%
z_BIykFC!*=AkAZzI3W%AH?c)9IuqPxFpI~#41&qKALoQ#_$~aA>4g1oBc&C}5RFMA
zTts9BUXV)1{GUo)&mSeXnVO*;f(8ZW1XF}!q=}opGJHH;X#zgO&2vh0X>^|R50*Oj
z-Av(wOLiA}?sAp6c~2a;r*<sL3Kjv(J==-JiRWM)Up@sF6O~N=54U(sxLi~-J36DB
zSh6Rx17rsD3FZKpu>;QRV6ZszymThJJae(zqYG*E9R@?7qX}b7?}#>fI-2Z&52L9>
z6QgeAuxG|-8iU$?_j(6tH}_iXa#FdzUEQ6W;@an#(30YcFEe?P-SI9^RI1Nn!vF2b
zMs$?PX*u*Tmb#@jE$1fNq1wkRv9Dn$n1wd8JKpkBfiR6shRD8=#!i9l%vlCIMr#oD
zlb9c)8_)B>tr5?LG>eB$IL8O~MNVwjK`qhZH?}-M_u=<W3uk?T?r4GAL{w#v^>}LX
zo1jc&uzG0UIS>8oxiUHsHMg<n6$7hMwPj<ynSLIDBl11#XnFHGn%~@tXXTMg^|@H?
zx2`TU%2s?k2mb2xn5HEgX|~8Soet<Jjgd2*TxLhiYjTGqup`U!42VQF+D=*zv3**s
z949;J&(2Dv6HvzlXi5@K8W0CIs&E7dt})=Xu$F$)#%dl1t%$@NBM#XrIyaIWYZaV6
zEK*ZWB)}DMP|x{1n!xxy9wS@2glV;=YwsqVaUj(3`y@pm8<2YN8#_*bhO7Wq;@zYk
z_vMlFaayRJu?cOdf_L&NO3x9faKMiRCZs%aU^Ubyp|^t2Ar%8yaMpyffZA?gWKDcP
zi|Acu=z6WzGEEZBY6vW*KO532EPqKXpKWQ7@Te;B4uQnE_HFwfc;KdP6Uv*J{)s28
z#R$0FuHkxsLX_%V97ETELJ@GHt^tu?L=S_ye~BR#3CueQAN-63k6=+|uc3E<$A|`(
zc2r#ano8WbIyl1v?Xt9ruYLT>XKiAF=L@d0{{nsvAWqjv@z({(pd+V$*iRBlzb-eF
ze%)#Ku-}L4gz=?#_F;eB_=2wumJj=PPDeWX!+s9wbGUcREBN|1xc8O*0tyrbK~mtz
z{#b2x7!cx@$(kz$q-^aVKXA0@3Re*{Bg~!;u_%%fl6o_sijh4a<>mV`D&`j@3~Fdg
z(X^Iaa2X1MJ1TSCxgHWq*LU{s%6r4XWoZWW|D7<%NAijiips=`s?bg>rW@^gzuSyO
ze9@pmSn$NzAFJN-$bDbjiTRo7`KZ5c>9-u$%anfukB)O=D9pPY@kMY;XvbJRM@T)U
zejEmonD4^qMw52q9@C%qkLiDpJ{GQ^)y)-j6Hs%8fnk8tW{nQ;nnj;@(>(3{7YeKT
zdmRb2RsA24a{S*(4%A*mT0koM4>{7@DB)-*%$HYSf{8URu>659)FpNJ9VJs44)xIu
z9X#jmG3#&mw5Qqmq0Q*+QLhok!3XQS&@{*gxx!Rg0!P^ZV3Ut9N3YO5(GS#BW>&tk
zKOQVn0B7X>aX23(a)vjiYi4$V%m_X=dNlvmOQz*Jxv5F;DQSh{Gael1q?D9N85yQp
zPWre>so@a{W-@Tv<)L@g39)qAaH`@HOC*+8HC(T9Zie$NFOU2x#hyq)Uk;n_cu(x{
z6+GtM5Gn|Q#MBz#T~X$M;fB3OYXp2Wk^cgQNwAK&qxD0Rm*K!GRi@2%thTb2K$p+#
z7@=cg44~viW6Qtq-C4tBUZ_E=mYvz&-CHJkNyx~3xFyAJ&Wf)gN?c7@jnUG9qX-Us
zFo9D{0?92EViIY_7ErOfm}>i9v)P2EG2c9g>7MgT(#@y&;G7Y2>pc3!2ZT*#D?Y`1
z#)19U7;^B$!U->d?Gsnl^%a?8PztAv=Hx~6$cdYi<{(+gj_)~EIgCX_=CG5mgImB_
z#4uMRi2GeHp45vtXG}^uqW3mzf;<WVnsFTFDB6&TI}P#i5w*aVm$_f$Pt?$dqWmul
zfOEkI++am;tkKxw5L1=YK*Aeu?I?)O=K~8Z$JK?H=7og&rEfs0W_R^XhEN_ihdv!i
z^V_AQlNi|-xmWRoED`T}@*sU+h!Z_!zNTa9Dso1Z?K?$xf4t@`T#=doDc2hclDdSC
z9WSXLn%M}vKO1y~2GXm}z)#_3F$xUo5T=k=TX8=PQyGuc920sxSe6X$k~n##6|M#F
zd%XgZfsXzQi`a9W%@}Bdx{n#OAb=fov^arNh{Y)0L(9}ZsZ)sA&;DzaKSA>Ndt8xV
z6dE-9WY#JPzJcpq@+u64Z4jL%PhwT0%kTpztJf@<ev4=q8%l|Fe}Fx8K&RM57WP1o
za$s;Z7wA+??L8{U>2!9T*q&MM6p!8VRodqBa_W3GRh$L)Ywx?4$i&jCUK8B?e_U4C
z|HWpEK+~K=@)5F5wy;XwCGi1PmAk|cz<fcRqv>Yj4^Nr+DCPmvD9)$XqOLxc`;mHy
zBq=3oFp0h6akDq9b(mvNQ|!5??yXQzr?cdH9;O{5@2MOimOS7KdsTab#$pwJNDqXw
z`yyDcY!x{(A%g(E9Ro^hzFSp0v8u49j4U3sPCSkMqp@tFzaP=ZR#u#1hx%DU+?aeQ
zlXQQoM$l7j?-J2^du5zf=VMRa*N~T4Ihn1w>=FK#F8CiM;G>M4{_3fpVg!CQ7lNC7
zh&fLjjAHJ7g85%^_J7WP)jwwc(Xs`WWa-iW)9lZu%c5-F(_*u)RpS3?{`K%7I6C{s
zRb$I6>FqxL#6cPkzm0{<R>F*M8D{@VZ1%0O*?$#Na_|4&9Kvzju^em-iCx=4<X8t!
zoZ@0m8|wlutA8Y$XxmU7hV5Q#AyaJQTm!$3ZJ2wBd-6fr5yl9d$V(*esj|7FKc1^A
z6y&kf7hoT<SM;%0{_`KN2=()!UUuim9@Xw6vrYuE%h=M)!+A$6dsM_y!s@s(Qrh<^
zR8bx22DwMok%DxM45?^xU13+?Q+42WzUg+p7Wuypl(u{dpzq+dy;;-QwwX^`Mn>CG
zhezA$37F89Q@o4*B09d0xdHp%S50-P9_)eQGA=vWQ?$r3;7(@PS+Y9~_{icwwgO2f
z?h(g=I0k$I+~ixC-OZbKK`YvVOaYlf&?lMQlco6zHx)rg|EX}C)$%W;l0CU);H0bt
z;?wWo*2Yf0oj8|PE`i&4^E8*)ZSn{Ms^GshI4dzgZuuMuOpp}dZnY=B*Jp0wZV^jU
z9}(<r<d(x>b_*i2JV;%{Wlr#nFSiUhxRbXA*XYr1J~7(U+=%~fPgPFd+PVfv;4L4=
z^3AdQLBYiGH?e#Y%V(tr?Sh+tJ#QAjJ23X(q(6Wk8$xzM&V^QV^xy7AJX=J4oD-Nc
zy0i=G3Ug&Uj_XbznfkBC^rYA^-QKSi4A#_ci5?2G<M~jS9mHP@HUBTi^Xx%(Jns&(
z<M~r|JlAPNPPjN_$Tt15cE;516wgx6^Mx8Y-XCru%2)p6t;@Il1pbtl?r-rQ-2b+}
z3$`X*uqXLRVVsP?T%!q`!XO~Hlw$JFZQ)w7{0Da&QnLh*n!pF7Qg$vfSi;Um24Bo)
zcG0r{v`K+=&J8pJS8)J`k2~kU*(viT`;&Qzgw6?T(aAaCwa#K7&+L`AP%ts@2wpMa
z${1J;^i-nRVRme<!pjxs&28zR*Rli%9*N-frEj8_Rjz@lUSxVL;-T~!IymIP!cB^#
zLr=HFqZe%m;B^Nyt{69Q6TQ;BZ*o+~qnpE805!?e-#1feln8K=9Ip-U3zKW;<sr$l
ziT)<W!j&9(RBmQ%dc@iE9ApDNqu~D2R|L`q4QYp+5`V*C=5Dl;MqfI<VQDA@erbuY
zG_*O^YZ#Nb@1g@|Yw5A`QYo`%VMt1OL_LxZ4jo2LIy3bFooEN6pIGMxxXi4h0vPi5
zMBcsmXOacV<lURkkW8dmu1si+WXJx$dvk3p@7<dZn=P?2^UUCmx-BjNW!}B{7~_>9
zeFBzaMz`Raf?UCsf&W}^a+pJ)o<^@@N=K70nG60x1>FOhhbS3>70mjjq4*Z<Dx5Iz
z#l!UO3LaQdzG?0Hl{Jr5k>&>z$tC3fW?3e=hIGyHOmZD*1ivfzDfrEUQ$B)nL0k{u
zw+Z*(AgxBKB83(`^G=8*>Cgllz~I<P{}3J1>V$^6{<9sHqlG-8uV^eT`pr2Py>Sj}
zrG7r+Jq27^5qm~R_W!~4NzH+pKP)DeYkn5^Q+H!$%3*b?<(GagbHBq}bU4gc9u8YA
zFBj@Q+kwCtd?v3Tq=&*~y3%*4Gb~BAFS`-e>qebMpQ*dCD+Nmc4t}A7vtggupk5#?
zWdt6n`5Se*)9P->|7&F^Ea{oF8<KFGySqtKMSH&vOHfPf{uU47-3TVo_}`;bhuG<<
zxibkY+K-73rz4&blEF$gd&p#_Cbg7K8F@m9<y+UvEgq%_^)VPD`re-c7P$0?*&Qq2
zxM7LflL1>CjKHpYfF(3;U=1x%FJ(a51)~+azmCorKH+(a9*KUW8htH@*cB%mg{R;R
zUQb}Il(`Pa#rNs?!T)gYpl?J@c)VvlVjWE$-a&sJZQf1{(|egBi>!Jk9ow)>y}nQb
zHGmX+;1OXNyy$|ON#>RDQ1I3!x1)@#ZkSX64YGEmvRak0r7XFq9jUCkS-u6vh?9=1
zyM0V23A)G=rPAP;-xa-XC=Tq}(5)H^-ZCtdJNk8&Q~<tv<iqL(bL9gZV#??dUFN4}
zuNmy}Np-I~p+0ZY@g^?UcKM`QzvPtqp0qI?Bk=6Ki6po9t)_R-bi{qUNjqeyI;?)=
z&JKEu$M|<c=5k8?z<o+>mhy_PO*%a)wlB_`RAo%xwX$x~^UHl3r;yNIQsN`^MqjWk
z+Q-ct3cP6u_uAFH3(M;l`ReM^Cs~T?d;#Czu^yP3ysUm=_HCG7#@57(h^XQ~U|FC3
z?y`pM0(6cVwqT%0%6_bbsZ4mr&B(ue(F5k+l^&e#7onN1zj769ZA0KL{}FX!@`M&<
z*LfW8$jtu5Ay=NP1?6%HwV3aTMao?tMPz|$wsPhJCE<8he+m6_v`77<Jn~E}Tw9V3
zG+>T3@LLbbiT@Lq`GN=915juAu4<gAj-EcB$0mvs2tv2`AbN#tN1PLD;y!5OeN1M@
zs<$!$RY3{;;dw@GGIsFEKY}@dt^ew$0y!}i)G9z^dBn-wf^wjJchj<F2|HL2SB6M<
z7xlNU45b3dMV=EtiEx}I`1;^3dcKW4x2f7&jazon_+|!nSBA<)i6G{m(|qO;4CzXH
zvUhpQt^-xsYl}J$oEjSF|6X~v_f2pvmwM~ATx{~G51QGTPy*%C6;RbSdFmMvCM;XT
ziOW@s;7T_aX>H+dsWksgyr>fos-pQxQ4?~I$LW`YE*GX`oC(h6XLtFmv$_gQ#bpF?
z-(`4{%i86bSU6QKD8rq(!@&hPV%yF^p*+>rgLTf-xg1=)QZV4-jLLU;7UXe?1$mt)
z^EmxB%y~N1laqY)o$BfM9(6-JCe_@DG#|azip%NyL(>55eL#f}I}W;$Pz(e`+XsK7
z5GWmuMN~ZA$38Iug&&NNTvqH5D<)3{rwL6ZGforliTAt);cgd%yRS{W5b`YpH$BVY
z`F@cLYjPQ38_j$sH#6Ba)_H__N8Y_z%OyGMDseV|-v`zxEQg^<Ar?Yv$xLVmyUlG*
zOl~oL3HW^iSbYuDYb(+X&_cT6m_~ZA2+Hvcc74oEDhD+I3lZtw*d$(WfS*bBiA8i_
zxP;~pO8z@<f2avxaDUY9pW&?AILhaYQpfotY8hx7ZD1PXpWXf{_SHr7kwKC>CQw4}
zfbpg{ZV7BFGw}U7V6q$Hv5;fKX>RLL9U1|X)QOa_gi~>jjhe2()(bTMM7f0C0=jUA
zoVb`5UQ&NxE~2jto!Ce$4Qe}fQ0oxm&>1BT0<}WAWthLcoFvfnYy_5I*|RS{4Y9Hn
z_Y?7}iDzFgFki5`(<?*o3}dUdY6F>;mGs5IWwht)cwrgsJ`1C)Eem6k5k&V&wA?Su
zMQmteiva>Ty`@fi`^Sx{#%!r?ggJ60{u|6k@!w>=ivRIu+j@*ffo<&$`tK@mDD(y`
zGGDV9rv*_Hbfe9TR;{emg5j62mKx5lrL)eLN19vF;wXdyI)U$BBsY4E;QuL*f9x;{
zK_gMBOGTX$2YT{IINo<8oFEB+HS<8y=zyzkqC1h=<%tjA{DWxMKKTeeJiIBmgEv_8
z2o=1O77qhOu8CS^yQP}o=Ib#*urXg}y`#(OvAcn_)F`zEYr-X^*1kp9Ds6FZJ-MZE
zYjDe6b)4^+AM!$QGt+p4EKwK&_3#~dDUTF0_qdwi&0!c*iUs&a&xqBp2|hhy_VeXV
zdPlR9Ry9k2KGkQ~2z-uk+02-$+EGgX4nV@vUo_)1kQ{8xabkOWTwRM9Kh(I|3Y<ot
z=`-n6E@@-BRjl-ErYE9Ty(cE?ZKlinG7tr8(wE*!&!LQclQ+}XVZ#f?fppdD_85yh
zT)x^m*gi-=8P7S%);Rk|O}5EwHpdPl0G!NQj$-v(m4wMT;(M;mbUV2CJ7|K6k-!_p
z9-T;X&GK>J04wNo=yaTH@n%jw;bpMz;uO}ui%l!&(0Pf8KudM#_g7xzYCW)3^@+w}
z#2Kv6=5oN0=SyFxyALsb=Du1;{{roXae)<d!AQLy&ja~hPm8CXsR6GqNF?I2kaMuv
zpWxT$g2EB<CFsEALic>yVMwvtb$9eO10zV04?2BY+x1DkELy`m(eVl@Ck`x!u>tmG
zQh?>Jj>aooZUU~0X@%-&$@e&PJl<GAFNF!4%IEI)`>@!|{%4)f(vB#LbjJxd`?yTV
z!Jzzz=x3m^5^TCIjiR@4-Ed`anNdLuG;MZnhSLF4Ewq-qH{oqSLa?(KOABEzVREJw
z+5b^Y#F4@R)61$Og>iq{kygdFu7EO^h8~T986KgQF#?Yl;ylcnC?;46Z;l~z>A09d
zcm<$F9@yxNU|?Fm^IAa!)LX^J=rbb-`GbQmH%xM;%XQBKzE;-lI{E@@=;&U{`h8F%
zTU>@{Aq?|NKB(@3QZv^}EIOs2HrY=y3#*}!3<&Zpy%`nO3ygeSJF2WuL_1s9I)DMt
zRE8^%;GlZ-1yjp~=L=6AdtuJmozG{UEz@W9TzG!DF0MBd?RM<qEJye5<Lh=Ymgljd
zamvSrlz`Ka++#E(Ar2pQ@Lr?Pxc7+KK^S&E2C7L$w7rz}g}JFr4hI_QmCB+-awcmr
zH!V)FI7{jC_&{a|`xLbf2~f$LI%EZ{5ekqy|1L`y>ol<UVf@fStSNz1l&=}l5(rJU
zR&I5Bis-jP(Cdl4ZNl4Z_@1I#2u%nfaK^XWHjO-uqu&V7*ofbC{MbI-4lv0;B?F@j
zd)VE{z-AirOwGlB*aK0n)rZBlnucPBNBICctpTS`&nO`PFR;4)X%fYAO#HxVW6ynF
z9*kSvDDW0_n9f89ZbqNq2GCV#X*GSb%@=F!@u;sA3MTSy`oy{2bp1I7QSA$g(HW5l
ziHK!rKn$e<Ho=@}>ps|9Vgr|su?@*dwy?}<E-sjcSDefv_R5fZxMCooauwa&96a-2
z==Gss+k>H6Cj5BLe%iWS6MQskkG1wPeXIFp`txQx`d|atdII?zR0>A`s#baasrBT4
zYTb3a^<=azl|uNB{v}>Q?}*X06yd_T8$PleLhyrbvK87OL@G^&whQa;cfHK+WW9v>
zmmoeE8XR6p{~Z!p4gX-MY{b~cCQuXHfa798D|*19uslZB3}cC|uLx%9d<J8$9h)IZ
zEdj!L!E6+Y=y`RwdTNP1rgg(veDt+eHhkl*p%n+T6<|ypJcQX~aJ@W|KY&`3th%l^
zgd~EYACP18485xuh*s;In`seNT$KJTwkb0$JLyGCfBVCX{3~WoyLAT*7_DTCmOl#F
zRVxn*?1$(;%R|)o!OX9s6#`-qX@b88HlPW#U5{2gM6GB!T49RupjpRcYY9YcY||ld
zUJ3O9PLT$10<!QuWFpK6GlzxsyoH$u2y0nh3FRQqXuF>7SW3sVG6d#``VJ6YV-5le
zA+Y+`98ONjnG_gnON-h41%NBRL&m~pE>1{P#@NOL#tJ;rxIhZ<p?81=FQ=0tyb>R~
z8--`FI_;3~&4`zwzA?in^E33aW=1@WlgG|L{WJ7|lpI4~pO?K|73P$b8RRm1mwi$~
zo}L|#w;&c}w@U`_g$%4DiYuu`m0%P#Z`cRD#{|UOW>#VoM&cIbKy8Fw|JN|q2FCni
zI)ZDJX%+KtHJ-H&W4mh#v8h+gZS8QShuLJV&$%<2U=$O>IhyIl7S@u(A;L8<Lpov9
z%Y}G|IHgh(IHIRvu``Baq14-P&3RblHzwtZiMTQ2#f5XoZU-~qAIDs%lQY_2s`>*}
zd*gkYF{(JS9W_Jz9ILq?7#FKq2Y&`67$lBh0<20wGXGOe<}<Th<AwKVb=dB*BHb9C
z<<cTu7rxV#j`XqcOxI+jmEm0EJ0G6`=Q|4TP*>+x1b>Ef6;clAiri^s6$72iQ&9ga
zeBs)P;IH_d_<sk_!^^=NJpWil@TYts{<rZL;1A(<{DrECcw@R`_Dz7)|1Dznr6IK-
zWzH%z=xHkMbqK>at}Jzt*>m*PpDSN2G;{~lw0T9)kL*C|Fq(mEv+3(|CXyeypg3~Z
zGo=`qza(17QVhk9@k@JV4#J?!A)nlX;PLY;q=EeaTs^q&!8Q5*qX<iGW*+E&ve8(q
z4IWeTV+$gB0#)s>a(~)^jRt%TMjL~l8F9!mT_4WM9I9v$a@r7csRADZx3AVP0P2%U
z?Pq=f>;7a=7J?<&{V-GN)E>Ka{LzY_UI*E-+v$O|3AT&Vorr740OGlUu>9^`z&-qq
zIA_7R#JKd1O)S=4#}gOe)Wwcv2bP?N6P_<Lc8RX-vzd(@-}7o3n4uVqg;=i1J~K{8
z2f{}^TJLZk^+f4ku<zpnFk!7vgJQSj;DrBxA+6*f!Yh5L{(RSF!6~`xS<Wf?)>-My
z>~dXsB>X0ZRXkQd+j$jL{3dFDfEg25nL3Y^ts@=+`4@rOMQJUFX>haf`f0lCgG7G~
z?iz1bSBL5>4{+HM40&9s5}cA$TQlU%)~RxhbvjsKQTn@RwsMLdh@66|yblJgL^wsi
z37?|I!Cp0=W2zS)A+1K8P`#=@MOO_aDC`MaC+rCab{eZ^UleIJ)IZu98Q~09DNFPc
zvZ`VeejIsrH_mo8>6lXU87SjrbCzN^2hmTIjt82_))IRcrz#6T&<+KfW_smZGrj-3
zHrNnuruPEIuXxqPNHToQIQP0F7Xrl)lZOMMVJu1soT8sbdcd^$H9U0`5|h2oQ8Cai
z9fSdh9wq@s@N3K%V&mD-^p*4Ppf^@5#qvlti(_Diet@p`1Nz}0u^5Dh>6c-)%ijyL
zT`t9z<$~+6)^QRDU@+pV{|pZkW=v=l{91fbJqPC+f9un_qL|Xt^i&J`ZuU*=+wom2
zHo_=Cd7lnOw869C_o*{h^Ejal8V8JQg!VRrN$pR^U=53%@ILKF*;W{}y3Fs>n5m5Y
zc4-#S>buelS+AH<!<pw!a&VqR%$x9^GtYOy<rDFUE>C@_;UtM6=6Mx*k!0t4_ltW^
zHi`uXLoAY1zQkto3#Nr=wEw`D{!!B%Gw;4+pHL^R!wJfV^AY@OoXiN+e94E9?h8Vj
zM$A@C7q$;Ote(q<mNbuN>mX1e!8X-BVRsYsXdtIbL;Psg{)&>WZWdpil`6o=%r;%V
z#ISdmUZd@!z_l;+LH!uYEgTn%KpVSe;m1e6%p=|xG65-`u_%!YvdW3|6`8+X{h>ZY
zUIBH_4&-go1)(2}+#i|{j#4FR0+Pk1ij*1<lO6~c4BWqoV#;u}1UnaDxB<l(H}^a4
zE~8)S#4#e7UT||>KAD;)I>htodc^{IW-@G&Hm3WUzHMqN{O|6{DbXgQMB=n6pJ1N#
zRd;Y-(Fb;~BmF{?g#R5)ywGXLTdkE36vhP*G_*;h94XWVmZf*a)JDzLzjvE~{Ar-p
z?_`Xs(gmT~vlB!W-(o(K;w3Z8f#hH`i3L-JIY4Ectj!+B1Pjy3!G_LWA(8AOQny4B
z%!pKIZd(GKG7Sni@T39x$;e|TE23+AiT6$K8ru};rFArYnVyD`{ENy#Y+2c#;bv85
z+Q!L8y(E(hW^k4L22zO-#Yuuqe6-)d&A~1`i`kLd92t0f@)wXT#fZFuF{IAh0G(63
zWdLO2bm9~J2JMFar0iH7{TWq0k;t<pt6-d^?S9g0$U1dnS;ixQ*3kEow#i9X-U$^X
zw1$$CRzim&A^68%UmqA;5nT}qe*Q((BjpSKOj<)vC3)mTl>0u)B_@3xE60q5EQ^7#
zISOWFgdL9mb~tXK=+jBnvgt}|s5<E>xiwUiv;qHrnDo1V?P_bNHtA{H?Md2#|G!G=
z2#mdoh}}VVk|FR_dcL?I6drb?v&4E6cv!F?N`HNBH2>RStJjfnq3OnCje@HwxJqxd
zus2$we^W-weEz?bA(n6Y$eo+y_oc7Be3oYFikxY(@yh)<cgah0QsrgPwu)0eQr=Z+
za_*LEbMBM(<P^%R2OleQrDXuPtc4xJL8)EQL5{H$IiXlTeZ%i7KUN-9FaqfhB$7_W
zh{r23H%lj_Thi=m_@Swu1NLgDI$N-BuGxHCX;#{RyV<4tQAK>_8rRA61tBu@s$xPO
zJ1s`5{kOpvmAj-`+z0Xevq(L<vFG;Pe?{t)oZ7FvtV@3#ws~1MHMSpK&Of`ZmgS|5
zY*b!U*ww@lPb{4_QWZ-#jks?Q(c<BUmFwvwSQlG!3qs!;Ua5#mHl)`&C0!Y<J9Ti;
z?W=FYqC%#R=5~j7q+^TCqTLH%6<4SbWzJ}+^2k@?E1);?>+sy$uRSq*XRMKBw;NeI
zJWbKe%IspZ6s1`s8A?=G5bBIv2dLuUTIM<kGv)=2mluTIjf_zigx-rJDp5K(Y`op=
zyCRy~S5qRf^>ODEc@9`Q48aZ--22zjE?S3g_KjZ68veF#bWL=HulKPJPEZ$w=0v{i
zyY5{OnjiTuoc-Vz5d}Or-s|wP&BZ(})*}Qo3xZzwHLwpyJ2aV{4w$0aJDPl77nr5e
K2O`=i{{A2D){!;<

literal 0
HcmV?d00001

-- 
2.34.1

