// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
//
// ===========================================================

`timescale 1 ns / 1 ps

module rasterization2_m_rasterization2_even_Pipeline_RAST2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        max_index_V,
        max_min_V_4_cast,
        max_min_V,
        max_min_V_3,
        triangle_2d_same_x0_V_cast,
        rhs,
        triangle_2d_same_y0_V_cast,
        rhs_9,
        triangle_2d_same_x1_V_cast,
        rhs_11,
        triangle_2d_same_y1_V_cast,
        rhs_12,
        triangle_2d_same_x2_V_cast,
        rhs_14,
        triangle_2d_same_y2_V_cast,
        rhs_15,
        triangle_2d_same_z_V,
        i_bot_V_out,
        i_bot_V_out_ap_vld,
        i_top_V_out,
        i_top_V_out_ap_vld,
        i_V_out,
        i_V_out_ap_vld,
        fragment_x_V_1_address0,
        fragment_x_V_1_ce0,
        fragment_x_V_1_we0,
        fragment_x_V_1_d0,
        fragment_y_V_1_address0,
        fragment_y_V_1_ce0,
        fragment_y_V_1_we0,
        fragment_y_V_1_d0,
        fragment_z_V_1_address0,
        fragment_z_V_1_ce0,
        fragment_z_V_1_we0,
        fragment_z_V_1_d0,
        fragment_color_V_1_address0,
        fragment_color_V_1_ce0,
        fragment_color_V_1_we0,
        fragment_color_V_1_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] max_index_V;
input  [7:0] max_min_V_4_cast;
input  [7:0] max_min_V;
input  [7:0] max_min_V_3;
input  [7:0] triangle_2d_same_x0_V_cast;
input  [8:0] rhs;
input  [7:0] triangle_2d_same_y0_V_cast;
input  [8:0] rhs_9;
input  [7:0] triangle_2d_same_x1_V_cast;
input  [8:0] rhs_11;
input  [7:0] triangle_2d_same_y1_V_cast;
input  [8:0] rhs_12;
input  [7:0] triangle_2d_same_x2_V_cast;
input  [8:0] rhs_14;
input  [7:0] triangle_2d_same_y2_V_cast;
input  [8:0] rhs_15;
input  [7:0] triangle_2d_same_z_V;
output  [15:0] i_bot_V_out;
output   i_bot_V_out_ap_vld;
output  [15:0] i_top_V_out;
output   i_top_V_out_ap_vld;
output  [15:0] i_V_out;
output   i_V_out_ap_vld;
output  [8:0] fragment_x_V_1_address0;
output   fragment_x_V_1_ce0;
output   fragment_x_V_1_we0;
output  [7:0] fragment_x_V_1_d0;
output  [8:0] fragment_y_V_1_address0;
output   fragment_y_V_1_ce0;
output   fragment_y_V_1_we0;
output  [7:0] fragment_y_V_1_d0;
output  [8:0] fragment_z_V_1_address0;
output   fragment_z_V_1_ce0;
output   fragment_z_V_1_we0;
output  [7:0] fragment_z_V_1_d0;
output  [8:0] fragment_color_V_1_address0;
output   fragment_color_V_1_ce0;
output   fragment_color_V_1_we0;
output  [5:0] fragment_color_V_1_d0;

reg ap_idle;
reg i_bot_V_out_ap_vld;
reg i_top_V_out_ap_vld;
reg i_V_out_ap_vld;
reg fragment_x_V_1_ce0;
reg fragment_x_V_1_we0;
reg fragment_y_V_1_ce0;
reg fragment_y_V_1_we0;
reg fragment_z_V_1_ce0;
reg fragment_z_V_1_we0;
reg fragment_color_V_1_ce0;
reg fragment_color_V_1_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln1057_fu_355_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire  signed [17:0] rhs_15_cast_fu_280_p1;
reg  signed [17:0] rhs_15_cast_reg_646;
wire   [8:0] triangle_2d_same_y2_V_cast_cast_fu_284_p1;
reg   [8:0] triangle_2d_same_y2_V_cast_cast_reg_651;
wire  signed [17:0] rhs_14_cast_fu_288_p1;
reg  signed [17:0] rhs_14_cast_reg_656;
wire   [8:0] triangle_2d_same_x2_V_cast_cast_fu_292_p1;
reg   [8:0] triangle_2d_same_x2_V_cast_cast_reg_661;
wire  signed [17:0] rhs_12_cast_fu_296_p1;
reg  signed [17:0] rhs_12_cast_reg_666;
wire   [8:0] triangle_2d_same_y1_V_cast_cast_fu_300_p1;
reg   [8:0] triangle_2d_same_y1_V_cast_cast_reg_671;
wire  signed [17:0] rhs_11_cast_fu_304_p1;
reg  signed [17:0] rhs_11_cast_reg_676;
wire   [8:0] triangle_2d_same_x1_V_cast_cast_fu_308_p1;
reg   [8:0] triangle_2d_same_x1_V_cast_cast_reg_681;
wire  signed [17:0] rhs_9_cast_fu_312_p1;
reg  signed [17:0] rhs_9_cast_reg_686;
wire   [8:0] triangle_2d_same_y0_V_cast_cast_fu_316_p1;
reg   [8:0] triangle_2d_same_y0_V_cast_cast_reg_691;
wire  signed [17:0] rhs_cast_fu_320_p1;
reg  signed [17:0] rhs_cast_reg_696;
wire   [8:0] triangle_2d_same_x0_V_cast_cast_fu_324_p1;
reg   [8:0] triangle_2d_same_x0_V_cast_cast_reg_701;
wire   [15:0] max_min_V_4_cast_cast_fu_328_p1;
reg   [0:0] icmp_ln1057_reg_718;
reg   [0:0] icmp_ln1057_reg_718_pp0_iter1_reg;
reg   [0:0] icmp_ln1057_reg_718_pp0_iter2_reg;
reg   [0:0] icmp_ln1057_reg_718_pp0_iter3_reg;
reg   [0:0] icmp_ln1057_reg_718_pp0_iter4_reg;
reg   [0:0] icmp_ln1057_reg_718_pp0_iter5_reg;
reg   [0:0] icmp_ln1057_reg_718_pp0_iter6_reg;
reg   [0:0] icmp_ln1057_reg_718_pp0_iter7_reg;
reg   [0:0] icmp_ln1057_reg_718_pp0_iter8_reg;
reg   [0:0] icmp_ln1057_reg_718_pp0_iter9_reg;
reg   [0:0] icmp_ln1057_reg_718_pp0_iter10_reg;
reg   [0:0] icmp_ln1057_reg_718_pp0_iter11_reg;
reg   [0:0] icmp_ln1057_reg_718_pp0_iter12_reg;
reg   [0:0] icmp_ln1057_reg_718_pp0_iter13_reg;
reg   [0:0] icmp_ln1057_reg_718_pp0_iter14_reg;
reg   [0:0] icmp_ln1057_reg_718_pp0_iter15_reg;
reg   [0:0] icmp_ln1057_reg_718_pp0_iter16_reg;
reg   [0:0] icmp_ln1057_reg_718_pp0_iter17_reg;
reg   [0:0] icmp_ln1057_reg_718_pp0_iter18_reg;
reg   [0:0] icmp_ln1057_reg_718_pp0_iter19_reg;
reg   [0:0] icmp_ln1057_reg_718_pp0_iter20_reg;
reg   [0:0] icmp_ln1057_reg_718_pp0_iter21_reg;
wire   [7:0] x_V_fu_388_p2;
reg   [7:0] x_V_reg_722;
reg   [7:0] x_V_reg_722_pp0_iter20_reg;
reg   [7:0] x_V_reg_722_pp0_iter21_reg;
reg   [7:0] x_V_reg_722_pp0_iter22_reg;
wire   [7:0] y_V_fu_397_p2;
reg   [7:0] y_V_reg_728;
reg   [7:0] y_V_reg_728_pp0_iter20_reg;
reg   [7:0] y_V_reg_728_pp0_iter21_reg;
reg   [7:0] y_V_reg_728_pp0_iter22_reg;
wire   [8:0] ret_39_fu_435_p2;
reg  signed [8:0] ret_39_reg_750;
wire   [8:0] ret_43_fu_440_p2;
reg  signed [8:0] ret_43_reg_755;
wire   [8:0] ret_47_fu_445_p2;
reg  signed [8:0] ret_47_reg_760;
wire  signed [17:0] ret_40_fu_453_p2;
wire  signed [17:0] ret_44_fu_461_p2;
wire  signed [17:0] ret_48_fu_469_p2;
wire   [63:0] zext_ln573_fu_500_p1;
wire    ap_block_pp0_stage0;
wire   [0:0] tmp_fu_483_p3;
reg   [15:0] k_fu_88;
wire    ap_loop_init;
reg   [15:0] ap_sig_allocacmp_k_1;
wire   [15:0] k_2_fu_361_p2;
reg   [15:0] i_V_fu_92;
wire   [15:0] i_V_2_fu_508_p2;
reg   [15:0] i_top_V_fu_96;
wire   [15:0] i_top_V_4_fu_533_p3;
reg   [15:0] i_bot_V_fu_100;
wire   [15:0] i_bot_V_4_fu_541_p3;
wire    ap_block_pp0_stage0_01001;
wire   [7:0] grp_fu_367_p1;
wire   [7:0] grp_fu_373_p1;
wire   [7:0] grp_fu_367_p2;
wire   [7:0] trunc_ln223_fu_384_p1;
wire   [7:0] grp_fu_373_p2;
wire   [7:0] trunc_ln1525_fu_393_p1;
wire   [8:0] zext_ln1526_2_fu_402_p1;
wire  signed [8:0] ret_41_fu_405_p2;
wire  signed [8:0] ret_45_fu_414_p2;
wire  signed [8:0] ret_49_fu_423_p2;
wire   [8:0] zext_ln1526_fu_432_p1;
wire  signed [8:0] ret_40_fu_453_p1;
wire  signed [8:0] ret_44_fu_461_p1;
wire  signed [8:0] ret_48_fu_469_p1;
wire  signed [17:0] grp_fu_584_p3;
wire  signed [17:0] grp_fu_576_p3;
wire   [17:0] or_ln12_fu_474_p2;
wire  signed [17:0] grp_fu_592_p3;
wire   [17:0] or_ln12_2_fu_478_p2;
wire   [0:0] tmp_4_fu_514_p3;
wire   [15:0] i_top_V_3_fu_521_p2;
wire   [15:0] i_bot_V_3_fu_527_p2;
wire  signed [8:0] grp_fu_576_p1;
wire  signed [8:0] grp_fu_584_p1;
wire  signed [8:0] grp_fu_592_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_done_reg = 1'b0;
end

rasterization2_m_urem_16ns_8ns_8_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
urem_16ns_8ns_8_20_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_sig_allocacmp_k_1),
    .din1(grp_fu_367_p1),
    .ce(1'b1),
    .dout(grp_fu_367_p2)
);

rasterization2_m_udiv_16ns_8ns_8_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 20 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
udiv_16ns_8ns_8_20_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_sig_allocacmp_k_1),
    .din1(grp_fu_373_p1),
    .ce(1'b1),
    .dout(grp_fu_373_p2)
);

rasterization2_m_mul_9s_9s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_9s_9s_18_1_1_U55(
    .din0(ret_39_reg_750),
    .din1(ret_40_fu_453_p1),
    .dout(ret_40_fu_453_p2)
);

rasterization2_m_mul_9s_9s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_9s_9s_18_1_1_U56(
    .din0(ret_43_reg_755),
    .din1(ret_44_fu_461_p1),
    .dout(ret_44_fu_461_p2)
);

rasterization2_m_mul_9s_9s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_9s_9s_18_1_1_U57(
    .din0(ret_47_reg_760),
    .din1(ret_48_fu_469_p1),
    .dout(ret_48_fu_469_p2)
);

rasterization2_m_mac_mulsub_9s_9s_18s_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
mac_mulsub_9s_9s_18s_18_4_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ret_41_fu_405_p2),
    .din1(grp_fu_576_p1),
    .din2(ret_40_fu_453_p2),
    .ce(1'b1),
    .dout(grp_fu_576_p3)
);

rasterization2_m_mac_mulsub_9s_9s_18s_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
mac_mulsub_9s_9s_18s_18_4_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ret_45_fu_414_p2),
    .din1(grp_fu_584_p1),
    .din2(ret_44_fu_461_p2),
    .ce(1'b1),
    .dout(grp_fu_584_p3)
);

rasterization2_m_mac_mulsub_9s_9s_18s_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
mac_mulsub_9s_9s_18s_18_4_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ret_49_fu_423_p2),
    .din1(grp_fu_592_p1),
    .din2(ret_48_fu_469_p2),
    .ce(1'b1),
    .dout(grp_fu_592_p3)
);

rasterization2_m_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter22_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            i_V_fu_92 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter23 == 1'b1) & (tmp_fu_483_p3 == 1'd0))) begin
            i_V_fu_92 <= i_V_2_fu_508_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            i_bot_V_fu_100 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter23 == 1'b1) & (tmp_fu_483_p3 == 1'd0))) begin
            i_bot_V_fu_100 <= i_bot_V_4_fu_541_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            i_top_V_fu_96 <= 16'd0;
        end else if (((ap_enable_reg_pp0_iter23 == 1'b1) & (tmp_fu_483_p3 == 1'd0))) begin
            i_top_V_fu_96 <= i_top_V_4_fu_533_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1057_fu_355_p2 == 1'd0))) begin
            k_fu_88 <= k_2_fu_361_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            k_fu_88 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln1057_reg_718_pp0_iter10_reg <= icmp_ln1057_reg_718_pp0_iter9_reg;
        icmp_ln1057_reg_718_pp0_iter11_reg <= icmp_ln1057_reg_718_pp0_iter10_reg;
        icmp_ln1057_reg_718_pp0_iter12_reg <= icmp_ln1057_reg_718_pp0_iter11_reg;
        icmp_ln1057_reg_718_pp0_iter13_reg <= icmp_ln1057_reg_718_pp0_iter12_reg;
        icmp_ln1057_reg_718_pp0_iter14_reg <= icmp_ln1057_reg_718_pp0_iter13_reg;
        icmp_ln1057_reg_718_pp0_iter15_reg <= icmp_ln1057_reg_718_pp0_iter14_reg;
        icmp_ln1057_reg_718_pp0_iter16_reg <= icmp_ln1057_reg_718_pp0_iter15_reg;
        icmp_ln1057_reg_718_pp0_iter17_reg <= icmp_ln1057_reg_718_pp0_iter16_reg;
        icmp_ln1057_reg_718_pp0_iter18_reg <= icmp_ln1057_reg_718_pp0_iter17_reg;
        icmp_ln1057_reg_718_pp0_iter19_reg <= icmp_ln1057_reg_718_pp0_iter18_reg;
        icmp_ln1057_reg_718_pp0_iter20_reg <= icmp_ln1057_reg_718_pp0_iter19_reg;
        icmp_ln1057_reg_718_pp0_iter21_reg <= icmp_ln1057_reg_718_pp0_iter20_reg;
        icmp_ln1057_reg_718_pp0_iter2_reg <= icmp_ln1057_reg_718_pp0_iter1_reg;
        icmp_ln1057_reg_718_pp0_iter3_reg <= icmp_ln1057_reg_718_pp0_iter2_reg;
        icmp_ln1057_reg_718_pp0_iter4_reg <= icmp_ln1057_reg_718_pp0_iter3_reg;
        icmp_ln1057_reg_718_pp0_iter5_reg <= icmp_ln1057_reg_718_pp0_iter4_reg;
        icmp_ln1057_reg_718_pp0_iter6_reg <= icmp_ln1057_reg_718_pp0_iter5_reg;
        icmp_ln1057_reg_718_pp0_iter7_reg <= icmp_ln1057_reg_718_pp0_iter6_reg;
        icmp_ln1057_reg_718_pp0_iter8_reg <= icmp_ln1057_reg_718_pp0_iter7_reg;
        icmp_ln1057_reg_718_pp0_iter9_reg <= icmp_ln1057_reg_718_pp0_iter8_reg;
        ret_39_reg_750 <= ret_39_fu_435_p2;
        ret_43_reg_755 <= ret_43_fu_440_p2;
        ret_47_reg_760 <= ret_47_fu_445_p2;
        x_V_reg_722 <= x_V_fu_388_p2;
        x_V_reg_722_pp0_iter20_reg <= x_V_reg_722;
        x_V_reg_722_pp0_iter21_reg <= x_V_reg_722_pp0_iter20_reg;
        x_V_reg_722_pp0_iter22_reg <= x_V_reg_722_pp0_iter21_reg;
        y_V_reg_728 <= y_V_fu_397_p2;
        y_V_reg_728_pp0_iter20_reg <= y_V_reg_728;
        y_V_reg_728_pp0_iter21_reg <= y_V_reg_728_pp0_iter20_reg;
        y_V_reg_728_pp0_iter22_reg <= y_V_reg_728_pp0_iter21_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln1057_reg_718 <= icmp_ln1057_fu_355_p2;
        icmp_ln1057_reg_718_pp0_iter1_reg <= icmp_ln1057_reg_718;
        rhs_11_cast_reg_676 <= rhs_11_cast_fu_304_p1;
        rhs_12_cast_reg_666 <= rhs_12_cast_fu_296_p1;
        rhs_14_cast_reg_656 <= rhs_14_cast_fu_288_p1;
        rhs_15_cast_reg_646 <= rhs_15_cast_fu_280_p1;
        rhs_9_cast_reg_686 <= rhs_9_cast_fu_312_p1;
        rhs_cast_reg_696 <= rhs_cast_fu_320_p1;
        triangle_2d_same_x0_V_cast_cast_reg_701[7 : 0] <= triangle_2d_same_x0_V_cast_cast_fu_324_p1[7 : 0];
        triangle_2d_same_x1_V_cast_cast_reg_681[7 : 0] <= triangle_2d_same_x1_V_cast_cast_fu_308_p1[7 : 0];
        triangle_2d_same_x2_V_cast_cast_reg_661[7 : 0] <= triangle_2d_same_x2_V_cast_cast_fu_292_p1[7 : 0];
        triangle_2d_same_y0_V_cast_cast_reg_691[7 : 0] <= triangle_2d_same_y0_V_cast_cast_fu_316_p1[7 : 0];
        triangle_2d_same_y1_V_cast_cast_reg_671[7 : 0] <= triangle_2d_same_y1_V_cast_cast_fu_300_p1[7 : 0];
        triangle_2d_same_y2_V_cast_cast_reg_651[7 : 0] <= triangle_2d_same_y2_V_cast_cast_fu_284_p1[7 : 0];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1057_fu_355_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter22_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_k_1 = 16'd0;
    end else begin
        ap_sig_allocacmp_k_1 = k_fu_88;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fragment_color_V_1_ce0 = 1'b1;
    end else begin
        fragment_color_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (tmp_fu_483_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fragment_color_V_1_we0 = 1'b1;
    end else begin
        fragment_color_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fragment_x_V_1_ce0 = 1'b1;
    end else begin
        fragment_x_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (tmp_fu_483_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fragment_x_V_1_we0 = 1'b1;
    end else begin
        fragment_x_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fragment_y_V_1_ce0 = 1'b1;
    end else begin
        fragment_y_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (tmp_fu_483_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fragment_y_V_1_we0 = 1'b1;
    end else begin
        fragment_y_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fragment_z_V_1_ce0 = 1'b1;
    end else begin
        fragment_z_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (tmp_fu_483_p3 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fragment_z_V_1_we0 = 1'b1;
    end else begin
        fragment_z_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1057_reg_718_pp0_iter21_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_V_out_ap_vld = 1'b1;
    end else begin
        i_V_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1057_reg_718_pp0_iter21_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_bot_V_out_ap_vld = 1'b1;
    end else begin
        i_bot_V_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1057_reg_718_pp0_iter21_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_top_V_out_ap_vld = 1'b1;
    end else begin
        i_top_V_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign fragment_color_V_1_address0 = zext_ln573_fu_500_p1;

assign fragment_color_V_1_d0 = 6'd36;

assign fragment_x_V_1_address0 = zext_ln573_fu_500_p1;

assign fragment_x_V_1_d0 = x_V_reg_722_pp0_iter22_reg;

assign fragment_y_V_1_address0 = zext_ln573_fu_500_p1;

assign fragment_y_V_1_d0 = y_V_reg_728_pp0_iter22_reg;

assign fragment_z_V_1_address0 = zext_ln573_fu_500_p1;

assign fragment_z_V_1_d0 = triangle_2d_same_z_V;

assign grp_fu_367_p1 = max_min_V_4_cast_cast_fu_328_p1;

assign grp_fu_373_p1 = max_min_V_4_cast_cast_fu_328_p1;

assign grp_fu_576_p1 = rhs_9_cast_reg_686;

assign grp_fu_584_p1 = rhs_12_cast_reg_666;

assign grp_fu_592_p1 = rhs_15_cast_reg_646;

assign i_V_2_fu_508_p2 = (i_V_fu_92 + 16'd1);

assign i_V_out = i_V_fu_92;

assign i_bot_V_3_fu_527_p2 = (i_bot_V_fu_100 + 16'd1);

assign i_bot_V_4_fu_541_p3 = ((tmp_4_fu_514_p3[0:0] == 1'b1) ? i_bot_V_fu_100 : i_bot_V_3_fu_527_p2);

assign i_bot_V_out = i_bot_V_fu_100;

assign i_top_V_3_fu_521_p2 = (i_top_V_fu_96 + 16'd1);

assign i_top_V_4_fu_533_p3 = ((tmp_4_fu_514_p3[0:0] == 1'b1) ? i_top_V_3_fu_521_p2 : i_top_V_fu_96);

assign i_top_V_out = i_top_V_fu_96;

assign icmp_ln1057_fu_355_p2 = ((ap_sig_allocacmp_k_1 == max_index_V) ? 1'b1 : 1'b0);

assign k_2_fu_361_p2 = (ap_sig_allocacmp_k_1 + 16'd1);

assign max_min_V_4_cast_cast_fu_328_p1 = max_min_V_4_cast;

assign or_ln12_2_fu_478_p2 = (or_ln12_fu_474_p2 | grp_fu_592_p3);

assign or_ln12_fu_474_p2 = (grp_fu_584_p3 | grp_fu_576_p3);

assign ret_39_fu_435_p2 = (zext_ln1526_fu_432_p1 - triangle_2d_same_x0_V_cast_cast_reg_701);

assign ret_40_fu_453_p1 = rhs_cast_reg_696;

assign ret_41_fu_405_p2 = (zext_ln1526_2_fu_402_p1 - triangle_2d_same_y0_V_cast_cast_reg_691);

assign ret_43_fu_440_p2 = (zext_ln1526_fu_432_p1 - triangle_2d_same_x1_V_cast_cast_reg_681);

assign ret_44_fu_461_p1 = rhs_11_cast_reg_676;

assign ret_45_fu_414_p2 = (zext_ln1526_2_fu_402_p1 - triangle_2d_same_y1_V_cast_cast_reg_671);

assign ret_47_fu_445_p2 = (zext_ln1526_fu_432_p1 - triangle_2d_same_x2_V_cast_cast_reg_661);

assign ret_48_fu_469_p1 = rhs_14_cast_reg_656;

assign ret_49_fu_423_p2 = (zext_ln1526_2_fu_402_p1 - triangle_2d_same_y2_V_cast_cast_reg_651);

assign rhs_11_cast_fu_304_p1 = $signed(rhs_11);

assign rhs_12_cast_fu_296_p1 = $signed(rhs_12);

assign rhs_14_cast_fu_288_p1 = $signed(rhs_14);

assign rhs_15_cast_fu_280_p1 = $signed(rhs_15);

assign rhs_9_cast_fu_312_p1 = $signed(rhs_9);

assign rhs_cast_fu_320_p1 = $signed(rhs);

assign tmp_4_fu_514_p3 = y_V_reg_728_pp0_iter22_reg[32'd7];

assign tmp_fu_483_p3 = or_ln12_2_fu_478_p2[32'd17];

assign triangle_2d_same_x0_V_cast_cast_fu_324_p1 = triangle_2d_same_x0_V_cast;

assign triangle_2d_same_x1_V_cast_cast_fu_308_p1 = triangle_2d_same_x1_V_cast;

assign triangle_2d_same_x2_V_cast_cast_fu_292_p1 = triangle_2d_same_x2_V_cast;

assign triangle_2d_same_y0_V_cast_cast_fu_316_p1 = triangle_2d_same_y0_V_cast;

assign triangle_2d_same_y1_V_cast_cast_fu_300_p1 = triangle_2d_same_y1_V_cast;

assign triangle_2d_same_y2_V_cast_cast_fu_284_p1 = triangle_2d_same_y2_V_cast;

assign trunc_ln1525_fu_393_p1 = grp_fu_373_p2[7:0];

assign trunc_ln223_fu_384_p1 = grp_fu_367_p2[7:0];

assign x_V_fu_388_p2 = (trunc_ln223_fu_384_p1 + max_min_V);

assign y_V_fu_397_p2 = (trunc_ln1525_fu_393_p1 + max_min_V_3);

assign zext_ln1526_2_fu_402_p1 = y_V_reg_728;

assign zext_ln1526_fu_432_p1 = x_V_reg_722_pp0_iter20_reg;

assign zext_ln573_fu_500_p1 = i_V_fu_92;

always @ (posedge ap_clk) begin
    triangle_2d_same_y2_V_cast_cast_reg_651[8] <= 1'b0;
    triangle_2d_same_x2_V_cast_cast_reg_661[8] <= 1'b0;
    triangle_2d_same_y1_V_cast_cast_reg_671[8] <= 1'b0;
    triangle_2d_same_x1_V_cast_cast_reg_681[8] <= 1'b0;
    triangle_2d_same_y0_V_cast_cast_reg_691[8] <= 1'b0;
    triangle_2d_same_x0_V_cast_cast_reg_701[8] <= 1'b0;
end

endmodule //rasterization2_m_rasterization2_even_Pipeline_RAST2
