# verilog_automated_TB_test
example of automated testbench using raw txt file as simulation test vectors
