
bp_send.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d14  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000394  08004e28  08004e28  00014e28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080051bc  080051bc  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  080051bc  080051bc  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080051bc  080051bc  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080051bc  080051bc  000151bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080051c0  080051c0  000151c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  080051c4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c0  200001d4  08005398  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000394  08005398  00020394  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000201fd  2**0
                  CONTENTS, READONLY
 13 .debug_info   00004c20  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000143c  00000000  00000000  00024e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000005e8  00000000  00000000  000262a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000448  00000000  00000000  00026888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000178fd  00000000  00000000  00026cd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00006bdc  00000000  00000000  0003e5cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00083d27  00000000  00000000  000451a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002614  00000000  00000000  000c8ed0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009f  00000000  00000000  000cb4e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08004e0c 	.word	0x08004e0c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08004e0c 	.word	0x08004e0c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a8e:	f000 fb1d 	bl	80010cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a92:	f000 f87d 	bl	8000b90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a96:	f000 f915 	bl	8000cc4 <MX_GPIO_Init>
  MX_CAN_Init();
 8000a9a:	f000 f8bf 	bl	8000c1c <MX_CAN_Init>
  /* USER CODE BEGIN 2 */
  HAL_CAN_Start(&hcan);
 8000a9e:	4836      	ldr	r0, [pc, #216]	; (8000b78 <main+0xf0>)
 8000aa0:	f000 fd5e 	bl	8001560 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000aa4:	2102      	movs	r1, #2
 8000aa6:	4834      	ldr	r0, [pc, #208]	; (8000b78 <main+0xf0>)
 8000aa8:	f000 fe6d 	bl	8001786 <HAL_CAN_ActivateNotification>
//  HAL_Delay(100);
//  HAL_Delay(100);

  TxHeader.DLC=5;
 8000aac:	4b33      	ldr	r3, [pc, #204]	; (8000b7c <main+0xf4>)
 8000aae:	2205      	movs	r2, #5
 8000ab0:	611a      	str	r2, [r3, #16]
  TxHeader.RTR=CAN_RTR_DATA;
 8000ab2:	4b32      	ldr	r3, [pc, #200]	; (8000b7c <main+0xf4>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	60da      	str	r2, [r3, #12]
  TxHeader.IDE=CAN_ID_STD;
 8000ab8:	4b30      	ldr	r3, [pc, #192]	; (8000b7c <main+0xf4>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	609a      	str	r2, [r3, #8]
  TxHeader.ExtId=0x0;
 8000abe:	4b2f      	ldr	r3, [pc, #188]	; (8000b7c <main+0xf4>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	605a      	str	r2, [r3, #4]
  TxHeader.StdId=0x0AA;
 8000ac4:	4b2d      	ldr	r3, [pc, #180]	; (8000b7c <main+0xf4>)
 8000ac6:	22aa      	movs	r2, #170	; 0xaa
 8000ac8:	601a      	str	r2, [r3, #0]
  TxHeader.TransmitGlobalTime=DISABLE;
 8000aca:	4b2c      	ldr	r3, [pc, #176]	; (8000b7c <main+0xf4>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	751a      	strb	r2, [r3, #20]
  Switch_Flag = 1;
 8000ad0:	4b2b      	ldr	r3, [pc, #172]	; (8000b80 <main+0xf8>)
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	601a      	str	r2, [r3, #0]

  TxData[0] = 10;
 8000ad6:	4b2b      	ldr	r3, [pc, #172]	; (8000b84 <main+0xfc>)
 8000ad8:	220a      	movs	r2, #10
 8000ada:	701a      	strb	r2, [r3, #0]
  TxData[1] = 20;
 8000adc:	4b29      	ldr	r3, [pc, #164]	; (8000b84 <main+0xfc>)
 8000ade:	2214      	movs	r2, #20
 8000ae0:	705a      	strb	r2, [r3, #1]
  TxData[2] = 30;
 8000ae2:	4b28      	ldr	r3, [pc, #160]	; (8000b84 <main+0xfc>)
 8000ae4:	221e      	movs	r2, #30
 8000ae6:	709a      	strb	r2, [r3, #2]
  TxData[3] = 40;
 8000ae8:	4b26      	ldr	r3, [pc, #152]	; (8000b84 <main+0xfc>)
 8000aea:	2228      	movs	r2, #40	; 0x28
 8000aec:	70da      	strb	r2, [r3, #3]
  TxData[4] = 55;
 8000aee:	4b25      	ldr	r3, [pc, #148]	; (8000b84 <main+0xfc>)
 8000af0:	2237      	movs	r2, #55	; 0x37
 8000af2:	711a      	strb	r2, [r3, #4]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 if(Switch_Flag == 1){
 8000af4:	4b22      	ldr	r3, [pc, #136]	; (8000b80 <main+0xf8>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	2b01      	cmp	r3, #1
 8000afa:	d1fb      	bne.n	8000af4 <main+0x6c>
  		  if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailBox) != HAL_OK)
 8000afc:	4b22      	ldr	r3, [pc, #136]	; (8000b88 <main+0x100>)
 8000afe:	4a21      	ldr	r2, [pc, #132]	; (8000b84 <main+0xfc>)
 8000b00:	491e      	ldr	r1, [pc, #120]	; (8000b7c <main+0xf4>)
 8000b02:	481d      	ldr	r0, [pc, #116]	; (8000b78 <main+0xf0>)
 8000b04:	f000 fd70 	bl	80015e8 <HAL_CAN_AddTxMessage>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <main+0x8a>
  			Error_Handler();
 8000b0e:	f000 f931 	bl	8000d74 <Error_Handler>
  		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000b12:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b16:	481d      	ldr	r0, [pc, #116]	; (8000b8c <main+0x104>)
 8000b18:	f001 f8da 	bl	8001cd0 <HAL_GPIO_TogglePin>
  		HAL_Delay(1000);
 8000b1c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b20:	f000 fb36 	bl	8001190 <HAL_Delay>

  		for(int i = 0; i < 4; i++) {
 8000b24:	2300      	movs	r3, #0
 8000b26:	607b      	str	r3, [r7, #4]
 8000b28:	e022      	b.n	8000b70 <main+0xe8>
  			TxData[i] = TxData[i] + 10;
 8000b2a:	4a16      	ldr	r2, [pc, #88]	; (8000b84 <main+0xfc>)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	4413      	add	r3, r2
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	330a      	adds	r3, #10
 8000b34:	b2d9      	uxtb	r1, r3
 8000b36:	4a13      	ldr	r2, [pc, #76]	; (8000b84 <main+0xfc>)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	4413      	add	r3, r2
 8000b3c:	460a      	mov	r2, r1
 8000b3e:	701a      	strb	r2, [r3, #0]

  			if(TxData[i] >= 250) {
 8000b40:	4a10      	ldr	r2, [pc, #64]	; (8000b84 <main+0xfc>)
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	4413      	add	r3, r2
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	2bf9      	cmp	r3, #249	; 0xf9
 8000b4a:	d90e      	bls.n	8000b6a <main+0xe2>
  				TxData[0] = 10;
 8000b4c:	4b0d      	ldr	r3, [pc, #52]	; (8000b84 <main+0xfc>)
 8000b4e:	220a      	movs	r2, #10
 8000b50:	701a      	strb	r2, [r3, #0]
  				TxData[1] = 20;
 8000b52:	4b0c      	ldr	r3, [pc, #48]	; (8000b84 <main+0xfc>)
 8000b54:	2214      	movs	r2, #20
 8000b56:	705a      	strb	r2, [r3, #1]
  				TxData[2] = 30;
 8000b58:	4b0a      	ldr	r3, [pc, #40]	; (8000b84 <main+0xfc>)
 8000b5a:	221e      	movs	r2, #30
 8000b5c:	709a      	strb	r2, [r3, #2]
  				TxData[3] = 40;
 8000b5e:	4b09      	ldr	r3, [pc, #36]	; (8000b84 <main+0xfc>)
 8000b60:	2228      	movs	r2, #40	; 0x28
 8000b62:	70da      	strb	r2, [r3, #3]
  				TxData[4] = 55;
 8000b64:	4b07      	ldr	r3, [pc, #28]	; (8000b84 <main+0xfc>)
 8000b66:	2237      	movs	r2, #55	; 0x37
 8000b68:	711a      	strb	r2, [r3, #4]
  		for(int i = 0; i < 4; i++) {
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	3301      	adds	r3, #1
 8000b6e:	607b      	str	r3, [r7, #4]
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	2b03      	cmp	r3, #3
 8000b74:	ddd9      	ble.n	8000b2a <main+0xa2>
	 if(Switch_Flag == 1){
 8000b76:	e7bd      	b.n	8000af4 <main+0x6c>
 8000b78:	200001f0 	.word	0x200001f0
 8000b7c:	2000021c 	.word	0x2000021c
 8000b80:	20000218 	.word	0x20000218
 8000b84:	20000234 	.word	0x20000234
 8000b88:	2000023c 	.word	0x2000023c
 8000b8c:	40011000 	.word	0x40011000

08000b90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b090      	sub	sp, #64	; 0x40
 8000b94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b96:	f107 0318 	add.w	r3, r7, #24
 8000b9a:	2228      	movs	r2, #40	; 0x28
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f002 f9f1 	bl	8002f86 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ba4:	1d3b      	adds	r3, r7, #4
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	601a      	str	r2, [r3, #0]
 8000baa:	605a      	str	r2, [r3, #4]
 8000bac:	609a      	str	r2, [r3, #8]
 8000bae:	60da      	str	r2, [r3, #12]
 8000bb0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000bb6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000bba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bc4:	2302      	movs	r3, #2
 8000bc6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000bc8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000bcc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000bce:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000bd2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bd4:	f107 0318 	add.w	r3, r7, #24
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f001 f893 	bl	8001d04 <HAL_RCC_OscConfig>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d001      	beq.n	8000be8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000be4:	f000 f8c6 	bl	8000d74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000be8:	230f      	movs	r3, #15
 8000bea:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bec:	2302      	movs	r3, #2
 8000bee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000bf4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000bf8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000bfe:	1d3b      	adds	r3, r7, #4
 8000c00:	2102      	movs	r1, #2
 8000c02:	4618      	mov	r0, r3
 8000c04:	f001 fb00 	bl	8002208 <HAL_RCC_ClockConfig>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000c0e:	f000 f8b1 	bl	8000d74 <Error_Handler>
  }
}
 8000c12:	bf00      	nop
 8000c14:	3740      	adds	r7, #64	; 0x40
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
	...

08000c1c <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b08a      	sub	sp, #40	; 0x28
 8000c20:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000c22:	4b26      	ldr	r3, [pc, #152]	; (8000cbc <MX_CAN_Init+0xa0>)
 8000c24:	4a26      	ldr	r2, [pc, #152]	; (8000cc0 <MX_CAN_Init+0xa4>)
 8000c26:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 18;
 8000c28:	4b24      	ldr	r3, [pc, #144]	; (8000cbc <MX_CAN_Init+0xa0>)
 8000c2a:	2212      	movs	r2, #18
 8000c2c:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000c2e:	4b23      	ldr	r3, [pc, #140]	; (8000cbc <MX_CAN_Init+0xa0>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000c34:	4b21      	ldr	r3, [pc, #132]	; (8000cbc <MX_CAN_Init+0xa0>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000c3a:	4b20      	ldr	r3, [pc, #128]	; (8000cbc <MX_CAN_Init+0xa0>)
 8000c3c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000c40:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000c42:	4b1e      	ldr	r3, [pc, #120]	; (8000cbc <MX_CAN_Init+0xa0>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000c48:	4b1c      	ldr	r3, [pc, #112]	; (8000cbc <MX_CAN_Init+0xa0>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000c4e:	4b1b      	ldr	r3, [pc, #108]	; (8000cbc <MX_CAN_Init+0xa0>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000c54:	4b19      	ldr	r3, [pc, #100]	; (8000cbc <MX_CAN_Init+0xa0>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000c5a:	4b18      	ldr	r3, [pc, #96]	; (8000cbc <MX_CAN_Init+0xa0>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000c60:	4b16      	ldr	r3, [pc, #88]	; (8000cbc <MX_CAN_Init+0xa0>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000c66:	4b15      	ldr	r3, [pc, #84]	; (8000cbc <MX_CAN_Init+0xa0>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000c6c:	4813      	ldr	r0, [pc, #76]	; (8000cbc <MX_CAN_Init+0xa0>)
 8000c6e:	f000 fab3 	bl	80011d8 <HAL_CAN_Init>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d001      	beq.n	8000c7c <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000c78:	f000 f87c 	bl	8000d74 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  CAN_FilterTypeDef canFilterConfig;
    canFilterConfig.FilterActivation=CAN_FILTER_ENABLE;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	623b      	str	r3, [r7, #32]
    canFilterConfig.SlaveStartFilterBank=14;
 8000c80:	230e      	movs	r3, #14
 8000c82:	627b      	str	r3, [r7, #36]	; 0x24
    canFilterConfig.FilterBank=2;
 8000c84:	2302      	movs	r3, #2
 8000c86:	617b      	str	r3, [r7, #20]
    canFilterConfig.FilterFIFOAssignment=CAN_RX_FIFO0;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	613b      	str	r3, [r7, #16]
    canFilterConfig.FilterScale=CAN_FILTERSCALE_32BIT;
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	61fb      	str	r3, [r7, #28]
    canFilterConfig.FilterMode=CAN_FILTERMODE_IDMASK;
 8000c90:	2300      	movs	r3, #0
 8000c92:	61bb      	str	r3, [r7, #24]
    canFilterConfig.FilterMaskIdLow=0x0000;
 8000c94:	2300      	movs	r3, #0
 8000c96:	60fb      	str	r3, [r7, #12]
    canFilterConfig.FilterMaskIdHigh=0xFF00;
 8000c98:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8000c9c:	60bb      	str	r3, [r7, #8]
    canFilterConfig.FilterIdLow=0x0000;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	607b      	str	r3, [r7, #4]
    canFilterConfig.FilterIdHigh=0x1500;
 8000ca2:	f44f 53a8 	mov.w	r3, #5376	; 0x1500
 8000ca6:	603b      	str	r3, [r7, #0]
    HAL_CAN_ConfigFilter(&hcan, &canFilterConfig);
 8000ca8:	463b      	mov	r3, r7
 8000caa:	4619      	mov	r1, r3
 8000cac:	4803      	ldr	r0, [pc, #12]	; (8000cbc <MX_CAN_Init+0xa0>)
 8000cae:	f000 fb8e 	bl	80013ce <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN_Init 2 */

}
 8000cb2:	bf00      	nop
 8000cb4:	3728      	adds	r7, #40	; 0x28
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	200001f0 	.word	0x200001f0
 8000cc0:	40006400 	.word	0x40006400

08000cc4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b088      	sub	sp, #32
 8000cc8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cca:	f107 0310 	add.w	r3, r7, #16
 8000cce:	2200      	movs	r2, #0
 8000cd0:	601a      	str	r2, [r3, #0]
 8000cd2:	605a      	str	r2, [r3, #4]
 8000cd4:	609a      	str	r2, [r3, #8]
 8000cd6:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cd8:	4b24      	ldr	r3, [pc, #144]	; (8000d6c <MX_GPIO_Init+0xa8>)
 8000cda:	699b      	ldr	r3, [r3, #24]
 8000cdc:	4a23      	ldr	r2, [pc, #140]	; (8000d6c <MX_GPIO_Init+0xa8>)
 8000cde:	f043 0310 	orr.w	r3, r3, #16
 8000ce2:	6193      	str	r3, [r2, #24]
 8000ce4:	4b21      	ldr	r3, [pc, #132]	; (8000d6c <MX_GPIO_Init+0xa8>)
 8000ce6:	699b      	ldr	r3, [r3, #24]
 8000ce8:	f003 0310 	and.w	r3, r3, #16
 8000cec:	60fb      	str	r3, [r7, #12]
 8000cee:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cf0:	4b1e      	ldr	r3, [pc, #120]	; (8000d6c <MX_GPIO_Init+0xa8>)
 8000cf2:	699b      	ldr	r3, [r3, #24]
 8000cf4:	4a1d      	ldr	r2, [pc, #116]	; (8000d6c <MX_GPIO_Init+0xa8>)
 8000cf6:	f043 0320 	orr.w	r3, r3, #32
 8000cfa:	6193      	str	r3, [r2, #24]
 8000cfc:	4b1b      	ldr	r3, [pc, #108]	; (8000d6c <MX_GPIO_Init+0xa8>)
 8000cfe:	699b      	ldr	r3, [r3, #24]
 8000d00:	f003 0320 	and.w	r3, r3, #32
 8000d04:	60bb      	str	r3, [r7, #8]
 8000d06:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d08:	4b18      	ldr	r3, [pc, #96]	; (8000d6c <MX_GPIO_Init+0xa8>)
 8000d0a:	699b      	ldr	r3, [r3, #24]
 8000d0c:	4a17      	ldr	r2, [pc, #92]	; (8000d6c <MX_GPIO_Init+0xa8>)
 8000d0e:	f043 0304 	orr.w	r3, r3, #4
 8000d12:	6193      	str	r3, [r2, #24]
 8000d14:	4b15      	ldr	r3, [pc, #84]	; (8000d6c <MX_GPIO_Init+0xa8>)
 8000d16:	699b      	ldr	r3, [r3, #24]
 8000d18:	f003 0304 	and.w	r3, r3, #4
 8000d1c:	607b      	str	r3, [r7, #4]
 8000d1e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d20:	4b12      	ldr	r3, [pc, #72]	; (8000d6c <MX_GPIO_Init+0xa8>)
 8000d22:	699b      	ldr	r3, [r3, #24]
 8000d24:	4a11      	ldr	r2, [pc, #68]	; (8000d6c <MX_GPIO_Init+0xa8>)
 8000d26:	f043 0308 	orr.w	r3, r3, #8
 8000d2a:	6193      	str	r3, [r2, #24]
 8000d2c:	4b0f      	ldr	r3, [pc, #60]	; (8000d6c <MX_GPIO_Init+0xa8>)
 8000d2e:	699b      	ldr	r3, [r3, #24]
 8000d30:	f003 0308 	and.w	r3, r3, #8
 8000d34:	603b      	str	r3, [r7, #0]
 8000d36:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000d38:	2200      	movs	r2, #0
 8000d3a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d3e:	480c      	ldr	r0, [pc, #48]	; (8000d70 <MX_GPIO_Init+0xac>)
 8000d40:	f000 ffae 	bl	8001ca0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000d44:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d48:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d52:	2302      	movs	r3, #2
 8000d54:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d56:	f107 0310 	add.w	r3, r7, #16
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	4804      	ldr	r0, [pc, #16]	; (8000d70 <MX_GPIO_Init+0xac>)
 8000d5e:	f000 fe1b 	bl	8001998 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d62:	bf00      	nop
 8000d64:	3720      	adds	r7, #32
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	40021000 	.word	0x40021000
 8000d70:	40011000 	.word	0x40011000

08000d74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d78:	b672      	cpsid	i
}
 8000d7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d7c:	e7fe      	b.n	8000d7c <Error_Handler+0x8>
	...

08000d80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b085      	sub	sp, #20
 8000d84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d86:	4b15      	ldr	r3, [pc, #84]	; (8000ddc <HAL_MspInit+0x5c>)
 8000d88:	699b      	ldr	r3, [r3, #24]
 8000d8a:	4a14      	ldr	r2, [pc, #80]	; (8000ddc <HAL_MspInit+0x5c>)
 8000d8c:	f043 0301 	orr.w	r3, r3, #1
 8000d90:	6193      	str	r3, [r2, #24]
 8000d92:	4b12      	ldr	r3, [pc, #72]	; (8000ddc <HAL_MspInit+0x5c>)
 8000d94:	699b      	ldr	r3, [r3, #24]
 8000d96:	f003 0301 	and.w	r3, r3, #1
 8000d9a:	60bb      	str	r3, [r7, #8]
 8000d9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d9e:	4b0f      	ldr	r3, [pc, #60]	; (8000ddc <HAL_MspInit+0x5c>)
 8000da0:	69db      	ldr	r3, [r3, #28]
 8000da2:	4a0e      	ldr	r2, [pc, #56]	; (8000ddc <HAL_MspInit+0x5c>)
 8000da4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000da8:	61d3      	str	r3, [r2, #28]
 8000daa:	4b0c      	ldr	r3, [pc, #48]	; (8000ddc <HAL_MspInit+0x5c>)
 8000dac:	69db      	ldr	r3, [r3, #28]
 8000dae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000db2:	607b      	str	r3, [r7, #4]
 8000db4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000db6:	4b0a      	ldr	r3, [pc, #40]	; (8000de0 <HAL_MspInit+0x60>)
 8000db8:	685b      	ldr	r3, [r3, #4]
 8000dba:	60fb      	str	r3, [r7, #12]
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000dc2:	60fb      	str	r3, [r7, #12]
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000dca:	60fb      	str	r3, [r7, #12]
 8000dcc:	4a04      	ldr	r2, [pc, #16]	; (8000de0 <HAL_MspInit+0x60>)
 8000dce:	68fb      	ldr	r3, [r7, #12]
 8000dd0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dd2:	bf00      	nop
 8000dd4:	3714      	adds	r7, #20
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bc80      	pop	{r7}
 8000dda:	4770      	bx	lr
 8000ddc:	40021000 	.word	0x40021000
 8000de0:	40010000 	.word	0x40010000

08000de4 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b08a      	sub	sp, #40	; 0x28
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dec:	f107 0314 	add.w	r3, r7, #20
 8000df0:	2200      	movs	r2, #0
 8000df2:	601a      	str	r2, [r3, #0]
 8000df4:	605a      	str	r2, [r3, #4]
 8000df6:	609a      	str	r2, [r3, #8]
 8000df8:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	4a25      	ldr	r2, [pc, #148]	; (8000e94 <HAL_CAN_MspInit+0xb0>)
 8000e00:	4293      	cmp	r3, r2
 8000e02:	d143      	bne.n	8000e8c <HAL_CAN_MspInit+0xa8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000e04:	4b24      	ldr	r3, [pc, #144]	; (8000e98 <HAL_CAN_MspInit+0xb4>)
 8000e06:	69db      	ldr	r3, [r3, #28]
 8000e08:	4a23      	ldr	r2, [pc, #140]	; (8000e98 <HAL_CAN_MspInit+0xb4>)
 8000e0a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000e0e:	61d3      	str	r3, [r2, #28]
 8000e10:	4b21      	ldr	r3, [pc, #132]	; (8000e98 <HAL_CAN_MspInit+0xb4>)
 8000e12:	69db      	ldr	r3, [r3, #28]
 8000e14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e18:	613b      	str	r3, [r7, #16]
 8000e1a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e1c:	4b1e      	ldr	r3, [pc, #120]	; (8000e98 <HAL_CAN_MspInit+0xb4>)
 8000e1e:	699b      	ldr	r3, [r3, #24]
 8000e20:	4a1d      	ldr	r2, [pc, #116]	; (8000e98 <HAL_CAN_MspInit+0xb4>)
 8000e22:	f043 0308 	orr.w	r3, r3, #8
 8000e26:	6193      	str	r3, [r2, #24]
 8000e28:	4b1b      	ldr	r3, [pc, #108]	; (8000e98 <HAL_CAN_MspInit+0xb4>)
 8000e2a:	699b      	ldr	r3, [r3, #24]
 8000e2c:	f003 0308 	and.w	r3, r3, #8
 8000e30:	60fb      	str	r3, [r7, #12]
 8000e32:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000e34:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e42:	f107 0314 	add.w	r3, r7, #20
 8000e46:	4619      	mov	r1, r3
 8000e48:	4814      	ldr	r0, [pc, #80]	; (8000e9c <HAL_CAN_MspInit+0xb8>)
 8000e4a:	f000 fda5 	bl	8001998 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000e4e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e54:	2302      	movs	r3, #2
 8000e56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e58:	2303      	movs	r3, #3
 8000e5a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e5c:	f107 0314 	add.w	r3, r7, #20
 8000e60:	4619      	mov	r1, r3
 8000e62:	480e      	ldr	r0, [pc, #56]	; (8000e9c <HAL_CAN_MspInit+0xb8>)
 8000e64:	f000 fd98 	bl	8001998 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 8000e68:	4b0d      	ldr	r3, [pc, #52]	; (8000ea0 <HAL_CAN_MspInit+0xbc>)
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	627b      	str	r3, [r7, #36]	; 0x24
 8000e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e70:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8000e74:	627b      	str	r3, [r7, #36]	; 0x24
 8000e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e78:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000e7c:	627b      	str	r3, [r7, #36]	; 0x24
 8000e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e84:	627b      	str	r3, [r7, #36]	; 0x24
 8000e86:	4a06      	ldr	r2, [pc, #24]	; (8000ea0 <HAL_CAN_MspInit+0xbc>)
 8000e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e8a:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8000e8c:	bf00      	nop
 8000e8e:	3728      	adds	r7, #40	; 0x28
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	40006400 	.word	0x40006400
 8000e98:	40021000 	.word	0x40021000
 8000e9c:	40010c00 	.word	0x40010c00
 8000ea0:	40010000 	.word	0x40010000

08000ea4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ea8:	e7fe      	b.n	8000ea8 <NMI_Handler+0x4>

08000eaa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000eaa:	b480      	push	{r7}
 8000eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eae:	e7fe      	b.n	8000eae <HardFault_Handler+0x4>

08000eb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000eb4:	e7fe      	b.n	8000eb4 <MemManage_Handler+0x4>

08000eb6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000eb6:	b480      	push	{r7}
 8000eb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000eba:	e7fe      	b.n	8000eba <BusFault_Handler+0x4>

08000ebc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ec0:	e7fe      	b.n	8000ec0 <UsageFault_Handler+0x4>

08000ec2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ec2:	b480      	push	{r7}
 8000ec4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ec6:	bf00      	nop
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bc80      	pop	{r7}
 8000ecc:	4770      	bx	lr

08000ece <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ece:	b480      	push	{r7}
 8000ed0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ed2:	bf00      	nop
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bc80      	pop	{r7}
 8000ed8:	4770      	bx	lr

08000eda <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000eda:	b480      	push	{r7}
 8000edc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ede:	bf00      	nop
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bc80      	pop	{r7}
 8000ee4:	4770      	bx	lr

08000ee6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ee6:	b580      	push	{r7, lr}
 8000ee8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000eea:	f000 f935 	bl	8001158 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000eee:	bf00      	nop
 8000ef0:	bd80      	pop	{r7, pc}

08000ef2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000ef2:	b480      	push	{r7}
 8000ef4:	af00      	add	r7, sp, #0
  return 1;
 8000ef6:	2301      	movs	r3, #1
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bc80      	pop	{r7}
 8000efe:	4770      	bx	lr

08000f00 <_kill>:

int _kill(int pid, int sig)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
 8000f08:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000f0a:	f002 f88f 	bl	800302c <__errno>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2216      	movs	r2, #22
 8000f12:	601a      	str	r2, [r3, #0]
  return -1;
 8000f14:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	3708      	adds	r7, #8
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <_exit>:

void _exit (int status)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000f28:	f04f 31ff 	mov.w	r1, #4294967295
 8000f2c:	6878      	ldr	r0, [r7, #4]
 8000f2e:	f7ff ffe7 	bl	8000f00 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000f32:	e7fe      	b.n	8000f32 <_exit+0x12>

08000f34 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b086      	sub	sp, #24
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	60f8      	str	r0, [r7, #12]
 8000f3c:	60b9      	str	r1, [r7, #8]
 8000f3e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f40:	2300      	movs	r3, #0
 8000f42:	617b      	str	r3, [r7, #20]
 8000f44:	e00a      	b.n	8000f5c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f46:	f3af 8000 	nop.w
 8000f4a:	4601      	mov	r1, r0
 8000f4c:	68bb      	ldr	r3, [r7, #8]
 8000f4e:	1c5a      	adds	r2, r3, #1
 8000f50:	60ba      	str	r2, [r7, #8]
 8000f52:	b2ca      	uxtb	r2, r1
 8000f54:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	3301      	adds	r3, #1
 8000f5a:	617b      	str	r3, [r7, #20]
 8000f5c:	697a      	ldr	r2, [r7, #20]
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	429a      	cmp	r2, r3
 8000f62:	dbf0      	blt.n	8000f46 <_read+0x12>
  }

  return len;
 8000f64:	687b      	ldr	r3, [r7, #4]
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	3718      	adds	r7, #24
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}

08000f6e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f6e:	b580      	push	{r7, lr}
 8000f70:	b086      	sub	sp, #24
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	60f8      	str	r0, [r7, #12]
 8000f76:	60b9      	str	r1, [r7, #8]
 8000f78:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	617b      	str	r3, [r7, #20]
 8000f7e:	e009      	b.n	8000f94 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f80:	68bb      	ldr	r3, [r7, #8]
 8000f82:	1c5a      	adds	r2, r3, #1
 8000f84:	60ba      	str	r2, [r7, #8]
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f8e:	697b      	ldr	r3, [r7, #20]
 8000f90:	3301      	adds	r3, #1
 8000f92:	617b      	str	r3, [r7, #20]
 8000f94:	697a      	ldr	r2, [r7, #20]
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	dbf1      	blt.n	8000f80 <_write+0x12>
  }
  return len;
 8000f9c:	687b      	ldr	r3, [r7, #4]
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	3718      	adds	r7, #24
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}

08000fa6 <_close>:

int _close(int file)
{
 8000fa6:	b480      	push	{r7}
 8000fa8:	b083      	sub	sp, #12
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000fae:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	370c      	adds	r7, #12
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bc80      	pop	{r7}
 8000fba:	4770      	bx	lr

08000fbc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b083      	sub	sp, #12
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
 8000fc4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000fc6:	683b      	ldr	r3, [r7, #0]
 8000fc8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000fcc:	605a      	str	r2, [r3, #4]
  return 0;
 8000fce:	2300      	movs	r3, #0
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	370c      	adds	r7, #12
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bc80      	pop	{r7}
 8000fd8:	4770      	bx	lr

08000fda <_isatty>:

int _isatty(int file)
{
 8000fda:	b480      	push	{r7}
 8000fdc:	b083      	sub	sp, #12
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000fe2:	2301      	movs	r3, #1
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	370c      	adds	r7, #12
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bc80      	pop	{r7}
 8000fec:	4770      	bx	lr

08000fee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fee:	b480      	push	{r7}
 8000ff0:	b085      	sub	sp, #20
 8000ff2:	af00      	add	r7, sp, #0
 8000ff4:	60f8      	str	r0, [r7, #12]
 8000ff6:	60b9      	str	r1, [r7, #8]
 8000ff8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ffa:	2300      	movs	r3, #0
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	3714      	adds	r7, #20
 8001000:	46bd      	mov	sp, r7
 8001002:	bc80      	pop	{r7}
 8001004:	4770      	bx	lr
	...

08001008 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b086      	sub	sp, #24
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001010:	4a14      	ldr	r2, [pc, #80]	; (8001064 <_sbrk+0x5c>)
 8001012:	4b15      	ldr	r3, [pc, #84]	; (8001068 <_sbrk+0x60>)
 8001014:	1ad3      	subs	r3, r2, r3
 8001016:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001018:	697b      	ldr	r3, [r7, #20]
 800101a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800101c:	4b13      	ldr	r3, [pc, #76]	; (800106c <_sbrk+0x64>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d102      	bne.n	800102a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001024:	4b11      	ldr	r3, [pc, #68]	; (800106c <_sbrk+0x64>)
 8001026:	4a12      	ldr	r2, [pc, #72]	; (8001070 <_sbrk+0x68>)
 8001028:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800102a:	4b10      	ldr	r3, [pc, #64]	; (800106c <_sbrk+0x64>)
 800102c:	681a      	ldr	r2, [r3, #0]
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	4413      	add	r3, r2
 8001032:	693a      	ldr	r2, [r7, #16]
 8001034:	429a      	cmp	r2, r3
 8001036:	d207      	bcs.n	8001048 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001038:	f001 fff8 	bl	800302c <__errno>
 800103c:	4603      	mov	r3, r0
 800103e:	220c      	movs	r2, #12
 8001040:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001042:	f04f 33ff 	mov.w	r3, #4294967295
 8001046:	e009      	b.n	800105c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001048:	4b08      	ldr	r3, [pc, #32]	; (800106c <_sbrk+0x64>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800104e:	4b07      	ldr	r3, [pc, #28]	; (800106c <_sbrk+0x64>)
 8001050:	681a      	ldr	r2, [r3, #0]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	4413      	add	r3, r2
 8001056:	4a05      	ldr	r2, [pc, #20]	; (800106c <_sbrk+0x64>)
 8001058:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800105a:	68fb      	ldr	r3, [r7, #12]
}
 800105c:	4618      	mov	r0, r3
 800105e:	3718      	adds	r7, #24
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	20005000 	.word	0x20005000
 8001068:	00000400 	.word	0x00000400
 800106c:	20000240 	.word	0x20000240
 8001070:	20000398 	.word	0x20000398

08001074 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001078:	bf00      	nop
 800107a:	46bd      	mov	sp, r7
 800107c:	bc80      	pop	{r7}
 800107e:	4770      	bx	lr

08001080 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001080:	f7ff fff8 	bl	8001074 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001084:	480b      	ldr	r0, [pc, #44]	; (80010b4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001086:	490c      	ldr	r1, [pc, #48]	; (80010b8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001088:	4a0c      	ldr	r2, [pc, #48]	; (80010bc <LoopFillZerobss+0x16>)
  movs r3, #0
 800108a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800108c:	e002      	b.n	8001094 <LoopCopyDataInit>

0800108e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800108e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001090:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001092:	3304      	adds	r3, #4

08001094 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001094:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001096:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001098:	d3f9      	bcc.n	800108e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800109a:	4a09      	ldr	r2, [pc, #36]	; (80010c0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800109c:	4c09      	ldr	r4, [pc, #36]	; (80010c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800109e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010a0:	e001      	b.n	80010a6 <LoopFillZerobss>

080010a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010a4:	3204      	adds	r2, #4

080010a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010a8:	d3fb      	bcc.n	80010a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010aa:	f001 ffc5 	bl	8003038 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010ae:	f7ff fceb 	bl	8000a88 <main>
  bx lr
 80010b2:	4770      	bx	lr
  ldr r0, =_sdata
 80010b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010b8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80010bc:	080051c4 	.word	0x080051c4
  ldr r2, =_sbss
 80010c0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80010c4:	20000394 	.word	0x20000394

080010c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010c8:	e7fe      	b.n	80010c8 <ADC1_2_IRQHandler>
	...

080010cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010d0:	4b08      	ldr	r3, [pc, #32]	; (80010f4 <HAL_Init+0x28>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	4a07      	ldr	r2, [pc, #28]	; (80010f4 <HAL_Init+0x28>)
 80010d6:	f043 0310 	orr.w	r3, r3, #16
 80010da:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010dc:	2003      	movs	r0, #3
 80010de:	f000 fc27 	bl	8001930 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010e2:	200f      	movs	r0, #15
 80010e4:	f000 f808 	bl	80010f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010e8:	f7ff fe4a 	bl	8000d80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010ec:	2300      	movs	r3, #0
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	40022000 	.word	0x40022000

080010f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001100:	4b12      	ldr	r3, [pc, #72]	; (800114c <HAL_InitTick+0x54>)
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	4b12      	ldr	r3, [pc, #72]	; (8001150 <HAL_InitTick+0x58>)
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	4619      	mov	r1, r3
 800110a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800110e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001112:	fbb2 f3f3 	udiv	r3, r2, r3
 8001116:	4618      	mov	r0, r3
 8001118:	f000 fc31 	bl	800197e <HAL_SYSTICK_Config>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001122:	2301      	movs	r3, #1
 8001124:	e00e      	b.n	8001144 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	2b0f      	cmp	r3, #15
 800112a:	d80a      	bhi.n	8001142 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800112c:	2200      	movs	r2, #0
 800112e:	6879      	ldr	r1, [r7, #4]
 8001130:	f04f 30ff 	mov.w	r0, #4294967295
 8001134:	f000 fc07 	bl	8001946 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001138:	4a06      	ldr	r2, [pc, #24]	; (8001154 <HAL_InitTick+0x5c>)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800113e:	2300      	movs	r3, #0
 8001140:	e000      	b.n	8001144 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001142:	2301      	movs	r3, #1
}
 8001144:	4618      	mov	r0, r3
 8001146:	3708      	adds	r7, #8
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	20000000 	.word	0x20000000
 8001150:	20000008 	.word	0x20000008
 8001154:	20000004 	.word	0x20000004

08001158 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800115c:	4b05      	ldr	r3, [pc, #20]	; (8001174 <HAL_IncTick+0x1c>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	461a      	mov	r2, r3
 8001162:	4b05      	ldr	r3, [pc, #20]	; (8001178 <HAL_IncTick+0x20>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4413      	add	r3, r2
 8001168:	4a03      	ldr	r2, [pc, #12]	; (8001178 <HAL_IncTick+0x20>)
 800116a:	6013      	str	r3, [r2, #0]
}
 800116c:	bf00      	nop
 800116e:	46bd      	mov	sp, r7
 8001170:	bc80      	pop	{r7}
 8001172:	4770      	bx	lr
 8001174:	20000008 	.word	0x20000008
 8001178:	20000244 	.word	0x20000244

0800117c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  return uwTick;
 8001180:	4b02      	ldr	r3, [pc, #8]	; (800118c <HAL_GetTick+0x10>)
 8001182:	681b      	ldr	r3, [r3, #0]
}
 8001184:	4618      	mov	r0, r3
 8001186:	46bd      	mov	sp, r7
 8001188:	bc80      	pop	{r7}
 800118a:	4770      	bx	lr
 800118c:	20000244 	.word	0x20000244

08001190 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001198:	f7ff fff0 	bl	800117c <HAL_GetTick>
 800119c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011a8:	d005      	beq.n	80011b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011aa:	4b0a      	ldr	r3, [pc, #40]	; (80011d4 <HAL_Delay+0x44>)
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	461a      	mov	r2, r3
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	4413      	add	r3, r2
 80011b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011b6:	bf00      	nop
 80011b8:	f7ff ffe0 	bl	800117c <HAL_GetTick>
 80011bc:	4602      	mov	r2, r0
 80011be:	68bb      	ldr	r3, [r7, #8]
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	68fa      	ldr	r2, [r7, #12]
 80011c4:	429a      	cmp	r2, r3
 80011c6:	d8f7      	bhi.n	80011b8 <HAL_Delay+0x28>
  {
  }
}
 80011c8:	bf00      	nop
 80011ca:	bf00      	nop
 80011cc:	3710      	adds	r7, #16
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	20000008 	.word	0x20000008

080011d8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b084      	sub	sp, #16
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d101      	bne.n	80011ea <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80011e6:	2301      	movs	r3, #1
 80011e8:	e0ed      	b.n	80013c6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d102      	bne.n	80011fc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f7ff fdf4 	bl	8000de4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	681a      	ldr	r2, [r3, #0]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f042 0201 	orr.w	r2, r2, #1
 800120a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800120c:	f7ff ffb6 	bl	800117c <HAL_GetTick>
 8001210:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001212:	e012      	b.n	800123a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001214:	f7ff ffb2 	bl	800117c <HAL_GetTick>
 8001218:	4602      	mov	r2, r0
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	2b0a      	cmp	r3, #10
 8001220:	d90b      	bls.n	800123a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001226:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	2205      	movs	r2, #5
 8001232:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001236:	2301      	movs	r3, #1
 8001238:	e0c5      	b.n	80013c6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	f003 0301 	and.w	r3, r3, #1
 8001244:	2b00      	cmp	r3, #0
 8001246:	d0e5      	beq.n	8001214 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	681a      	ldr	r2, [r3, #0]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f022 0202 	bic.w	r2, r2, #2
 8001256:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001258:	f7ff ff90 	bl	800117c <HAL_GetTick>
 800125c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800125e:	e012      	b.n	8001286 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001260:	f7ff ff8c 	bl	800117c <HAL_GetTick>
 8001264:	4602      	mov	r2, r0
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	1ad3      	subs	r3, r2, r3
 800126a:	2b0a      	cmp	r3, #10
 800126c:	d90b      	bls.n	8001286 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001272:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	2205      	movs	r2, #5
 800127e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001282:	2301      	movs	r3, #1
 8001284:	e09f      	b.n	80013c6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	f003 0302 	and.w	r3, r3, #2
 8001290:	2b00      	cmp	r3, #0
 8001292:	d1e5      	bne.n	8001260 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	7e1b      	ldrb	r3, [r3, #24]
 8001298:	2b01      	cmp	r3, #1
 800129a:	d108      	bne.n	80012ae <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80012aa:	601a      	str	r2, [r3, #0]
 80012ac:	e007      	b.n	80012be <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	681a      	ldr	r2, [r3, #0]
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80012bc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	7e5b      	ldrb	r3, [r3, #25]
 80012c2:	2b01      	cmp	r3, #1
 80012c4:	d108      	bne.n	80012d8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	681a      	ldr	r2, [r3, #0]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80012d4:	601a      	str	r2, [r3, #0]
 80012d6:	e007      	b.n	80012e8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	681a      	ldr	r2, [r3, #0]
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80012e6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	7e9b      	ldrb	r3, [r3, #26]
 80012ec:	2b01      	cmp	r3, #1
 80012ee:	d108      	bne.n	8001302 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f042 0220 	orr.w	r2, r2, #32
 80012fe:	601a      	str	r2, [r3, #0]
 8001300:	e007      	b.n	8001312 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f022 0220 	bic.w	r2, r2, #32
 8001310:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	7edb      	ldrb	r3, [r3, #27]
 8001316:	2b01      	cmp	r3, #1
 8001318:	d108      	bne.n	800132c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	681a      	ldr	r2, [r3, #0]
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f022 0210 	bic.w	r2, r2, #16
 8001328:	601a      	str	r2, [r3, #0]
 800132a:	e007      	b.n	800133c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	681a      	ldr	r2, [r3, #0]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	f042 0210 	orr.w	r2, r2, #16
 800133a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	7f1b      	ldrb	r3, [r3, #28]
 8001340:	2b01      	cmp	r3, #1
 8001342:	d108      	bne.n	8001356 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	681a      	ldr	r2, [r3, #0]
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f042 0208 	orr.w	r2, r2, #8
 8001352:	601a      	str	r2, [r3, #0]
 8001354:	e007      	b.n	8001366 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	681a      	ldr	r2, [r3, #0]
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f022 0208 	bic.w	r2, r2, #8
 8001364:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	7f5b      	ldrb	r3, [r3, #29]
 800136a:	2b01      	cmp	r3, #1
 800136c:	d108      	bne.n	8001380 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f042 0204 	orr.w	r2, r2, #4
 800137c:	601a      	str	r2, [r3, #0]
 800137e:	e007      	b.n	8001390 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	681a      	ldr	r2, [r3, #0]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f022 0204 	bic.w	r2, r2, #4
 800138e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	689a      	ldr	r2, [r3, #8]
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	68db      	ldr	r3, [r3, #12]
 8001398:	431a      	orrs	r2, r3
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	691b      	ldr	r3, [r3, #16]
 800139e:	431a      	orrs	r2, r3
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	695b      	ldr	r3, [r3, #20]
 80013a4:	ea42 0103 	orr.w	r1, r2, r3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	1e5a      	subs	r2, r3, #1
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	430a      	orrs	r2, r1
 80013b4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2200      	movs	r2, #0
 80013ba:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2201      	movs	r2, #1
 80013c0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80013c4:	2300      	movs	r3, #0
}
 80013c6:	4618      	mov	r0, r3
 80013c8:	3710      	adds	r7, #16
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}

080013ce <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80013ce:	b480      	push	{r7}
 80013d0:	b087      	sub	sp, #28
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	6078      	str	r0, [r7, #4]
 80013d6:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013e4:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80013e6:	7cfb      	ldrb	r3, [r7, #19]
 80013e8:	2b01      	cmp	r3, #1
 80013ea:	d003      	beq.n	80013f4 <HAL_CAN_ConfigFilter+0x26>
 80013ec:	7cfb      	ldrb	r3, [r7, #19]
 80013ee:	2b02      	cmp	r3, #2
 80013f0:	f040 80aa 	bne.w	8001548 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80013fa:	f043 0201 	orr.w	r2, r3, #1
 80013fe:	697b      	ldr	r3, [r7, #20]
 8001400:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	695b      	ldr	r3, [r3, #20]
 8001408:	f003 031f 	and.w	r3, r3, #31
 800140c:	2201      	movs	r2, #1
 800140e:	fa02 f303 	lsl.w	r3, r2, r3
 8001412:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	43db      	mvns	r3, r3
 800141e:	401a      	ands	r2, r3
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	69db      	ldr	r3, [r3, #28]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d123      	bne.n	8001476 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800142e:	697b      	ldr	r3, [r7, #20]
 8001430:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	43db      	mvns	r3, r3
 8001438:	401a      	ands	r2, r3
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	68db      	ldr	r3, [r3, #12]
 8001444:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800144c:	683a      	ldr	r2, [r7, #0]
 800144e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001450:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	3248      	adds	r2, #72	; 0x48
 8001456:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	689b      	ldr	r3, [r3, #8]
 800145e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800146a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800146c:	6979      	ldr	r1, [r7, #20]
 800146e:	3348      	adds	r3, #72	; 0x48
 8001470:	00db      	lsls	r3, r3, #3
 8001472:	440b      	add	r3, r1
 8001474:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	69db      	ldr	r3, [r3, #28]
 800147a:	2b01      	cmp	r3, #1
 800147c:	d122      	bne.n	80014c4 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	431a      	orrs	r2, r3
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800149a:	683a      	ldr	r2, [r7, #0]
 800149c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800149e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	3248      	adds	r2, #72	; 0x48
 80014a4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	689b      	ldr	r3, [r3, #8]
 80014ac:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	68db      	ldr	r3, [r3, #12]
 80014b2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80014b8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80014ba:	6979      	ldr	r1, [r7, #20]
 80014bc:	3348      	adds	r3, #72	; 0x48
 80014be:	00db      	lsls	r3, r3, #3
 80014c0:	440b      	add	r3, r1
 80014c2:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	699b      	ldr	r3, [r3, #24]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d109      	bne.n	80014e0 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	43db      	mvns	r3, r3
 80014d6:	401a      	ands	r2, r3
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80014de:	e007      	b.n	80014f0 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	431a      	orrs	r2, r3
 80014ea:	697b      	ldr	r3, [r7, #20]
 80014ec:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	691b      	ldr	r3, [r3, #16]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d109      	bne.n	800150c <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80014f8:	697b      	ldr	r3, [r7, #20]
 80014fa:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	43db      	mvns	r3, r3
 8001502:	401a      	ands	r2, r3
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800150a:	e007      	b.n	800151c <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	431a      	orrs	r2, r3
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	6a1b      	ldr	r3, [r3, #32]
 8001520:	2b01      	cmp	r3, #1
 8001522:	d107      	bne.n	8001534 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	431a      	orrs	r2, r3
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800153a:	f023 0201 	bic.w	r2, r3, #1
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001544:	2300      	movs	r3, #0
 8001546:	e006      	b.n	8001556 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800154c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001554:	2301      	movs	r3, #1
  }
}
 8001556:	4618      	mov	r0, r3
 8001558:	371c      	adds	r7, #28
 800155a:	46bd      	mov	sp, r7
 800155c:	bc80      	pop	{r7}
 800155e:	4770      	bx	lr

08001560 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b084      	sub	sp, #16
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800156e:	b2db      	uxtb	r3, r3
 8001570:	2b01      	cmp	r3, #1
 8001572:	d12e      	bne.n	80015d2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2202      	movs	r2, #2
 8001578:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f022 0201 	bic.w	r2, r2, #1
 800158a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800158c:	f7ff fdf6 	bl	800117c <HAL_GetTick>
 8001590:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001592:	e012      	b.n	80015ba <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001594:	f7ff fdf2 	bl	800117c <HAL_GetTick>
 8001598:	4602      	mov	r2, r0
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	2b0a      	cmp	r3, #10
 80015a0:	d90b      	bls.n	80015ba <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015a6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	2205      	movs	r2, #5
 80015b2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e012      	b.n	80015e0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	f003 0301 	and.w	r3, r3, #1
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d1e5      	bne.n	8001594 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2200      	movs	r2, #0
 80015cc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80015ce:	2300      	movs	r3, #0
 80015d0:	e006      	b.n	80015e0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015d6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
  }
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	3710      	adds	r7, #16
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}

080015e8 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b089      	sub	sp, #36	; 0x24
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	60f8      	str	r0, [r7, #12]
 80015f0:	60b9      	str	r1, [r7, #8]
 80015f2:	607a      	str	r2, [r7, #4]
 80015f4:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015fc:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	689b      	ldr	r3, [r3, #8]
 8001604:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001606:	7ffb      	ldrb	r3, [r7, #31]
 8001608:	2b01      	cmp	r3, #1
 800160a:	d003      	beq.n	8001614 <HAL_CAN_AddTxMessage+0x2c>
 800160c:	7ffb      	ldrb	r3, [r7, #31]
 800160e:	2b02      	cmp	r3, #2
 8001610:	f040 80ad 	bne.w	800176e <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001614:	69bb      	ldr	r3, [r7, #24]
 8001616:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800161a:	2b00      	cmp	r3, #0
 800161c:	d10a      	bne.n	8001634 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800161e:	69bb      	ldr	r3, [r7, #24]
 8001620:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001624:	2b00      	cmp	r3, #0
 8001626:	d105      	bne.n	8001634 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001628:	69bb      	ldr	r3, [r7, #24]
 800162a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800162e:	2b00      	cmp	r3, #0
 8001630:	f000 8095 	beq.w	800175e <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001634:	69bb      	ldr	r3, [r7, #24]
 8001636:	0e1b      	lsrs	r3, r3, #24
 8001638:	f003 0303 	and.w	r3, r3, #3
 800163c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800163e:	2201      	movs	r2, #1
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	409a      	lsls	r2, r3
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d10d      	bne.n	800166c <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001656:	68bb      	ldr	r3, [r7, #8]
 8001658:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800165a:	68f9      	ldr	r1, [r7, #12]
 800165c:	6809      	ldr	r1, [r1, #0]
 800165e:	431a      	orrs	r2, r3
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	3318      	adds	r3, #24
 8001664:	011b      	lsls	r3, r3, #4
 8001666:	440b      	add	r3, r1
 8001668:	601a      	str	r2, [r3, #0]
 800166a:	e00f      	b.n	800168c <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001672:	68bb      	ldr	r3, [r7, #8]
 8001674:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001676:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800167c:	68f9      	ldr	r1, [r7, #12]
 800167e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001680:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	3318      	adds	r3, #24
 8001686:	011b      	lsls	r3, r3, #4
 8001688:	440b      	add	r3, r1
 800168a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	6819      	ldr	r1, [r3, #0]
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	691a      	ldr	r2, [r3, #16]
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	3318      	adds	r3, #24
 8001698:	011b      	lsls	r3, r3, #4
 800169a:	440b      	add	r3, r1
 800169c:	3304      	adds	r3, #4
 800169e:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	7d1b      	ldrb	r3, [r3, #20]
 80016a4:	2b01      	cmp	r3, #1
 80016a6:	d111      	bne.n	80016cc <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	3318      	adds	r3, #24
 80016b0:	011b      	lsls	r3, r3, #4
 80016b2:	4413      	add	r3, r2
 80016b4:	3304      	adds	r3, #4
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	68fa      	ldr	r2, [r7, #12]
 80016ba:	6811      	ldr	r1, [r2, #0]
 80016bc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	3318      	adds	r3, #24
 80016c4:	011b      	lsls	r3, r3, #4
 80016c6:	440b      	add	r3, r1
 80016c8:	3304      	adds	r3, #4
 80016ca:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	3307      	adds	r3, #7
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	061a      	lsls	r2, r3, #24
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	3306      	adds	r3, #6
 80016d8:	781b      	ldrb	r3, [r3, #0]
 80016da:	041b      	lsls	r3, r3, #16
 80016dc:	431a      	orrs	r2, r3
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	3305      	adds	r3, #5
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	021b      	lsls	r3, r3, #8
 80016e6:	4313      	orrs	r3, r2
 80016e8:	687a      	ldr	r2, [r7, #4]
 80016ea:	3204      	adds	r2, #4
 80016ec:	7812      	ldrb	r2, [r2, #0]
 80016ee:	4610      	mov	r0, r2
 80016f0:	68fa      	ldr	r2, [r7, #12]
 80016f2:	6811      	ldr	r1, [r2, #0]
 80016f4:	ea43 0200 	orr.w	r2, r3, r0
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	011b      	lsls	r3, r3, #4
 80016fc:	440b      	add	r3, r1
 80016fe:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001702:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	3303      	adds	r3, #3
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	061a      	lsls	r2, r3, #24
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	3302      	adds	r3, #2
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	041b      	lsls	r3, r3, #16
 8001714:	431a      	orrs	r2, r3
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	3301      	adds	r3, #1
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	021b      	lsls	r3, r3, #8
 800171e:	4313      	orrs	r3, r2
 8001720:	687a      	ldr	r2, [r7, #4]
 8001722:	7812      	ldrb	r2, [r2, #0]
 8001724:	4610      	mov	r0, r2
 8001726:	68fa      	ldr	r2, [r7, #12]
 8001728:	6811      	ldr	r1, [r2, #0]
 800172a:	ea43 0200 	orr.w	r2, r3, r0
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	011b      	lsls	r3, r3, #4
 8001732:	440b      	add	r3, r1
 8001734:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001738:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	697b      	ldr	r3, [r7, #20]
 8001740:	3318      	adds	r3, #24
 8001742:	011b      	lsls	r3, r3, #4
 8001744:	4413      	add	r3, r2
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	68fa      	ldr	r2, [r7, #12]
 800174a:	6811      	ldr	r1, [r2, #0]
 800174c:	f043 0201 	orr.w	r2, r3, #1
 8001750:	697b      	ldr	r3, [r7, #20]
 8001752:	3318      	adds	r3, #24
 8001754:	011b      	lsls	r3, r3, #4
 8001756:	440b      	add	r3, r1
 8001758:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800175a:	2300      	movs	r3, #0
 800175c:	e00e      	b.n	800177c <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001762:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800176a:	2301      	movs	r3, #1
 800176c:	e006      	b.n	800177c <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001772:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
  }
}
 800177c:	4618      	mov	r0, r3
 800177e:	3724      	adds	r7, #36	; 0x24
 8001780:	46bd      	mov	sp, r7
 8001782:	bc80      	pop	{r7}
 8001784:	4770      	bx	lr

08001786 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001786:	b480      	push	{r7}
 8001788:	b085      	sub	sp, #20
 800178a:	af00      	add	r7, sp, #0
 800178c:	6078      	str	r0, [r7, #4]
 800178e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001796:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001798:	7bfb      	ldrb	r3, [r7, #15]
 800179a:	2b01      	cmp	r3, #1
 800179c:	d002      	beq.n	80017a4 <HAL_CAN_ActivateNotification+0x1e>
 800179e:	7bfb      	ldrb	r3, [r7, #15]
 80017a0:	2b02      	cmp	r3, #2
 80017a2:	d109      	bne.n	80017b8 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	6959      	ldr	r1, [r3, #20]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	683a      	ldr	r2, [r7, #0]
 80017b0:	430a      	orrs	r2, r1
 80017b2:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80017b4:	2300      	movs	r3, #0
 80017b6:	e006      	b.n	80017c6 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017bc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80017c4:	2301      	movs	r3, #1
  }
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3714      	adds	r7, #20
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bc80      	pop	{r7}
 80017ce:	4770      	bx	lr

080017d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b085      	sub	sp, #20
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	f003 0307 	and.w	r3, r3, #7
 80017de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017e0:	4b0c      	ldr	r3, [pc, #48]	; (8001814 <__NVIC_SetPriorityGrouping+0x44>)
 80017e2:	68db      	ldr	r3, [r3, #12]
 80017e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017e6:	68ba      	ldr	r2, [r7, #8]
 80017e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017ec:	4013      	ands	r3, r2
 80017ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017f4:	68bb      	ldr	r3, [r7, #8]
 80017f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001800:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001802:	4a04      	ldr	r2, [pc, #16]	; (8001814 <__NVIC_SetPriorityGrouping+0x44>)
 8001804:	68bb      	ldr	r3, [r7, #8]
 8001806:	60d3      	str	r3, [r2, #12]
}
 8001808:	bf00      	nop
 800180a:	3714      	adds	r7, #20
 800180c:	46bd      	mov	sp, r7
 800180e:	bc80      	pop	{r7}
 8001810:	4770      	bx	lr
 8001812:	bf00      	nop
 8001814:	e000ed00 	.word	0xe000ed00

08001818 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800181c:	4b04      	ldr	r3, [pc, #16]	; (8001830 <__NVIC_GetPriorityGrouping+0x18>)
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	0a1b      	lsrs	r3, r3, #8
 8001822:	f003 0307 	and.w	r3, r3, #7
}
 8001826:	4618      	mov	r0, r3
 8001828:	46bd      	mov	sp, r7
 800182a:	bc80      	pop	{r7}
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	e000ed00 	.word	0xe000ed00

08001834 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001834:	b480      	push	{r7}
 8001836:	b083      	sub	sp, #12
 8001838:	af00      	add	r7, sp, #0
 800183a:	4603      	mov	r3, r0
 800183c:	6039      	str	r1, [r7, #0]
 800183e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001840:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001844:	2b00      	cmp	r3, #0
 8001846:	db0a      	blt.n	800185e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	b2da      	uxtb	r2, r3
 800184c:	490c      	ldr	r1, [pc, #48]	; (8001880 <__NVIC_SetPriority+0x4c>)
 800184e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001852:	0112      	lsls	r2, r2, #4
 8001854:	b2d2      	uxtb	r2, r2
 8001856:	440b      	add	r3, r1
 8001858:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800185c:	e00a      	b.n	8001874 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	b2da      	uxtb	r2, r3
 8001862:	4908      	ldr	r1, [pc, #32]	; (8001884 <__NVIC_SetPriority+0x50>)
 8001864:	79fb      	ldrb	r3, [r7, #7]
 8001866:	f003 030f 	and.w	r3, r3, #15
 800186a:	3b04      	subs	r3, #4
 800186c:	0112      	lsls	r2, r2, #4
 800186e:	b2d2      	uxtb	r2, r2
 8001870:	440b      	add	r3, r1
 8001872:	761a      	strb	r2, [r3, #24]
}
 8001874:	bf00      	nop
 8001876:	370c      	adds	r7, #12
 8001878:	46bd      	mov	sp, r7
 800187a:	bc80      	pop	{r7}
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	e000e100 	.word	0xe000e100
 8001884:	e000ed00 	.word	0xe000ed00

08001888 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001888:	b480      	push	{r7}
 800188a:	b089      	sub	sp, #36	; 0x24
 800188c:	af00      	add	r7, sp, #0
 800188e:	60f8      	str	r0, [r7, #12]
 8001890:	60b9      	str	r1, [r7, #8]
 8001892:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	f003 0307 	and.w	r3, r3, #7
 800189a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800189c:	69fb      	ldr	r3, [r7, #28]
 800189e:	f1c3 0307 	rsb	r3, r3, #7
 80018a2:	2b04      	cmp	r3, #4
 80018a4:	bf28      	it	cs
 80018a6:	2304      	movcs	r3, #4
 80018a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	3304      	adds	r3, #4
 80018ae:	2b06      	cmp	r3, #6
 80018b0:	d902      	bls.n	80018b8 <NVIC_EncodePriority+0x30>
 80018b2:	69fb      	ldr	r3, [r7, #28]
 80018b4:	3b03      	subs	r3, #3
 80018b6:	e000      	b.n	80018ba <NVIC_EncodePriority+0x32>
 80018b8:	2300      	movs	r3, #0
 80018ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018bc:	f04f 32ff 	mov.w	r2, #4294967295
 80018c0:	69bb      	ldr	r3, [r7, #24]
 80018c2:	fa02 f303 	lsl.w	r3, r2, r3
 80018c6:	43da      	mvns	r2, r3
 80018c8:	68bb      	ldr	r3, [r7, #8]
 80018ca:	401a      	ands	r2, r3
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018d0:	f04f 31ff 	mov.w	r1, #4294967295
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	fa01 f303 	lsl.w	r3, r1, r3
 80018da:	43d9      	mvns	r1, r3
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018e0:	4313      	orrs	r3, r2
         );
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3724      	adds	r7, #36	; 0x24
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bc80      	pop	{r7}
 80018ea:	4770      	bx	lr

080018ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b082      	sub	sp, #8
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	3b01      	subs	r3, #1
 80018f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018fc:	d301      	bcc.n	8001902 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018fe:	2301      	movs	r3, #1
 8001900:	e00f      	b.n	8001922 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001902:	4a0a      	ldr	r2, [pc, #40]	; (800192c <SysTick_Config+0x40>)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	3b01      	subs	r3, #1
 8001908:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800190a:	210f      	movs	r1, #15
 800190c:	f04f 30ff 	mov.w	r0, #4294967295
 8001910:	f7ff ff90 	bl	8001834 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001914:	4b05      	ldr	r3, [pc, #20]	; (800192c <SysTick_Config+0x40>)
 8001916:	2200      	movs	r2, #0
 8001918:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800191a:	4b04      	ldr	r3, [pc, #16]	; (800192c <SysTick_Config+0x40>)
 800191c:	2207      	movs	r2, #7
 800191e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001920:	2300      	movs	r3, #0
}
 8001922:	4618      	mov	r0, r3
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	e000e010 	.word	0xe000e010

08001930 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b082      	sub	sp, #8
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001938:	6878      	ldr	r0, [r7, #4]
 800193a:	f7ff ff49 	bl	80017d0 <__NVIC_SetPriorityGrouping>
}
 800193e:	bf00      	nop
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}

08001946 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001946:	b580      	push	{r7, lr}
 8001948:	b086      	sub	sp, #24
 800194a:	af00      	add	r7, sp, #0
 800194c:	4603      	mov	r3, r0
 800194e:	60b9      	str	r1, [r7, #8]
 8001950:	607a      	str	r2, [r7, #4]
 8001952:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001954:	2300      	movs	r3, #0
 8001956:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001958:	f7ff ff5e 	bl	8001818 <__NVIC_GetPriorityGrouping>
 800195c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	68b9      	ldr	r1, [r7, #8]
 8001962:	6978      	ldr	r0, [r7, #20]
 8001964:	f7ff ff90 	bl	8001888 <NVIC_EncodePriority>
 8001968:	4602      	mov	r2, r0
 800196a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800196e:	4611      	mov	r1, r2
 8001970:	4618      	mov	r0, r3
 8001972:	f7ff ff5f 	bl	8001834 <__NVIC_SetPriority>
}
 8001976:	bf00      	nop
 8001978:	3718      	adds	r7, #24
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}

0800197e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800197e:	b580      	push	{r7, lr}
 8001980:	b082      	sub	sp, #8
 8001982:	af00      	add	r7, sp, #0
 8001984:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001986:	6878      	ldr	r0, [r7, #4]
 8001988:	f7ff ffb0 	bl	80018ec <SysTick_Config>
 800198c:	4603      	mov	r3, r0
}
 800198e:	4618      	mov	r0, r3
 8001990:	3708      	adds	r7, #8
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
	...

08001998 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001998:	b480      	push	{r7}
 800199a:	b08b      	sub	sp, #44	; 0x2c
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019a2:	2300      	movs	r3, #0
 80019a4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80019a6:	2300      	movs	r3, #0
 80019a8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019aa:	e169      	b.n	8001c80 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80019ac:	2201      	movs	r2, #1
 80019ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b0:	fa02 f303 	lsl.w	r3, r2, r3
 80019b4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	69fa      	ldr	r2, [r7, #28]
 80019bc:	4013      	ands	r3, r2
 80019be:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80019c0:	69ba      	ldr	r2, [r7, #24]
 80019c2:	69fb      	ldr	r3, [r7, #28]
 80019c4:	429a      	cmp	r2, r3
 80019c6:	f040 8158 	bne.w	8001c7a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	4a9a      	ldr	r2, [pc, #616]	; (8001c38 <HAL_GPIO_Init+0x2a0>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d05e      	beq.n	8001a92 <HAL_GPIO_Init+0xfa>
 80019d4:	4a98      	ldr	r2, [pc, #608]	; (8001c38 <HAL_GPIO_Init+0x2a0>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d875      	bhi.n	8001ac6 <HAL_GPIO_Init+0x12e>
 80019da:	4a98      	ldr	r2, [pc, #608]	; (8001c3c <HAL_GPIO_Init+0x2a4>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d058      	beq.n	8001a92 <HAL_GPIO_Init+0xfa>
 80019e0:	4a96      	ldr	r2, [pc, #600]	; (8001c3c <HAL_GPIO_Init+0x2a4>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d86f      	bhi.n	8001ac6 <HAL_GPIO_Init+0x12e>
 80019e6:	4a96      	ldr	r2, [pc, #600]	; (8001c40 <HAL_GPIO_Init+0x2a8>)
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d052      	beq.n	8001a92 <HAL_GPIO_Init+0xfa>
 80019ec:	4a94      	ldr	r2, [pc, #592]	; (8001c40 <HAL_GPIO_Init+0x2a8>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d869      	bhi.n	8001ac6 <HAL_GPIO_Init+0x12e>
 80019f2:	4a94      	ldr	r2, [pc, #592]	; (8001c44 <HAL_GPIO_Init+0x2ac>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d04c      	beq.n	8001a92 <HAL_GPIO_Init+0xfa>
 80019f8:	4a92      	ldr	r2, [pc, #584]	; (8001c44 <HAL_GPIO_Init+0x2ac>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d863      	bhi.n	8001ac6 <HAL_GPIO_Init+0x12e>
 80019fe:	4a92      	ldr	r2, [pc, #584]	; (8001c48 <HAL_GPIO_Init+0x2b0>)
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d046      	beq.n	8001a92 <HAL_GPIO_Init+0xfa>
 8001a04:	4a90      	ldr	r2, [pc, #576]	; (8001c48 <HAL_GPIO_Init+0x2b0>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d85d      	bhi.n	8001ac6 <HAL_GPIO_Init+0x12e>
 8001a0a:	2b12      	cmp	r3, #18
 8001a0c:	d82a      	bhi.n	8001a64 <HAL_GPIO_Init+0xcc>
 8001a0e:	2b12      	cmp	r3, #18
 8001a10:	d859      	bhi.n	8001ac6 <HAL_GPIO_Init+0x12e>
 8001a12:	a201      	add	r2, pc, #4	; (adr r2, 8001a18 <HAL_GPIO_Init+0x80>)
 8001a14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a18:	08001a93 	.word	0x08001a93
 8001a1c:	08001a6d 	.word	0x08001a6d
 8001a20:	08001a7f 	.word	0x08001a7f
 8001a24:	08001ac1 	.word	0x08001ac1
 8001a28:	08001ac7 	.word	0x08001ac7
 8001a2c:	08001ac7 	.word	0x08001ac7
 8001a30:	08001ac7 	.word	0x08001ac7
 8001a34:	08001ac7 	.word	0x08001ac7
 8001a38:	08001ac7 	.word	0x08001ac7
 8001a3c:	08001ac7 	.word	0x08001ac7
 8001a40:	08001ac7 	.word	0x08001ac7
 8001a44:	08001ac7 	.word	0x08001ac7
 8001a48:	08001ac7 	.word	0x08001ac7
 8001a4c:	08001ac7 	.word	0x08001ac7
 8001a50:	08001ac7 	.word	0x08001ac7
 8001a54:	08001ac7 	.word	0x08001ac7
 8001a58:	08001ac7 	.word	0x08001ac7
 8001a5c:	08001a75 	.word	0x08001a75
 8001a60:	08001a89 	.word	0x08001a89
 8001a64:	4a79      	ldr	r2, [pc, #484]	; (8001c4c <HAL_GPIO_Init+0x2b4>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d013      	beq.n	8001a92 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a6a:	e02c      	b.n	8001ac6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	68db      	ldr	r3, [r3, #12]
 8001a70:	623b      	str	r3, [r7, #32]
          break;
 8001a72:	e029      	b.n	8001ac8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	68db      	ldr	r3, [r3, #12]
 8001a78:	3304      	adds	r3, #4
 8001a7a:	623b      	str	r3, [r7, #32]
          break;
 8001a7c:	e024      	b.n	8001ac8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	68db      	ldr	r3, [r3, #12]
 8001a82:	3308      	adds	r3, #8
 8001a84:	623b      	str	r3, [r7, #32]
          break;
 8001a86:	e01f      	b.n	8001ac8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	68db      	ldr	r3, [r3, #12]
 8001a8c:	330c      	adds	r3, #12
 8001a8e:	623b      	str	r3, [r7, #32]
          break;
 8001a90:	e01a      	b.n	8001ac8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d102      	bne.n	8001aa0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a9a:	2304      	movs	r3, #4
 8001a9c:	623b      	str	r3, [r7, #32]
          break;
 8001a9e:	e013      	b.n	8001ac8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	2b01      	cmp	r3, #1
 8001aa6:	d105      	bne.n	8001ab4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001aa8:	2308      	movs	r3, #8
 8001aaa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	69fa      	ldr	r2, [r7, #28]
 8001ab0:	611a      	str	r2, [r3, #16]
          break;
 8001ab2:	e009      	b.n	8001ac8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ab4:	2308      	movs	r3, #8
 8001ab6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	69fa      	ldr	r2, [r7, #28]
 8001abc:	615a      	str	r2, [r3, #20]
          break;
 8001abe:	e003      	b.n	8001ac8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	623b      	str	r3, [r7, #32]
          break;
 8001ac4:	e000      	b.n	8001ac8 <HAL_GPIO_Init+0x130>
          break;
 8001ac6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ac8:	69bb      	ldr	r3, [r7, #24]
 8001aca:	2bff      	cmp	r3, #255	; 0xff
 8001acc:	d801      	bhi.n	8001ad2 <HAL_GPIO_Init+0x13a>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	e001      	b.n	8001ad6 <HAL_GPIO_Init+0x13e>
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	3304      	adds	r3, #4
 8001ad6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ad8:	69bb      	ldr	r3, [r7, #24]
 8001ada:	2bff      	cmp	r3, #255	; 0xff
 8001adc:	d802      	bhi.n	8001ae4 <HAL_GPIO_Init+0x14c>
 8001ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	e002      	b.n	8001aea <HAL_GPIO_Init+0x152>
 8001ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae6:	3b08      	subs	r3, #8
 8001ae8:	009b      	lsls	r3, r3, #2
 8001aea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	210f      	movs	r1, #15
 8001af2:	693b      	ldr	r3, [r7, #16]
 8001af4:	fa01 f303 	lsl.w	r3, r1, r3
 8001af8:	43db      	mvns	r3, r3
 8001afa:	401a      	ands	r2, r3
 8001afc:	6a39      	ldr	r1, [r7, #32]
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	fa01 f303 	lsl.w	r3, r1, r3
 8001b04:	431a      	orrs	r2, r3
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	f000 80b1 	beq.w	8001c7a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b18:	4b4d      	ldr	r3, [pc, #308]	; (8001c50 <HAL_GPIO_Init+0x2b8>)
 8001b1a:	699b      	ldr	r3, [r3, #24]
 8001b1c:	4a4c      	ldr	r2, [pc, #304]	; (8001c50 <HAL_GPIO_Init+0x2b8>)
 8001b1e:	f043 0301 	orr.w	r3, r3, #1
 8001b22:	6193      	str	r3, [r2, #24]
 8001b24:	4b4a      	ldr	r3, [pc, #296]	; (8001c50 <HAL_GPIO_Init+0x2b8>)
 8001b26:	699b      	ldr	r3, [r3, #24]
 8001b28:	f003 0301 	and.w	r3, r3, #1
 8001b2c:	60bb      	str	r3, [r7, #8]
 8001b2e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001b30:	4a48      	ldr	r2, [pc, #288]	; (8001c54 <HAL_GPIO_Init+0x2bc>)
 8001b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b34:	089b      	lsrs	r3, r3, #2
 8001b36:	3302      	adds	r3, #2
 8001b38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b3c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b40:	f003 0303 	and.w	r3, r3, #3
 8001b44:	009b      	lsls	r3, r3, #2
 8001b46:	220f      	movs	r2, #15
 8001b48:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4c:	43db      	mvns	r3, r3
 8001b4e:	68fa      	ldr	r2, [r7, #12]
 8001b50:	4013      	ands	r3, r2
 8001b52:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	4a40      	ldr	r2, [pc, #256]	; (8001c58 <HAL_GPIO_Init+0x2c0>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d013      	beq.n	8001b84 <HAL_GPIO_Init+0x1ec>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	4a3f      	ldr	r2, [pc, #252]	; (8001c5c <HAL_GPIO_Init+0x2c4>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d00d      	beq.n	8001b80 <HAL_GPIO_Init+0x1e8>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	4a3e      	ldr	r2, [pc, #248]	; (8001c60 <HAL_GPIO_Init+0x2c8>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d007      	beq.n	8001b7c <HAL_GPIO_Init+0x1e4>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	4a3d      	ldr	r2, [pc, #244]	; (8001c64 <HAL_GPIO_Init+0x2cc>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d101      	bne.n	8001b78 <HAL_GPIO_Init+0x1e0>
 8001b74:	2303      	movs	r3, #3
 8001b76:	e006      	b.n	8001b86 <HAL_GPIO_Init+0x1ee>
 8001b78:	2304      	movs	r3, #4
 8001b7a:	e004      	b.n	8001b86 <HAL_GPIO_Init+0x1ee>
 8001b7c:	2302      	movs	r3, #2
 8001b7e:	e002      	b.n	8001b86 <HAL_GPIO_Init+0x1ee>
 8001b80:	2301      	movs	r3, #1
 8001b82:	e000      	b.n	8001b86 <HAL_GPIO_Init+0x1ee>
 8001b84:	2300      	movs	r3, #0
 8001b86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b88:	f002 0203 	and.w	r2, r2, #3
 8001b8c:	0092      	lsls	r2, r2, #2
 8001b8e:	4093      	lsls	r3, r2
 8001b90:	68fa      	ldr	r2, [r7, #12]
 8001b92:	4313      	orrs	r3, r2
 8001b94:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b96:	492f      	ldr	r1, [pc, #188]	; (8001c54 <HAL_GPIO_Init+0x2bc>)
 8001b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b9a:	089b      	lsrs	r3, r3, #2
 8001b9c:	3302      	adds	r3, #2
 8001b9e:	68fa      	ldr	r2, [r7, #12]
 8001ba0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d006      	beq.n	8001bbe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001bb0:	4b2d      	ldr	r3, [pc, #180]	; (8001c68 <HAL_GPIO_Init+0x2d0>)
 8001bb2:	689a      	ldr	r2, [r3, #8]
 8001bb4:	492c      	ldr	r1, [pc, #176]	; (8001c68 <HAL_GPIO_Init+0x2d0>)
 8001bb6:	69bb      	ldr	r3, [r7, #24]
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	608b      	str	r3, [r1, #8]
 8001bbc:	e006      	b.n	8001bcc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001bbe:	4b2a      	ldr	r3, [pc, #168]	; (8001c68 <HAL_GPIO_Init+0x2d0>)
 8001bc0:	689a      	ldr	r2, [r3, #8]
 8001bc2:	69bb      	ldr	r3, [r7, #24]
 8001bc4:	43db      	mvns	r3, r3
 8001bc6:	4928      	ldr	r1, [pc, #160]	; (8001c68 <HAL_GPIO_Init+0x2d0>)
 8001bc8:	4013      	ands	r3, r2
 8001bca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d006      	beq.n	8001be6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001bd8:	4b23      	ldr	r3, [pc, #140]	; (8001c68 <HAL_GPIO_Init+0x2d0>)
 8001bda:	68da      	ldr	r2, [r3, #12]
 8001bdc:	4922      	ldr	r1, [pc, #136]	; (8001c68 <HAL_GPIO_Init+0x2d0>)
 8001bde:	69bb      	ldr	r3, [r7, #24]
 8001be0:	4313      	orrs	r3, r2
 8001be2:	60cb      	str	r3, [r1, #12]
 8001be4:	e006      	b.n	8001bf4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001be6:	4b20      	ldr	r3, [pc, #128]	; (8001c68 <HAL_GPIO_Init+0x2d0>)
 8001be8:	68da      	ldr	r2, [r3, #12]
 8001bea:	69bb      	ldr	r3, [r7, #24]
 8001bec:	43db      	mvns	r3, r3
 8001bee:	491e      	ldr	r1, [pc, #120]	; (8001c68 <HAL_GPIO_Init+0x2d0>)
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d006      	beq.n	8001c0e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001c00:	4b19      	ldr	r3, [pc, #100]	; (8001c68 <HAL_GPIO_Init+0x2d0>)
 8001c02:	685a      	ldr	r2, [r3, #4]
 8001c04:	4918      	ldr	r1, [pc, #96]	; (8001c68 <HAL_GPIO_Init+0x2d0>)
 8001c06:	69bb      	ldr	r3, [r7, #24]
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	604b      	str	r3, [r1, #4]
 8001c0c:	e006      	b.n	8001c1c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001c0e:	4b16      	ldr	r3, [pc, #88]	; (8001c68 <HAL_GPIO_Init+0x2d0>)
 8001c10:	685a      	ldr	r2, [r3, #4]
 8001c12:	69bb      	ldr	r3, [r7, #24]
 8001c14:	43db      	mvns	r3, r3
 8001c16:	4914      	ldr	r1, [pc, #80]	; (8001c68 <HAL_GPIO_Init+0x2d0>)
 8001c18:	4013      	ands	r3, r2
 8001c1a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d021      	beq.n	8001c6c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001c28:	4b0f      	ldr	r3, [pc, #60]	; (8001c68 <HAL_GPIO_Init+0x2d0>)
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	490e      	ldr	r1, [pc, #56]	; (8001c68 <HAL_GPIO_Init+0x2d0>)
 8001c2e:	69bb      	ldr	r3, [r7, #24]
 8001c30:	4313      	orrs	r3, r2
 8001c32:	600b      	str	r3, [r1, #0]
 8001c34:	e021      	b.n	8001c7a <HAL_GPIO_Init+0x2e2>
 8001c36:	bf00      	nop
 8001c38:	10320000 	.word	0x10320000
 8001c3c:	10310000 	.word	0x10310000
 8001c40:	10220000 	.word	0x10220000
 8001c44:	10210000 	.word	0x10210000
 8001c48:	10120000 	.word	0x10120000
 8001c4c:	10110000 	.word	0x10110000
 8001c50:	40021000 	.word	0x40021000
 8001c54:	40010000 	.word	0x40010000
 8001c58:	40010800 	.word	0x40010800
 8001c5c:	40010c00 	.word	0x40010c00
 8001c60:	40011000 	.word	0x40011000
 8001c64:	40011400 	.word	0x40011400
 8001c68:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001c6c:	4b0b      	ldr	r3, [pc, #44]	; (8001c9c <HAL_GPIO_Init+0x304>)
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	69bb      	ldr	r3, [r7, #24]
 8001c72:	43db      	mvns	r3, r3
 8001c74:	4909      	ldr	r1, [pc, #36]	; (8001c9c <HAL_GPIO_Init+0x304>)
 8001c76:	4013      	ands	r3, r2
 8001c78:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c86:	fa22 f303 	lsr.w	r3, r2, r3
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	f47f ae8e 	bne.w	80019ac <HAL_GPIO_Init+0x14>
  }
}
 8001c90:	bf00      	nop
 8001c92:	bf00      	nop
 8001c94:	372c      	adds	r7, #44	; 0x2c
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bc80      	pop	{r7}
 8001c9a:	4770      	bx	lr
 8001c9c:	40010400 	.word	0x40010400

08001ca0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
 8001ca8:	460b      	mov	r3, r1
 8001caa:	807b      	strh	r3, [r7, #2]
 8001cac:	4613      	mov	r3, r2
 8001cae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001cb0:	787b      	ldrb	r3, [r7, #1]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d003      	beq.n	8001cbe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cb6:	887a      	ldrh	r2, [r7, #2]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001cbc:	e003      	b.n	8001cc6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001cbe:	887b      	ldrh	r3, [r7, #2]
 8001cc0:	041a      	lsls	r2, r3, #16
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	611a      	str	r2, [r3, #16]
}
 8001cc6:	bf00      	nop
 8001cc8:	370c      	adds	r7, #12
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bc80      	pop	{r7}
 8001cce:	4770      	bx	lr

08001cd0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b085      	sub	sp, #20
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
 8001cd8:	460b      	mov	r3, r1
 8001cda:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ce2:	887a      	ldrh	r2, [r7, #2]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	041a      	lsls	r2, r3, #16
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	43d9      	mvns	r1, r3
 8001cee:	887b      	ldrh	r3, [r7, #2]
 8001cf0:	400b      	ands	r3, r1
 8001cf2:	431a      	orrs	r2, r3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	611a      	str	r2, [r3, #16]
}
 8001cf8:	bf00      	nop
 8001cfa:	3714      	adds	r7, #20
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bc80      	pop	{r7}
 8001d00:	4770      	bx	lr
	...

08001d04 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b086      	sub	sp, #24
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d101      	bne.n	8001d16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e272      	b.n	80021fc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f003 0301 	and.w	r3, r3, #1
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	f000 8087 	beq.w	8001e32 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d24:	4b92      	ldr	r3, [pc, #584]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	f003 030c 	and.w	r3, r3, #12
 8001d2c:	2b04      	cmp	r3, #4
 8001d2e:	d00c      	beq.n	8001d4a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d30:	4b8f      	ldr	r3, [pc, #572]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f003 030c 	and.w	r3, r3, #12
 8001d38:	2b08      	cmp	r3, #8
 8001d3a:	d112      	bne.n	8001d62 <HAL_RCC_OscConfig+0x5e>
 8001d3c:	4b8c      	ldr	r3, [pc, #560]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d48:	d10b      	bne.n	8001d62 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d4a:	4b89      	ldr	r3, [pc, #548]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d06c      	beq.n	8001e30 <HAL_RCC_OscConfig+0x12c>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d168      	bne.n	8001e30 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e24c      	b.n	80021fc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d6a:	d106      	bne.n	8001d7a <HAL_RCC_OscConfig+0x76>
 8001d6c:	4b80      	ldr	r3, [pc, #512]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a7f      	ldr	r2, [pc, #508]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001d72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d76:	6013      	str	r3, [r2, #0]
 8001d78:	e02e      	b.n	8001dd8 <HAL_RCC_OscConfig+0xd4>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d10c      	bne.n	8001d9c <HAL_RCC_OscConfig+0x98>
 8001d82:	4b7b      	ldr	r3, [pc, #492]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a7a      	ldr	r2, [pc, #488]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001d88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d8c:	6013      	str	r3, [r2, #0]
 8001d8e:	4b78      	ldr	r3, [pc, #480]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a77      	ldr	r2, [pc, #476]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001d94:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d98:	6013      	str	r3, [r2, #0]
 8001d9a:	e01d      	b.n	8001dd8 <HAL_RCC_OscConfig+0xd4>
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001da4:	d10c      	bne.n	8001dc0 <HAL_RCC_OscConfig+0xbc>
 8001da6:	4b72      	ldr	r3, [pc, #456]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a71      	ldr	r2, [pc, #452]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001dac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001db0:	6013      	str	r3, [r2, #0]
 8001db2:	4b6f      	ldr	r3, [pc, #444]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a6e      	ldr	r2, [pc, #440]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001db8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dbc:	6013      	str	r3, [r2, #0]
 8001dbe:	e00b      	b.n	8001dd8 <HAL_RCC_OscConfig+0xd4>
 8001dc0:	4b6b      	ldr	r3, [pc, #428]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a6a      	ldr	r2, [pc, #424]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001dc6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dca:	6013      	str	r3, [r2, #0]
 8001dcc:	4b68      	ldr	r3, [pc, #416]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a67      	ldr	r2, [pc, #412]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001dd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001dd6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d013      	beq.n	8001e08 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001de0:	f7ff f9cc 	bl	800117c <HAL_GetTick>
 8001de4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001de6:	e008      	b.n	8001dfa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001de8:	f7ff f9c8 	bl	800117c <HAL_GetTick>
 8001dec:	4602      	mov	r2, r0
 8001dee:	693b      	ldr	r3, [r7, #16]
 8001df0:	1ad3      	subs	r3, r2, r3
 8001df2:	2b64      	cmp	r3, #100	; 0x64
 8001df4:	d901      	bls.n	8001dfa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001df6:	2303      	movs	r3, #3
 8001df8:	e200      	b.n	80021fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dfa:	4b5d      	ldr	r3, [pc, #372]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d0f0      	beq.n	8001de8 <HAL_RCC_OscConfig+0xe4>
 8001e06:	e014      	b.n	8001e32 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e08:	f7ff f9b8 	bl	800117c <HAL_GetTick>
 8001e0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e0e:	e008      	b.n	8001e22 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e10:	f7ff f9b4 	bl	800117c <HAL_GetTick>
 8001e14:	4602      	mov	r2, r0
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	1ad3      	subs	r3, r2, r3
 8001e1a:	2b64      	cmp	r3, #100	; 0x64
 8001e1c:	d901      	bls.n	8001e22 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001e1e:	2303      	movs	r3, #3
 8001e20:	e1ec      	b.n	80021fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e22:	4b53      	ldr	r3, [pc, #332]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d1f0      	bne.n	8001e10 <HAL_RCC_OscConfig+0x10c>
 8001e2e:	e000      	b.n	8001e32 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f003 0302 	and.w	r3, r3, #2
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d063      	beq.n	8001f06 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e3e:	4b4c      	ldr	r3, [pc, #304]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	f003 030c 	and.w	r3, r3, #12
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d00b      	beq.n	8001e62 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e4a:	4b49      	ldr	r3, [pc, #292]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	f003 030c 	and.w	r3, r3, #12
 8001e52:	2b08      	cmp	r3, #8
 8001e54:	d11c      	bne.n	8001e90 <HAL_RCC_OscConfig+0x18c>
 8001e56:	4b46      	ldr	r3, [pc, #280]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d116      	bne.n	8001e90 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e62:	4b43      	ldr	r3, [pc, #268]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f003 0302 	and.w	r3, r3, #2
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d005      	beq.n	8001e7a <HAL_RCC_OscConfig+0x176>
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	691b      	ldr	r3, [r3, #16]
 8001e72:	2b01      	cmp	r3, #1
 8001e74:	d001      	beq.n	8001e7a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e1c0      	b.n	80021fc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e7a:	4b3d      	ldr	r3, [pc, #244]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	695b      	ldr	r3, [r3, #20]
 8001e86:	00db      	lsls	r3, r3, #3
 8001e88:	4939      	ldr	r1, [pc, #228]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e8e:	e03a      	b.n	8001f06 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	691b      	ldr	r3, [r3, #16]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d020      	beq.n	8001eda <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e98:	4b36      	ldr	r3, [pc, #216]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e9e:	f7ff f96d 	bl	800117c <HAL_GetTick>
 8001ea2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ea4:	e008      	b.n	8001eb8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ea6:	f7ff f969 	bl	800117c <HAL_GetTick>
 8001eaa:	4602      	mov	r2, r0
 8001eac:	693b      	ldr	r3, [r7, #16]
 8001eae:	1ad3      	subs	r3, r2, r3
 8001eb0:	2b02      	cmp	r3, #2
 8001eb2:	d901      	bls.n	8001eb8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001eb4:	2303      	movs	r3, #3
 8001eb6:	e1a1      	b.n	80021fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eb8:	4b2d      	ldr	r3, [pc, #180]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f003 0302 	and.w	r3, r3, #2
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d0f0      	beq.n	8001ea6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ec4:	4b2a      	ldr	r3, [pc, #168]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	695b      	ldr	r3, [r3, #20]
 8001ed0:	00db      	lsls	r3, r3, #3
 8001ed2:	4927      	ldr	r1, [pc, #156]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	600b      	str	r3, [r1, #0]
 8001ed8:	e015      	b.n	8001f06 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001eda:	4b26      	ldr	r3, [pc, #152]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee0:	f7ff f94c 	bl	800117c <HAL_GetTick>
 8001ee4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ee6:	e008      	b.n	8001efa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ee8:	f7ff f948 	bl	800117c <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	2b02      	cmp	r3, #2
 8001ef4:	d901      	bls.n	8001efa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	e180      	b.n	80021fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001efa:	4b1d      	ldr	r3, [pc, #116]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f003 0302 	and.w	r3, r3, #2
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d1f0      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 0308 	and.w	r3, r3, #8
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d03a      	beq.n	8001f88 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	699b      	ldr	r3, [r3, #24]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d019      	beq.n	8001f4e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f1a:	4b17      	ldr	r3, [pc, #92]	; (8001f78 <HAL_RCC_OscConfig+0x274>)
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f20:	f7ff f92c 	bl	800117c <HAL_GetTick>
 8001f24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f26:	e008      	b.n	8001f3a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f28:	f7ff f928 	bl	800117c <HAL_GetTick>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	2b02      	cmp	r3, #2
 8001f34:	d901      	bls.n	8001f3a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001f36:	2303      	movs	r3, #3
 8001f38:	e160      	b.n	80021fc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f3a:	4b0d      	ldr	r3, [pc, #52]	; (8001f70 <HAL_RCC_OscConfig+0x26c>)
 8001f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f3e:	f003 0302 	and.w	r3, r3, #2
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d0f0      	beq.n	8001f28 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001f46:	2001      	movs	r0, #1
 8001f48:	f000 fa9c 	bl	8002484 <RCC_Delay>
 8001f4c:	e01c      	b.n	8001f88 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f4e:	4b0a      	ldr	r3, [pc, #40]	; (8001f78 <HAL_RCC_OscConfig+0x274>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f54:	f7ff f912 	bl	800117c <HAL_GetTick>
 8001f58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f5a:	e00f      	b.n	8001f7c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f5c:	f7ff f90e 	bl	800117c <HAL_GetTick>
 8001f60:	4602      	mov	r2, r0
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	2b02      	cmp	r3, #2
 8001f68:	d908      	bls.n	8001f7c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	e146      	b.n	80021fc <HAL_RCC_OscConfig+0x4f8>
 8001f6e:	bf00      	nop
 8001f70:	40021000 	.word	0x40021000
 8001f74:	42420000 	.word	0x42420000
 8001f78:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f7c:	4b92      	ldr	r3, [pc, #584]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 8001f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f80:	f003 0302 	and.w	r3, r3, #2
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d1e9      	bne.n	8001f5c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 0304 	and.w	r3, r3, #4
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	f000 80a6 	beq.w	80020e2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f96:	2300      	movs	r3, #0
 8001f98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f9a:	4b8b      	ldr	r3, [pc, #556]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 8001f9c:	69db      	ldr	r3, [r3, #28]
 8001f9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d10d      	bne.n	8001fc2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fa6:	4b88      	ldr	r3, [pc, #544]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 8001fa8:	69db      	ldr	r3, [r3, #28]
 8001faa:	4a87      	ldr	r2, [pc, #540]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 8001fac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fb0:	61d3      	str	r3, [r2, #28]
 8001fb2:	4b85      	ldr	r3, [pc, #532]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 8001fb4:	69db      	ldr	r3, [r3, #28]
 8001fb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fba:	60bb      	str	r3, [r7, #8]
 8001fbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fc2:	4b82      	ldr	r3, [pc, #520]	; (80021cc <HAL_RCC_OscConfig+0x4c8>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d118      	bne.n	8002000 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fce:	4b7f      	ldr	r3, [pc, #508]	; (80021cc <HAL_RCC_OscConfig+0x4c8>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a7e      	ldr	r2, [pc, #504]	; (80021cc <HAL_RCC_OscConfig+0x4c8>)
 8001fd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fda:	f7ff f8cf 	bl	800117c <HAL_GetTick>
 8001fde:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fe0:	e008      	b.n	8001ff4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fe2:	f7ff f8cb 	bl	800117c <HAL_GetTick>
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	693b      	ldr	r3, [r7, #16]
 8001fea:	1ad3      	subs	r3, r2, r3
 8001fec:	2b64      	cmp	r3, #100	; 0x64
 8001fee:	d901      	bls.n	8001ff4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001ff0:	2303      	movs	r3, #3
 8001ff2:	e103      	b.n	80021fc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ff4:	4b75      	ldr	r3, [pc, #468]	; (80021cc <HAL_RCC_OscConfig+0x4c8>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d0f0      	beq.n	8001fe2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	2b01      	cmp	r3, #1
 8002006:	d106      	bne.n	8002016 <HAL_RCC_OscConfig+0x312>
 8002008:	4b6f      	ldr	r3, [pc, #444]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 800200a:	6a1b      	ldr	r3, [r3, #32]
 800200c:	4a6e      	ldr	r2, [pc, #440]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 800200e:	f043 0301 	orr.w	r3, r3, #1
 8002012:	6213      	str	r3, [r2, #32]
 8002014:	e02d      	b.n	8002072 <HAL_RCC_OscConfig+0x36e>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	68db      	ldr	r3, [r3, #12]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d10c      	bne.n	8002038 <HAL_RCC_OscConfig+0x334>
 800201e:	4b6a      	ldr	r3, [pc, #424]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 8002020:	6a1b      	ldr	r3, [r3, #32]
 8002022:	4a69      	ldr	r2, [pc, #420]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 8002024:	f023 0301 	bic.w	r3, r3, #1
 8002028:	6213      	str	r3, [r2, #32]
 800202a:	4b67      	ldr	r3, [pc, #412]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 800202c:	6a1b      	ldr	r3, [r3, #32]
 800202e:	4a66      	ldr	r2, [pc, #408]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 8002030:	f023 0304 	bic.w	r3, r3, #4
 8002034:	6213      	str	r3, [r2, #32]
 8002036:	e01c      	b.n	8002072 <HAL_RCC_OscConfig+0x36e>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	2b05      	cmp	r3, #5
 800203e:	d10c      	bne.n	800205a <HAL_RCC_OscConfig+0x356>
 8002040:	4b61      	ldr	r3, [pc, #388]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 8002042:	6a1b      	ldr	r3, [r3, #32]
 8002044:	4a60      	ldr	r2, [pc, #384]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 8002046:	f043 0304 	orr.w	r3, r3, #4
 800204a:	6213      	str	r3, [r2, #32]
 800204c:	4b5e      	ldr	r3, [pc, #376]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 800204e:	6a1b      	ldr	r3, [r3, #32]
 8002050:	4a5d      	ldr	r2, [pc, #372]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 8002052:	f043 0301 	orr.w	r3, r3, #1
 8002056:	6213      	str	r3, [r2, #32]
 8002058:	e00b      	b.n	8002072 <HAL_RCC_OscConfig+0x36e>
 800205a:	4b5b      	ldr	r3, [pc, #364]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 800205c:	6a1b      	ldr	r3, [r3, #32]
 800205e:	4a5a      	ldr	r2, [pc, #360]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 8002060:	f023 0301 	bic.w	r3, r3, #1
 8002064:	6213      	str	r3, [r2, #32]
 8002066:	4b58      	ldr	r3, [pc, #352]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 8002068:	6a1b      	ldr	r3, [r3, #32]
 800206a:	4a57      	ldr	r2, [pc, #348]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 800206c:	f023 0304 	bic.w	r3, r3, #4
 8002070:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	68db      	ldr	r3, [r3, #12]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d015      	beq.n	80020a6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800207a:	f7ff f87f 	bl	800117c <HAL_GetTick>
 800207e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002080:	e00a      	b.n	8002098 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002082:	f7ff f87b 	bl	800117c <HAL_GetTick>
 8002086:	4602      	mov	r2, r0
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	1ad3      	subs	r3, r2, r3
 800208c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002090:	4293      	cmp	r3, r2
 8002092:	d901      	bls.n	8002098 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002094:	2303      	movs	r3, #3
 8002096:	e0b1      	b.n	80021fc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002098:	4b4b      	ldr	r3, [pc, #300]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 800209a:	6a1b      	ldr	r3, [r3, #32]
 800209c:	f003 0302 	and.w	r3, r3, #2
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d0ee      	beq.n	8002082 <HAL_RCC_OscConfig+0x37e>
 80020a4:	e014      	b.n	80020d0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020a6:	f7ff f869 	bl	800117c <HAL_GetTick>
 80020aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020ac:	e00a      	b.n	80020c4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020ae:	f7ff f865 	bl	800117c <HAL_GetTick>
 80020b2:	4602      	mov	r2, r0
 80020b4:	693b      	ldr	r3, [r7, #16]
 80020b6:	1ad3      	subs	r3, r2, r3
 80020b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80020bc:	4293      	cmp	r3, r2
 80020be:	d901      	bls.n	80020c4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80020c0:	2303      	movs	r3, #3
 80020c2:	e09b      	b.n	80021fc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020c4:	4b40      	ldr	r3, [pc, #256]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 80020c6:	6a1b      	ldr	r3, [r3, #32]
 80020c8:	f003 0302 	and.w	r3, r3, #2
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d1ee      	bne.n	80020ae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80020d0:	7dfb      	ldrb	r3, [r7, #23]
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d105      	bne.n	80020e2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020d6:	4b3c      	ldr	r3, [pc, #240]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 80020d8:	69db      	ldr	r3, [r3, #28]
 80020da:	4a3b      	ldr	r2, [pc, #236]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 80020dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020e0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	69db      	ldr	r3, [r3, #28]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	f000 8087 	beq.w	80021fa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020ec:	4b36      	ldr	r3, [pc, #216]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f003 030c 	and.w	r3, r3, #12
 80020f4:	2b08      	cmp	r3, #8
 80020f6:	d061      	beq.n	80021bc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	69db      	ldr	r3, [r3, #28]
 80020fc:	2b02      	cmp	r3, #2
 80020fe:	d146      	bne.n	800218e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002100:	4b33      	ldr	r3, [pc, #204]	; (80021d0 <HAL_RCC_OscConfig+0x4cc>)
 8002102:	2200      	movs	r2, #0
 8002104:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002106:	f7ff f839 	bl	800117c <HAL_GetTick>
 800210a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800210c:	e008      	b.n	8002120 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800210e:	f7ff f835 	bl	800117c <HAL_GetTick>
 8002112:	4602      	mov	r2, r0
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	1ad3      	subs	r3, r2, r3
 8002118:	2b02      	cmp	r3, #2
 800211a:	d901      	bls.n	8002120 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800211c:	2303      	movs	r3, #3
 800211e:	e06d      	b.n	80021fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002120:	4b29      	ldr	r3, [pc, #164]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002128:	2b00      	cmp	r3, #0
 800212a:	d1f0      	bne.n	800210e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6a1b      	ldr	r3, [r3, #32]
 8002130:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002134:	d108      	bne.n	8002148 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002136:	4b24      	ldr	r3, [pc, #144]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	4921      	ldr	r1, [pc, #132]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 8002144:	4313      	orrs	r3, r2
 8002146:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002148:	4b1f      	ldr	r3, [pc, #124]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6a19      	ldr	r1, [r3, #32]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002158:	430b      	orrs	r3, r1
 800215a:	491b      	ldr	r1, [pc, #108]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 800215c:	4313      	orrs	r3, r2
 800215e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002160:	4b1b      	ldr	r3, [pc, #108]	; (80021d0 <HAL_RCC_OscConfig+0x4cc>)
 8002162:	2201      	movs	r2, #1
 8002164:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002166:	f7ff f809 	bl	800117c <HAL_GetTick>
 800216a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800216c:	e008      	b.n	8002180 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800216e:	f7ff f805 	bl	800117c <HAL_GetTick>
 8002172:	4602      	mov	r2, r0
 8002174:	693b      	ldr	r3, [r7, #16]
 8002176:	1ad3      	subs	r3, r2, r3
 8002178:	2b02      	cmp	r3, #2
 800217a:	d901      	bls.n	8002180 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800217c:	2303      	movs	r3, #3
 800217e:	e03d      	b.n	80021fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002180:	4b11      	ldr	r3, [pc, #68]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002188:	2b00      	cmp	r3, #0
 800218a:	d0f0      	beq.n	800216e <HAL_RCC_OscConfig+0x46a>
 800218c:	e035      	b.n	80021fa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800218e:	4b10      	ldr	r3, [pc, #64]	; (80021d0 <HAL_RCC_OscConfig+0x4cc>)
 8002190:	2200      	movs	r2, #0
 8002192:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002194:	f7fe fff2 	bl	800117c <HAL_GetTick>
 8002198:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800219a:	e008      	b.n	80021ae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800219c:	f7fe ffee 	bl	800117c <HAL_GetTick>
 80021a0:	4602      	mov	r2, r0
 80021a2:	693b      	ldr	r3, [r7, #16]
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	2b02      	cmp	r3, #2
 80021a8:	d901      	bls.n	80021ae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80021aa:	2303      	movs	r3, #3
 80021ac:	e026      	b.n	80021fc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021ae:	4b06      	ldr	r3, [pc, #24]	; (80021c8 <HAL_RCC_OscConfig+0x4c4>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d1f0      	bne.n	800219c <HAL_RCC_OscConfig+0x498>
 80021ba:	e01e      	b.n	80021fa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	69db      	ldr	r3, [r3, #28]
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d107      	bne.n	80021d4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80021c4:	2301      	movs	r3, #1
 80021c6:	e019      	b.n	80021fc <HAL_RCC_OscConfig+0x4f8>
 80021c8:	40021000 	.word	0x40021000
 80021cc:	40007000 	.word	0x40007000
 80021d0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80021d4:	4b0b      	ldr	r3, [pc, #44]	; (8002204 <HAL_RCC_OscConfig+0x500>)
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6a1b      	ldr	r3, [r3, #32]
 80021e4:	429a      	cmp	r2, r3
 80021e6:	d106      	bne.n	80021f6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021f2:	429a      	cmp	r2, r3
 80021f4:	d001      	beq.n	80021fa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e000      	b.n	80021fc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80021fa:	2300      	movs	r3, #0
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3718      	adds	r7, #24
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	40021000 	.word	0x40021000

08002208 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d101      	bne.n	800221c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002218:	2301      	movs	r3, #1
 800221a:	e0d0      	b.n	80023be <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800221c:	4b6a      	ldr	r3, [pc, #424]	; (80023c8 <HAL_RCC_ClockConfig+0x1c0>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f003 0307 	and.w	r3, r3, #7
 8002224:	683a      	ldr	r2, [r7, #0]
 8002226:	429a      	cmp	r2, r3
 8002228:	d910      	bls.n	800224c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800222a:	4b67      	ldr	r3, [pc, #412]	; (80023c8 <HAL_RCC_ClockConfig+0x1c0>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f023 0207 	bic.w	r2, r3, #7
 8002232:	4965      	ldr	r1, [pc, #404]	; (80023c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	4313      	orrs	r3, r2
 8002238:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800223a:	4b63      	ldr	r3, [pc, #396]	; (80023c8 <HAL_RCC_ClockConfig+0x1c0>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f003 0307 	and.w	r3, r3, #7
 8002242:	683a      	ldr	r2, [r7, #0]
 8002244:	429a      	cmp	r2, r3
 8002246:	d001      	beq.n	800224c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002248:	2301      	movs	r3, #1
 800224a:	e0b8      	b.n	80023be <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f003 0302 	and.w	r3, r3, #2
 8002254:	2b00      	cmp	r3, #0
 8002256:	d020      	beq.n	800229a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 0304 	and.w	r3, r3, #4
 8002260:	2b00      	cmp	r3, #0
 8002262:	d005      	beq.n	8002270 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002264:	4b59      	ldr	r3, [pc, #356]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	4a58      	ldr	r2, [pc, #352]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 800226a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800226e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f003 0308 	and.w	r3, r3, #8
 8002278:	2b00      	cmp	r3, #0
 800227a:	d005      	beq.n	8002288 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800227c:	4b53      	ldr	r3, [pc, #332]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	4a52      	ldr	r2, [pc, #328]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 8002282:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002286:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002288:	4b50      	ldr	r3, [pc, #320]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	494d      	ldr	r1, [pc, #308]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 8002296:	4313      	orrs	r3, r2
 8002298:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 0301 	and.w	r3, r3, #1
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d040      	beq.n	8002328 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d107      	bne.n	80022be <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ae:	4b47      	ldr	r3, [pc, #284]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d115      	bne.n	80022e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e07f      	b.n	80023be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d107      	bne.n	80022d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022c6:	4b41      	ldr	r3, [pc, #260]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d109      	bne.n	80022e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e073      	b.n	80023be <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022d6:	4b3d      	ldr	r3, [pc, #244]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f003 0302 	and.w	r3, r3, #2
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d101      	bne.n	80022e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e06b      	b.n	80023be <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022e6:	4b39      	ldr	r3, [pc, #228]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	f023 0203 	bic.w	r2, r3, #3
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	4936      	ldr	r1, [pc, #216]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 80022f4:	4313      	orrs	r3, r2
 80022f6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022f8:	f7fe ff40 	bl	800117c <HAL_GetTick>
 80022fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022fe:	e00a      	b.n	8002316 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002300:	f7fe ff3c 	bl	800117c <HAL_GetTick>
 8002304:	4602      	mov	r2, r0
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	1ad3      	subs	r3, r2, r3
 800230a:	f241 3288 	movw	r2, #5000	; 0x1388
 800230e:	4293      	cmp	r3, r2
 8002310:	d901      	bls.n	8002316 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002312:	2303      	movs	r3, #3
 8002314:	e053      	b.n	80023be <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002316:	4b2d      	ldr	r3, [pc, #180]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	f003 020c 	and.w	r2, r3, #12
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	429a      	cmp	r2, r3
 8002326:	d1eb      	bne.n	8002300 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002328:	4b27      	ldr	r3, [pc, #156]	; (80023c8 <HAL_RCC_ClockConfig+0x1c0>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 0307 	and.w	r3, r3, #7
 8002330:	683a      	ldr	r2, [r7, #0]
 8002332:	429a      	cmp	r2, r3
 8002334:	d210      	bcs.n	8002358 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002336:	4b24      	ldr	r3, [pc, #144]	; (80023c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f023 0207 	bic.w	r2, r3, #7
 800233e:	4922      	ldr	r1, [pc, #136]	; (80023c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	4313      	orrs	r3, r2
 8002344:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002346:	4b20      	ldr	r3, [pc, #128]	; (80023c8 <HAL_RCC_ClockConfig+0x1c0>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 0307 	and.w	r3, r3, #7
 800234e:	683a      	ldr	r2, [r7, #0]
 8002350:	429a      	cmp	r2, r3
 8002352:	d001      	beq.n	8002358 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	e032      	b.n	80023be <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 0304 	and.w	r3, r3, #4
 8002360:	2b00      	cmp	r3, #0
 8002362:	d008      	beq.n	8002376 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002364:	4b19      	ldr	r3, [pc, #100]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	68db      	ldr	r3, [r3, #12]
 8002370:	4916      	ldr	r1, [pc, #88]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 8002372:	4313      	orrs	r3, r2
 8002374:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 0308 	and.w	r3, r3, #8
 800237e:	2b00      	cmp	r3, #0
 8002380:	d009      	beq.n	8002396 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002382:	4b12      	ldr	r3, [pc, #72]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	691b      	ldr	r3, [r3, #16]
 800238e:	00db      	lsls	r3, r3, #3
 8002390:	490e      	ldr	r1, [pc, #56]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 8002392:	4313      	orrs	r3, r2
 8002394:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002396:	f000 f821 	bl	80023dc <HAL_RCC_GetSysClockFreq>
 800239a:	4602      	mov	r2, r0
 800239c:	4b0b      	ldr	r3, [pc, #44]	; (80023cc <HAL_RCC_ClockConfig+0x1c4>)
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	091b      	lsrs	r3, r3, #4
 80023a2:	f003 030f 	and.w	r3, r3, #15
 80023a6:	490a      	ldr	r1, [pc, #40]	; (80023d0 <HAL_RCC_ClockConfig+0x1c8>)
 80023a8:	5ccb      	ldrb	r3, [r1, r3]
 80023aa:	fa22 f303 	lsr.w	r3, r2, r3
 80023ae:	4a09      	ldr	r2, [pc, #36]	; (80023d4 <HAL_RCC_ClockConfig+0x1cc>)
 80023b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80023b2:	4b09      	ldr	r3, [pc, #36]	; (80023d8 <HAL_RCC_ClockConfig+0x1d0>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4618      	mov	r0, r3
 80023b8:	f7fe fe9e 	bl	80010f8 <HAL_InitTick>

  return HAL_OK;
 80023bc:	2300      	movs	r3, #0
}
 80023be:	4618      	mov	r0, r3
 80023c0:	3710      	adds	r7, #16
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	40022000 	.word	0x40022000
 80023cc:	40021000 	.word	0x40021000
 80023d0:	08004e28 	.word	0x08004e28
 80023d4:	20000000 	.word	0x20000000
 80023d8:	20000004 	.word	0x20000004

080023dc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	b087      	sub	sp, #28
 80023e0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80023e2:	2300      	movs	r3, #0
 80023e4:	60fb      	str	r3, [r7, #12]
 80023e6:	2300      	movs	r3, #0
 80023e8:	60bb      	str	r3, [r7, #8]
 80023ea:	2300      	movs	r3, #0
 80023ec:	617b      	str	r3, [r7, #20]
 80023ee:	2300      	movs	r3, #0
 80023f0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80023f2:	2300      	movs	r3, #0
 80023f4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80023f6:	4b1e      	ldr	r3, [pc, #120]	; (8002470 <HAL_RCC_GetSysClockFreq+0x94>)
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	f003 030c 	and.w	r3, r3, #12
 8002402:	2b04      	cmp	r3, #4
 8002404:	d002      	beq.n	800240c <HAL_RCC_GetSysClockFreq+0x30>
 8002406:	2b08      	cmp	r3, #8
 8002408:	d003      	beq.n	8002412 <HAL_RCC_GetSysClockFreq+0x36>
 800240a:	e027      	b.n	800245c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800240c:	4b19      	ldr	r3, [pc, #100]	; (8002474 <HAL_RCC_GetSysClockFreq+0x98>)
 800240e:	613b      	str	r3, [r7, #16]
      break;
 8002410:	e027      	b.n	8002462 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	0c9b      	lsrs	r3, r3, #18
 8002416:	f003 030f 	and.w	r3, r3, #15
 800241a:	4a17      	ldr	r2, [pc, #92]	; (8002478 <HAL_RCC_GetSysClockFreq+0x9c>)
 800241c:	5cd3      	ldrb	r3, [r2, r3]
 800241e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002426:	2b00      	cmp	r3, #0
 8002428:	d010      	beq.n	800244c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800242a:	4b11      	ldr	r3, [pc, #68]	; (8002470 <HAL_RCC_GetSysClockFreq+0x94>)
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	0c5b      	lsrs	r3, r3, #17
 8002430:	f003 0301 	and.w	r3, r3, #1
 8002434:	4a11      	ldr	r2, [pc, #68]	; (800247c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002436:	5cd3      	ldrb	r3, [r2, r3]
 8002438:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	4a0d      	ldr	r2, [pc, #52]	; (8002474 <HAL_RCC_GetSysClockFreq+0x98>)
 800243e:	fb03 f202 	mul.w	r2, r3, r2
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	fbb2 f3f3 	udiv	r3, r2, r3
 8002448:	617b      	str	r3, [r7, #20]
 800244a:	e004      	b.n	8002456 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	4a0c      	ldr	r2, [pc, #48]	; (8002480 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002450:	fb02 f303 	mul.w	r3, r2, r3
 8002454:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002456:	697b      	ldr	r3, [r7, #20]
 8002458:	613b      	str	r3, [r7, #16]
      break;
 800245a:	e002      	b.n	8002462 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800245c:	4b05      	ldr	r3, [pc, #20]	; (8002474 <HAL_RCC_GetSysClockFreq+0x98>)
 800245e:	613b      	str	r3, [r7, #16]
      break;
 8002460:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002462:	693b      	ldr	r3, [r7, #16]
}
 8002464:	4618      	mov	r0, r3
 8002466:	371c      	adds	r7, #28
 8002468:	46bd      	mov	sp, r7
 800246a:	bc80      	pop	{r7}
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	40021000 	.word	0x40021000
 8002474:	007a1200 	.word	0x007a1200
 8002478:	08004e38 	.word	0x08004e38
 800247c:	08004e48 	.word	0x08004e48
 8002480:	003d0900 	.word	0x003d0900

08002484 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002484:	b480      	push	{r7}
 8002486:	b085      	sub	sp, #20
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800248c:	4b0a      	ldr	r3, [pc, #40]	; (80024b8 <RCC_Delay+0x34>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a0a      	ldr	r2, [pc, #40]	; (80024bc <RCC_Delay+0x38>)
 8002492:	fba2 2303 	umull	r2, r3, r2, r3
 8002496:	0a5b      	lsrs	r3, r3, #9
 8002498:	687a      	ldr	r2, [r7, #4]
 800249a:	fb02 f303 	mul.w	r3, r2, r3
 800249e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80024a0:	bf00      	nop
  }
  while (Delay --);
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	1e5a      	subs	r2, r3, #1
 80024a6:	60fa      	str	r2, [r7, #12]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d1f9      	bne.n	80024a0 <RCC_Delay+0x1c>
}
 80024ac:	bf00      	nop
 80024ae:	bf00      	nop
 80024b0:	3714      	adds	r7, #20
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bc80      	pop	{r7}
 80024b6:	4770      	bx	lr
 80024b8:	20000000 	.word	0x20000000
 80024bc:	10624dd3 	.word	0x10624dd3

080024c0 <__cvt>:
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80024c6:	461f      	mov	r7, r3
 80024c8:	bfbb      	ittet	lt
 80024ca:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80024ce:	461f      	movlt	r7, r3
 80024d0:	2300      	movge	r3, #0
 80024d2:	232d      	movlt	r3, #45	; 0x2d
 80024d4:	b088      	sub	sp, #32
 80024d6:	4614      	mov	r4, r2
 80024d8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80024da:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80024dc:	7013      	strb	r3, [r2, #0]
 80024de:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80024e0:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80024e4:	f023 0820 	bic.w	r8, r3, #32
 80024e8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80024ec:	d005      	beq.n	80024fa <__cvt+0x3a>
 80024ee:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80024f2:	d100      	bne.n	80024f6 <__cvt+0x36>
 80024f4:	3501      	adds	r5, #1
 80024f6:	2302      	movs	r3, #2
 80024f8:	e000      	b.n	80024fc <__cvt+0x3c>
 80024fa:	2303      	movs	r3, #3
 80024fc:	aa07      	add	r2, sp, #28
 80024fe:	9204      	str	r2, [sp, #16]
 8002500:	aa06      	add	r2, sp, #24
 8002502:	e9cd a202 	strd	sl, r2, [sp, #8]
 8002506:	e9cd 3500 	strd	r3, r5, [sp]
 800250a:	4622      	mov	r2, r4
 800250c:	463b      	mov	r3, r7
 800250e:	f000 fe53 	bl	80031b8 <_dtoa_r>
 8002512:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8002516:	4606      	mov	r6, r0
 8002518:	d102      	bne.n	8002520 <__cvt+0x60>
 800251a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800251c:	07db      	lsls	r3, r3, #31
 800251e:	d522      	bpl.n	8002566 <__cvt+0xa6>
 8002520:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002524:	eb06 0905 	add.w	r9, r6, r5
 8002528:	d110      	bne.n	800254c <__cvt+0x8c>
 800252a:	7833      	ldrb	r3, [r6, #0]
 800252c:	2b30      	cmp	r3, #48	; 0x30
 800252e:	d10a      	bne.n	8002546 <__cvt+0x86>
 8002530:	2200      	movs	r2, #0
 8002532:	2300      	movs	r3, #0
 8002534:	4620      	mov	r0, r4
 8002536:	4639      	mov	r1, r7
 8002538:	f7fe fa36 	bl	80009a8 <__aeabi_dcmpeq>
 800253c:	b918      	cbnz	r0, 8002546 <__cvt+0x86>
 800253e:	f1c5 0501 	rsb	r5, r5, #1
 8002542:	f8ca 5000 	str.w	r5, [sl]
 8002546:	f8da 3000 	ldr.w	r3, [sl]
 800254a:	4499      	add	r9, r3
 800254c:	2200      	movs	r2, #0
 800254e:	2300      	movs	r3, #0
 8002550:	4620      	mov	r0, r4
 8002552:	4639      	mov	r1, r7
 8002554:	f7fe fa28 	bl	80009a8 <__aeabi_dcmpeq>
 8002558:	b108      	cbz	r0, 800255e <__cvt+0x9e>
 800255a:	f8cd 901c 	str.w	r9, [sp, #28]
 800255e:	2230      	movs	r2, #48	; 0x30
 8002560:	9b07      	ldr	r3, [sp, #28]
 8002562:	454b      	cmp	r3, r9
 8002564:	d307      	bcc.n	8002576 <__cvt+0xb6>
 8002566:	4630      	mov	r0, r6
 8002568:	9b07      	ldr	r3, [sp, #28]
 800256a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800256c:	1b9b      	subs	r3, r3, r6
 800256e:	6013      	str	r3, [r2, #0]
 8002570:	b008      	add	sp, #32
 8002572:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002576:	1c59      	adds	r1, r3, #1
 8002578:	9107      	str	r1, [sp, #28]
 800257a:	701a      	strb	r2, [r3, #0]
 800257c:	e7f0      	b.n	8002560 <__cvt+0xa0>

0800257e <__exponent>:
 800257e:	4603      	mov	r3, r0
 8002580:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002582:	2900      	cmp	r1, #0
 8002584:	f803 2b02 	strb.w	r2, [r3], #2
 8002588:	bfb6      	itet	lt
 800258a:	222d      	movlt	r2, #45	; 0x2d
 800258c:	222b      	movge	r2, #43	; 0x2b
 800258e:	4249      	neglt	r1, r1
 8002590:	2909      	cmp	r1, #9
 8002592:	7042      	strb	r2, [r0, #1]
 8002594:	dd2a      	ble.n	80025ec <__exponent+0x6e>
 8002596:	f10d 0207 	add.w	r2, sp, #7
 800259a:	4617      	mov	r7, r2
 800259c:	260a      	movs	r6, #10
 800259e:	fb91 f5f6 	sdiv	r5, r1, r6
 80025a2:	4694      	mov	ip, r2
 80025a4:	fb06 1415 	mls	r4, r6, r5, r1
 80025a8:	3430      	adds	r4, #48	; 0x30
 80025aa:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80025ae:	460c      	mov	r4, r1
 80025b0:	2c63      	cmp	r4, #99	; 0x63
 80025b2:	4629      	mov	r1, r5
 80025b4:	f102 32ff 	add.w	r2, r2, #4294967295
 80025b8:	dcf1      	bgt.n	800259e <__exponent+0x20>
 80025ba:	3130      	adds	r1, #48	; 0x30
 80025bc:	f1ac 0402 	sub.w	r4, ip, #2
 80025c0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80025c4:	4622      	mov	r2, r4
 80025c6:	1c41      	adds	r1, r0, #1
 80025c8:	42ba      	cmp	r2, r7
 80025ca:	d30a      	bcc.n	80025e2 <__exponent+0x64>
 80025cc:	f10d 0209 	add.w	r2, sp, #9
 80025d0:	eba2 020c 	sub.w	r2, r2, ip
 80025d4:	42bc      	cmp	r4, r7
 80025d6:	bf88      	it	hi
 80025d8:	2200      	movhi	r2, #0
 80025da:	4413      	add	r3, r2
 80025dc:	1a18      	subs	r0, r3, r0
 80025de:	b003      	add	sp, #12
 80025e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025e2:	f812 5b01 	ldrb.w	r5, [r2], #1
 80025e6:	f801 5f01 	strb.w	r5, [r1, #1]!
 80025ea:	e7ed      	b.n	80025c8 <__exponent+0x4a>
 80025ec:	2330      	movs	r3, #48	; 0x30
 80025ee:	3130      	adds	r1, #48	; 0x30
 80025f0:	7083      	strb	r3, [r0, #2]
 80025f2:	70c1      	strb	r1, [r0, #3]
 80025f4:	1d03      	adds	r3, r0, #4
 80025f6:	e7f1      	b.n	80025dc <__exponent+0x5e>

080025f8 <_printf_float>:
 80025f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025fc:	b091      	sub	sp, #68	; 0x44
 80025fe:	460c      	mov	r4, r1
 8002600:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8002604:	4616      	mov	r6, r2
 8002606:	461f      	mov	r7, r3
 8002608:	4605      	mov	r5, r0
 800260a:	f000 fcc5 	bl	8002f98 <_localeconv_r>
 800260e:	6803      	ldr	r3, [r0, #0]
 8002610:	4618      	mov	r0, r3
 8002612:	9309      	str	r3, [sp, #36]	; 0x24
 8002614:	f7fd fd9c 	bl	8000150 <strlen>
 8002618:	2300      	movs	r3, #0
 800261a:	930e      	str	r3, [sp, #56]	; 0x38
 800261c:	f8d8 3000 	ldr.w	r3, [r8]
 8002620:	900a      	str	r0, [sp, #40]	; 0x28
 8002622:	3307      	adds	r3, #7
 8002624:	f023 0307 	bic.w	r3, r3, #7
 8002628:	f103 0208 	add.w	r2, r3, #8
 800262c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8002630:	f8d4 b000 	ldr.w	fp, [r4]
 8002634:	f8c8 2000 	str.w	r2, [r8]
 8002638:	e9d3 a800 	ldrd	sl, r8, [r3]
 800263c:	4652      	mov	r2, sl
 800263e:	4643      	mov	r3, r8
 8002640:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8002644:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8002648:	930b      	str	r3, [sp, #44]	; 0x2c
 800264a:	f04f 32ff 	mov.w	r2, #4294967295
 800264e:	4650      	mov	r0, sl
 8002650:	4b9c      	ldr	r3, [pc, #624]	; (80028c4 <_printf_float+0x2cc>)
 8002652:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002654:	f7fe f9da 	bl	8000a0c <__aeabi_dcmpun>
 8002658:	bb70      	cbnz	r0, 80026b8 <_printf_float+0xc0>
 800265a:	f04f 32ff 	mov.w	r2, #4294967295
 800265e:	4650      	mov	r0, sl
 8002660:	4b98      	ldr	r3, [pc, #608]	; (80028c4 <_printf_float+0x2cc>)
 8002662:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002664:	f7fe f9b4 	bl	80009d0 <__aeabi_dcmple>
 8002668:	bb30      	cbnz	r0, 80026b8 <_printf_float+0xc0>
 800266a:	2200      	movs	r2, #0
 800266c:	2300      	movs	r3, #0
 800266e:	4650      	mov	r0, sl
 8002670:	4641      	mov	r1, r8
 8002672:	f7fe f9a3 	bl	80009bc <__aeabi_dcmplt>
 8002676:	b110      	cbz	r0, 800267e <_printf_float+0x86>
 8002678:	232d      	movs	r3, #45	; 0x2d
 800267a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800267e:	4a92      	ldr	r2, [pc, #584]	; (80028c8 <_printf_float+0x2d0>)
 8002680:	4b92      	ldr	r3, [pc, #584]	; (80028cc <_printf_float+0x2d4>)
 8002682:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8002686:	bf94      	ite	ls
 8002688:	4690      	movls	r8, r2
 800268a:	4698      	movhi	r8, r3
 800268c:	2303      	movs	r3, #3
 800268e:	f04f 0a00 	mov.w	sl, #0
 8002692:	6123      	str	r3, [r4, #16]
 8002694:	f02b 0304 	bic.w	r3, fp, #4
 8002698:	6023      	str	r3, [r4, #0]
 800269a:	4633      	mov	r3, r6
 800269c:	4621      	mov	r1, r4
 800269e:	4628      	mov	r0, r5
 80026a0:	9700      	str	r7, [sp, #0]
 80026a2:	aa0f      	add	r2, sp, #60	; 0x3c
 80026a4:	f000 f9d6 	bl	8002a54 <_printf_common>
 80026a8:	3001      	adds	r0, #1
 80026aa:	f040 8090 	bne.w	80027ce <_printf_float+0x1d6>
 80026ae:	f04f 30ff 	mov.w	r0, #4294967295
 80026b2:	b011      	add	sp, #68	; 0x44
 80026b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80026b8:	4652      	mov	r2, sl
 80026ba:	4643      	mov	r3, r8
 80026bc:	4650      	mov	r0, sl
 80026be:	4641      	mov	r1, r8
 80026c0:	f7fe f9a4 	bl	8000a0c <__aeabi_dcmpun>
 80026c4:	b148      	cbz	r0, 80026da <_printf_float+0xe2>
 80026c6:	f1b8 0f00 	cmp.w	r8, #0
 80026ca:	bfb8      	it	lt
 80026cc:	232d      	movlt	r3, #45	; 0x2d
 80026ce:	4a80      	ldr	r2, [pc, #512]	; (80028d0 <_printf_float+0x2d8>)
 80026d0:	bfb8      	it	lt
 80026d2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80026d6:	4b7f      	ldr	r3, [pc, #508]	; (80028d4 <_printf_float+0x2dc>)
 80026d8:	e7d3      	b.n	8002682 <_printf_float+0x8a>
 80026da:	6863      	ldr	r3, [r4, #4]
 80026dc:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80026e0:	1c5a      	adds	r2, r3, #1
 80026e2:	d142      	bne.n	800276a <_printf_float+0x172>
 80026e4:	2306      	movs	r3, #6
 80026e6:	6063      	str	r3, [r4, #4]
 80026e8:	2200      	movs	r2, #0
 80026ea:	9206      	str	r2, [sp, #24]
 80026ec:	aa0e      	add	r2, sp, #56	; 0x38
 80026ee:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80026f2:	aa0d      	add	r2, sp, #52	; 0x34
 80026f4:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80026f8:	9203      	str	r2, [sp, #12]
 80026fa:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80026fe:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8002702:	6023      	str	r3, [r4, #0]
 8002704:	6863      	ldr	r3, [r4, #4]
 8002706:	4652      	mov	r2, sl
 8002708:	9300      	str	r3, [sp, #0]
 800270a:	4628      	mov	r0, r5
 800270c:	4643      	mov	r3, r8
 800270e:	910b      	str	r1, [sp, #44]	; 0x2c
 8002710:	f7ff fed6 	bl	80024c0 <__cvt>
 8002714:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002716:	4680      	mov	r8, r0
 8002718:	2947      	cmp	r1, #71	; 0x47
 800271a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800271c:	d108      	bne.n	8002730 <_printf_float+0x138>
 800271e:	1cc8      	adds	r0, r1, #3
 8002720:	db02      	blt.n	8002728 <_printf_float+0x130>
 8002722:	6863      	ldr	r3, [r4, #4]
 8002724:	4299      	cmp	r1, r3
 8002726:	dd40      	ble.n	80027aa <_printf_float+0x1b2>
 8002728:	f1a9 0902 	sub.w	r9, r9, #2
 800272c:	fa5f f989 	uxtb.w	r9, r9
 8002730:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8002734:	d81f      	bhi.n	8002776 <_printf_float+0x17e>
 8002736:	464a      	mov	r2, r9
 8002738:	3901      	subs	r1, #1
 800273a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800273e:	910d      	str	r1, [sp, #52]	; 0x34
 8002740:	f7ff ff1d 	bl	800257e <__exponent>
 8002744:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002746:	4682      	mov	sl, r0
 8002748:	1813      	adds	r3, r2, r0
 800274a:	2a01      	cmp	r2, #1
 800274c:	6123      	str	r3, [r4, #16]
 800274e:	dc02      	bgt.n	8002756 <_printf_float+0x15e>
 8002750:	6822      	ldr	r2, [r4, #0]
 8002752:	07d2      	lsls	r2, r2, #31
 8002754:	d501      	bpl.n	800275a <_printf_float+0x162>
 8002756:	3301      	adds	r3, #1
 8002758:	6123      	str	r3, [r4, #16]
 800275a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800275e:	2b00      	cmp	r3, #0
 8002760:	d09b      	beq.n	800269a <_printf_float+0xa2>
 8002762:	232d      	movs	r3, #45	; 0x2d
 8002764:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002768:	e797      	b.n	800269a <_printf_float+0xa2>
 800276a:	2947      	cmp	r1, #71	; 0x47
 800276c:	d1bc      	bne.n	80026e8 <_printf_float+0xf0>
 800276e:	2b00      	cmp	r3, #0
 8002770:	d1ba      	bne.n	80026e8 <_printf_float+0xf0>
 8002772:	2301      	movs	r3, #1
 8002774:	e7b7      	b.n	80026e6 <_printf_float+0xee>
 8002776:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800277a:	d118      	bne.n	80027ae <_printf_float+0x1b6>
 800277c:	2900      	cmp	r1, #0
 800277e:	6863      	ldr	r3, [r4, #4]
 8002780:	dd0b      	ble.n	800279a <_printf_float+0x1a2>
 8002782:	6121      	str	r1, [r4, #16]
 8002784:	b913      	cbnz	r3, 800278c <_printf_float+0x194>
 8002786:	6822      	ldr	r2, [r4, #0]
 8002788:	07d0      	lsls	r0, r2, #31
 800278a:	d502      	bpl.n	8002792 <_printf_float+0x19a>
 800278c:	3301      	adds	r3, #1
 800278e:	440b      	add	r3, r1
 8002790:	6123      	str	r3, [r4, #16]
 8002792:	f04f 0a00 	mov.w	sl, #0
 8002796:	65a1      	str	r1, [r4, #88]	; 0x58
 8002798:	e7df      	b.n	800275a <_printf_float+0x162>
 800279a:	b913      	cbnz	r3, 80027a2 <_printf_float+0x1aa>
 800279c:	6822      	ldr	r2, [r4, #0]
 800279e:	07d2      	lsls	r2, r2, #31
 80027a0:	d501      	bpl.n	80027a6 <_printf_float+0x1ae>
 80027a2:	3302      	adds	r3, #2
 80027a4:	e7f4      	b.n	8002790 <_printf_float+0x198>
 80027a6:	2301      	movs	r3, #1
 80027a8:	e7f2      	b.n	8002790 <_printf_float+0x198>
 80027aa:	f04f 0967 	mov.w	r9, #103	; 0x67
 80027ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80027b0:	4299      	cmp	r1, r3
 80027b2:	db05      	blt.n	80027c0 <_printf_float+0x1c8>
 80027b4:	6823      	ldr	r3, [r4, #0]
 80027b6:	6121      	str	r1, [r4, #16]
 80027b8:	07d8      	lsls	r0, r3, #31
 80027ba:	d5ea      	bpl.n	8002792 <_printf_float+0x19a>
 80027bc:	1c4b      	adds	r3, r1, #1
 80027be:	e7e7      	b.n	8002790 <_printf_float+0x198>
 80027c0:	2900      	cmp	r1, #0
 80027c2:	bfcc      	ite	gt
 80027c4:	2201      	movgt	r2, #1
 80027c6:	f1c1 0202 	rsble	r2, r1, #2
 80027ca:	4413      	add	r3, r2
 80027cc:	e7e0      	b.n	8002790 <_printf_float+0x198>
 80027ce:	6823      	ldr	r3, [r4, #0]
 80027d0:	055a      	lsls	r2, r3, #21
 80027d2:	d407      	bmi.n	80027e4 <_printf_float+0x1ec>
 80027d4:	6923      	ldr	r3, [r4, #16]
 80027d6:	4642      	mov	r2, r8
 80027d8:	4631      	mov	r1, r6
 80027da:	4628      	mov	r0, r5
 80027dc:	47b8      	blx	r7
 80027de:	3001      	adds	r0, #1
 80027e0:	d12b      	bne.n	800283a <_printf_float+0x242>
 80027e2:	e764      	b.n	80026ae <_printf_float+0xb6>
 80027e4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80027e8:	f240 80dd 	bls.w	80029a6 <_printf_float+0x3ae>
 80027ec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80027f0:	2200      	movs	r2, #0
 80027f2:	2300      	movs	r3, #0
 80027f4:	f7fe f8d8 	bl	80009a8 <__aeabi_dcmpeq>
 80027f8:	2800      	cmp	r0, #0
 80027fa:	d033      	beq.n	8002864 <_printf_float+0x26c>
 80027fc:	2301      	movs	r3, #1
 80027fe:	4631      	mov	r1, r6
 8002800:	4628      	mov	r0, r5
 8002802:	4a35      	ldr	r2, [pc, #212]	; (80028d8 <_printf_float+0x2e0>)
 8002804:	47b8      	blx	r7
 8002806:	3001      	adds	r0, #1
 8002808:	f43f af51 	beq.w	80026ae <_printf_float+0xb6>
 800280c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002810:	429a      	cmp	r2, r3
 8002812:	db02      	blt.n	800281a <_printf_float+0x222>
 8002814:	6823      	ldr	r3, [r4, #0]
 8002816:	07d8      	lsls	r0, r3, #31
 8002818:	d50f      	bpl.n	800283a <_printf_float+0x242>
 800281a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800281e:	4631      	mov	r1, r6
 8002820:	4628      	mov	r0, r5
 8002822:	47b8      	blx	r7
 8002824:	3001      	adds	r0, #1
 8002826:	f43f af42 	beq.w	80026ae <_printf_float+0xb6>
 800282a:	f04f 0800 	mov.w	r8, #0
 800282e:	f104 091a 	add.w	r9, r4, #26
 8002832:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002834:	3b01      	subs	r3, #1
 8002836:	4543      	cmp	r3, r8
 8002838:	dc09      	bgt.n	800284e <_printf_float+0x256>
 800283a:	6823      	ldr	r3, [r4, #0]
 800283c:	079b      	lsls	r3, r3, #30
 800283e:	f100 8104 	bmi.w	8002a4a <_printf_float+0x452>
 8002842:	68e0      	ldr	r0, [r4, #12]
 8002844:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002846:	4298      	cmp	r0, r3
 8002848:	bfb8      	it	lt
 800284a:	4618      	movlt	r0, r3
 800284c:	e731      	b.n	80026b2 <_printf_float+0xba>
 800284e:	2301      	movs	r3, #1
 8002850:	464a      	mov	r2, r9
 8002852:	4631      	mov	r1, r6
 8002854:	4628      	mov	r0, r5
 8002856:	47b8      	blx	r7
 8002858:	3001      	adds	r0, #1
 800285a:	f43f af28 	beq.w	80026ae <_printf_float+0xb6>
 800285e:	f108 0801 	add.w	r8, r8, #1
 8002862:	e7e6      	b.n	8002832 <_printf_float+0x23a>
 8002864:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002866:	2b00      	cmp	r3, #0
 8002868:	dc38      	bgt.n	80028dc <_printf_float+0x2e4>
 800286a:	2301      	movs	r3, #1
 800286c:	4631      	mov	r1, r6
 800286e:	4628      	mov	r0, r5
 8002870:	4a19      	ldr	r2, [pc, #100]	; (80028d8 <_printf_float+0x2e0>)
 8002872:	47b8      	blx	r7
 8002874:	3001      	adds	r0, #1
 8002876:	f43f af1a 	beq.w	80026ae <_printf_float+0xb6>
 800287a:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800287e:	4313      	orrs	r3, r2
 8002880:	d102      	bne.n	8002888 <_printf_float+0x290>
 8002882:	6823      	ldr	r3, [r4, #0]
 8002884:	07d9      	lsls	r1, r3, #31
 8002886:	d5d8      	bpl.n	800283a <_printf_float+0x242>
 8002888:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800288c:	4631      	mov	r1, r6
 800288e:	4628      	mov	r0, r5
 8002890:	47b8      	blx	r7
 8002892:	3001      	adds	r0, #1
 8002894:	f43f af0b 	beq.w	80026ae <_printf_float+0xb6>
 8002898:	f04f 0900 	mov.w	r9, #0
 800289c:	f104 0a1a 	add.w	sl, r4, #26
 80028a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80028a2:	425b      	negs	r3, r3
 80028a4:	454b      	cmp	r3, r9
 80028a6:	dc01      	bgt.n	80028ac <_printf_float+0x2b4>
 80028a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80028aa:	e794      	b.n	80027d6 <_printf_float+0x1de>
 80028ac:	2301      	movs	r3, #1
 80028ae:	4652      	mov	r2, sl
 80028b0:	4631      	mov	r1, r6
 80028b2:	4628      	mov	r0, r5
 80028b4:	47b8      	blx	r7
 80028b6:	3001      	adds	r0, #1
 80028b8:	f43f aef9 	beq.w	80026ae <_printf_float+0xb6>
 80028bc:	f109 0901 	add.w	r9, r9, #1
 80028c0:	e7ee      	b.n	80028a0 <_printf_float+0x2a8>
 80028c2:	bf00      	nop
 80028c4:	7fefffff 	.word	0x7fefffff
 80028c8:	08004e4a 	.word	0x08004e4a
 80028cc:	08004e4e 	.word	0x08004e4e
 80028d0:	08004e52 	.word	0x08004e52
 80028d4:	08004e56 	.word	0x08004e56
 80028d8:	08004e5a 	.word	0x08004e5a
 80028dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80028de:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80028e0:	429a      	cmp	r2, r3
 80028e2:	bfa8      	it	ge
 80028e4:	461a      	movge	r2, r3
 80028e6:	2a00      	cmp	r2, #0
 80028e8:	4691      	mov	r9, r2
 80028ea:	dc37      	bgt.n	800295c <_printf_float+0x364>
 80028ec:	f04f 0b00 	mov.w	fp, #0
 80028f0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80028f4:	f104 021a 	add.w	r2, r4, #26
 80028f8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80028fc:	ebaa 0309 	sub.w	r3, sl, r9
 8002900:	455b      	cmp	r3, fp
 8002902:	dc33      	bgt.n	800296c <_printf_float+0x374>
 8002904:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8002908:	429a      	cmp	r2, r3
 800290a:	db3b      	blt.n	8002984 <_printf_float+0x38c>
 800290c:	6823      	ldr	r3, [r4, #0]
 800290e:	07da      	lsls	r2, r3, #31
 8002910:	d438      	bmi.n	8002984 <_printf_float+0x38c>
 8002912:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8002916:	eba2 0903 	sub.w	r9, r2, r3
 800291a:	eba2 020a 	sub.w	r2, r2, sl
 800291e:	4591      	cmp	r9, r2
 8002920:	bfa8      	it	ge
 8002922:	4691      	movge	r9, r2
 8002924:	f1b9 0f00 	cmp.w	r9, #0
 8002928:	dc34      	bgt.n	8002994 <_printf_float+0x39c>
 800292a:	f04f 0800 	mov.w	r8, #0
 800292e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002932:	f104 0a1a 	add.w	sl, r4, #26
 8002936:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800293a:	1a9b      	subs	r3, r3, r2
 800293c:	eba3 0309 	sub.w	r3, r3, r9
 8002940:	4543      	cmp	r3, r8
 8002942:	f77f af7a 	ble.w	800283a <_printf_float+0x242>
 8002946:	2301      	movs	r3, #1
 8002948:	4652      	mov	r2, sl
 800294a:	4631      	mov	r1, r6
 800294c:	4628      	mov	r0, r5
 800294e:	47b8      	blx	r7
 8002950:	3001      	adds	r0, #1
 8002952:	f43f aeac 	beq.w	80026ae <_printf_float+0xb6>
 8002956:	f108 0801 	add.w	r8, r8, #1
 800295a:	e7ec      	b.n	8002936 <_printf_float+0x33e>
 800295c:	4613      	mov	r3, r2
 800295e:	4631      	mov	r1, r6
 8002960:	4642      	mov	r2, r8
 8002962:	4628      	mov	r0, r5
 8002964:	47b8      	blx	r7
 8002966:	3001      	adds	r0, #1
 8002968:	d1c0      	bne.n	80028ec <_printf_float+0x2f4>
 800296a:	e6a0      	b.n	80026ae <_printf_float+0xb6>
 800296c:	2301      	movs	r3, #1
 800296e:	4631      	mov	r1, r6
 8002970:	4628      	mov	r0, r5
 8002972:	920b      	str	r2, [sp, #44]	; 0x2c
 8002974:	47b8      	blx	r7
 8002976:	3001      	adds	r0, #1
 8002978:	f43f ae99 	beq.w	80026ae <_printf_float+0xb6>
 800297c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800297e:	f10b 0b01 	add.w	fp, fp, #1
 8002982:	e7b9      	b.n	80028f8 <_printf_float+0x300>
 8002984:	4631      	mov	r1, r6
 8002986:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800298a:	4628      	mov	r0, r5
 800298c:	47b8      	blx	r7
 800298e:	3001      	adds	r0, #1
 8002990:	d1bf      	bne.n	8002912 <_printf_float+0x31a>
 8002992:	e68c      	b.n	80026ae <_printf_float+0xb6>
 8002994:	464b      	mov	r3, r9
 8002996:	4631      	mov	r1, r6
 8002998:	4628      	mov	r0, r5
 800299a:	eb08 020a 	add.w	r2, r8, sl
 800299e:	47b8      	blx	r7
 80029a0:	3001      	adds	r0, #1
 80029a2:	d1c2      	bne.n	800292a <_printf_float+0x332>
 80029a4:	e683      	b.n	80026ae <_printf_float+0xb6>
 80029a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80029a8:	2a01      	cmp	r2, #1
 80029aa:	dc01      	bgt.n	80029b0 <_printf_float+0x3b8>
 80029ac:	07db      	lsls	r3, r3, #31
 80029ae:	d539      	bpl.n	8002a24 <_printf_float+0x42c>
 80029b0:	2301      	movs	r3, #1
 80029b2:	4642      	mov	r2, r8
 80029b4:	4631      	mov	r1, r6
 80029b6:	4628      	mov	r0, r5
 80029b8:	47b8      	blx	r7
 80029ba:	3001      	adds	r0, #1
 80029bc:	f43f ae77 	beq.w	80026ae <_printf_float+0xb6>
 80029c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80029c4:	4631      	mov	r1, r6
 80029c6:	4628      	mov	r0, r5
 80029c8:	47b8      	blx	r7
 80029ca:	3001      	adds	r0, #1
 80029cc:	f43f ae6f 	beq.w	80026ae <_printf_float+0xb6>
 80029d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80029d4:	2200      	movs	r2, #0
 80029d6:	2300      	movs	r3, #0
 80029d8:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 80029dc:	f7fd ffe4 	bl	80009a8 <__aeabi_dcmpeq>
 80029e0:	b9d8      	cbnz	r0, 8002a1a <_printf_float+0x422>
 80029e2:	f109 33ff 	add.w	r3, r9, #4294967295
 80029e6:	f108 0201 	add.w	r2, r8, #1
 80029ea:	4631      	mov	r1, r6
 80029ec:	4628      	mov	r0, r5
 80029ee:	47b8      	blx	r7
 80029f0:	3001      	adds	r0, #1
 80029f2:	d10e      	bne.n	8002a12 <_printf_float+0x41a>
 80029f4:	e65b      	b.n	80026ae <_printf_float+0xb6>
 80029f6:	2301      	movs	r3, #1
 80029f8:	464a      	mov	r2, r9
 80029fa:	4631      	mov	r1, r6
 80029fc:	4628      	mov	r0, r5
 80029fe:	47b8      	blx	r7
 8002a00:	3001      	adds	r0, #1
 8002a02:	f43f ae54 	beq.w	80026ae <_printf_float+0xb6>
 8002a06:	f108 0801 	add.w	r8, r8, #1
 8002a0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002a0c:	3b01      	subs	r3, #1
 8002a0e:	4543      	cmp	r3, r8
 8002a10:	dcf1      	bgt.n	80029f6 <_printf_float+0x3fe>
 8002a12:	4653      	mov	r3, sl
 8002a14:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8002a18:	e6de      	b.n	80027d8 <_printf_float+0x1e0>
 8002a1a:	f04f 0800 	mov.w	r8, #0
 8002a1e:	f104 091a 	add.w	r9, r4, #26
 8002a22:	e7f2      	b.n	8002a0a <_printf_float+0x412>
 8002a24:	2301      	movs	r3, #1
 8002a26:	4642      	mov	r2, r8
 8002a28:	e7df      	b.n	80029ea <_printf_float+0x3f2>
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	464a      	mov	r2, r9
 8002a2e:	4631      	mov	r1, r6
 8002a30:	4628      	mov	r0, r5
 8002a32:	47b8      	blx	r7
 8002a34:	3001      	adds	r0, #1
 8002a36:	f43f ae3a 	beq.w	80026ae <_printf_float+0xb6>
 8002a3a:	f108 0801 	add.w	r8, r8, #1
 8002a3e:	68e3      	ldr	r3, [r4, #12]
 8002a40:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8002a42:	1a5b      	subs	r3, r3, r1
 8002a44:	4543      	cmp	r3, r8
 8002a46:	dcf0      	bgt.n	8002a2a <_printf_float+0x432>
 8002a48:	e6fb      	b.n	8002842 <_printf_float+0x24a>
 8002a4a:	f04f 0800 	mov.w	r8, #0
 8002a4e:	f104 0919 	add.w	r9, r4, #25
 8002a52:	e7f4      	b.n	8002a3e <_printf_float+0x446>

08002a54 <_printf_common>:
 8002a54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a58:	4616      	mov	r6, r2
 8002a5a:	4699      	mov	r9, r3
 8002a5c:	688a      	ldr	r2, [r1, #8]
 8002a5e:	690b      	ldr	r3, [r1, #16]
 8002a60:	4607      	mov	r7, r0
 8002a62:	4293      	cmp	r3, r2
 8002a64:	bfb8      	it	lt
 8002a66:	4613      	movlt	r3, r2
 8002a68:	6033      	str	r3, [r6, #0]
 8002a6a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002a6e:	460c      	mov	r4, r1
 8002a70:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002a74:	b10a      	cbz	r2, 8002a7a <_printf_common+0x26>
 8002a76:	3301      	adds	r3, #1
 8002a78:	6033      	str	r3, [r6, #0]
 8002a7a:	6823      	ldr	r3, [r4, #0]
 8002a7c:	0699      	lsls	r1, r3, #26
 8002a7e:	bf42      	ittt	mi
 8002a80:	6833      	ldrmi	r3, [r6, #0]
 8002a82:	3302      	addmi	r3, #2
 8002a84:	6033      	strmi	r3, [r6, #0]
 8002a86:	6825      	ldr	r5, [r4, #0]
 8002a88:	f015 0506 	ands.w	r5, r5, #6
 8002a8c:	d106      	bne.n	8002a9c <_printf_common+0x48>
 8002a8e:	f104 0a19 	add.w	sl, r4, #25
 8002a92:	68e3      	ldr	r3, [r4, #12]
 8002a94:	6832      	ldr	r2, [r6, #0]
 8002a96:	1a9b      	subs	r3, r3, r2
 8002a98:	42ab      	cmp	r3, r5
 8002a9a:	dc2b      	bgt.n	8002af4 <_printf_common+0xa0>
 8002a9c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002aa0:	1e13      	subs	r3, r2, #0
 8002aa2:	6822      	ldr	r2, [r4, #0]
 8002aa4:	bf18      	it	ne
 8002aa6:	2301      	movne	r3, #1
 8002aa8:	0692      	lsls	r2, r2, #26
 8002aaa:	d430      	bmi.n	8002b0e <_printf_common+0xba>
 8002aac:	4649      	mov	r1, r9
 8002aae:	4638      	mov	r0, r7
 8002ab0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002ab4:	47c0      	blx	r8
 8002ab6:	3001      	adds	r0, #1
 8002ab8:	d023      	beq.n	8002b02 <_printf_common+0xae>
 8002aba:	6823      	ldr	r3, [r4, #0]
 8002abc:	6922      	ldr	r2, [r4, #16]
 8002abe:	f003 0306 	and.w	r3, r3, #6
 8002ac2:	2b04      	cmp	r3, #4
 8002ac4:	bf14      	ite	ne
 8002ac6:	2500      	movne	r5, #0
 8002ac8:	6833      	ldreq	r3, [r6, #0]
 8002aca:	f04f 0600 	mov.w	r6, #0
 8002ace:	bf08      	it	eq
 8002ad0:	68e5      	ldreq	r5, [r4, #12]
 8002ad2:	f104 041a 	add.w	r4, r4, #26
 8002ad6:	bf08      	it	eq
 8002ad8:	1aed      	subeq	r5, r5, r3
 8002ada:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002ade:	bf08      	it	eq
 8002ae0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	bfc4      	itt	gt
 8002ae8:	1a9b      	subgt	r3, r3, r2
 8002aea:	18ed      	addgt	r5, r5, r3
 8002aec:	42b5      	cmp	r5, r6
 8002aee:	d11a      	bne.n	8002b26 <_printf_common+0xd2>
 8002af0:	2000      	movs	r0, #0
 8002af2:	e008      	b.n	8002b06 <_printf_common+0xb2>
 8002af4:	2301      	movs	r3, #1
 8002af6:	4652      	mov	r2, sl
 8002af8:	4649      	mov	r1, r9
 8002afa:	4638      	mov	r0, r7
 8002afc:	47c0      	blx	r8
 8002afe:	3001      	adds	r0, #1
 8002b00:	d103      	bne.n	8002b0a <_printf_common+0xb6>
 8002b02:	f04f 30ff 	mov.w	r0, #4294967295
 8002b06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b0a:	3501      	adds	r5, #1
 8002b0c:	e7c1      	b.n	8002a92 <_printf_common+0x3e>
 8002b0e:	2030      	movs	r0, #48	; 0x30
 8002b10:	18e1      	adds	r1, r4, r3
 8002b12:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002b16:	1c5a      	adds	r2, r3, #1
 8002b18:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002b1c:	4422      	add	r2, r4
 8002b1e:	3302      	adds	r3, #2
 8002b20:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002b24:	e7c2      	b.n	8002aac <_printf_common+0x58>
 8002b26:	2301      	movs	r3, #1
 8002b28:	4622      	mov	r2, r4
 8002b2a:	4649      	mov	r1, r9
 8002b2c:	4638      	mov	r0, r7
 8002b2e:	47c0      	blx	r8
 8002b30:	3001      	adds	r0, #1
 8002b32:	d0e6      	beq.n	8002b02 <_printf_common+0xae>
 8002b34:	3601      	adds	r6, #1
 8002b36:	e7d9      	b.n	8002aec <_printf_common+0x98>

08002b38 <_printf_i>:
 8002b38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002b3c:	7e0f      	ldrb	r7, [r1, #24]
 8002b3e:	4691      	mov	r9, r2
 8002b40:	2f78      	cmp	r7, #120	; 0x78
 8002b42:	4680      	mov	r8, r0
 8002b44:	460c      	mov	r4, r1
 8002b46:	469a      	mov	sl, r3
 8002b48:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002b4a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002b4e:	d807      	bhi.n	8002b60 <_printf_i+0x28>
 8002b50:	2f62      	cmp	r7, #98	; 0x62
 8002b52:	d80a      	bhi.n	8002b6a <_printf_i+0x32>
 8002b54:	2f00      	cmp	r7, #0
 8002b56:	f000 80d5 	beq.w	8002d04 <_printf_i+0x1cc>
 8002b5a:	2f58      	cmp	r7, #88	; 0x58
 8002b5c:	f000 80c1 	beq.w	8002ce2 <_printf_i+0x1aa>
 8002b60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002b64:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002b68:	e03a      	b.n	8002be0 <_printf_i+0xa8>
 8002b6a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002b6e:	2b15      	cmp	r3, #21
 8002b70:	d8f6      	bhi.n	8002b60 <_printf_i+0x28>
 8002b72:	a101      	add	r1, pc, #4	; (adr r1, 8002b78 <_printf_i+0x40>)
 8002b74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002b78:	08002bd1 	.word	0x08002bd1
 8002b7c:	08002be5 	.word	0x08002be5
 8002b80:	08002b61 	.word	0x08002b61
 8002b84:	08002b61 	.word	0x08002b61
 8002b88:	08002b61 	.word	0x08002b61
 8002b8c:	08002b61 	.word	0x08002b61
 8002b90:	08002be5 	.word	0x08002be5
 8002b94:	08002b61 	.word	0x08002b61
 8002b98:	08002b61 	.word	0x08002b61
 8002b9c:	08002b61 	.word	0x08002b61
 8002ba0:	08002b61 	.word	0x08002b61
 8002ba4:	08002ceb 	.word	0x08002ceb
 8002ba8:	08002c11 	.word	0x08002c11
 8002bac:	08002ca5 	.word	0x08002ca5
 8002bb0:	08002b61 	.word	0x08002b61
 8002bb4:	08002b61 	.word	0x08002b61
 8002bb8:	08002d0d 	.word	0x08002d0d
 8002bbc:	08002b61 	.word	0x08002b61
 8002bc0:	08002c11 	.word	0x08002c11
 8002bc4:	08002b61 	.word	0x08002b61
 8002bc8:	08002b61 	.word	0x08002b61
 8002bcc:	08002cad 	.word	0x08002cad
 8002bd0:	682b      	ldr	r3, [r5, #0]
 8002bd2:	1d1a      	adds	r2, r3, #4
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	602a      	str	r2, [r5, #0]
 8002bd8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002bdc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002be0:	2301      	movs	r3, #1
 8002be2:	e0a0      	b.n	8002d26 <_printf_i+0x1ee>
 8002be4:	6820      	ldr	r0, [r4, #0]
 8002be6:	682b      	ldr	r3, [r5, #0]
 8002be8:	0607      	lsls	r7, r0, #24
 8002bea:	f103 0104 	add.w	r1, r3, #4
 8002bee:	6029      	str	r1, [r5, #0]
 8002bf0:	d501      	bpl.n	8002bf6 <_printf_i+0xbe>
 8002bf2:	681e      	ldr	r6, [r3, #0]
 8002bf4:	e003      	b.n	8002bfe <_printf_i+0xc6>
 8002bf6:	0646      	lsls	r6, r0, #25
 8002bf8:	d5fb      	bpl.n	8002bf2 <_printf_i+0xba>
 8002bfa:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002bfe:	2e00      	cmp	r6, #0
 8002c00:	da03      	bge.n	8002c0a <_printf_i+0xd2>
 8002c02:	232d      	movs	r3, #45	; 0x2d
 8002c04:	4276      	negs	r6, r6
 8002c06:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c0a:	230a      	movs	r3, #10
 8002c0c:	4859      	ldr	r0, [pc, #356]	; (8002d74 <_printf_i+0x23c>)
 8002c0e:	e012      	b.n	8002c36 <_printf_i+0xfe>
 8002c10:	682b      	ldr	r3, [r5, #0]
 8002c12:	6820      	ldr	r0, [r4, #0]
 8002c14:	1d19      	adds	r1, r3, #4
 8002c16:	6029      	str	r1, [r5, #0]
 8002c18:	0605      	lsls	r5, r0, #24
 8002c1a:	d501      	bpl.n	8002c20 <_printf_i+0xe8>
 8002c1c:	681e      	ldr	r6, [r3, #0]
 8002c1e:	e002      	b.n	8002c26 <_printf_i+0xee>
 8002c20:	0641      	lsls	r1, r0, #25
 8002c22:	d5fb      	bpl.n	8002c1c <_printf_i+0xe4>
 8002c24:	881e      	ldrh	r6, [r3, #0]
 8002c26:	2f6f      	cmp	r7, #111	; 0x6f
 8002c28:	bf0c      	ite	eq
 8002c2a:	2308      	moveq	r3, #8
 8002c2c:	230a      	movne	r3, #10
 8002c2e:	4851      	ldr	r0, [pc, #324]	; (8002d74 <_printf_i+0x23c>)
 8002c30:	2100      	movs	r1, #0
 8002c32:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002c36:	6865      	ldr	r5, [r4, #4]
 8002c38:	2d00      	cmp	r5, #0
 8002c3a:	bfa8      	it	ge
 8002c3c:	6821      	ldrge	r1, [r4, #0]
 8002c3e:	60a5      	str	r5, [r4, #8]
 8002c40:	bfa4      	itt	ge
 8002c42:	f021 0104 	bicge.w	r1, r1, #4
 8002c46:	6021      	strge	r1, [r4, #0]
 8002c48:	b90e      	cbnz	r6, 8002c4e <_printf_i+0x116>
 8002c4a:	2d00      	cmp	r5, #0
 8002c4c:	d04b      	beq.n	8002ce6 <_printf_i+0x1ae>
 8002c4e:	4615      	mov	r5, r2
 8002c50:	fbb6 f1f3 	udiv	r1, r6, r3
 8002c54:	fb03 6711 	mls	r7, r3, r1, r6
 8002c58:	5dc7      	ldrb	r7, [r0, r7]
 8002c5a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002c5e:	4637      	mov	r7, r6
 8002c60:	42bb      	cmp	r3, r7
 8002c62:	460e      	mov	r6, r1
 8002c64:	d9f4      	bls.n	8002c50 <_printf_i+0x118>
 8002c66:	2b08      	cmp	r3, #8
 8002c68:	d10b      	bne.n	8002c82 <_printf_i+0x14a>
 8002c6a:	6823      	ldr	r3, [r4, #0]
 8002c6c:	07de      	lsls	r6, r3, #31
 8002c6e:	d508      	bpl.n	8002c82 <_printf_i+0x14a>
 8002c70:	6923      	ldr	r3, [r4, #16]
 8002c72:	6861      	ldr	r1, [r4, #4]
 8002c74:	4299      	cmp	r1, r3
 8002c76:	bfde      	ittt	le
 8002c78:	2330      	movle	r3, #48	; 0x30
 8002c7a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002c7e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002c82:	1b52      	subs	r2, r2, r5
 8002c84:	6122      	str	r2, [r4, #16]
 8002c86:	464b      	mov	r3, r9
 8002c88:	4621      	mov	r1, r4
 8002c8a:	4640      	mov	r0, r8
 8002c8c:	f8cd a000 	str.w	sl, [sp]
 8002c90:	aa03      	add	r2, sp, #12
 8002c92:	f7ff fedf 	bl	8002a54 <_printf_common>
 8002c96:	3001      	adds	r0, #1
 8002c98:	d14a      	bne.n	8002d30 <_printf_i+0x1f8>
 8002c9a:	f04f 30ff 	mov.w	r0, #4294967295
 8002c9e:	b004      	add	sp, #16
 8002ca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ca4:	6823      	ldr	r3, [r4, #0]
 8002ca6:	f043 0320 	orr.w	r3, r3, #32
 8002caa:	6023      	str	r3, [r4, #0]
 8002cac:	2778      	movs	r7, #120	; 0x78
 8002cae:	4832      	ldr	r0, [pc, #200]	; (8002d78 <_printf_i+0x240>)
 8002cb0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002cb4:	6823      	ldr	r3, [r4, #0]
 8002cb6:	6829      	ldr	r1, [r5, #0]
 8002cb8:	061f      	lsls	r7, r3, #24
 8002cba:	f851 6b04 	ldr.w	r6, [r1], #4
 8002cbe:	d402      	bmi.n	8002cc6 <_printf_i+0x18e>
 8002cc0:	065f      	lsls	r7, r3, #25
 8002cc2:	bf48      	it	mi
 8002cc4:	b2b6      	uxthmi	r6, r6
 8002cc6:	07df      	lsls	r7, r3, #31
 8002cc8:	bf48      	it	mi
 8002cca:	f043 0320 	orrmi.w	r3, r3, #32
 8002cce:	6029      	str	r1, [r5, #0]
 8002cd0:	bf48      	it	mi
 8002cd2:	6023      	strmi	r3, [r4, #0]
 8002cd4:	b91e      	cbnz	r6, 8002cde <_printf_i+0x1a6>
 8002cd6:	6823      	ldr	r3, [r4, #0]
 8002cd8:	f023 0320 	bic.w	r3, r3, #32
 8002cdc:	6023      	str	r3, [r4, #0]
 8002cde:	2310      	movs	r3, #16
 8002ce0:	e7a6      	b.n	8002c30 <_printf_i+0xf8>
 8002ce2:	4824      	ldr	r0, [pc, #144]	; (8002d74 <_printf_i+0x23c>)
 8002ce4:	e7e4      	b.n	8002cb0 <_printf_i+0x178>
 8002ce6:	4615      	mov	r5, r2
 8002ce8:	e7bd      	b.n	8002c66 <_printf_i+0x12e>
 8002cea:	682b      	ldr	r3, [r5, #0]
 8002cec:	6826      	ldr	r6, [r4, #0]
 8002cee:	1d18      	adds	r0, r3, #4
 8002cf0:	6961      	ldr	r1, [r4, #20]
 8002cf2:	6028      	str	r0, [r5, #0]
 8002cf4:	0635      	lsls	r5, r6, #24
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	d501      	bpl.n	8002cfe <_printf_i+0x1c6>
 8002cfa:	6019      	str	r1, [r3, #0]
 8002cfc:	e002      	b.n	8002d04 <_printf_i+0x1cc>
 8002cfe:	0670      	lsls	r0, r6, #25
 8002d00:	d5fb      	bpl.n	8002cfa <_printf_i+0x1c2>
 8002d02:	8019      	strh	r1, [r3, #0]
 8002d04:	2300      	movs	r3, #0
 8002d06:	4615      	mov	r5, r2
 8002d08:	6123      	str	r3, [r4, #16]
 8002d0a:	e7bc      	b.n	8002c86 <_printf_i+0x14e>
 8002d0c:	682b      	ldr	r3, [r5, #0]
 8002d0e:	2100      	movs	r1, #0
 8002d10:	1d1a      	adds	r2, r3, #4
 8002d12:	602a      	str	r2, [r5, #0]
 8002d14:	681d      	ldr	r5, [r3, #0]
 8002d16:	6862      	ldr	r2, [r4, #4]
 8002d18:	4628      	mov	r0, r5
 8002d1a:	f000 f9b4 	bl	8003086 <memchr>
 8002d1e:	b108      	cbz	r0, 8002d24 <_printf_i+0x1ec>
 8002d20:	1b40      	subs	r0, r0, r5
 8002d22:	6060      	str	r0, [r4, #4]
 8002d24:	6863      	ldr	r3, [r4, #4]
 8002d26:	6123      	str	r3, [r4, #16]
 8002d28:	2300      	movs	r3, #0
 8002d2a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002d2e:	e7aa      	b.n	8002c86 <_printf_i+0x14e>
 8002d30:	462a      	mov	r2, r5
 8002d32:	4649      	mov	r1, r9
 8002d34:	4640      	mov	r0, r8
 8002d36:	6923      	ldr	r3, [r4, #16]
 8002d38:	47d0      	blx	sl
 8002d3a:	3001      	adds	r0, #1
 8002d3c:	d0ad      	beq.n	8002c9a <_printf_i+0x162>
 8002d3e:	6823      	ldr	r3, [r4, #0]
 8002d40:	079b      	lsls	r3, r3, #30
 8002d42:	d413      	bmi.n	8002d6c <_printf_i+0x234>
 8002d44:	68e0      	ldr	r0, [r4, #12]
 8002d46:	9b03      	ldr	r3, [sp, #12]
 8002d48:	4298      	cmp	r0, r3
 8002d4a:	bfb8      	it	lt
 8002d4c:	4618      	movlt	r0, r3
 8002d4e:	e7a6      	b.n	8002c9e <_printf_i+0x166>
 8002d50:	2301      	movs	r3, #1
 8002d52:	4632      	mov	r2, r6
 8002d54:	4649      	mov	r1, r9
 8002d56:	4640      	mov	r0, r8
 8002d58:	47d0      	blx	sl
 8002d5a:	3001      	adds	r0, #1
 8002d5c:	d09d      	beq.n	8002c9a <_printf_i+0x162>
 8002d5e:	3501      	adds	r5, #1
 8002d60:	68e3      	ldr	r3, [r4, #12]
 8002d62:	9903      	ldr	r1, [sp, #12]
 8002d64:	1a5b      	subs	r3, r3, r1
 8002d66:	42ab      	cmp	r3, r5
 8002d68:	dcf2      	bgt.n	8002d50 <_printf_i+0x218>
 8002d6a:	e7eb      	b.n	8002d44 <_printf_i+0x20c>
 8002d6c:	2500      	movs	r5, #0
 8002d6e:	f104 0619 	add.w	r6, r4, #25
 8002d72:	e7f5      	b.n	8002d60 <_printf_i+0x228>
 8002d74:	08004e5c 	.word	0x08004e5c
 8002d78:	08004e6d 	.word	0x08004e6d

08002d7c <std>:
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	b510      	push	{r4, lr}
 8002d80:	4604      	mov	r4, r0
 8002d82:	e9c0 3300 	strd	r3, r3, [r0]
 8002d86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002d8a:	6083      	str	r3, [r0, #8]
 8002d8c:	8181      	strh	r1, [r0, #12]
 8002d8e:	6643      	str	r3, [r0, #100]	; 0x64
 8002d90:	81c2      	strh	r2, [r0, #14]
 8002d92:	6183      	str	r3, [r0, #24]
 8002d94:	4619      	mov	r1, r3
 8002d96:	2208      	movs	r2, #8
 8002d98:	305c      	adds	r0, #92	; 0x5c
 8002d9a:	f000 f8f4 	bl	8002f86 <memset>
 8002d9e:	4b0d      	ldr	r3, [pc, #52]	; (8002dd4 <std+0x58>)
 8002da0:	6224      	str	r4, [r4, #32]
 8002da2:	6263      	str	r3, [r4, #36]	; 0x24
 8002da4:	4b0c      	ldr	r3, [pc, #48]	; (8002dd8 <std+0x5c>)
 8002da6:	62a3      	str	r3, [r4, #40]	; 0x28
 8002da8:	4b0c      	ldr	r3, [pc, #48]	; (8002ddc <std+0x60>)
 8002daa:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002dac:	4b0c      	ldr	r3, [pc, #48]	; (8002de0 <std+0x64>)
 8002dae:	6323      	str	r3, [r4, #48]	; 0x30
 8002db0:	4b0c      	ldr	r3, [pc, #48]	; (8002de4 <std+0x68>)
 8002db2:	429c      	cmp	r4, r3
 8002db4:	d006      	beq.n	8002dc4 <std+0x48>
 8002db6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8002dba:	4294      	cmp	r4, r2
 8002dbc:	d002      	beq.n	8002dc4 <std+0x48>
 8002dbe:	33d0      	adds	r3, #208	; 0xd0
 8002dc0:	429c      	cmp	r4, r3
 8002dc2:	d105      	bne.n	8002dd0 <std+0x54>
 8002dc4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002dc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002dcc:	f000 b958 	b.w	8003080 <__retarget_lock_init_recursive>
 8002dd0:	bd10      	pop	{r4, pc}
 8002dd2:	bf00      	nop
 8002dd4:	08002f01 	.word	0x08002f01
 8002dd8:	08002f23 	.word	0x08002f23
 8002ddc:	08002f5b 	.word	0x08002f5b
 8002de0:	08002f7f 	.word	0x08002f7f
 8002de4:	20000248 	.word	0x20000248

08002de8 <stdio_exit_handler>:
 8002de8:	4a02      	ldr	r2, [pc, #8]	; (8002df4 <stdio_exit_handler+0xc>)
 8002dea:	4903      	ldr	r1, [pc, #12]	; (8002df8 <stdio_exit_handler+0x10>)
 8002dec:	4803      	ldr	r0, [pc, #12]	; (8002dfc <stdio_exit_handler+0x14>)
 8002dee:	f000 b869 	b.w	8002ec4 <_fwalk_sglue>
 8002df2:	bf00      	nop
 8002df4:	2000000c 	.word	0x2000000c
 8002df8:	0800476d 	.word	0x0800476d
 8002dfc:	20000018 	.word	0x20000018

08002e00 <cleanup_stdio>:
 8002e00:	6841      	ldr	r1, [r0, #4]
 8002e02:	4b0c      	ldr	r3, [pc, #48]	; (8002e34 <cleanup_stdio+0x34>)
 8002e04:	b510      	push	{r4, lr}
 8002e06:	4299      	cmp	r1, r3
 8002e08:	4604      	mov	r4, r0
 8002e0a:	d001      	beq.n	8002e10 <cleanup_stdio+0x10>
 8002e0c:	f001 fcae 	bl	800476c <_fflush_r>
 8002e10:	68a1      	ldr	r1, [r4, #8]
 8002e12:	4b09      	ldr	r3, [pc, #36]	; (8002e38 <cleanup_stdio+0x38>)
 8002e14:	4299      	cmp	r1, r3
 8002e16:	d002      	beq.n	8002e1e <cleanup_stdio+0x1e>
 8002e18:	4620      	mov	r0, r4
 8002e1a:	f001 fca7 	bl	800476c <_fflush_r>
 8002e1e:	68e1      	ldr	r1, [r4, #12]
 8002e20:	4b06      	ldr	r3, [pc, #24]	; (8002e3c <cleanup_stdio+0x3c>)
 8002e22:	4299      	cmp	r1, r3
 8002e24:	d004      	beq.n	8002e30 <cleanup_stdio+0x30>
 8002e26:	4620      	mov	r0, r4
 8002e28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e2c:	f001 bc9e 	b.w	800476c <_fflush_r>
 8002e30:	bd10      	pop	{r4, pc}
 8002e32:	bf00      	nop
 8002e34:	20000248 	.word	0x20000248
 8002e38:	200002b0 	.word	0x200002b0
 8002e3c:	20000318 	.word	0x20000318

08002e40 <global_stdio_init.part.0>:
 8002e40:	b510      	push	{r4, lr}
 8002e42:	4b0b      	ldr	r3, [pc, #44]	; (8002e70 <global_stdio_init.part.0+0x30>)
 8002e44:	4c0b      	ldr	r4, [pc, #44]	; (8002e74 <global_stdio_init.part.0+0x34>)
 8002e46:	4a0c      	ldr	r2, [pc, #48]	; (8002e78 <global_stdio_init.part.0+0x38>)
 8002e48:	4620      	mov	r0, r4
 8002e4a:	601a      	str	r2, [r3, #0]
 8002e4c:	2104      	movs	r1, #4
 8002e4e:	2200      	movs	r2, #0
 8002e50:	f7ff ff94 	bl	8002d7c <std>
 8002e54:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8002e58:	2201      	movs	r2, #1
 8002e5a:	2109      	movs	r1, #9
 8002e5c:	f7ff ff8e 	bl	8002d7c <std>
 8002e60:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8002e64:	2202      	movs	r2, #2
 8002e66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e6a:	2112      	movs	r1, #18
 8002e6c:	f7ff bf86 	b.w	8002d7c <std>
 8002e70:	20000380 	.word	0x20000380
 8002e74:	20000248 	.word	0x20000248
 8002e78:	08002de9 	.word	0x08002de9

08002e7c <__sfp_lock_acquire>:
 8002e7c:	4801      	ldr	r0, [pc, #4]	; (8002e84 <__sfp_lock_acquire+0x8>)
 8002e7e:	f000 b900 	b.w	8003082 <__retarget_lock_acquire_recursive>
 8002e82:	bf00      	nop
 8002e84:	20000389 	.word	0x20000389

08002e88 <__sfp_lock_release>:
 8002e88:	4801      	ldr	r0, [pc, #4]	; (8002e90 <__sfp_lock_release+0x8>)
 8002e8a:	f000 b8fb 	b.w	8003084 <__retarget_lock_release_recursive>
 8002e8e:	bf00      	nop
 8002e90:	20000389 	.word	0x20000389

08002e94 <__sinit>:
 8002e94:	b510      	push	{r4, lr}
 8002e96:	4604      	mov	r4, r0
 8002e98:	f7ff fff0 	bl	8002e7c <__sfp_lock_acquire>
 8002e9c:	6a23      	ldr	r3, [r4, #32]
 8002e9e:	b11b      	cbz	r3, 8002ea8 <__sinit+0x14>
 8002ea0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ea4:	f7ff bff0 	b.w	8002e88 <__sfp_lock_release>
 8002ea8:	4b04      	ldr	r3, [pc, #16]	; (8002ebc <__sinit+0x28>)
 8002eaa:	6223      	str	r3, [r4, #32]
 8002eac:	4b04      	ldr	r3, [pc, #16]	; (8002ec0 <__sinit+0x2c>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d1f5      	bne.n	8002ea0 <__sinit+0xc>
 8002eb4:	f7ff ffc4 	bl	8002e40 <global_stdio_init.part.0>
 8002eb8:	e7f2      	b.n	8002ea0 <__sinit+0xc>
 8002eba:	bf00      	nop
 8002ebc:	08002e01 	.word	0x08002e01
 8002ec0:	20000380 	.word	0x20000380

08002ec4 <_fwalk_sglue>:
 8002ec4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002ec8:	4607      	mov	r7, r0
 8002eca:	4688      	mov	r8, r1
 8002ecc:	4614      	mov	r4, r2
 8002ece:	2600      	movs	r6, #0
 8002ed0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002ed4:	f1b9 0901 	subs.w	r9, r9, #1
 8002ed8:	d505      	bpl.n	8002ee6 <_fwalk_sglue+0x22>
 8002eda:	6824      	ldr	r4, [r4, #0]
 8002edc:	2c00      	cmp	r4, #0
 8002ede:	d1f7      	bne.n	8002ed0 <_fwalk_sglue+0xc>
 8002ee0:	4630      	mov	r0, r6
 8002ee2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002ee6:	89ab      	ldrh	r3, [r5, #12]
 8002ee8:	2b01      	cmp	r3, #1
 8002eea:	d907      	bls.n	8002efc <_fwalk_sglue+0x38>
 8002eec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002ef0:	3301      	adds	r3, #1
 8002ef2:	d003      	beq.n	8002efc <_fwalk_sglue+0x38>
 8002ef4:	4629      	mov	r1, r5
 8002ef6:	4638      	mov	r0, r7
 8002ef8:	47c0      	blx	r8
 8002efa:	4306      	orrs	r6, r0
 8002efc:	3568      	adds	r5, #104	; 0x68
 8002efe:	e7e9      	b.n	8002ed4 <_fwalk_sglue+0x10>

08002f00 <__sread>:
 8002f00:	b510      	push	{r4, lr}
 8002f02:	460c      	mov	r4, r1
 8002f04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f08:	f000 f86c 	bl	8002fe4 <_read_r>
 8002f0c:	2800      	cmp	r0, #0
 8002f0e:	bfab      	itete	ge
 8002f10:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002f12:	89a3      	ldrhlt	r3, [r4, #12]
 8002f14:	181b      	addge	r3, r3, r0
 8002f16:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002f1a:	bfac      	ite	ge
 8002f1c:	6563      	strge	r3, [r4, #84]	; 0x54
 8002f1e:	81a3      	strhlt	r3, [r4, #12]
 8002f20:	bd10      	pop	{r4, pc}

08002f22 <__swrite>:
 8002f22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f26:	461f      	mov	r7, r3
 8002f28:	898b      	ldrh	r3, [r1, #12]
 8002f2a:	4605      	mov	r5, r0
 8002f2c:	05db      	lsls	r3, r3, #23
 8002f2e:	460c      	mov	r4, r1
 8002f30:	4616      	mov	r6, r2
 8002f32:	d505      	bpl.n	8002f40 <__swrite+0x1e>
 8002f34:	2302      	movs	r3, #2
 8002f36:	2200      	movs	r2, #0
 8002f38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f3c:	f000 f840 	bl	8002fc0 <_lseek_r>
 8002f40:	89a3      	ldrh	r3, [r4, #12]
 8002f42:	4632      	mov	r2, r6
 8002f44:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002f48:	81a3      	strh	r3, [r4, #12]
 8002f4a:	4628      	mov	r0, r5
 8002f4c:	463b      	mov	r3, r7
 8002f4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002f52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002f56:	f000 b857 	b.w	8003008 <_write_r>

08002f5a <__sseek>:
 8002f5a:	b510      	push	{r4, lr}
 8002f5c:	460c      	mov	r4, r1
 8002f5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f62:	f000 f82d 	bl	8002fc0 <_lseek_r>
 8002f66:	1c43      	adds	r3, r0, #1
 8002f68:	89a3      	ldrh	r3, [r4, #12]
 8002f6a:	bf15      	itete	ne
 8002f6c:	6560      	strne	r0, [r4, #84]	; 0x54
 8002f6e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002f72:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002f76:	81a3      	strheq	r3, [r4, #12]
 8002f78:	bf18      	it	ne
 8002f7a:	81a3      	strhne	r3, [r4, #12]
 8002f7c:	bd10      	pop	{r4, pc}

08002f7e <__sclose>:
 8002f7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f82:	f000 b80d 	b.w	8002fa0 <_close_r>

08002f86 <memset>:
 8002f86:	4603      	mov	r3, r0
 8002f88:	4402      	add	r2, r0
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d100      	bne.n	8002f90 <memset+0xa>
 8002f8e:	4770      	bx	lr
 8002f90:	f803 1b01 	strb.w	r1, [r3], #1
 8002f94:	e7f9      	b.n	8002f8a <memset+0x4>
	...

08002f98 <_localeconv_r>:
 8002f98:	4800      	ldr	r0, [pc, #0]	; (8002f9c <_localeconv_r+0x4>)
 8002f9a:	4770      	bx	lr
 8002f9c:	20000158 	.word	0x20000158

08002fa0 <_close_r>:
 8002fa0:	b538      	push	{r3, r4, r5, lr}
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	4d05      	ldr	r5, [pc, #20]	; (8002fbc <_close_r+0x1c>)
 8002fa6:	4604      	mov	r4, r0
 8002fa8:	4608      	mov	r0, r1
 8002faa:	602b      	str	r3, [r5, #0]
 8002fac:	f7fd fffb 	bl	8000fa6 <_close>
 8002fb0:	1c43      	adds	r3, r0, #1
 8002fb2:	d102      	bne.n	8002fba <_close_r+0x1a>
 8002fb4:	682b      	ldr	r3, [r5, #0]
 8002fb6:	b103      	cbz	r3, 8002fba <_close_r+0x1a>
 8002fb8:	6023      	str	r3, [r4, #0]
 8002fba:	bd38      	pop	{r3, r4, r5, pc}
 8002fbc:	20000384 	.word	0x20000384

08002fc0 <_lseek_r>:
 8002fc0:	b538      	push	{r3, r4, r5, lr}
 8002fc2:	4604      	mov	r4, r0
 8002fc4:	4608      	mov	r0, r1
 8002fc6:	4611      	mov	r1, r2
 8002fc8:	2200      	movs	r2, #0
 8002fca:	4d05      	ldr	r5, [pc, #20]	; (8002fe0 <_lseek_r+0x20>)
 8002fcc:	602a      	str	r2, [r5, #0]
 8002fce:	461a      	mov	r2, r3
 8002fd0:	f7fe f80d 	bl	8000fee <_lseek>
 8002fd4:	1c43      	adds	r3, r0, #1
 8002fd6:	d102      	bne.n	8002fde <_lseek_r+0x1e>
 8002fd8:	682b      	ldr	r3, [r5, #0]
 8002fda:	b103      	cbz	r3, 8002fde <_lseek_r+0x1e>
 8002fdc:	6023      	str	r3, [r4, #0]
 8002fde:	bd38      	pop	{r3, r4, r5, pc}
 8002fe0:	20000384 	.word	0x20000384

08002fe4 <_read_r>:
 8002fe4:	b538      	push	{r3, r4, r5, lr}
 8002fe6:	4604      	mov	r4, r0
 8002fe8:	4608      	mov	r0, r1
 8002fea:	4611      	mov	r1, r2
 8002fec:	2200      	movs	r2, #0
 8002fee:	4d05      	ldr	r5, [pc, #20]	; (8003004 <_read_r+0x20>)
 8002ff0:	602a      	str	r2, [r5, #0]
 8002ff2:	461a      	mov	r2, r3
 8002ff4:	f7fd ff9e 	bl	8000f34 <_read>
 8002ff8:	1c43      	adds	r3, r0, #1
 8002ffa:	d102      	bne.n	8003002 <_read_r+0x1e>
 8002ffc:	682b      	ldr	r3, [r5, #0]
 8002ffe:	b103      	cbz	r3, 8003002 <_read_r+0x1e>
 8003000:	6023      	str	r3, [r4, #0]
 8003002:	bd38      	pop	{r3, r4, r5, pc}
 8003004:	20000384 	.word	0x20000384

08003008 <_write_r>:
 8003008:	b538      	push	{r3, r4, r5, lr}
 800300a:	4604      	mov	r4, r0
 800300c:	4608      	mov	r0, r1
 800300e:	4611      	mov	r1, r2
 8003010:	2200      	movs	r2, #0
 8003012:	4d05      	ldr	r5, [pc, #20]	; (8003028 <_write_r+0x20>)
 8003014:	602a      	str	r2, [r5, #0]
 8003016:	461a      	mov	r2, r3
 8003018:	f7fd ffa9 	bl	8000f6e <_write>
 800301c:	1c43      	adds	r3, r0, #1
 800301e:	d102      	bne.n	8003026 <_write_r+0x1e>
 8003020:	682b      	ldr	r3, [r5, #0]
 8003022:	b103      	cbz	r3, 8003026 <_write_r+0x1e>
 8003024:	6023      	str	r3, [r4, #0]
 8003026:	bd38      	pop	{r3, r4, r5, pc}
 8003028:	20000384 	.word	0x20000384

0800302c <__errno>:
 800302c:	4b01      	ldr	r3, [pc, #4]	; (8003034 <__errno+0x8>)
 800302e:	6818      	ldr	r0, [r3, #0]
 8003030:	4770      	bx	lr
 8003032:	bf00      	nop
 8003034:	20000064 	.word	0x20000064

08003038 <__libc_init_array>:
 8003038:	b570      	push	{r4, r5, r6, lr}
 800303a:	2600      	movs	r6, #0
 800303c:	4d0c      	ldr	r5, [pc, #48]	; (8003070 <__libc_init_array+0x38>)
 800303e:	4c0d      	ldr	r4, [pc, #52]	; (8003074 <__libc_init_array+0x3c>)
 8003040:	1b64      	subs	r4, r4, r5
 8003042:	10a4      	asrs	r4, r4, #2
 8003044:	42a6      	cmp	r6, r4
 8003046:	d109      	bne.n	800305c <__libc_init_array+0x24>
 8003048:	f001 fee0 	bl	8004e0c <_init>
 800304c:	2600      	movs	r6, #0
 800304e:	4d0a      	ldr	r5, [pc, #40]	; (8003078 <__libc_init_array+0x40>)
 8003050:	4c0a      	ldr	r4, [pc, #40]	; (800307c <__libc_init_array+0x44>)
 8003052:	1b64      	subs	r4, r4, r5
 8003054:	10a4      	asrs	r4, r4, #2
 8003056:	42a6      	cmp	r6, r4
 8003058:	d105      	bne.n	8003066 <__libc_init_array+0x2e>
 800305a:	bd70      	pop	{r4, r5, r6, pc}
 800305c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003060:	4798      	blx	r3
 8003062:	3601      	adds	r6, #1
 8003064:	e7ee      	b.n	8003044 <__libc_init_array+0xc>
 8003066:	f855 3b04 	ldr.w	r3, [r5], #4
 800306a:	4798      	blx	r3
 800306c:	3601      	adds	r6, #1
 800306e:	e7f2      	b.n	8003056 <__libc_init_array+0x1e>
 8003070:	080051bc 	.word	0x080051bc
 8003074:	080051bc 	.word	0x080051bc
 8003078:	080051bc 	.word	0x080051bc
 800307c:	080051c0 	.word	0x080051c0

08003080 <__retarget_lock_init_recursive>:
 8003080:	4770      	bx	lr

08003082 <__retarget_lock_acquire_recursive>:
 8003082:	4770      	bx	lr

08003084 <__retarget_lock_release_recursive>:
 8003084:	4770      	bx	lr

08003086 <memchr>:
 8003086:	4603      	mov	r3, r0
 8003088:	b510      	push	{r4, lr}
 800308a:	b2c9      	uxtb	r1, r1
 800308c:	4402      	add	r2, r0
 800308e:	4293      	cmp	r3, r2
 8003090:	4618      	mov	r0, r3
 8003092:	d101      	bne.n	8003098 <memchr+0x12>
 8003094:	2000      	movs	r0, #0
 8003096:	e003      	b.n	80030a0 <memchr+0x1a>
 8003098:	7804      	ldrb	r4, [r0, #0]
 800309a:	3301      	adds	r3, #1
 800309c:	428c      	cmp	r4, r1
 800309e:	d1f6      	bne.n	800308e <memchr+0x8>
 80030a0:	bd10      	pop	{r4, pc}

080030a2 <quorem>:
 80030a2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80030a6:	6903      	ldr	r3, [r0, #16]
 80030a8:	690c      	ldr	r4, [r1, #16]
 80030aa:	4607      	mov	r7, r0
 80030ac:	42a3      	cmp	r3, r4
 80030ae:	db7f      	blt.n	80031b0 <quorem+0x10e>
 80030b0:	3c01      	subs	r4, #1
 80030b2:	f100 0514 	add.w	r5, r0, #20
 80030b6:	f101 0814 	add.w	r8, r1, #20
 80030ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80030be:	9301      	str	r3, [sp, #4]
 80030c0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80030c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80030c8:	3301      	adds	r3, #1
 80030ca:	429a      	cmp	r2, r3
 80030cc:	fbb2 f6f3 	udiv	r6, r2, r3
 80030d0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80030d4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80030d8:	d331      	bcc.n	800313e <quorem+0x9c>
 80030da:	f04f 0e00 	mov.w	lr, #0
 80030de:	4640      	mov	r0, r8
 80030e0:	46ac      	mov	ip, r5
 80030e2:	46f2      	mov	sl, lr
 80030e4:	f850 2b04 	ldr.w	r2, [r0], #4
 80030e8:	b293      	uxth	r3, r2
 80030ea:	fb06 e303 	mla	r3, r6, r3, lr
 80030ee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80030f2:	0c1a      	lsrs	r2, r3, #16
 80030f4:	b29b      	uxth	r3, r3
 80030f6:	fb06 220e 	mla	r2, r6, lr, r2
 80030fa:	ebaa 0303 	sub.w	r3, sl, r3
 80030fe:	f8dc a000 	ldr.w	sl, [ip]
 8003102:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003106:	fa1f fa8a 	uxth.w	sl, sl
 800310a:	4453      	add	r3, sl
 800310c:	f8dc a000 	ldr.w	sl, [ip]
 8003110:	b292      	uxth	r2, r2
 8003112:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8003116:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800311a:	b29b      	uxth	r3, r3
 800311c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003120:	4581      	cmp	r9, r0
 8003122:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003126:	f84c 3b04 	str.w	r3, [ip], #4
 800312a:	d2db      	bcs.n	80030e4 <quorem+0x42>
 800312c:	f855 300b 	ldr.w	r3, [r5, fp]
 8003130:	b92b      	cbnz	r3, 800313e <quorem+0x9c>
 8003132:	9b01      	ldr	r3, [sp, #4]
 8003134:	3b04      	subs	r3, #4
 8003136:	429d      	cmp	r5, r3
 8003138:	461a      	mov	r2, r3
 800313a:	d32d      	bcc.n	8003198 <quorem+0xf6>
 800313c:	613c      	str	r4, [r7, #16]
 800313e:	4638      	mov	r0, r7
 8003140:	f001 f994 	bl	800446c <__mcmp>
 8003144:	2800      	cmp	r0, #0
 8003146:	db23      	blt.n	8003190 <quorem+0xee>
 8003148:	4629      	mov	r1, r5
 800314a:	2000      	movs	r0, #0
 800314c:	3601      	adds	r6, #1
 800314e:	f858 2b04 	ldr.w	r2, [r8], #4
 8003152:	f8d1 c000 	ldr.w	ip, [r1]
 8003156:	b293      	uxth	r3, r2
 8003158:	1ac3      	subs	r3, r0, r3
 800315a:	0c12      	lsrs	r2, r2, #16
 800315c:	fa1f f08c 	uxth.w	r0, ip
 8003160:	4403      	add	r3, r0
 8003162:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8003166:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800316a:	b29b      	uxth	r3, r3
 800316c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003170:	45c1      	cmp	r9, r8
 8003172:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003176:	f841 3b04 	str.w	r3, [r1], #4
 800317a:	d2e8      	bcs.n	800314e <quorem+0xac>
 800317c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003180:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003184:	b922      	cbnz	r2, 8003190 <quorem+0xee>
 8003186:	3b04      	subs	r3, #4
 8003188:	429d      	cmp	r5, r3
 800318a:	461a      	mov	r2, r3
 800318c:	d30a      	bcc.n	80031a4 <quorem+0x102>
 800318e:	613c      	str	r4, [r7, #16]
 8003190:	4630      	mov	r0, r6
 8003192:	b003      	add	sp, #12
 8003194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003198:	6812      	ldr	r2, [r2, #0]
 800319a:	3b04      	subs	r3, #4
 800319c:	2a00      	cmp	r2, #0
 800319e:	d1cd      	bne.n	800313c <quorem+0x9a>
 80031a0:	3c01      	subs	r4, #1
 80031a2:	e7c8      	b.n	8003136 <quorem+0x94>
 80031a4:	6812      	ldr	r2, [r2, #0]
 80031a6:	3b04      	subs	r3, #4
 80031a8:	2a00      	cmp	r2, #0
 80031aa:	d1f0      	bne.n	800318e <quorem+0xec>
 80031ac:	3c01      	subs	r4, #1
 80031ae:	e7eb      	b.n	8003188 <quorem+0xe6>
 80031b0:	2000      	movs	r0, #0
 80031b2:	e7ee      	b.n	8003192 <quorem+0xf0>
 80031b4:	0000      	movs	r0, r0
	...

080031b8 <_dtoa_r>:
 80031b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031bc:	4616      	mov	r6, r2
 80031be:	461f      	mov	r7, r3
 80031c0:	69c4      	ldr	r4, [r0, #28]
 80031c2:	b099      	sub	sp, #100	; 0x64
 80031c4:	4605      	mov	r5, r0
 80031c6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80031ca:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80031ce:	b974      	cbnz	r4, 80031ee <_dtoa_r+0x36>
 80031d0:	2010      	movs	r0, #16
 80031d2:	f000 fe1d 	bl	8003e10 <malloc>
 80031d6:	4602      	mov	r2, r0
 80031d8:	61e8      	str	r0, [r5, #28]
 80031da:	b920      	cbnz	r0, 80031e6 <_dtoa_r+0x2e>
 80031dc:	21ef      	movs	r1, #239	; 0xef
 80031de:	4bac      	ldr	r3, [pc, #688]	; (8003490 <_dtoa_r+0x2d8>)
 80031e0:	48ac      	ldr	r0, [pc, #688]	; (8003494 <_dtoa_r+0x2dc>)
 80031e2:	f001 fb09 	bl	80047f8 <__assert_func>
 80031e6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80031ea:	6004      	str	r4, [r0, #0]
 80031ec:	60c4      	str	r4, [r0, #12]
 80031ee:	69eb      	ldr	r3, [r5, #28]
 80031f0:	6819      	ldr	r1, [r3, #0]
 80031f2:	b151      	cbz	r1, 800320a <_dtoa_r+0x52>
 80031f4:	685a      	ldr	r2, [r3, #4]
 80031f6:	2301      	movs	r3, #1
 80031f8:	4093      	lsls	r3, r2
 80031fa:	604a      	str	r2, [r1, #4]
 80031fc:	608b      	str	r3, [r1, #8]
 80031fe:	4628      	mov	r0, r5
 8003200:	f000 fefa 	bl	8003ff8 <_Bfree>
 8003204:	2200      	movs	r2, #0
 8003206:	69eb      	ldr	r3, [r5, #28]
 8003208:	601a      	str	r2, [r3, #0]
 800320a:	1e3b      	subs	r3, r7, #0
 800320c:	bfaf      	iteee	ge
 800320e:	2300      	movge	r3, #0
 8003210:	2201      	movlt	r2, #1
 8003212:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003216:	9305      	strlt	r3, [sp, #20]
 8003218:	bfa8      	it	ge
 800321a:	f8c8 3000 	strge.w	r3, [r8]
 800321e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8003222:	4b9d      	ldr	r3, [pc, #628]	; (8003498 <_dtoa_r+0x2e0>)
 8003224:	bfb8      	it	lt
 8003226:	f8c8 2000 	strlt.w	r2, [r8]
 800322a:	ea33 0309 	bics.w	r3, r3, r9
 800322e:	d119      	bne.n	8003264 <_dtoa_r+0xac>
 8003230:	f242 730f 	movw	r3, #9999	; 0x270f
 8003234:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8003236:	6013      	str	r3, [r2, #0]
 8003238:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800323c:	4333      	orrs	r3, r6
 800323e:	f000 8589 	beq.w	8003d54 <_dtoa_r+0xb9c>
 8003242:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003244:	b953      	cbnz	r3, 800325c <_dtoa_r+0xa4>
 8003246:	4b95      	ldr	r3, [pc, #596]	; (800349c <_dtoa_r+0x2e4>)
 8003248:	e023      	b.n	8003292 <_dtoa_r+0xda>
 800324a:	4b95      	ldr	r3, [pc, #596]	; (80034a0 <_dtoa_r+0x2e8>)
 800324c:	9303      	str	r3, [sp, #12]
 800324e:	3308      	adds	r3, #8
 8003250:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8003252:	6013      	str	r3, [r2, #0]
 8003254:	9803      	ldr	r0, [sp, #12]
 8003256:	b019      	add	sp, #100	; 0x64
 8003258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800325c:	4b8f      	ldr	r3, [pc, #572]	; (800349c <_dtoa_r+0x2e4>)
 800325e:	9303      	str	r3, [sp, #12]
 8003260:	3303      	adds	r3, #3
 8003262:	e7f5      	b.n	8003250 <_dtoa_r+0x98>
 8003264:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8003268:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800326c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003270:	2200      	movs	r2, #0
 8003272:	2300      	movs	r3, #0
 8003274:	f7fd fb98 	bl	80009a8 <__aeabi_dcmpeq>
 8003278:	4680      	mov	r8, r0
 800327a:	b160      	cbz	r0, 8003296 <_dtoa_r+0xde>
 800327c:	2301      	movs	r3, #1
 800327e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8003280:	6013      	str	r3, [r2, #0]
 8003282:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003284:	2b00      	cmp	r3, #0
 8003286:	f000 8562 	beq.w	8003d4e <_dtoa_r+0xb96>
 800328a:	4b86      	ldr	r3, [pc, #536]	; (80034a4 <_dtoa_r+0x2ec>)
 800328c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800328e:	6013      	str	r3, [r2, #0]
 8003290:	3b01      	subs	r3, #1
 8003292:	9303      	str	r3, [sp, #12]
 8003294:	e7de      	b.n	8003254 <_dtoa_r+0x9c>
 8003296:	ab16      	add	r3, sp, #88	; 0x58
 8003298:	9301      	str	r3, [sp, #4]
 800329a:	ab17      	add	r3, sp, #92	; 0x5c
 800329c:	9300      	str	r3, [sp, #0]
 800329e:	4628      	mov	r0, r5
 80032a0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80032a4:	f001 f98a 	bl	80045bc <__d2b>
 80032a8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80032ac:	4682      	mov	sl, r0
 80032ae:	2c00      	cmp	r4, #0
 80032b0:	d07e      	beq.n	80033b0 <_dtoa_r+0x1f8>
 80032b2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80032b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80032b8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80032bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80032c0:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80032c4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80032c8:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80032cc:	4619      	mov	r1, r3
 80032ce:	2200      	movs	r2, #0
 80032d0:	4b75      	ldr	r3, [pc, #468]	; (80034a8 <_dtoa_r+0x2f0>)
 80032d2:	f7fc ff49 	bl	8000168 <__aeabi_dsub>
 80032d6:	a368      	add	r3, pc, #416	; (adr r3, 8003478 <_dtoa_r+0x2c0>)
 80032d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032dc:	f7fd f8fc 	bl	80004d8 <__aeabi_dmul>
 80032e0:	a367      	add	r3, pc, #412	; (adr r3, 8003480 <_dtoa_r+0x2c8>)
 80032e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032e6:	f7fc ff41 	bl	800016c <__adddf3>
 80032ea:	4606      	mov	r6, r0
 80032ec:	4620      	mov	r0, r4
 80032ee:	460f      	mov	r7, r1
 80032f0:	f7fd f888 	bl	8000404 <__aeabi_i2d>
 80032f4:	a364      	add	r3, pc, #400	; (adr r3, 8003488 <_dtoa_r+0x2d0>)
 80032f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032fa:	f7fd f8ed 	bl	80004d8 <__aeabi_dmul>
 80032fe:	4602      	mov	r2, r0
 8003300:	460b      	mov	r3, r1
 8003302:	4630      	mov	r0, r6
 8003304:	4639      	mov	r1, r7
 8003306:	f7fc ff31 	bl	800016c <__adddf3>
 800330a:	4606      	mov	r6, r0
 800330c:	460f      	mov	r7, r1
 800330e:	f7fd fb93 	bl	8000a38 <__aeabi_d2iz>
 8003312:	2200      	movs	r2, #0
 8003314:	4683      	mov	fp, r0
 8003316:	2300      	movs	r3, #0
 8003318:	4630      	mov	r0, r6
 800331a:	4639      	mov	r1, r7
 800331c:	f7fd fb4e 	bl	80009bc <__aeabi_dcmplt>
 8003320:	b148      	cbz	r0, 8003336 <_dtoa_r+0x17e>
 8003322:	4658      	mov	r0, fp
 8003324:	f7fd f86e 	bl	8000404 <__aeabi_i2d>
 8003328:	4632      	mov	r2, r6
 800332a:	463b      	mov	r3, r7
 800332c:	f7fd fb3c 	bl	80009a8 <__aeabi_dcmpeq>
 8003330:	b908      	cbnz	r0, 8003336 <_dtoa_r+0x17e>
 8003332:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003336:	f1bb 0f16 	cmp.w	fp, #22
 800333a:	d857      	bhi.n	80033ec <_dtoa_r+0x234>
 800333c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003340:	4b5a      	ldr	r3, [pc, #360]	; (80034ac <_dtoa_r+0x2f4>)
 8003342:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8003346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800334a:	f7fd fb37 	bl	80009bc <__aeabi_dcmplt>
 800334e:	2800      	cmp	r0, #0
 8003350:	d04e      	beq.n	80033f0 <_dtoa_r+0x238>
 8003352:	2300      	movs	r3, #0
 8003354:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003358:	930f      	str	r3, [sp, #60]	; 0x3c
 800335a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800335c:	1b1b      	subs	r3, r3, r4
 800335e:	1e5a      	subs	r2, r3, #1
 8003360:	bf46      	itte	mi
 8003362:	f1c3 0901 	rsbmi	r9, r3, #1
 8003366:	2300      	movmi	r3, #0
 8003368:	f04f 0900 	movpl.w	r9, #0
 800336c:	9209      	str	r2, [sp, #36]	; 0x24
 800336e:	bf48      	it	mi
 8003370:	9309      	strmi	r3, [sp, #36]	; 0x24
 8003372:	f1bb 0f00 	cmp.w	fp, #0
 8003376:	db3d      	blt.n	80033f4 <_dtoa_r+0x23c>
 8003378:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800337a:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800337e:	445b      	add	r3, fp
 8003380:	9309      	str	r3, [sp, #36]	; 0x24
 8003382:	2300      	movs	r3, #0
 8003384:	930a      	str	r3, [sp, #40]	; 0x28
 8003386:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003388:	2b09      	cmp	r3, #9
 800338a:	d867      	bhi.n	800345c <_dtoa_r+0x2a4>
 800338c:	2b05      	cmp	r3, #5
 800338e:	bfc4      	itt	gt
 8003390:	3b04      	subgt	r3, #4
 8003392:	9322      	strgt	r3, [sp, #136]	; 0x88
 8003394:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003396:	bfc8      	it	gt
 8003398:	2400      	movgt	r4, #0
 800339a:	f1a3 0302 	sub.w	r3, r3, #2
 800339e:	bfd8      	it	le
 80033a0:	2401      	movle	r4, #1
 80033a2:	2b03      	cmp	r3, #3
 80033a4:	f200 8086 	bhi.w	80034b4 <_dtoa_r+0x2fc>
 80033a8:	e8df f003 	tbb	[pc, r3]
 80033ac:	5637392c 	.word	0x5637392c
 80033b0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80033b4:	441c      	add	r4, r3
 80033b6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80033ba:	2b20      	cmp	r3, #32
 80033bc:	bfc1      	itttt	gt
 80033be:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80033c2:	fa09 f903 	lslgt.w	r9, r9, r3
 80033c6:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 80033ca:	fa26 f303 	lsrgt.w	r3, r6, r3
 80033ce:	bfd6      	itet	le
 80033d0:	f1c3 0320 	rsble	r3, r3, #32
 80033d4:	ea49 0003 	orrgt.w	r0, r9, r3
 80033d8:	fa06 f003 	lslle.w	r0, r6, r3
 80033dc:	f7fd f802 	bl	80003e4 <__aeabi_ui2d>
 80033e0:	2201      	movs	r2, #1
 80033e2:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80033e6:	3c01      	subs	r4, #1
 80033e8:	9213      	str	r2, [sp, #76]	; 0x4c
 80033ea:	e76f      	b.n	80032cc <_dtoa_r+0x114>
 80033ec:	2301      	movs	r3, #1
 80033ee:	e7b3      	b.n	8003358 <_dtoa_r+0x1a0>
 80033f0:	900f      	str	r0, [sp, #60]	; 0x3c
 80033f2:	e7b2      	b.n	800335a <_dtoa_r+0x1a2>
 80033f4:	f1cb 0300 	rsb	r3, fp, #0
 80033f8:	930a      	str	r3, [sp, #40]	; 0x28
 80033fa:	2300      	movs	r3, #0
 80033fc:	eba9 090b 	sub.w	r9, r9, fp
 8003400:	930e      	str	r3, [sp, #56]	; 0x38
 8003402:	e7c0      	b.n	8003386 <_dtoa_r+0x1ce>
 8003404:	2300      	movs	r3, #0
 8003406:	930b      	str	r3, [sp, #44]	; 0x2c
 8003408:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800340a:	2b00      	cmp	r3, #0
 800340c:	dc55      	bgt.n	80034ba <_dtoa_r+0x302>
 800340e:	2301      	movs	r3, #1
 8003410:	461a      	mov	r2, r3
 8003412:	9306      	str	r3, [sp, #24]
 8003414:	9308      	str	r3, [sp, #32]
 8003416:	9223      	str	r2, [sp, #140]	; 0x8c
 8003418:	e00b      	b.n	8003432 <_dtoa_r+0x27a>
 800341a:	2301      	movs	r3, #1
 800341c:	e7f3      	b.n	8003406 <_dtoa_r+0x24e>
 800341e:	2300      	movs	r3, #0
 8003420:	930b      	str	r3, [sp, #44]	; 0x2c
 8003422:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003424:	445b      	add	r3, fp
 8003426:	9306      	str	r3, [sp, #24]
 8003428:	3301      	adds	r3, #1
 800342a:	2b01      	cmp	r3, #1
 800342c:	9308      	str	r3, [sp, #32]
 800342e:	bfb8      	it	lt
 8003430:	2301      	movlt	r3, #1
 8003432:	2100      	movs	r1, #0
 8003434:	2204      	movs	r2, #4
 8003436:	69e8      	ldr	r0, [r5, #28]
 8003438:	f102 0614 	add.w	r6, r2, #20
 800343c:	429e      	cmp	r6, r3
 800343e:	d940      	bls.n	80034c2 <_dtoa_r+0x30a>
 8003440:	6041      	str	r1, [r0, #4]
 8003442:	4628      	mov	r0, r5
 8003444:	f000 fd98 	bl	8003f78 <_Balloc>
 8003448:	9003      	str	r0, [sp, #12]
 800344a:	2800      	cmp	r0, #0
 800344c:	d13c      	bne.n	80034c8 <_dtoa_r+0x310>
 800344e:	4602      	mov	r2, r0
 8003450:	f240 11af 	movw	r1, #431	; 0x1af
 8003454:	4b16      	ldr	r3, [pc, #88]	; (80034b0 <_dtoa_r+0x2f8>)
 8003456:	e6c3      	b.n	80031e0 <_dtoa_r+0x28>
 8003458:	2301      	movs	r3, #1
 800345a:	e7e1      	b.n	8003420 <_dtoa_r+0x268>
 800345c:	2401      	movs	r4, #1
 800345e:	2300      	movs	r3, #0
 8003460:	940b      	str	r4, [sp, #44]	; 0x2c
 8003462:	9322      	str	r3, [sp, #136]	; 0x88
 8003464:	f04f 33ff 	mov.w	r3, #4294967295
 8003468:	2200      	movs	r2, #0
 800346a:	9306      	str	r3, [sp, #24]
 800346c:	9308      	str	r3, [sp, #32]
 800346e:	2312      	movs	r3, #18
 8003470:	e7d1      	b.n	8003416 <_dtoa_r+0x25e>
 8003472:	bf00      	nop
 8003474:	f3af 8000 	nop.w
 8003478:	636f4361 	.word	0x636f4361
 800347c:	3fd287a7 	.word	0x3fd287a7
 8003480:	8b60c8b3 	.word	0x8b60c8b3
 8003484:	3fc68a28 	.word	0x3fc68a28
 8003488:	509f79fb 	.word	0x509f79fb
 800348c:	3fd34413 	.word	0x3fd34413
 8003490:	08004e8b 	.word	0x08004e8b
 8003494:	08004ea2 	.word	0x08004ea2
 8003498:	7ff00000 	.word	0x7ff00000
 800349c:	08004e87 	.word	0x08004e87
 80034a0:	08004e7e 	.word	0x08004e7e
 80034a4:	08004e5b 	.word	0x08004e5b
 80034a8:	3ff80000 	.word	0x3ff80000
 80034ac:	08004f90 	.word	0x08004f90
 80034b0:	08004efa 	.word	0x08004efa
 80034b4:	2301      	movs	r3, #1
 80034b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80034b8:	e7d4      	b.n	8003464 <_dtoa_r+0x2ac>
 80034ba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80034bc:	9306      	str	r3, [sp, #24]
 80034be:	9308      	str	r3, [sp, #32]
 80034c0:	e7b7      	b.n	8003432 <_dtoa_r+0x27a>
 80034c2:	3101      	adds	r1, #1
 80034c4:	0052      	lsls	r2, r2, #1
 80034c6:	e7b7      	b.n	8003438 <_dtoa_r+0x280>
 80034c8:	69eb      	ldr	r3, [r5, #28]
 80034ca:	9a03      	ldr	r2, [sp, #12]
 80034cc:	601a      	str	r2, [r3, #0]
 80034ce:	9b08      	ldr	r3, [sp, #32]
 80034d0:	2b0e      	cmp	r3, #14
 80034d2:	f200 80a8 	bhi.w	8003626 <_dtoa_r+0x46e>
 80034d6:	2c00      	cmp	r4, #0
 80034d8:	f000 80a5 	beq.w	8003626 <_dtoa_r+0x46e>
 80034dc:	f1bb 0f00 	cmp.w	fp, #0
 80034e0:	dd34      	ble.n	800354c <_dtoa_r+0x394>
 80034e2:	4b9a      	ldr	r3, [pc, #616]	; (800374c <_dtoa_r+0x594>)
 80034e4:	f00b 020f 	and.w	r2, fp, #15
 80034e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80034ec:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80034f0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80034f4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80034f8:	ea4f 142b 	mov.w	r4, fp, asr #4
 80034fc:	d016      	beq.n	800352c <_dtoa_r+0x374>
 80034fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003502:	4b93      	ldr	r3, [pc, #588]	; (8003750 <_dtoa_r+0x598>)
 8003504:	2703      	movs	r7, #3
 8003506:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800350a:	f7fd f90f 	bl	800072c <__aeabi_ddiv>
 800350e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003512:	f004 040f 	and.w	r4, r4, #15
 8003516:	4e8e      	ldr	r6, [pc, #568]	; (8003750 <_dtoa_r+0x598>)
 8003518:	b954      	cbnz	r4, 8003530 <_dtoa_r+0x378>
 800351a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800351e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003522:	f7fd f903 	bl	800072c <__aeabi_ddiv>
 8003526:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800352a:	e029      	b.n	8003580 <_dtoa_r+0x3c8>
 800352c:	2702      	movs	r7, #2
 800352e:	e7f2      	b.n	8003516 <_dtoa_r+0x35e>
 8003530:	07e1      	lsls	r1, r4, #31
 8003532:	d508      	bpl.n	8003546 <_dtoa_r+0x38e>
 8003534:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003538:	e9d6 2300 	ldrd	r2, r3, [r6]
 800353c:	f7fc ffcc 	bl	80004d8 <__aeabi_dmul>
 8003540:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003544:	3701      	adds	r7, #1
 8003546:	1064      	asrs	r4, r4, #1
 8003548:	3608      	adds	r6, #8
 800354a:	e7e5      	b.n	8003518 <_dtoa_r+0x360>
 800354c:	f000 80a5 	beq.w	800369a <_dtoa_r+0x4e2>
 8003550:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003554:	f1cb 0400 	rsb	r4, fp, #0
 8003558:	4b7c      	ldr	r3, [pc, #496]	; (800374c <_dtoa_r+0x594>)
 800355a:	f004 020f 	and.w	r2, r4, #15
 800355e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003566:	f7fc ffb7 	bl	80004d8 <__aeabi_dmul>
 800356a:	2702      	movs	r7, #2
 800356c:	2300      	movs	r3, #0
 800356e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003572:	4e77      	ldr	r6, [pc, #476]	; (8003750 <_dtoa_r+0x598>)
 8003574:	1124      	asrs	r4, r4, #4
 8003576:	2c00      	cmp	r4, #0
 8003578:	f040 8084 	bne.w	8003684 <_dtoa_r+0x4cc>
 800357c:	2b00      	cmp	r3, #0
 800357e:	d1d2      	bne.n	8003526 <_dtoa_r+0x36e>
 8003580:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8003584:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8003588:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800358a:	2b00      	cmp	r3, #0
 800358c:	f000 8087 	beq.w	800369e <_dtoa_r+0x4e6>
 8003590:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003594:	2200      	movs	r2, #0
 8003596:	4b6f      	ldr	r3, [pc, #444]	; (8003754 <_dtoa_r+0x59c>)
 8003598:	f7fd fa10 	bl	80009bc <__aeabi_dcmplt>
 800359c:	2800      	cmp	r0, #0
 800359e:	d07e      	beq.n	800369e <_dtoa_r+0x4e6>
 80035a0:	9b08      	ldr	r3, [sp, #32]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d07b      	beq.n	800369e <_dtoa_r+0x4e6>
 80035a6:	9b06      	ldr	r3, [sp, #24]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	dd38      	ble.n	800361e <_dtoa_r+0x466>
 80035ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80035b0:	2200      	movs	r2, #0
 80035b2:	4b69      	ldr	r3, [pc, #420]	; (8003758 <_dtoa_r+0x5a0>)
 80035b4:	f7fc ff90 	bl	80004d8 <__aeabi_dmul>
 80035b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80035bc:	9c06      	ldr	r4, [sp, #24]
 80035be:	f10b 38ff 	add.w	r8, fp, #4294967295
 80035c2:	3701      	adds	r7, #1
 80035c4:	4638      	mov	r0, r7
 80035c6:	f7fc ff1d 	bl	8000404 <__aeabi_i2d>
 80035ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80035ce:	f7fc ff83 	bl	80004d8 <__aeabi_dmul>
 80035d2:	2200      	movs	r2, #0
 80035d4:	4b61      	ldr	r3, [pc, #388]	; (800375c <_dtoa_r+0x5a4>)
 80035d6:	f7fc fdc9 	bl	800016c <__adddf3>
 80035da:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80035de:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80035e2:	9611      	str	r6, [sp, #68]	; 0x44
 80035e4:	2c00      	cmp	r4, #0
 80035e6:	d15d      	bne.n	80036a4 <_dtoa_r+0x4ec>
 80035e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80035ec:	2200      	movs	r2, #0
 80035ee:	4b5c      	ldr	r3, [pc, #368]	; (8003760 <_dtoa_r+0x5a8>)
 80035f0:	f7fc fdba 	bl	8000168 <__aeabi_dsub>
 80035f4:	4602      	mov	r2, r0
 80035f6:	460b      	mov	r3, r1
 80035f8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80035fc:	4633      	mov	r3, r6
 80035fe:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003600:	f7fd f9fa 	bl	80009f8 <__aeabi_dcmpgt>
 8003604:	2800      	cmp	r0, #0
 8003606:	f040 8295 	bne.w	8003b34 <_dtoa_r+0x97c>
 800360a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800360e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003610:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8003614:	f7fd f9d2 	bl	80009bc <__aeabi_dcmplt>
 8003618:	2800      	cmp	r0, #0
 800361a:	f040 8289 	bne.w	8003b30 <_dtoa_r+0x978>
 800361e:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8003622:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8003626:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003628:	2b00      	cmp	r3, #0
 800362a:	f2c0 8151 	blt.w	80038d0 <_dtoa_r+0x718>
 800362e:	f1bb 0f0e 	cmp.w	fp, #14
 8003632:	f300 814d 	bgt.w	80038d0 <_dtoa_r+0x718>
 8003636:	4b45      	ldr	r3, [pc, #276]	; (800374c <_dtoa_r+0x594>)
 8003638:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800363c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003640:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8003644:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003646:	2b00      	cmp	r3, #0
 8003648:	f280 80da 	bge.w	8003800 <_dtoa_r+0x648>
 800364c:	9b08      	ldr	r3, [sp, #32]
 800364e:	2b00      	cmp	r3, #0
 8003650:	f300 80d6 	bgt.w	8003800 <_dtoa_r+0x648>
 8003654:	f040 826b 	bne.w	8003b2e <_dtoa_r+0x976>
 8003658:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800365c:	2200      	movs	r2, #0
 800365e:	4b40      	ldr	r3, [pc, #256]	; (8003760 <_dtoa_r+0x5a8>)
 8003660:	f7fc ff3a 	bl	80004d8 <__aeabi_dmul>
 8003664:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003668:	f7fd f9bc 	bl	80009e4 <__aeabi_dcmpge>
 800366c:	9c08      	ldr	r4, [sp, #32]
 800366e:	4626      	mov	r6, r4
 8003670:	2800      	cmp	r0, #0
 8003672:	f040 8241 	bne.w	8003af8 <_dtoa_r+0x940>
 8003676:	2331      	movs	r3, #49	; 0x31
 8003678:	9f03      	ldr	r7, [sp, #12]
 800367a:	f10b 0b01 	add.w	fp, fp, #1
 800367e:	f807 3b01 	strb.w	r3, [r7], #1
 8003682:	e23d      	b.n	8003b00 <_dtoa_r+0x948>
 8003684:	07e2      	lsls	r2, r4, #31
 8003686:	d505      	bpl.n	8003694 <_dtoa_r+0x4dc>
 8003688:	e9d6 2300 	ldrd	r2, r3, [r6]
 800368c:	f7fc ff24 	bl	80004d8 <__aeabi_dmul>
 8003690:	2301      	movs	r3, #1
 8003692:	3701      	adds	r7, #1
 8003694:	1064      	asrs	r4, r4, #1
 8003696:	3608      	adds	r6, #8
 8003698:	e76d      	b.n	8003576 <_dtoa_r+0x3be>
 800369a:	2702      	movs	r7, #2
 800369c:	e770      	b.n	8003580 <_dtoa_r+0x3c8>
 800369e:	46d8      	mov	r8, fp
 80036a0:	9c08      	ldr	r4, [sp, #32]
 80036a2:	e78f      	b.n	80035c4 <_dtoa_r+0x40c>
 80036a4:	9903      	ldr	r1, [sp, #12]
 80036a6:	4b29      	ldr	r3, [pc, #164]	; (800374c <_dtoa_r+0x594>)
 80036a8:	4421      	add	r1, r4
 80036aa:	9112      	str	r1, [sp, #72]	; 0x48
 80036ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80036ae:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80036b2:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80036b6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80036ba:	2900      	cmp	r1, #0
 80036bc:	d054      	beq.n	8003768 <_dtoa_r+0x5b0>
 80036be:	2000      	movs	r0, #0
 80036c0:	4928      	ldr	r1, [pc, #160]	; (8003764 <_dtoa_r+0x5ac>)
 80036c2:	f7fd f833 	bl	800072c <__aeabi_ddiv>
 80036c6:	463b      	mov	r3, r7
 80036c8:	4632      	mov	r2, r6
 80036ca:	f7fc fd4d 	bl	8000168 <__aeabi_dsub>
 80036ce:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80036d2:	9f03      	ldr	r7, [sp, #12]
 80036d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80036d8:	f7fd f9ae 	bl	8000a38 <__aeabi_d2iz>
 80036dc:	4604      	mov	r4, r0
 80036de:	f7fc fe91 	bl	8000404 <__aeabi_i2d>
 80036e2:	4602      	mov	r2, r0
 80036e4:	460b      	mov	r3, r1
 80036e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80036ea:	f7fc fd3d 	bl	8000168 <__aeabi_dsub>
 80036ee:	4602      	mov	r2, r0
 80036f0:	460b      	mov	r3, r1
 80036f2:	3430      	adds	r4, #48	; 0x30
 80036f4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80036f8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80036fc:	f807 4b01 	strb.w	r4, [r7], #1
 8003700:	f7fd f95c 	bl	80009bc <__aeabi_dcmplt>
 8003704:	2800      	cmp	r0, #0
 8003706:	d173      	bne.n	80037f0 <_dtoa_r+0x638>
 8003708:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800370c:	2000      	movs	r0, #0
 800370e:	4911      	ldr	r1, [pc, #68]	; (8003754 <_dtoa_r+0x59c>)
 8003710:	f7fc fd2a 	bl	8000168 <__aeabi_dsub>
 8003714:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003718:	f7fd f950 	bl	80009bc <__aeabi_dcmplt>
 800371c:	2800      	cmp	r0, #0
 800371e:	f040 80b6 	bne.w	800388e <_dtoa_r+0x6d6>
 8003722:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003724:	429f      	cmp	r7, r3
 8003726:	f43f af7a 	beq.w	800361e <_dtoa_r+0x466>
 800372a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800372e:	2200      	movs	r2, #0
 8003730:	4b09      	ldr	r3, [pc, #36]	; (8003758 <_dtoa_r+0x5a0>)
 8003732:	f7fc fed1 	bl	80004d8 <__aeabi_dmul>
 8003736:	2200      	movs	r2, #0
 8003738:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800373c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003740:	4b05      	ldr	r3, [pc, #20]	; (8003758 <_dtoa_r+0x5a0>)
 8003742:	f7fc fec9 	bl	80004d8 <__aeabi_dmul>
 8003746:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800374a:	e7c3      	b.n	80036d4 <_dtoa_r+0x51c>
 800374c:	08004f90 	.word	0x08004f90
 8003750:	08004f68 	.word	0x08004f68
 8003754:	3ff00000 	.word	0x3ff00000
 8003758:	40240000 	.word	0x40240000
 800375c:	401c0000 	.word	0x401c0000
 8003760:	40140000 	.word	0x40140000
 8003764:	3fe00000 	.word	0x3fe00000
 8003768:	4630      	mov	r0, r6
 800376a:	4639      	mov	r1, r7
 800376c:	f7fc feb4 	bl	80004d8 <__aeabi_dmul>
 8003770:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003772:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003776:	9c03      	ldr	r4, [sp, #12]
 8003778:	9314      	str	r3, [sp, #80]	; 0x50
 800377a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800377e:	f7fd f95b 	bl	8000a38 <__aeabi_d2iz>
 8003782:	9015      	str	r0, [sp, #84]	; 0x54
 8003784:	f7fc fe3e 	bl	8000404 <__aeabi_i2d>
 8003788:	4602      	mov	r2, r0
 800378a:	460b      	mov	r3, r1
 800378c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003790:	f7fc fcea 	bl	8000168 <__aeabi_dsub>
 8003794:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8003796:	4606      	mov	r6, r0
 8003798:	3330      	adds	r3, #48	; 0x30
 800379a:	f804 3b01 	strb.w	r3, [r4], #1
 800379e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80037a0:	460f      	mov	r7, r1
 80037a2:	429c      	cmp	r4, r3
 80037a4:	f04f 0200 	mov.w	r2, #0
 80037a8:	d124      	bne.n	80037f4 <_dtoa_r+0x63c>
 80037aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80037ae:	4baf      	ldr	r3, [pc, #700]	; (8003a6c <_dtoa_r+0x8b4>)
 80037b0:	f7fc fcdc 	bl	800016c <__adddf3>
 80037b4:	4602      	mov	r2, r0
 80037b6:	460b      	mov	r3, r1
 80037b8:	4630      	mov	r0, r6
 80037ba:	4639      	mov	r1, r7
 80037bc:	f7fd f91c 	bl	80009f8 <__aeabi_dcmpgt>
 80037c0:	2800      	cmp	r0, #0
 80037c2:	d163      	bne.n	800388c <_dtoa_r+0x6d4>
 80037c4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80037c8:	2000      	movs	r0, #0
 80037ca:	49a8      	ldr	r1, [pc, #672]	; (8003a6c <_dtoa_r+0x8b4>)
 80037cc:	f7fc fccc 	bl	8000168 <__aeabi_dsub>
 80037d0:	4602      	mov	r2, r0
 80037d2:	460b      	mov	r3, r1
 80037d4:	4630      	mov	r0, r6
 80037d6:	4639      	mov	r1, r7
 80037d8:	f7fd f8f0 	bl	80009bc <__aeabi_dcmplt>
 80037dc:	2800      	cmp	r0, #0
 80037de:	f43f af1e 	beq.w	800361e <_dtoa_r+0x466>
 80037e2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80037e4:	1e7b      	subs	r3, r7, #1
 80037e6:	9314      	str	r3, [sp, #80]	; 0x50
 80037e8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80037ec:	2b30      	cmp	r3, #48	; 0x30
 80037ee:	d0f8      	beq.n	80037e2 <_dtoa_r+0x62a>
 80037f0:	46c3      	mov	fp, r8
 80037f2:	e03b      	b.n	800386c <_dtoa_r+0x6b4>
 80037f4:	4b9e      	ldr	r3, [pc, #632]	; (8003a70 <_dtoa_r+0x8b8>)
 80037f6:	f7fc fe6f 	bl	80004d8 <__aeabi_dmul>
 80037fa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80037fe:	e7bc      	b.n	800377a <_dtoa_r+0x5c2>
 8003800:	9f03      	ldr	r7, [sp, #12]
 8003802:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8003806:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800380a:	4640      	mov	r0, r8
 800380c:	4649      	mov	r1, r9
 800380e:	f7fc ff8d 	bl	800072c <__aeabi_ddiv>
 8003812:	f7fd f911 	bl	8000a38 <__aeabi_d2iz>
 8003816:	4604      	mov	r4, r0
 8003818:	f7fc fdf4 	bl	8000404 <__aeabi_i2d>
 800381c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003820:	f7fc fe5a 	bl	80004d8 <__aeabi_dmul>
 8003824:	4602      	mov	r2, r0
 8003826:	460b      	mov	r3, r1
 8003828:	4640      	mov	r0, r8
 800382a:	4649      	mov	r1, r9
 800382c:	f7fc fc9c 	bl	8000168 <__aeabi_dsub>
 8003830:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8003834:	f807 6b01 	strb.w	r6, [r7], #1
 8003838:	9e03      	ldr	r6, [sp, #12]
 800383a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800383e:	1bbe      	subs	r6, r7, r6
 8003840:	45b4      	cmp	ip, r6
 8003842:	4602      	mov	r2, r0
 8003844:	460b      	mov	r3, r1
 8003846:	d136      	bne.n	80038b6 <_dtoa_r+0x6fe>
 8003848:	f7fc fc90 	bl	800016c <__adddf3>
 800384c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003850:	4680      	mov	r8, r0
 8003852:	4689      	mov	r9, r1
 8003854:	f7fd f8d0 	bl	80009f8 <__aeabi_dcmpgt>
 8003858:	bb58      	cbnz	r0, 80038b2 <_dtoa_r+0x6fa>
 800385a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800385e:	4640      	mov	r0, r8
 8003860:	4649      	mov	r1, r9
 8003862:	f7fd f8a1 	bl	80009a8 <__aeabi_dcmpeq>
 8003866:	b108      	cbz	r0, 800386c <_dtoa_r+0x6b4>
 8003868:	07e3      	lsls	r3, r4, #31
 800386a:	d422      	bmi.n	80038b2 <_dtoa_r+0x6fa>
 800386c:	4651      	mov	r1, sl
 800386e:	4628      	mov	r0, r5
 8003870:	f000 fbc2 	bl	8003ff8 <_Bfree>
 8003874:	2300      	movs	r3, #0
 8003876:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8003878:	703b      	strb	r3, [r7, #0]
 800387a:	f10b 0301 	add.w	r3, fp, #1
 800387e:	6013      	str	r3, [r2, #0]
 8003880:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003882:	2b00      	cmp	r3, #0
 8003884:	f43f ace6 	beq.w	8003254 <_dtoa_r+0x9c>
 8003888:	601f      	str	r7, [r3, #0]
 800388a:	e4e3      	b.n	8003254 <_dtoa_r+0x9c>
 800388c:	4627      	mov	r7, r4
 800388e:	463b      	mov	r3, r7
 8003890:	461f      	mov	r7, r3
 8003892:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003896:	2a39      	cmp	r2, #57	; 0x39
 8003898:	d107      	bne.n	80038aa <_dtoa_r+0x6f2>
 800389a:	9a03      	ldr	r2, [sp, #12]
 800389c:	429a      	cmp	r2, r3
 800389e:	d1f7      	bne.n	8003890 <_dtoa_r+0x6d8>
 80038a0:	2230      	movs	r2, #48	; 0x30
 80038a2:	9903      	ldr	r1, [sp, #12]
 80038a4:	f108 0801 	add.w	r8, r8, #1
 80038a8:	700a      	strb	r2, [r1, #0]
 80038aa:	781a      	ldrb	r2, [r3, #0]
 80038ac:	3201      	adds	r2, #1
 80038ae:	701a      	strb	r2, [r3, #0]
 80038b0:	e79e      	b.n	80037f0 <_dtoa_r+0x638>
 80038b2:	46d8      	mov	r8, fp
 80038b4:	e7eb      	b.n	800388e <_dtoa_r+0x6d6>
 80038b6:	2200      	movs	r2, #0
 80038b8:	4b6d      	ldr	r3, [pc, #436]	; (8003a70 <_dtoa_r+0x8b8>)
 80038ba:	f7fc fe0d 	bl	80004d8 <__aeabi_dmul>
 80038be:	2200      	movs	r2, #0
 80038c0:	2300      	movs	r3, #0
 80038c2:	4680      	mov	r8, r0
 80038c4:	4689      	mov	r9, r1
 80038c6:	f7fd f86f 	bl	80009a8 <__aeabi_dcmpeq>
 80038ca:	2800      	cmp	r0, #0
 80038cc:	d09b      	beq.n	8003806 <_dtoa_r+0x64e>
 80038ce:	e7cd      	b.n	800386c <_dtoa_r+0x6b4>
 80038d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80038d2:	2a00      	cmp	r2, #0
 80038d4:	f000 80c4 	beq.w	8003a60 <_dtoa_r+0x8a8>
 80038d8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80038da:	2a01      	cmp	r2, #1
 80038dc:	f300 80a8 	bgt.w	8003a30 <_dtoa_r+0x878>
 80038e0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80038e2:	2a00      	cmp	r2, #0
 80038e4:	f000 80a0 	beq.w	8003a28 <_dtoa_r+0x870>
 80038e8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80038ec:	464f      	mov	r7, r9
 80038ee:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80038f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80038f2:	2101      	movs	r1, #1
 80038f4:	441a      	add	r2, r3
 80038f6:	4628      	mov	r0, r5
 80038f8:	4499      	add	r9, r3
 80038fa:	9209      	str	r2, [sp, #36]	; 0x24
 80038fc:	f000 fc32 	bl	8004164 <__i2b>
 8003900:	4606      	mov	r6, r0
 8003902:	b15f      	cbz	r7, 800391c <_dtoa_r+0x764>
 8003904:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003906:	2b00      	cmp	r3, #0
 8003908:	dd08      	ble.n	800391c <_dtoa_r+0x764>
 800390a:	42bb      	cmp	r3, r7
 800390c:	bfa8      	it	ge
 800390e:	463b      	movge	r3, r7
 8003910:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003912:	eba9 0903 	sub.w	r9, r9, r3
 8003916:	1aff      	subs	r7, r7, r3
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	9309      	str	r3, [sp, #36]	; 0x24
 800391c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800391e:	b1f3      	cbz	r3, 800395e <_dtoa_r+0x7a6>
 8003920:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003922:	2b00      	cmp	r3, #0
 8003924:	f000 80a0 	beq.w	8003a68 <_dtoa_r+0x8b0>
 8003928:	2c00      	cmp	r4, #0
 800392a:	dd10      	ble.n	800394e <_dtoa_r+0x796>
 800392c:	4631      	mov	r1, r6
 800392e:	4622      	mov	r2, r4
 8003930:	4628      	mov	r0, r5
 8003932:	f000 fcd5 	bl	80042e0 <__pow5mult>
 8003936:	4652      	mov	r2, sl
 8003938:	4601      	mov	r1, r0
 800393a:	4606      	mov	r6, r0
 800393c:	4628      	mov	r0, r5
 800393e:	f000 fc27 	bl	8004190 <__multiply>
 8003942:	4680      	mov	r8, r0
 8003944:	4651      	mov	r1, sl
 8003946:	4628      	mov	r0, r5
 8003948:	f000 fb56 	bl	8003ff8 <_Bfree>
 800394c:	46c2      	mov	sl, r8
 800394e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003950:	1b1a      	subs	r2, r3, r4
 8003952:	d004      	beq.n	800395e <_dtoa_r+0x7a6>
 8003954:	4651      	mov	r1, sl
 8003956:	4628      	mov	r0, r5
 8003958:	f000 fcc2 	bl	80042e0 <__pow5mult>
 800395c:	4682      	mov	sl, r0
 800395e:	2101      	movs	r1, #1
 8003960:	4628      	mov	r0, r5
 8003962:	f000 fbff 	bl	8004164 <__i2b>
 8003966:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003968:	4604      	mov	r4, r0
 800396a:	2b00      	cmp	r3, #0
 800396c:	f340 8082 	ble.w	8003a74 <_dtoa_r+0x8bc>
 8003970:	461a      	mov	r2, r3
 8003972:	4601      	mov	r1, r0
 8003974:	4628      	mov	r0, r5
 8003976:	f000 fcb3 	bl	80042e0 <__pow5mult>
 800397a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800397c:	4604      	mov	r4, r0
 800397e:	2b01      	cmp	r3, #1
 8003980:	dd7b      	ble.n	8003a7a <_dtoa_r+0x8c2>
 8003982:	f04f 0800 	mov.w	r8, #0
 8003986:	6923      	ldr	r3, [r4, #16]
 8003988:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800398c:	6918      	ldr	r0, [r3, #16]
 800398e:	f000 fb9b 	bl	80040c8 <__hi0bits>
 8003992:	f1c0 0020 	rsb	r0, r0, #32
 8003996:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003998:	4418      	add	r0, r3
 800399a:	f010 001f 	ands.w	r0, r0, #31
 800399e:	f000 8092 	beq.w	8003ac6 <_dtoa_r+0x90e>
 80039a2:	f1c0 0320 	rsb	r3, r0, #32
 80039a6:	2b04      	cmp	r3, #4
 80039a8:	f340 8085 	ble.w	8003ab6 <_dtoa_r+0x8fe>
 80039ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80039ae:	f1c0 001c 	rsb	r0, r0, #28
 80039b2:	4403      	add	r3, r0
 80039b4:	4481      	add	r9, r0
 80039b6:	4407      	add	r7, r0
 80039b8:	9309      	str	r3, [sp, #36]	; 0x24
 80039ba:	f1b9 0f00 	cmp.w	r9, #0
 80039be:	dd05      	ble.n	80039cc <_dtoa_r+0x814>
 80039c0:	4651      	mov	r1, sl
 80039c2:	464a      	mov	r2, r9
 80039c4:	4628      	mov	r0, r5
 80039c6:	f000 fce5 	bl	8004394 <__lshift>
 80039ca:	4682      	mov	sl, r0
 80039cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	dd05      	ble.n	80039de <_dtoa_r+0x826>
 80039d2:	4621      	mov	r1, r4
 80039d4:	461a      	mov	r2, r3
 80039d6:	4628      	mov	r0, r5
 80039d8:	f000 fcdc 	bl	8004394 <__lshift>
 80039dc:	4604      	mov	r4, r0
 80039de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d072      	beq.n	8003aca <_dtoa_r+0x912>
 80039e4:	4621      	mov	r1, r4
 80039e6:	4650      	mov	r0, sl
 80039e8:	f000 fd40 	bl	800446c <__mcmp>
 80039ec:	2800      	cmp	r0, #0
 80039ee:	da6c      	bge.n	8003aca <_dtoa_r+0x912>
 80039f0:	2300      	movs	r3, #0
 80039f2:	4651      	mov	r1, sl
 80039f4:	220a      	movs	r2, #10
 80039f6:	4628      	mov	r0, r5
 80039f8:	f000 fb20 	bl	800403c <__multadd>
 80039fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80039fe:	4682      	mov	sl, r0
 8003a00:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	f000 81ac 	beq.w	8003d62 <_dtoa_r+0xbaa>
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	4631      	mov	r1, r6
 8003a0e:	220a      	movs	r2, #10
 8003a10:	4628      	mov	r0, r5
 8003a12:	f000 fb13 	bl	800403c <__multadd>
 8003a16:	9b06      	ldr	r3, [sp, #24]
 8003a18:	4606      	mov	r6, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	f300 8093 	bgt.w	8003b46 <_dtoa_r+0x98e>
 8003a20:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003a22:	2b02      	cmp	r3, #2
 8003a24:	dc59      	bgt.n	8003ada <_dtoa_r+0x922>
 8003a26:	e08e      	b.n	8003b46 <_dtoa_r+0x98e>
 8003a28:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003a2a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8003a2e:	e75d      	b.n	80038ec <_dtoa_r+0x734>
 8003a30:	9b08      	ldr	r3, [sp, #32]
 8003a32:	1e5c      	subs	r4, r3, #1
 8003a34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003a36:	42a3      	cmp	r3, r4
 8003a38:	bfbf      	itttt	lt
 8003a3a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8003a3c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8003a3e:	1ae3      	sublt	r3, r4, r3
 8003a40:	18d2      	addlt	r2, r2, r3
 8003a42:	bfa8      	it	ge
 8003a44:	1b1c      	subge	r4, r3, r4
 8003a46:	9b08      	ldr	r3, [sp, #32]
 8003a48:	bfbe      	ittt	lt
 8003a4a:	940a      	strlt	r4, [sp, #40]	; 0x28
 8003a4c:	920e      	strlt	r2, [sp, #56]	; 0x38
 8003a4e:	2400      	movlt	r4, #0
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	bfb5      	itete	lt
 8003a54:	eba9 0703 	sublt.w	r7, r9, r3
 8003a58:	464f      	movge	r7, r9
 8003a5a:	2300      	movlt	r3, #0
 8003a5c:	9b08      	ldrge	r3, [sp, #32]
 8003a5e:	e747      	b.n	80038f0 <_dtoa_r+0x738>
 8003a60:	464f      	mov	r7, r9
 8003a62:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8003a64:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8003a66:	e74c      	b.n	8003902 <_dtoa_r+0x74a>
 8003a68:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003a6a:	e773      	b.n	8003954 <_dtoa_r+0x79c>
 8003a6c:	3fe00000 	.word	0x3fe00000
 8003a70:	40240000 	.word	0x40240000
 8003a74:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003a76:	2b01      	cmp	r3, #1
 8003a78:	dc18      	bgt.n	8003aac <_dtoa_r+0x8f4>
 8003a7a:	9b04      	ldr	r3, [sp, #16]
 8003a7c:	b9b3      	cbnz	r3, 8003aac <_dtoa_r+0x8f4>
 8003a7e:	9b05      	ldr	r3, [sp, #20]
 8003a80:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003a84:	b993      	cbnz	r3, 8003aac <_dtoa_r+0x8f4>
 8003a86:	9b05      	ldr	r3, [sp, #20]
 8003a88:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003a8c:	0d1b      	lsrs	r3, r3, #20
 8003a8e:	051b      	lsls	r3, r3, #20
 8003a90:	b17b      	cbz	r3, 8003ab2 <_dtoa_r+0x8fa>
 8003a92:	f04f 0801 	mov.w	r8, #1
 8003a96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a98:	f109 0901 	add.w	r9, r9, #1
 8003a9c:	3301      	adds	r3, #1
 8003a9e:	9309      	str	r3, [sp, #36]	; 0x24
 8003aa0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	f47f af6f 	bne.w	8003986 <_dtoa_r+0x7ce>
 8003aa8:	2001      	movs	r0, #1
 8003aaa:	e774      	b.n	8003996 <_dtoa_r+0x7de>
 8003aac:	f04f 0800 	mov.w	r8, #0
 8003ab0:	e7f6      	b.n	8003aa0 <_dtoa_r+0x8e8>
 8003ab2:	4698      	mov	r8, r3
 8003ab4:	e7f4      	b.n	8003aa0 <_dtoa_r+0x8e8>
 8003ab6:	d080      	beq.n	80039ba <_dtoa_r+0x802>
 8003ab8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003aba:	331c      	adds	r3, #28
 8003abc:	441a      	add	r2, r3
 8003abe:	4499      	add	r9, r3
 8003ac0:	441f      	add	r7, r3
 8003ac2:	9209      	str	r2, [sp, #36]	; 0x24
 8003ac4:	e779      	b.n	80039ba <_dtoa_r+0x802>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	e7f6      	b.n	8003ab8 <_dtoa_r+0x900>
 8003aca:	9b08      	ldr	r3, [sp, #32]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	dc34      	bgt.n	8003b3a <_dtoa_r+0x982>
 8003ad0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003ad2:	2b02      	cmp	r3, #2
 8003ad4:	dd31      	ble.n	8003b3a <_dtoa_r+0x982>
 8003ad6:	9b08      	ldr	r3, [sp, #32]
 8003ad8:	9306      	str	r3, [sp, #24]
 8003ada:	9b06      	ldr	r3, [sp, #24]
 8003adc:	b963      	cbnz	r3, 8003af8 <_dtoa_r+0x940>
 8003ade:	4621      	mov	r1, r4
 8003ae0:	2205      	movs	r2, #5
 8003ae2:	4628      	mov	r0, r5
 8003ae4:	f000 faaa 	bl	800403c <__multadd>
 8003ae8:	4601      	mov	r1, r0
 8003aea:	4604      	mov	r4, r0
 8003aec:	4650      	mov	r0, sl
 8003aee:	f000 fcbd 	bl	800446c <__mcmp>
 8003af2:	2800      	cmp	r0, #0
 8003af4:	f73f adbf 	bgt.w	8003676 <_dtoa_r+0x4be>
 8003af8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003afa:	9f03      	ldr	r7, [sp, #12]
 8003afc:	ea6f 0b03 	mvn.w	fp, r3
 8003b00:	f04f 0800 	mov.w	r8, #0
 8003b04:	4621      	mov	r1, r4
 8003b06:	4628      	mov	r0, r5
 8003b08:	f000 fa76 	bl	8003ff8 <_Bfree>
 8003b0c:	2e00      	cmp	r6, #0
 8003b0e:	f43f aead 	beq.w	800386c <_dtoa_r+0x6b4>
 8003b12:	f1b8 0f00 	cmp.w	r8, #0
 8003b16:	d005      	beq.n	8003b24 <_dtoa_r+0x96c>
 8003b18:	45b0      	cmp	r8, r6
 8003b1a:	d003      	beq.n	8003b24 <_dtoa_r+0x96c>
 8003b1c:	4641      	mov	r1, r8
 8003b1e:	4628      	mov	r0, r5
 8003b20:	f000 fa6a 	bl	8003ff8 <_Bfree>
 8003b24:	4631      	mov	r1, r6
 8003b26:	4628      	mov	r0, r5
 8003b28:	f000 fa66 	bl	8003ff8 <_Bfree>
 8003b2c:	e69e      	b.n	800386c <_dtoa_r+0x6b4>
 8003b2e:	2400      	movs	r4, #0
 8003b30:	4626      	mov	r6, r4
 8003b32:	e7e1      	b.n	8003af8 <_dtoa_r+0x940>
 8003b34:	46c3      	mov	fp, r8
 8003b36:	4626      	mov	r6, r4
 8003b38:	e59d      	b.n	8003676 <_dtoa_r+0x4be>
 8003b3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	f000 80c8 	beq.w	8003cd2 <_dtoa_r+0xb1a>
 8003b42:	9b08      	ldr	r3, [sp, #32]
 8003b44:	9306      	str	r3, [sp, #24]
 8003b46:	2f00      	cmp	r7, #0
 8003b48:	dd05      	ble.n	8003b56 <_dtoa_r+0x99e>
 8003b4a:	4631      	mov	r1, r6
 8003b4c:	463a      	mov	r2, r7
 8003b4e:	4628      	mov	r0, r5
 8003b50:	f000 fc20 	bl	8004394 <__lshift>
 8003b54:	4606      	mov	r6, r0
 8003b56:	f1b8 0f00 	cmp.w	r8, #0
 8003b5a:	d05b      	beq.n	8003c14 <_dtoa_r+0xa5c>
 8003b5c:	4628      	mov	r0, r5
 8003b5e:	6871      	ldr	r1, [r6, #4]
 8003b60:	f000 fa0a 	bl	8003f78 <_Balloc>
 8003b64:	4607      	mov	r7, r0
 8003b66:	b928      	cbnz	r0, 8003b74 <_dtoa_r+0x9bc>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	f240 21ef 	movw	r1, #751	; 0x2ef
 8003b6e:	4b81      	ldr	r3, [pc, #516]	; (8003d74 <_dtoa_r+0xbbc>)
 8003b70:	f7ff bb36 	b.w	80031e0 <_dtoa_r+0x28>
 8003b74:	6932      	ldr	r2, [r6, #16]
 8003b76:	f106 010c 	add.w	r1, r6, #12
 8003b7a:	3202      	adds	r2, #2
 8003b7c:	0092      	lsls	r2, r2, #2
 8003b7e:	300c      	adds	r0, #12
 8003b80:	f000 fe2c 	bl	80047dc <memcpy>
 8003b84:	2201      	movs	r2, #1
 8003b86:	4639      	mov	r1, r7
 8003b88:	4628      	mov	r0, r5
 8003b8a:	f000 fc03 	bl	8004394 <__lshift>
 8003b8e:	46b0      	mov	r8, r6
 8003b90:	4606      	mov	r6, r0
 8003b92:	9b03      	ldr	r3, [sp, #12]
 8003b94:	9a03      	ldr	r2, [sp, #12]
 8003b96:	3301      	adds	r3, #1
 8003b98:	9308      	str	r3, [sp, #32]
 8003b9a:	9b06      	ldr	r3, [sp, #24]
 8003b9c:	4413      	add	r3, r2
 8003b9e:	930b      	str	r3, [sp, #44]	; 0x2c
 8003ba0:	9b04      	ldr	r3, [sp, #16]
 8003ba2:	f003 0301 	and.w	r3, r3, #1
 8003ba6:	930a      	str	r3, [sp, #40]	; 0x28
 8003ba8:	9b08      	ldr	r3, [sp, #32]
 8003baa:	4621      	mov	r1, r4
 8003bac:	3b01      	subs	r3, #1
 8003bae:	4650      	mov	r0, sl
 8003bb0:	9304      	str	r3, [sp, #16]
 8003bb2:	f7ff fa76 	bl	80030a2 <quorem>
 8003bb6:	4641      	mov	r1, r8
 8003bb8:	9006      	str	r0, [sp, #24]
 8003bba:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8003bbe:	4650      	mov	r0, sl
 8003bc0:	f000 fc54 	bl	800446c <__mcmp>
 8003bc4:	4632      	mov	r2, r6
 8003bc6:	9009      	str	r0, [sp, #36]	; 0x24
 8003bc8:	4621      	mov	r1, r4
 8003bca:	4628      	mov	r0, r5
 8003bcc:	f000 fc6a 	bl	80044a4 <__mdiff>
 8003bd0:	68c2      	ldr	r2, [r0, #12]
 8003bd2:	4607      	mov	r7, r0
 8003bd4:	bb02      	cbnz	r2, 8003c18 <_dtoa_r+0xa60>
 8003bd6:	4601      	mov	r1, r0
 8003bd8:	4650      	mov	r0, sl
 8003bda:	f000 fc47 	bl	800446c <__mcmp>
 8003bde:	4602      	mov	r2, r0
 8003be0:	4639      	mov	r1, r7
 8003be2:	4628      	mov	r0, r5
 8003be4:	920c      	str	r2, [sp, #48]	; 0x30
 8003be6:	f000 fa07 	bl	8003ff8 <_Bfree>
 8003bea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003bec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003bee:	9f08      	ldr	r7, [sp, #32]
 8003bf0:	ea43 0102 	orr.w	r1, r3, r2
 8003bf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003bf6:	4319      	orrs	r1, r3
 8003bf8:	d110      	bne.n	8003c1c <_dtoa_r+0xa64>
 8003bfa:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003bfe:	d029      	beq.n	8003c54 <_dtoa_r+0xa9c>
 8003c00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	dd02      	ble.n	8003c0c <_dtoa_r+0xa54>
 8003c06:	9b06      	ldr	r3, [sp, #24]
 8003c08:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8003c0c:	9b04      	ldr	r3, [sp, #16]
 8003c0e:	f883 9000 	strb.w	r9, [r3]
 8003c12:	e777      	b.n	8003b04 <_dtoa_r+0x94c>
 8003c14:	4630      	mov	r0, r6
 8003c16:	e7ba      	b.n	8003b8e <_dtoa_r+0x9d6>
 8003c18:	2201      	movs	r2, #1
 8003c1a:	e7e1      	b.n	8003be0 <_dtoa_r+0xa28>
 8003c1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	db04      	blt.n	8003c2c <_dtoa_r+0xa74>
 8003c22:	9922      	ldr	r1, [sp, #136]	; 0x88
 8003c24:	430b      	orrs	r3, r1
 8003c26:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003c28:	430b      	orrs	r3, r1
 8003c2a:	d120      	bne.n	8003c6e <_dtoa_r+0xab6>
 8003c2c:	2a00      	cmp	r2, #0
 8003c2e:	dded      	ble.n	8003c0c <_dtoa_r+0xa54>
 8003c30:	4651      	mov	r1, sl
 8003c32:	2201      	movs	r2, #1
 8003c34:	4628      	mov	r0, r5
 8003c36:	f000 fbad 	bl	8004394 <__lshift>
 8003c3a:	4621      	mov	r1, r4
 8003c3c:	4682      	mov	sl, r0
 8003c3e:	f000 fc15 	bl	800446c <__mcmp>
 8003c42:	2800      	cmp	r0, #0
 8003c44:	dc03      	bgt.n	8003c4e <_dtoa_r+0xa96>
 8003c46:	d1e1      	bne.n	8003c0c <_dtoa_r+0xa54>
 8003c48:	f019 0f01 	tst.w	r9, #1
 8003c4c:	d0de      	beq.n	8003c0c <_dtoa_r+0xa54>
 8003c4e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003c52:	d1d8      	bne.n	8003c06 <_dtoa_r+0xa4e>
 8003c54:	2339      	movs	r3, #57	; 0x39
 8003c56:	9a04      	ldr	r2, [sp, #16]
 8003c58:	7013      	strb	r3, [r2, #0]
 8003c5a:	463b      	mov	r3, r7
 8003c5c:	461f      	mov	r7, r3
 8003c5e:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8003c62:	3b01      	subs	r3, #1
 8003c64:	2a39      	cmp	r2, #57	; 0x39
 8003c66:	d06b      	beq.n	8003d40 <_dtoa_r+0xb88>
 8003c68:	3201      	adds	r2, #1
 8003c6a:	701a      	strb	r2, [r3, #0]
 8003c6c:	e74a      	b.n	8003b04 <_dtoa_r+0x94c>
 8003c6e:	2a00      	cmp	r2, #0
 8003c70:	dd07      	ble.n	8003c82 <_dtoa_r+0xaca>
 8003c72:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8003c76:	d0ed      	beq.n	8003c54 <_dtoa_r+0xa9c>
 8003c78:	9a04      	ldr	r2, [sp, #16]
 8003c7a:	f109 0301 	add.w	r3, r9, #1
 8003c7e:	7013      	strb	r3, [r2, #0]
 8003c80:	e740      	b.n	8003b04 <_dtoa_r+0x94c>
 8003c82:	9b08      	ldr	r3, [sp, #32]
 8003c84:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003c86:	f803 9c01 	strb.w	r9, [r3, #-1]
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d042      	beq.n	8003d14 <_dtoa_r+0xb5c>
 8003c8e:	4651      	mov	r1, sl
 8003c90:	2300      	movs	r3, #0
 8003c92:	220a      	movs	r2, #10
 8003c94:	4628      	mov	r0, r5
 8003c96:	f000 f9d1 	bl	800403c <__multadd>
 8003c9a:	45b0      	cmp	r8, r6
 8003c9c:	4682      	mov	sl, r0
 8003c9e:	f04f 0300 	mov.w	r3, #0
 8003ca2:	f04f 020a 	mov.w	r2, #10
 8003ca6:	4641      	mov	r1, r8
 8003ca8:	4628      	mov	r0, r5
 8003caa:	d107      	bne.n	8003cbc <_dtoa_r+0xb04>
 8003cac:	f000 f9c6 	bl	800403c <__multadd>
 8003cb0:	4680      	mov	r8, r0
 8003cb2:	4606      	mov	r6, r0
 8003cb4:	9b08      	ldr	r3, [sp, #32]
 8003cb6:	3301      	adds	r3, #1
 8003cb8:	9308      	str	r3, [sp, #32]
 8003cba:	e775      	b.n	8003ba8 <_dtoa_r+0x9f0>
 8003cbc:	f000 f9be 	bl	800403c <__multadd>
 8003cc0:	4631      	mov	r1, r6
 8003cc2:	4680      	mov	r8, r0
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	220a      	movs	r2, #10
 8003cc8:	4628      	mov	r0, r5
 8003cca:	f000 f9b7 	bl	800403c <__multadd>
 8003cce:	4606      	mov	r6, r0
 8003cd0:	e7f0      	b.n	8003cb4 <_dtoa_r+0xafc>
 8003cd2:	9b08      	ldr	r3, [sp, #32]
 8003cd4:	9306      	str	r3, [sp, #24]
 8003cd6:	9f03      	ldr	r7, [sp, #12]
 8003cd8:	4621      	mov	r1, r4
 8003cda:	4650      	mov	r0, sl
 8003cdc:	f7ff f9e1 	bl	80030a2 <quorem>
 8003ce0:	9b03      	ldr	r3, [sp, #12]
 8003ce2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8003ce6:	f807 9b01 	strb.w	r9, [r7], #1
 8003cea:	1afa      	subs	r2, r7, r3
 8003cec:	9b06      	ldr	r3, [sp, #24]
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	dd07      	ble.n	8003d02 <_dtoa_r+0xb4a>
 8003cf2:	4651      	mov	r1, sl
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	220a      	movs	r2, #10
 8003cf8:	4628      	mov	r0, r5
 8003cfa:	f000 f99f 	bl	800403c <__multadd>
 8003cfe:	4682      	mov	sl, r0
 8003d00:	e7ea      	b.n	8003cd8 <_dtoa_r+0xb20>
 8003d02:	9b06      	ldr	r3, [sp, #24]
 8003d04:	f04f 0800 	mov.w	r8, #0
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	bfcc      	ite	gt
 8003d0c:	461f      	movgt	r7, r3
 8003d0e:	2701      	movle	r7, #1
 8003d10:	9b03      	ldr	r3, [sp, #12]
 8003d12:	441f      	add	r7, r3
 8003d14:	4651      	mov	r1, sl
 8003d16:	2201      	movs	r2, #1
 8003d18:	4628      	mov	r0, r5
 8003d1a:	f000 fb3b 	bl	8004394 <__lshift>
 8003d1e:	4621      	mov	r1, r4
 8003d20:	4682      	mov	sl, r0
 8003d22:	f000 fba3 	bl	800446c <__mcmp>
 8003d26:	2800      	cmp	r0, #0
 8003d28:	dc97      	bgt.n	8003c5a <_dtoa_r+0xaa2>
 8003d2a:	d102      	bne.n	8003d32 <_dtoa_r+0xb7a>
 8003d2c:	f019 0f01 	tst.w	r9, #1
 8003d30:	d193      	bne.n	8003c5a <_dtoa_r+0xaa2>
 8003d32:	463b      	mov	r3, r7
 8003d34:	461f      	mov	r7, r3
 8003d36:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003d3a:	2a30      	cmp	r2, #48	; 0x30
 8003d3c:	d0fa      	beq.n	8003d34 <_dtoa_r+0xb7c>
 8003d3e:	e6e1      	b.n	8003b04 <_dtoa_r+0x94c>
 8003d40:	9a03      	ldr	r2, [sp, #12]
 8003d42:	429a      	cmp	r2, r3
 8003d44:	d18a      	bne.n	8003c5c <_dtoa_r+0xaa4>
 8003d46:	2331      	movs	r3, #49	; 0x31
 8003d48:	f10b 0b01 	add.w	fp, fp, #1
 8003d4c:	e797      	b.n	8003c7e <_dtoa_r+0xac6>
 8003d4e:	4b0a      	ldr	r3, [pc, #40]	; (8003d78 <_dtoa_r+0xbc0>)
 8003d50:	f7ff ba9f 	b.w	8003292 <_dtoa_r+0xda>
 8003d54:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	f47f aa77 	bne.w	800324a <_dtoa_r+0x92>
 8003d5c:	4b07      	ldr	r3, [pc, #28]	; (8003d7c <_dtoa_r+0xbc4>)
 8003d5e:	f7ff ba98 	b.w	8003292 <_dtoa_r+0xda>
 8003d62:	9b06      	ldr	r3, [sp, #24]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	dcb6      	bgt.n	8003cd6 <_dtoa_r+0xb1e>
 8003d68:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003d6a:	2b02      	cmp	r3, #2
 8003d6c:	f73f aeb5 	bgt.w	8003ada <_dtoa_r+0x922>
 8003d70:	e7b1      	b.n	8003cd6 <_dtoa_r+0xb1e>
 8003d72:	bf00      	nop
 8003d74:	08004efa 	.word	0x08004efa
 8003d78:	08004e5a 	.word	0x08004e5a
 8003d7c:	08004e7e 	.word	0x08004e7e

08003d80 <_free_r>:
 8003d80:	b538      	push	{r3, r4, r5, lr}
 8003d82:	4605      	mov	r5, r0
 8003d84:	2900      	cmp	r1, #0
 8003d86:	d040      	beq.n	8003e0a <_free_r+0x8a>
 8003d88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d8c:	1f0c      	subs	r4, r1, #4
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	bfb8      	it	lt
 8003d92:	18e4      	addlt	r4, r4, r3
 8003d94:	f000 f8e4 	bl	8003f60 <__malloc_lock>
 8003d98:	4a1c      	ldr	r2, [pc, #112]	; (8003e0c <_free_r+0x8c>)
 8003d9a:	6813      	ldr	r3, [r2, #0]
 8003d9c:	b933      	cbnz	r3, 8003dac <_free_r+0x2c>
 8003d9e:	6063      	str	r3, [r4, #4]
 8003da0:	6014      	str	r4, [r2, #0]
 8003da2:	4628      	mov	r0, r5
 8003da4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003da8:	f000 b8e0 	b.w	8003f6c <__malloc_unlock>
 8003dac:	42a3      	cmp	r3, r4
 8003dae:	d908      	bls.n	8003dc2 <_free_r+0x42>
 8003db0:	6820      	ldr	r0, [r4, #0]
 8003db2:	1821      	adds	r1, r4, r0
 8003db4:	428b      	cmp	r3, r1
 8003db6:	bf01      	itttt	eq
 8003db8:	6819      	ldreq	r1, [r3, #0]
 8003dba:	685b      	ldreq	r3, [r3, #4]
 8003dbc:	1809      	addeq	r1, r1, r0
 8003dbe:	6021      	streq	r1, [r4, #0]
 8003dc0:	e7ed      	b.n	8003d9e <_free_r+0x1e>
 8003dc2:	461a      	mov	r2, r3
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	b10b      	cbz	r3, 8003dcc <_free_r+0x4c>
 8003dc8:	42a3      	cmp	r3, r4
 8003dca:	d9fa      	bls.n	8003dc2 <_free_r+0x42>
 8003dcc:	6811      	ldr	r1, [r2, #0]
 8003dce:	1850      	adds	r0, r2, r1
 8003dd0:	42a0      	cmp	r0, r4
 8003dd2:	d10b      	bne.n	8003dec <_free_r+0x6c>
 8003dd4:	6820      	ldr	r0, [r4, #0]
 8003dd6:	4401      	add	r1, r0
 8003dd8:	1850      	adds	r0, r2, r1
 8003dda:	4283      	cmp	r3, r0
 8003ddc:	6011      	str	r1, [r2, #0]
 8003dde:	d1e0      	bne.n	8003da2 <_free_r+0x22>
 8003de0:	6818      	ldr	r0, [r3, #0]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	4408      	add	r0, r1
 8003de6:	6010      	str	r0, [r2, #0]
 8003de8:	6053      	str	r3, [r2, #4]
 8003dea:	e7da      	b.n	8003da2 <_free_r+0x22>
 8003dec:	d902      	bls.n	8003df4 <_free_r+0x74>
 8003dee:	230c      	movs	r3, #12
 8003df0:	602b      	str	r3, [r5, #0]
 8003df2:	e7d6      	b.n	8003da2 <_free_r+0x22>
 8003df4:	6820      	ldr	r0, [r4, #0]
 8003df6:	1821      	adds	r1, r4, r0
 8003df8:	428b      	cmp	r3, r1
 8003dfa:	bf01      	itttt	eq
 8003dfc:	6819      	ldreq	r1, [r3, #0]
 8003dfe:	685b      	ldreq	r3, [r3, #4]
 8003e00:	1809      	addeq	r1, r1, r0
 8003e02:	6021      	streq	r1, [r4, #0]
 8003e04:	6063      	str	r3, [r4, #4]
 8003e06:	6054      	str	r4, [r2, #4]
 8003e08:	e7cb      	b.n	8003da2 <_free_r+0x22>
 8003e0a:	bd38      	pop	{r3, r4, r5, pc}
 8003e0c:	2000038c 	.word	0x2000038c

08003e10 <malloc>:
 8003e10:	4b02      	ldr	r3, [pc, #8]	; (8003e1c <malloc+0xc>)
 8003e12:	4601      	mov	r1, r0
 8003e14:	6818      	ldr	r0, [r3, #0]
 8003e16:	f000 b823 	b.w	8003e60 <_malloc_r>
 8003e1a:	bf00      	nop
 8003e1c:	20000064 	.word	0x20000064

08003e20 <sbrk_aligned>:
 8003e20:	b570      	push	{r4, r5, r6, lr}
 8003e22:	4e0e      	ldr	r6, [pc, #56]	; (8003e5c <sbrk_aligned+0x3c>)
 8003e24:	460c      	mov	r4, r1
 8003e26:	6831      	ldr	r1, [r6, #0]
 8003e28:	4605      	mov	r5, r0
 8003e2a:	b911      	cbnz	r1, 8003e32 <sbrk_aligned+0x12>
 8003e2c:	f000 fcc6 	bl	80047bc <_sbrk_r>
 8003e30:	6030      	str	r0, [r6, #0]
 8003e32:	4621      	mov	r1, r4
 8003e34:	4628      	mov	r0, r5
 8003e36:	f000 fcc1 	bl	80047bc <_sbrk_r>
 8003e3a:	1c43      	adds	r3, r0, #1
 8003e3c:	d00a      	beq.n	8003e54 <sbrk_aligned+0x34>
 8003e3e:	1cc4      	adds	r4, r0, #3
 8003e40:	f024 0403 	bic.w	r4, r4, #3
 8003e44:	42a0      	cmp	r0, r4
 8003e46:	d007      	beq.n	8003e58 <sbrk_aligned+0x38>
 8003e48:	1a21      	subs	r1, r4, r0
 8003e4a:	4628      	mov	r0, r5
 8003e4c:	f000 fcb6 	bl	80047bc <_sbrk_r>
 8003e50:	3001      	adds	r0, #1
 8003e52:	d101      	bne.n	8003e58 <sbrk_aligned+0x38>
 8003e54:	f04f 34ff 	mov.w	r4, #4294967295
 8003e58:	4620      	mov	r0, r4
 8003e5a:	bd70      	pop	{r4, r5, r6, pc}
 8003e5c:	20000390 	.word	0x20000390

08003e60 <_malloc_r>:
 8003e60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e64:	1ccd      	adds	r5, r1, #3
 8003e66:	f025 0503 	bic.w	r5, r5, #3
 8003e6a:	3508      	adds	r5, #8
 8003e6c:	2d0c      	cmp	r5, #12
 8003e6e:	bf38      	it	cc
 8003e70:	250c      	movcc	r5, #12
 8003e72:	2d00      	cmp	r5, #0
 8003e74:	4607      	mov	r7, r0
 8003e76:	db01      	blt.n	8003e7c <_malloc_r+0x1c>
 8003e78:	42a9      	cmp	r1, r5
 8003e7a:	d905      	bls.n	8003e88 <_malloc_r+0x28>
 8003e7c:	230c      	movs	r3, #12
 8003e7e:	2600      	movs	r6, #0
 8003e80:	603b      	str	r3, [r7, #0]
 8003e82:	4630      	mov	r0, r6
 8003e84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003e88:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003f5c <_malloc_r+0xfc>
 8003e8c:	f000 f868 	bl	8003f60 <__malloc_lock>
 8003e90:	f8d8 3000 	ldr.w	r3, [r8]
 8003e94:	461c      	mov	r4, r3
 8003e96:	bb5c      	cbnz	r4, 8003ef0 <_malloc_r+0x90>
 8003e98:	4629      	mov	r1, r5
 8003e9a:	4638      	mov	r0, r7
 8003e9c:	f7ff ffc0 	bl	8003e20 <sbrk_aligned>
 8003ea0:	1c43      	adds	r3, r0, #1
 8003ea2:	4604      	mov	r4, r0
 8003ea4:	d155      	bne.n	8003f52 <_malloc_r+0xf2>
 8003ea6:	f8d8 4000 	ldr.w	r4, [r8]
 8003eaa:	4626      	mov	r6, r4
 8003eac:	2e00      	cmp	r6, #0
 8003eae:	d145      	bne.n	8003f3c <_malloc_r+0xdc>
 8003eb0:	2c00      	cmp	r4, #0
 8003eb2:	d048      	beq.n	8003f46 <_malloc_r+0xe6>
 8003eb4:	6823      	ldr	r3, [r4, #0]
 8003eb6:	4631      	mov	r1, r6
 8003eb8:	4638      	mov	r0, r7
 8003eba:	eb04 0903 	add.w	r9, r4, r3
 8003ebe:	f000 fc7d 	bl	80047bc <_sbrk_r>
 8003ec2:	4581      	cmp	r9, r0
 8003ec4:	d13f      	bne.n	8003f46 <_malloc_r+0xe6>
 8003ec6:	6821      	ldr	r1, [r4, #0]
 8003ec8:	4638      	mov	r0, r7
 8003eca:	1a6d      	subs	r5, r5, r1
 8003ecc:	4629      	mov	r1, r5
 8003ece:	f7ff ffa7 	bl	8003e20 <sbrk_aligned>
 8003ed2:	3001      	adds	r0, #1
 8003ed4:	d037      	beq.n	8003f46 <_malloc_r+0xe6>
 8003ed6:	6823      	ldr	r3, [r4, #0]
 8003ed8:	442b      	add	r3, r5
 8003eda:	6023      	str	r3, [r4, #0]
 8003edc:	f8d8 3000 	ldr.w	r3, [r8]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d038      	beq.n	8003f56 <_malloc_r+0xf6>
 8003ee4:	685a      	ldr	r2, [r3, #4]
 8003ee6:	42a2      	cmp	r2, r4
 8003ee8:	d12b      	bne.n	8003f42 <_malloc_r+0xe2>
 8003eea:	2200      	movs	r2, #0
 8003eec:	605a      	str	r2, [r3, #4]
 8003eee:	e00f      	b.n	8003f10 <_malloc_r+0xb0>
 8003ef0:	6822      	ldr	r2, [r4, #0]
 8003ef2:	1b52      	subs	r2, r2, r5
 8003ef4:	d41f      	bmi.n	8003f36 <_malloc_r+0xd6>
 8003ef6:	2a0b      	cmp	r2, #11
 8003ef8:	d917      	bls.n	8003f2a <_malloc_r+0xca>
 8003efa:	1961      	adds	r1, r4, r5
 8003efc:	42a3      	cmp	r3, r4
 8003efe:	6025      	str	r5, [r4, #0]
 8003f00:	bf18      	it	ne
 8003f02:	6059      	strne	r1, [r3, #4]
 8003f04:	6863      	ldr	r3, [r4, #4]
 8003f06:	bf08      	it	eq
 8003f08:	f8c8 1000 	streq.w	r1, [r8]
 8003f0c:	5162      	str	r2, [r4, r5]
 8003f0e:	604b      	str	r3, [r1, #4]
 8003f10:	4638      	mov	r0, r7
 8003f12:	f104 060b 	add.w	r6, r4, #11
 8003f16:	f000 f829 	bl	8003f6c <__malloc_unlock>
 8003f1a:	f026 0607 	bic.w	r6, r6, #7
 8003f1e:	1d23      	adds	r3, r4, #4
 8003f20:	1af2      	subs	r2, r6, r3
 8003f22:	d0ae      	beq.n	8003e82 <_malloc_r+0x22>
 8003f24:	1b9b      	subs	r3, r3, r6
 8003f26:	50a3      	str	r3, [r4, r2]
 8003f28:	e7ab      	b.n	8003e82 <_malloc_r+0x22>
 8003f2a:	42a3      	cmp	r3, r4
 8003f2c:	6862      	ldr	r2, [r4, #4]
 8003f2e:	d1dd      	bne.n	8003eec <_malloc_r+0x8c>
 8003f30:	f8c8 2000 	str.w	r2, [r8]
 8003f34:	e7ec      	b.n	8003f10 <_malloc_r+0xb0>
 8003f36:	4623      	mov	r3, r4
 8003f38:	6864      	ldr	r4, [r4, #4]
 8003f3a:	e7ac      	b.n	8003e96 <_malloc_r+0x36>
 8003f3c:	4634      	mov	r4, r6
 8003f3e:	6876      	ldr	r6, [r6, #4]
 8003f40:	e7b4      	b.n	8003eac <_malloc_r+0x4c>
 8003f42:	4613      	mov	r3, r2
 8003f44:	e7cc      	b.n	8003ee0 <_malloc_r+0x80>
 8003f46:	230c      	movs	r3, #12
 8003f48:	4638      	mov	r0, r7
 8003f4a:	603b      	str	r3, [r7, #0]
 8003f4c:	f000 f80e 	bl	8003f6c <__malloc_unlock>
 8003f50:	e797      	b.n	8003e82 <_malloc_r+0x22>
 8003f52:	6025      	str	r5, [r4, #0]
 8003f54:	e7dc      	b.n	8003f10 <_malloc_r+0xb0>
 8003f56:	605b      	str	r3, [r3, #4]
 8003f58:	deff      	udf	#255	; 0xff
 8003f5a:	bf00      	nop
 8003f5c:	2000038c 	.word	0x2000038c

08003f60 <__malloc_lock>:
 8003f60:	4801      	ldr	r0, [pc, #4]	; (8003f68 <__malloc_lock+0x8>)
 8003f62:	f7ff b88e 	b.w	8003082 <__retarget_lock_acquire_recursive>
 8003f66:	bf00      	nop
 8003f68:	20000388 	.word	0x20000388

08003f6c <__malloc_unlock>:
 8003f6c:	4801      	ldr	r0, [pc, #4]	; (8003f74 <__malloc_unlock+0x8>)
 8003f6e:	f7ff b889 	b.w	8003084 <__retarget_lock_release_recursive>
 8003f72:	bf00      	nop
 8003f74:	20000388 	.word	0x20000388

08003f78 <_Balloc>:
 8003f78:	b570      	push	{r4, r5, r6, lr}
 8003f7a:	69c6      	ldr	r6, [r0, #28]
 8003f7c:	4604      	mov	r4, r0
 8003f7e:	460d      	mov	r5, r1
 8003f80:	b976      	cbnz	r6, 8003fa0 <_Balloc+0x28>
 8003f82:	2010      	movs	r0, #16
 8003f84:	f7ff ff44 	bl	8003e10 <malloc>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	61e0      	str	r0, [r4, #28]
 8003f8c:	b920      	cbnz	r0, 8003f98 <_Balloc+0x20>
 8003f8e:	216b      	movs	r1, #107	; 0x6b
 8003f90:	4b17      	ldr	r3, [pc, #92]	; (8003ff0 <_Balloc+0x78>)
 8003f92:	4818      	ldr	r0, [pc, #96]	; (8003ff4 <_Balloc+0x7c>)
 8003f94:	f000 fc30 	bl	80047f8 <__assert_func>
 8003f98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003f9c:	6006      	str	r6, [r0, #0]
 8003f9e:	60c6      	str	r6, [r0, #12]
 8003fa0:	69e6      	ldr	r6, [r4, #28]
 8003fa2:	68f3      	ldr	r3, [r6, #12]
 8003fa4:	b183      	cbz	r3, 8003fc8 <_Balloc+0x50>
 8003fa6:	69e3      	ldr	r3, [r4, #28]
 8003fa8:	68db      	ldr	r3, [r3, #12]
 8003faa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8003fae:	b9b8      	cbnz	r0, 8003fe0 <_Balloc+0x68>
 8003fb0:	2101      	movs	r1, #1
 8003fb2:	fa01 f605 	lsl.w	r6, r1, r5
 8003fb6:	1d72      	adds	r2, r6, #5
 8003fb8:	4620      	mov	r0, r4
 8003fba:	0092      	lsls	r2, r2, #2
 8003fbc:	f000 fc3a 	bl	8004834 <_calloc_r>
 8003fc0:	b160      	cbz	r0, 8003fdc <_Balloc+0x64>
 8003fc2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8003fc6:	e00e      	b.n	8003fe6 <_Balloc+0x6e>
 8003fc8:	2221      	movs	r2, #33	; 0x21
 8003fca:	2104      	movs	r1, #4
 8003fcc:	4620      	mov	r0, r4
 8003fce:	f000 fc31 	bl	8004834 <_calloc_r>
 8003fd2:	69e3      	ldr	r3, [r4, #28]
 8003fd4:	60f0      	str	r0, [r6, #12]
 8003fd6:	68db      	ldr	r3, [r3, #12]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d1e4      	bne.n	8003fa6 <_Balloc+0x2e>
 8003fdc:	2000      	movs	r0, #0
 8003fde:	bd70      	pop	{r4, r5, r6, pc}
 8003fe0:	6802      	ldr	r2, [r0, #0]
 8003fe2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8003fec:	e7f7      	b.n	8003fde <_Balloc+0x66>
 8003fee:	bf00      	nop
 8003ff0:	08004e8b 	.word	0x08004e8b
 8003ff4:	08004f0b 	.word	0x08004f0b

08003ff8 <_Bfree>:
 8003ff8:	b570      	push	{r4, r5, r6, lr}
 8003ffa:	69c6      	ldr	r6, [r0, #28]
 8003ffc:	4605      	mov	r5, r0
 8003ffe:	460c      	mov	r4, r1
 8004000:	b976      	cbnz	r6, 8004020 <_Bfree+0x28>
 8004002:	2010      	movs	r0, #16
 8004004:	f7ff ff04 	bl	8003e10 <malloc>
 8004008:	4602      	mov	r2, r0
 800400a:	61e8      	str	r0, [r5, #28]
 800400c:	b920      	cbnz	r0, 8004018 <_Bfree+0x20>
 800400e:	218f      	movs	r1, #143	; 0x8f
 8004010:	4b08      	ldr	r3, [pc, #32]	; (8004034 <_Bfree+0x3c>)
 8004012:	4809      	ldr	r0, [pc, #36]	; (8004038 <_Bfree+0x40>)
 8004014:	f000 fbf0 	bl	80047f8 <__assert_func>
 8004018:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800401c:	6006      	str	r6, [r0, #0]
 800401e:	60c6      	str	r6, [r0, #12]
 8004020:	b13c      	cbz	r4, 8004032 <_Bfree+0x3a>
 8004022:	69eb      	ldr	r3, [r5, #28]
 8004024:	6862      	ldr	r2, [r4, #4]
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800402c:	6021      	str	r1, [r4, #0]
 800402e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004032:	bd70      	pop	{r4, r5, r6, pc}
 8004034:	08004e8b 	.word	0x08004e8b
 8004038:	08004f0b 	.word	0x08004f0b

0800403c <__multadd>:
 800403c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004040:	4607      	mov	r7, r0
 8004042:	460c      	mov	r4, r1
 8004044:	461e      	mov	r6, r3
 8004046:	2000      	movs	r0, #0
 8004048:	690d      	ldr	r5, [r1, #16]
 800404a:	f101 0c14 	add.w	ip, r1, #20
 800404e:	f8dc 3000 	ldr.w	r3, [ip]
 8004052:	3001      	adds	r0, #1
 8004054:	b299      	uxth	r1, r3
 8004056:	fb02 6101 	mla	r1, r2, r1, r6
 800405a:	0c1e      	lsrs	r6, r3, #16
 800405c:	0c0b      	lsrs	r3, r1, #16
 800405e:	fb02 3306 	mla	r3, r2, r6, r3
 8004062:	b289      	uxth	r1, r1
 8004064:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004068:	4285      	cmp	r5, r0
 800406a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800406e:	f84c 1b04 	str.w	r1, [ip], #4
 8004072:	dcec      	bgt.n	800404e <__multadd+0x12>
 8004074:	b30e      	cbz	r6, 80040ba <__multadd+0x7e>
 8004076:	68a3      	ldr	r3, [r4, #8]
 8004078:	42ab      	cmp	r3, r5
 800407a:	dc19      	bgt.n	80040b0 <__multadd+0x74>
 800407c:	6861      	ldr	r1, [r4, #4]
 800407e:	4638      	mov	r0, r7
 8004080:	3101      	adds	r1, #1
 8004082:	f7ff ff79 	bl	8003f78 <_Balloc>
 8004086:	4680      	mov	r8, r0
 8004088:	b928      	cbnz	r0, 8004096 <__multadd+0x5a>
 800408a:	4602      	mov	r2, r0
 800408c:	21ba      	movs	r1, #186	; 0xba
 800408e:	4b0c      	ldr	r3, [pc, #48]	; (80040c0 <__multadd+0x84>)
 8004090:	480c      	ldr	r0, [pc, #48]	; (80040c4 <__multadd+0x88>)
 8004092:	f000 fbb1 	bl	80047f8 <__assert_func>
 8004096:	6922      	ldr	r2, [r4, #16]
 8004098:	f104 010c 	add.w	r1, r4, #12
 800409c:	3202      	adds	r2, #2
 800409e:	0092      	lsls	r2, r2, #2
 80040a0:	300c      	adds	r0, #12
 80040a2:	f000 fb9b 	bl	80047dc <memcpy>
 80040a6:	4621      	mov	r1, r4
 80040a8:	4638      	mov	r0, r7
 80040aa:	f7ff ffa5 	bl	8003ff8 <_Bfree>
 80040ae:	4644      	mov	r4, r8
 80040b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80040b4:	3501      	adds	r5, #1
 80040b6:	615e      	str	r6, [r3, #20]
 80040b8:	6125      	str	r5, [r4, #16]
 80040ba:	4620      	mov	r0, r4
 80040bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80040c0:	08004efa 	.word	0x08004efa
 80040c4:	08004f0b 	.word	0x08004f0b

080040c8 <__hi0bits>:
 80040c8:	0c02      	lsrs	r2, r0, #16
 80040ca:	0412      	lsls	r2, r2, #16
 80040cc:	4603      	mov	r3, r0
 80040ce:	b9ca      	cbnz	r2, 8004104 <__hi0bits+0x3c>
 80040d0:	0403      	lsls	r3, r0, #16
 80040d2:	2010      	movs	r0, #16
 80040d4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80040d8:	bf04      	itt	eq
 80040da:	021b      	lsleq	r3, r3, #8
 80040dc:	3008      	addeq	r0, #8
 80040de:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80040e2:	bf04      	itt	eq
 80040e4:	011b      	lsleq	r3, r3, #4
 80040e6:	3004      	addeq	r0, #4
 80040e8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80040ec:	bf04      	itt	eq
 80040ee:	009b      	lsleq	r3, r3, #2
 80040f0:	3002      	addeq	r0, #2
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	db05      	blt.n	8004102 <__hi0bits+0x3a>
 80040f6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80040fa:	f100 0001 	add.w	r0, r0, #1
 80040fe:	bf08      	it	eq
 8004100:	2020      	moveq	r0, #32
 8004102:	4770      	bx	lr
 8004104:	2000      	movs	r0, #0
 8004106:	e7e5      	b.n	80040d4 <__hi0bits+0xc>

08004108 <__lo0bits>:
 8004108:	6803      	ldr	r3, [r0, #0]
 800410a:	4602      	mov	r2, r0
 800410c:	f013 0007 	ands.w	r0, r3, #7
 8004110:	d00b      	beq.n	800412a <__lo0bits+0x22>
 8004112:	07d9      	lsls	r1, r3, #31
 8004114:	d421      	bmi.n	800415a <__lo0bits+0x52>
 8004116:	0798      	lsls	r0, r3, #30
 8004118:	bf49      	itett	mi
 800411a:	085b      	lsrmi	r3, r3, #1
 800411c:	089b      	lsrpl	r3, r3, #2
 800411e:	2001      	movmi	r0, #1
 8004120:	6013      	strmi	r3, [r2, #0]
 8004122:	bf5c      	itt	pl
 8004124:	2002      	movpl	r0, #2
 8004126:	6013      	strpl	r3, [r2, #0]
 8004128:	4770      	bx	lr
 800412a:	b299      	uxth	r1, r3
 800412c:	b909      	cbnz	r1, 8004132 <__lo0bits+0x2a>
 800412e:	2010      	movs	r0, #16
 8004130:	0c1b      	lsrs	r3, r3, #16
 8004132:	b2d9      	uxtb	r1, r3
 8004134:	b909      	cbnz	r1, 800413a <__lo0bits+0x32>
 8004136:	3008      	adds	r0, #8
 8004138:	0a1b      	lsrs	r3, r3, #8
 800413a:	0719      	lsls	r1, r3, #28
 800413c:	bf04      	itt	eq
 800413e:	091b      	lsreq	r3, r3, #4
 8004140:	3004      	addeq	r0, #4
 8004142:	0799      	lsls	r1, r3, #30
 8004144:	bf04      	itt	eq
 8004146:	089b      	lsreq	r3, r3, #2
 8004148:	3002      	addeq	r0, #2
 800414a:	07d9      	lsls	r1, r3, #31
 800414c:	d403      	bmi.n	8004156 <__lo0bits+0x4e>
 800414e:	085b      	lsrs	r3, r3, #1
 8004150:	f100 0001 	add.w	r0, r0, #1
 8004154:	d003      	beq.n	800415e <__lo0bits+0x56>
 8004156:	6013      	str	r3, [r2, #0]
 8004158:	4770      	bx	lr
 800415a:	2000      	movs	r0, #0
 800415c:	4770      	bx	lr
 800415e:	2020      	movs	r0, #32
 8004160:	4770      	bx	lr
	...

08004164 <__i2b>:
 8004164:	b510      	push	{r4, lr}
 8004166:	460c      	mov	r4, r1
 8004168:	2101      	movs	r1, #1
 800416a:	f7ff ff05 	bl	8003f78 <_Balloc>
 800416e:	4602      	mov	r2, r0
 8004170:	b928      	cbnz	r0, 800417e <__i2b+0x1a>
 8004172:	f240 1145 	movw	r1, #325	; 0x145
 8004176:	4b04      	ldr	r3, [pc, #16]	; (8004188 <__i2b+0x24>)
 8004178:	4804      	ldr	r0, [pc, #16]	; (800418c <__i2b+0x28>)
 800417a:	f000 fb3d 	bl	80047f8 <__assert_func>
 800417e:	2301      	movs	r3, #1
 8004180:	6144      	str	r4, [r0, #20]
 8004182:	6103      	str	r3, [r0, #16]
 8004184:	bd10      	pop	{r4, pc}
 8004186:	bf00      	nop
 8004188:	08004efa 	.word	0x08004efa
 800418c:	08004f0b 	.word	0x08004f0b

08004190 <__multiply>:
 8004190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004194:	4691      	mov	r9, r2
 8004196:	690a      	ldr	r2, [r1, #16]
 8004198:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800419c:	460c      	mov	r4, r1
 800419e:	429a      	cmp	r2, r3
 80041a0:	bfbe      	ittt	lt
 80041a2:	460b      	movlt	r3, r1
 80041a4:	464c      	movlt	r4, r9
 80041a6:	4699      	movlt	r9, r3
 80041a8:	6927      	ldr	r7, [r4, #16]
 80041aa:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80041ae:	68a3      	ldr	r3, [r4, #8]
 80041b0:	6861      	ldr	r1, [r4, #4]
 80041b2:	eb07 060a 	add.w	r6, r7, sl
 80041b6:	42b3      	cmp	r3, r6
 80041b8:	b085      	sub	sp, #20
 80041ba:	bfb8      	it	lt
 80041bc:	3101      	addlt	r1, #1
 80041be:	f7ff fedb 	bl	8003f78 <_Balloc>
 80041c2:	b930      	cbnz	r0, 80041d2 <__multiply+0x42>
 80041c4:	4602      	mov	r2, r0
 80041c6:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80041ca:	4b43      	ldr	r3, [pc, #268]	; (80042d8 <__multiply+0x148>)
 80041cc:	4843      	ldr	r0, [pc, #268]	; (80042dc <__multiply+0x14c>)
 80041ce:	f000 fb13 	bl	80047f8 <__assert_func>
 80041d2:	f100 0514 	add.w	r5, r0, #20
 80041d6:	462b      	mov	r3, r5
 80041d8:	2200      	movs	r2, #0
 80041da:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80041de:	4543      	cmp	r3, r8
 80041e0:	d321      	bcc.n	8004226 <__multiply+0x96>
 80041e2:	f104 0314 	add.w	r3, r4, #20
 80041e6:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80041ea:	f109 0314 	add.w	r3, r9, #20
 80041ee:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80041f2:	9202      	str	r2, [sp, #8]
 80041f4:	1b3a      	subs	r2, r7, r4
 80041f6:	3a15      	subs	r2, #21
 80041f8:	f022 0203 	bic.w	r2, r2, #3
 80041fc:	3204      	adds	r2, #4
 80041fe:	f104 0115 	add.w	r1, r4, #21
 8004202:	428f      	cmp	r7, r1
 8004204:	bf38      	it	cc
 8004206:	2204      	movcc	r2, #4
 8004208:	9201      	str	r2, [sp, #4]
 800420a:	9a02      	ldr	r2, [sp, #8]
 800420c:	9303      	str	r3, [sp, #12]
 800420e:	429a      	cmp	r2, r3
 8004210:	d80c      	bhi.n	800422c <__multiply+0x9c>
 8004212:	2e00      	cmp	r6, #0
 8004214:	dd03      	ble.n	800421e <__multiply+0x8e>
 8004216:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800421a:	2b00      	cmp	r3, #0
 800421c:	d05a      	beq.n	80042d4 <__multiply+0x144>
 800421e:	6106      	str	r6, [r0, #16]
 8004220:	b005      	add	sp, #20
 8004222:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004226:	f843 2b04 	str.w	r2, [r3], #4
 800422a:	e7d8      	b.n	80041de <__multiply+0x4e>
 800422c:	f8b3 a000 	ldrh.w	sl, [r3]
 8004230:	f1ba 0f00 	cmp.w	sl, #0
 8004234:	d023      	beq.n	800427e <__multiply+0xee>
 8004236:	46a9      	mov	r9, r5
 8004238:	f04f 0c00 	mov.w	ip, #0
 800423c:	f104 0e14 	add.w	lr, r4, #20
 8004240:	f85e 2b04 	ldr.w	r2, [lr], #4
 8004244:	f8d9 1000 	ldr.w	r1, [r9]
 8004248:	fa1f fb82 	uxth.w	fp, r2
 800424c:	b289      	uxth	r1, r1
 800424e:	fb0a 110b 	mla	r1, sl, fp, r1
 8004252:	4461      	add	r1, ip
 8004254:	f8d9 c000 	ldr.w	ip, [r9]
 8004258:	0c12      	lsrs	r2, r2, #16
 800425a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800425e:	fb0a c202 	mla	r2, sl, r2, ip
 8004262:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8004266:	b289      	uxth	r1, r1
 8004268:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800426c:	4577      	cmp	r7, lr
 800426e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8004272:	f849 1b04 	str.w	r1, [r9], #4
 8004276:	d8e3      	bhi.n	8004240 <__multiply+0xb0>
 8004278:	9a01      	ldr	r2, [sp, #4]
 800427a:	f845 c002 	str.w	ip, [r5, r2]
 800427e:	9a03      	ldr	r2, [sp, #12]
 8004280:	3304      	adds	r3, #4
 8004282:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8004286:	f1b9 0f00 	cmp.w	r9, #0
 800428a:	d021      	beq.n	80042d0 <__multiply+0x140>
 800428c:	46ae      	mov	lr, r5
 800428e:	f04f 0a00 	mov.w	sl, #0
 8004292:	6829      	ldr	r1, [r5, #0]
 8004294:	f104 0c14 	add.w	ip, r4, #20
 8004298:	f8bc b000 	ldrh.w	fp, [ip]
 800429c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80042a0:	b289      	uxth	r1, r1
 80042a2:	fb09 220b 	mla	r2, r9, fp, r2
 80042a6:	4452      	add	r2, sl
 80042a8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80042ac:	f84e 1b04 	str.w	r1, [lr], #4
 80042b0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80042b4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80042b8:	f8be 1000 	ldrh.w	r1, [lr]
 80042bc:	4567      	cmp	r7, ip
 80042be:	fb09 110a 	mla	r1, r9, sl, r1
 80042c2:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80042c6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80042ca:	d8e5      	bhi.n	8004298 <__multiply+0x108>
 80042cc:	9a01      	ldr	r2, [sp, #4]
 80042ce:	50a9      	str	r1, [r5, r2]
 80042d0:	3504      	adds	r5, #4
 80042d2:	e79a      	b.n	800420a <__multiply+0x7a>
 80042d4:	3e01      	subs	r6, #1
 80042d6:	e79c      	b.n	8004212 <__multiply+0x82>
 80042d8:	08004efa 	.word	0x08004efa
 80042dc:	08004f0b 	.word	0x08004f0b

080042e0 <__pow5mult>:
 80042e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80042e4:	4615      	mov	r5, r2
 80042e6:	f012 0203 	ands.w	r2, r2, #3
 80042ea:	4606      	mov	r6, r0
 80042ec:	460f      	mov	r7, r1
 80042ee:	d007      	beq.n	8004300 <__pow5mult+0x20>
 80042f0:	4c25      	ldr	r4, [pc, #148]	; (8004388 <__pow5mult+0xa8>)
 80042f2:	3a01      	subs	r2, #1
 80042f4:	2300      	movs	r3, #0
 80042f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80042fa:	f7ff fe9f 	bl	800403c <__multadd>
 80042fe:	4607      	mov	r7, r0
 8004300:	10ad      	asrs	r5, r5, #2
 8004302:	d03d      	beq.n	8004380 <__pow5mult+0xa0>
 8004304:	69f4      	ldr	r4, [r6, #28]
 8004306:	b97c      	cbnz	r4, 8004328 <__pow5mult+0x48>
 8004308:	2010      	movs	r0, #16
 800430a:	f7ff fd81 	bl	8003e10 <malloc>
 800430e:	4602      	mov	r2, r0
 8004310:	61f0      	str	r0, [r6, #28]
 8004312:	b928      	cbnz	r0, 8004320 <__pow5mult+0x40>
 8004314:	f240 11b3 	movw	r1, #435	; 0x1b3
 8004318:	4b1c      	ldr	r3, [pc, #112]	; (800438c <__pow5mult+0xac>)
 800431a:	481d      	ldr	r0, [pc, #116]	; (8004390 <__pow5mult+0xb0>)
 800431c:	f000 fa6c 	bl	80047f8 <__assert_func>
 8004320:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004324:	6004      	str	r4, [r0, #0]
 8004326:	60c4      	str	r4, [r0, #12]
 8004328:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800432c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004330:	b94c      	cbnz	r4, 8004346 <__pow5mult+0x66>
 8004332:	f240 2171 	movw	r1, #625	; 0x271
 8004336:	4630      	mov	r0, r6
 8004338:	f7ff ff14 	bl	8004164 <__i2b>
 800433c:	2300      	movs	r3, #0
 800433e:	4604      	mov	r4, r0
 8004340:	f8c8 0008 	str.w	r0, [r8, #8]
 8004344:	6003      	str	r3, [r0, #0]
 8004346:	f04f 0900 	mov.w	r9, #0
 800434a:	07eb      	lsls	r3, r5, #31
 800434c:	d50a      	bpl.n	8004364 <__pow5mult+0x84>
 800434e:	4639      	mov	r1, r7
 8004350:	4622      	mov	r2, r4
 8004352:	4630      	mov	r0, r6
 8004354:	f7ff ff1c 	bl	8004190 <__multiply>
 8004358:	4680      	mov	r8, r0
 800435a:	4639      	mov	r1, r7
 800435c:	4630      	mov	r0, r6
 800435e:	f7ff fe4b 	bl	8003ff8 <_Bfree>
 8004362:	4647      	mov	r7, r8
 8004364:	106d      	asrs	r5, r5, #1
 8004366:	d00b      	beq.n	8004380 <__pow5mult+0xa0>
 8004368:	6820      	ldr	r0, [r4, #0]
 800436a:	b938      	cbnz	r0, 800437c <__pow5mult+0x9c>
 800436c:	4622      	mov	r2, r4
 800436e:	4621      	mov	r1, r4
 8004370:	4630      	mov	r0, r6
 8004372:	f7ff ff0d 	bl	8004190 <__multiply>
 8004376:	6020      	str	r0, [r4, #0]
 8004378:	f8c0 9000 	str.w	r9, [r0]
 800437c:	4604      	mov	r4, r0
 800437e:	e7e4      	b.n	800434a <__pow5mult+0x6a>
 8004380:	4638      	mov	r0, r7
 8004382:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004386:	bf00      	nop
 8004388:	08005058 	.word	0x08005058
 800438c:	08004e8b 	.word	0x08004e8b
 8004390:	08004f0b 	.word	0x08004f0b

08004394 <__lshift>:
 8004394:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004398:	460c      	mov	r4, r1
 800439a:	4607      	mov	r7, r0
 800439c:	4691      	mov	r9, r2
 800439e:	6923      	ldr	r3, [r4, #16]
 80043a0:	6849      	ldr	r1, [r1, #4]
 80043a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80043a6:	68a3      	ldr	r3, [r4, #8]
 80043a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80043ac:	f108 0601 	add.w	r6, r8, #1
 80043b0:	42b3      	cmp	r3, r6
 80043b2:	db0b      	blt.n	80043cc <__lshift+0x38>
 80043b4:	4638      	mov	r0, r7
 80043b6:	f7ff fddf 	bl	8003f78 <_Balloc>
 80043ba:	4605      	mov	r5, r0
 80043bc:	b948      	cbnz	r0, 80043d2 <__lshift+0x3e>
 80043be:	4602      	mov	r2, r0
 80043c0:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80043c4:	4b27      	ldr	r3, [pc, #156]	; (8004464 <__lshift+0xd0>)
 80043c6:	4828      	ldr	r0, [pc, #160]	; (8004468 <__lshift+0xd4>)
 80043c8:	f000 fa16 	bl	80047f8 <__assert_func>
 80043cc:	3101      	adds	r1, #1
 80043ce:	005b      	lsls	r3, r3, #1
 80043d0:	e7ee      	b.n	80043b0 <__lshift+0x1c>
 80043d2:	2300      	movs	r3, #0
 80043d4:	f100 0114 	add.w	r1, r0, #20
 80043d8:	f100 0210 	add.w	r2, r0, #16
 80043dc:	4618      	mov	r0, r3
 80043de:	4553      	cmp	r3, sl
 80043e0:	db33      	blt.n	800444a <__lshift+0xb6>
 80043e2:	6920      	ldr	r0, [r4, #16]
 80043e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80043e8:	f104 0314 	add.w	r3, r4, #20
 80043ec:	f019 091f 	ands.w	r9, r9, #31
 80043f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80043f4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80043f8:	d02b      	beq.n	8004452 <__lshift+0xbe>
 80043fa:	468a      	mov	sl, r1
 80043fc:	2200      	movs	r2, #0
 80043fe:	f1c9 0e20 	rsb	lr, r9, #32
 8004402:	6818      	ldr	r0, [r3, #0]
 8004404:	fa00 f009 	lsl.w	r0, r0, r9
 8004408:	4310      	orrs	r0, r2
 800440a:	f84a 0b04 	str.w	r0, [sl], #4
 800440e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004412:	459c      	cmp	ip, r3
 8004414:	fa22 f20e 	lsr.w	r2, r2, lr
 8004418:	d8f3      	bhi.n	8004402 <__lshift+0x6e>
 800441a:	ebac 0304 	sub.w	r3, ip, r4
 800441e:	3b15      	subs	r3, #21
 8004420:	f023 0303 	bic.w	r3, r3, #3
 8004424:	3304      	adds	r3, #4
 8004426:	f104 0015 	add.w	r0, r4, #21
 800442a:	4584      	cmp	ip, r0
 800442c:	bf38      	it	cc
 800442e:	2304      	movcc	r3, #4
 8004430:	50ca      	str	r2, [r1, r3]
 8004432:	b10a      	cbz	r2, 8004438 <__lshift+0xa4>
 8004434:	f108 0602 	add.w	r6, r8, #2
 8004438:	3e01      	subs	r6, #1
 800443a:	4638      	mov	r0, r7
 800443c:	4621      	mov	r1, r4
 800443e:	612e      	str	r6, [r5, #16]
 8004440:	f7ff fdda 	bl	8003ff8 <_Bfree>
 8004444:	4628      	mov	r0, r5
 8004446:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800444a:	f842 0f04 	str.w	r0, [r2, #4]!
 800444e:	3301      	adds	r3, #1
 8004450:	e7c5      	b.n	80043de <__lshift+0x4a>
 8004452:	3904      	subs	r1, #4
 8004454:	f853 2b04 	ldr.w	r2, [r3], #4
 8004458:	459c      	cmp	ip, r3
 800445a:	f841 2f04 	str.w	r2, [r1, #4]!
 800445e:	d8f9      	bhi.n	8004454 <__lshift+0xc0>
 8004460:	e7ea      	b.n	8004438 <__lshift+0xa4>
 8004462:	bf00      	nop
 8004464:	08004efa 	.word	0x08004efa
 8004468:	08004f0b 	.word	0x08004f0b

0800446c <__mcmp>:
 800446c:	4603      	mov	r3, r0
 800446e:	690a      	ldr	r2, [r1, #16]
 8004470:	6900      	ldr	r0, [r0, #16]
 8004472:	b530      	push	{r4, r5, lr}
 8004474:	1a80      	subs	r0, r0, r2
 8004476:	d10d      	bne.n	8004494 <__mcmp+0x28>
 8004478:	3314      	adds	r3, #20
 800447a:	3114      	adds	r1, #20
 800447c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004480:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8004484:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004488:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800448c:	4295      	cmp	r5, r2
 800448e:	d002      	beq.n	8004496 <__mcmp+0x2a>
 8004490:	d304      	bcc.n	800449c <__mcmp+0x30>
 8004492:	2001      	movs	r0, #1
 8004494:	bd30      	pop	{r4, r5, pc}
 8004496:	42a3      	cmp	r3, r4
 8004498:	d3f4      	bcc.n	8004484 <__mcmp+0x18>
 800449a:	e7fb      	b.n	8004494 <__mcmp+0x28>
 800449c:	f04f 30ff 	mov.w	r0, #4294967295
 80044a0:	e7f8      	b.n	8004494 <__mcmp+0x28>
	...

080044a4 <__mdiff>:
 80044a4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044a8:	460d      	mov	r5, r1
 80044aa:	4607      	mov	r7, r0
 80044ac:	4611      	mov	r1, r2
 80044ae:	4628      	mov	r0, r5
 80044b0:	4614      	mov	r4, r2
 80044b2:	f7ff ffdb 	bl	800446c <__mcmp>
 80044b6:	1e06      	subs	r6, r0, #0
 80044b8:	d111      	bne.n	80044de <__mdiff+0x3a>
 80044ba:	4631      	mov	r1, r6
 80044bc:	4638      	mov	r0, r7
 80044be:	f7ff fd5b 	bl	8003f78 <_Balloc>
 80044c2:	4602      	mov	r2, r0
 80044c4:	b928      	cbnz	r0, 80044d2 <__mdiff+0x2e>
 80044c6:	f240 2137 	movw	r1, #567	; 0x237
 80044ca:	4b3a      	ldr	r3, [pc, #232]	; (80045b4 <__mdiff+0x110>)
 80044cc:	483a      	ldr	r0, [pc, #232]	; (80045b8 <__mdiff+0x114>)
 80044ce:	f000 f993 	bl	80047f8 <__assert_func>
 80044d2:	2301      	movs	r3, #1
 80044d4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80044d8:	4610      	mov	r0, r2
 80044da:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044de:	bfa4      	itt	ge
 80044e0:	4623      	movge	r3, r4
 80044e2:	462c      	movge	r4, r5
 80044e4:	4638      	mov	r0, r7
 80044e6:	6861      	ldr	r1, [r4, #4]
 80044e8:	bfa6      	itte	ge
 80044ea:	461d      	movge	r5, r3
 80044ec:	2600      	movge	r6, #0
 80044ee:	2601      	movlt	r6, #1
 80044f0:	f7ff fd42 	bl	8003f78 <_Balloc>
 80044f4:	4602      	mov	r2, r0
 80044f6:	b918      	cbnz	r0, 8004500 <__mdiff+0x5c>
 80044f8:	f240 2145 	movw	r1, #581	; 0x245
 80044fc:	4b2d      	ldr	r3, [pc, #180]	; (80045b4 <__mdiff+0x110>)
 80044fe:	e7e5      	b.n	80044cc <__mdiff+0x28>
 8004500:	f102 0814 	add.w	r8, r2, #20
 8004504:	46c2      	mov	sl, r8
 8004506:	f04f 0c00 	mov.w	ip, #0
 800450a:	6927      	ldr	r7, [r4, #16]
 800450c:	60c6      	str	r6, [r0, #12]
 800450e:	692e      	ldr	r6, [r5, #16]
 8004510:	f104 0014 	add.w	r0, r4, #20
 8004514:	f105 0914 	add.w	r9, r5, #20
 8004518:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800451c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8004520:	3410      	adds	r4, #16
 8004522:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8004526:	f859 3b04 	ldr.w	r3, [r9], #4
 800452a:	fa1f f18b 	uxth.w	r1, fp
 800452e:	4461      	add	r1, ip
 8004530:	fa1f fc83 	uxth.w	ip, r3
 8004534:	0c1b      	lsrs	r3, r3, #16
 8004536:	eba1 010c 	sub.w	r1, r1, ip
 800453a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800453e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8004542:	b289      	uxth	r1, r1
 8004544:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8004548:	454e      	cmp	r6, r9
 800454a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800454e:	f84a 1b04 	str.w	r1, [sl], #4
 8004552:	d8e6      	bhi.n	8004522 <__mdiff+0x7e>
 8004554:	1b73      	subs	r3, r6, r5
 8004556:	3b15      	subs	r3, #21
 8004558:	f023 0303 	bic.w	r3, r3, #3
 800455c:	3515      	adds	r5, #21
 800455e:	3304      	adds	r3, #4
 8004560:	42ae      	cmp	r6, r5
 8004562:	bf38      	it	cc
 8004564:	2304      	movcc	r3, #4
 8004566:	4418      	add	r0, r3
 8004568:	4443      	add	r3, r8
 800456a:	461e      	mov	r6, r3
 800456c:	4605      	mov	r5, r0
 800456e:	4575      	cmp	r5, lr
 8004570:	d30e      	bcc.n	8004590 <__mdiff+0xec>
 8004572:	f10e 0103 	add.w	r1, lr, #3
 8004576:	1a09      	subs	r1, r1, r0
 8004578:	f021 0103 	bic.w	r1, r1, #3
 800457c:	3803      	subs	r0, #3
 800457e:	4586      	cmp	lr, r0
 8004580:	bf38      	it	cc
 8004582:	2100      	movcc	r1, #0
 8004584:	440b      	add	r3, r1
 8004586:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800458a:	b189      	cbz	r1, 80045b0 <__mdiff+0x10c>
 800458c:	6117      	str	r7, [r2, #16]
 800458e:	e7a3      	b.n	80044d8 <__mdiff+0x34>
 8004590:	f855 8b04 	ldr.w	r8, [r5], #4
 8004594:	fa1f f188 	uxth.w	r1, r8
 8004598:	4461      	add	r1, ip
 800459a:	140c      	asrs	r4, r1, #16
 800459c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80045a0:	b289      	uxth	r1, r1
 80045a2:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80045a6:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80045aa:	f846 1b04 	str.w	r1, [r6], #4
 80045ae:	e7de      	b.n	800456e <__mdiff+0xca>
 80045b0:	3f01      	subs	r7, #1
 80045b2:	e7e8      	b.n	8004586 <__mdiff+0xe2>
 80045b4:	08004efa 	.word	0x08004efa
 80045b8:	08004f0b 	.word	0x08004f0b

080045bc <__d2b>:
 80045bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80045be:	2101      	movs	r1, #1
 80045c0:	4617      	mov	r7, r2
 80045c2:	461c      	mov	r4, r3
 80045c4:	9e08      	ldr	r6, [sp, #32]
 80045c6:	f7ff fcd7 	bl	8003f78 <_Balloc>
 80045ca:	4605      	mov	r5, r0
 80045cc:	b930      	cbnz	r0, 80045dc <__d2b+0x20>
 80045ce:	4602      	mov	r2, r0
 80045d0:	f240 310f 	movw	r1, #783	; 0x30f
 80045d4:	4b22      	ldr	r3, [pc, #136]	; (8004660 <__d2b+0xa4>)
 80045d6:	4823      	ldr	r0, [pc, #140]	; (8004664 <__d2b+0xa8>)
 80045d8:	f000 f90e 	bl	80047f8 <__assert_func>
 80045dc:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80045e0:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80045e4:	bb24      	cbnz	r4, 8004630 <__d2b+0x74>
 80045e6:	2f00      	cmp	r7, #0
 80045e8:	9301      	str	r3, [sp, #4]
 80045ea:	d026      	beq.n	800463a <__d2b+0x7e>
 80045ec:	4668      	mov	r0, sp
 80045ee:	9700      	str	r7, [sp, #0]
 80045f0:	f7ff fd8a 	bl	8004108 <__lo0bits>
 80045f4:	e9dd 1200 	ldrd	r1, r2, [sp]
 80045f8:	b1e8      	cbz	r0, 8004636 <__d2b+0x7a>
 80045fa:	f1c0 0320 	rsb	r3, r0, #32
 80045fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004602:	430b      	orrs	r3, r1
 8004604:	40c2      	lsrs	r2, r0
 8004606:	616b      	str	r3, [r5, #20]
 8004608:	9201      	str	r2, [sp, #4]
 800460a:	9b01      	ldr	r3, [sp, #4]
 800460c:	2b00      	cmp	r3, #0
 800460e:	bf14      	ite	ne
 8004610:	2102      	movne	r1, #2
 8004612:	2101      	moveq	r1, #1
 8004614:	61ab      	str	r3, [r5, #24]
 8004616:	6129      	str	r1, [r5, #16]
 8004618:	b1bc      	cbz	r4, 800464a <__d2b+0x8e>
 800461a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800461e:	4404      	add	r4, r0
 8004620:	6034      	str	r4, [r6, #0]
 8004622:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004626:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004628:	6018      	str	r0, [r3, #0]
 800462a:	4628      	mov	r0, r5
 800462c:	b003      	add	sp, #12
 800462e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004630:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004634:	e7d7      	b.n	80045e6 <__d2b+0x2a>
 8004636:	6169      	str	r1, [r5, #20]
 8004638:	e7e7      	b.n	800460a <__d2b+0x4e>
 800463a:	a801      	add	r0, sp, #4
 800463c:	f7ff fd64 	bl	8004108 <__lo0bits>
 8004640:	9b01      	ldr	r3, [sp, #4]
 8004642:	2101      	movs	r1, #1
 8004644:	616b      	str	r3, [r5, #20]
 8004646:	3020      	adds	r0, #32
 8004648:	e7e5      	b.n	8004616 <__d2b+0x5a>
 800464a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800464e:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8004652:	6030      	str	r0, [r6, #0]
 8004654:	6918      	ldr	r0, [r3, #16]
 8004656:	f7ff fd37 	bl	80040c8 <__hi0bits>
 800465a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800465e:	e7e2      	b.n	8004626 <__d2b+0x6a>
 8004660:	08004efa 	.word	0x08004efa
 8004664:	08004f0b 	.word	0x08004f0b

08004668 <__sflush_r>:
 8004668:	898a      	ldrh	r2, [r1, #12]
 800466a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800466c:	4605      	mov	r5, r0
 800466e:	0710      	lsls	r0, r2, #28
 8004670:	460c      	mov	r4, r1
 8004672:	d457      	bmi.n	8004724 <__sflush_r+0xbc>
 8004674:	684b      	ldr	r3, [r1, #4]
 8004676:	2b00      	cmp	r3, #0
 8004678:	dc04      	bgt.n	8004684 <__sflush_r+0x1c>
 800467a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800467c:	2b00      	cmp	r3, #0
 800467e:	dc01      	bgt.n	8004684 <__sflush_r+0x1c>
 8004680:	2000      	movs	r0, #0
 8004682:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004684:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004686:	2e00      	cmp	r6, #0
 8004688:	d0fa      	beq.n	8004680 <__sflush_r+0x18>
 800468a:	2300      	movs	r3, #0
 800468c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004690:	682f      	ldr	r7, [r5, #0]
 8004692:	6a21      	ldr	r1, [r4, #32]
 8004694:	602b      	str	r3, [r5, #0]
 8004696:	d032      	beq.n	80046fe <__sflush_r+0x96>
 8004698:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800469a:	89a3      	ldrh	r3, [r4, #12]
 800469c:	075a      	lsls	r2, r3, #29
 800469e:	d505      	bpl.n	80046ac <__sflush_r+0x44>
 80046a0:	6863      	ldr	r3, [r4, #4]
 80046a2:	1ac0      	subs	r0, r0, r3
 80046a4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80046a6:	b10b      	cbz	r3, 80046ac <__sflush_r+0x44>
 80046a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80046aa:	1ac0      	subs	r0, r0, r3
 80046ac:	2300      	movs	r3, #0
 80046ae:	4602      	mov	r2, r0
 80046b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80046b2:	4628      	mov	r0, r5
 80046b4:	6a21      	ldr	r1, [r4, #32]
 80046b6:	47b0      	blx	r6
 80046b8:	1c43      	adds	r3, r0, #1
 80046ba:	89a3      	ldrh	r3, [r4, #12]
 80046bc:	d106      	bne.n	80046cc <__sflush_r+0x64>
 80046be:	6829      	ldr	r1, [r5, #0]
 80046c0:	291d      	cmp	r1, #29
 80046c2:	d82b      	bhi.n	800471c <__sflush_r+0xb4>
 80046c4:	4a28      	ldr	r2, [pc, #160]	; (8004768 <__sflush_r+0x100>)
 80046c6:	410a      	asrs	r2, r1
 80046c8:	07d6      	lsls	r6, r2, #31
 80046ca:	d427      	bmi.n	800471c <__sflush_r+0xb4>
 80046cc:	2200      	movs	r2, #0
 80046ce:	6062      	str	r2, [r4, #4]
 80046d0:	6922      	ldr	r2, [r4, #16]
 80046d2:	04d9      	lsls	r1, r3, #19
 80046d4:	6022      	str	r2, [r4, #0]
 80046d6:	d504      	bpl.n	80046e2 <__sflush_r+0x7a>
 80046d8:	1c42      	adds	r2, r0, #1
 80046da:	d101      	bne.n	80046e0 <__sflush_r+0x78>
 80046dc:	682b      	ldr	r3, [r5, #0]
 80046de:	b903      	cbnz	r3, 80046e2 <__sflush_r+0x7a>
 80046e0:	6560      	str	r0, [r4, #84]	; 0x54
 80046e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80046e4:	602f      	str	r7, [r5, #0]
 80046e6:	2900      	cmp	r1, #0
 80046e8:	d0ca      	beq.n	8004680 <__sflush_r+0x18>
 80046ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80046ee:	4299      	cmp	r1, r3
 80046f0:	d002      	beq.n	80046f8 <__sflush_r+0x90>
 80046f2:	4628      	mov	r0, r5
 80046f4:	f7ff fb44 	bl	8003d80 <_free_r>
 80046f8:	2000      	movs	r0, #0
 80046fa:	6360      	str	r0, [r4, #52]	; 0x34
 80046fc:	e7c1      	b.n	8004682 <__sflush_r+0x1a>
 80046fe:	2301      	movs	r3, #1
 8004700:	4628      	mov	r0, r5
 8004702:	47b0      	blx	r6
 8004704:	1c41      	adds	r1, r0, #1
 8004706:	d1c8      	bne.n	800469a <__sflush_r+0x32>
 8004708:	682b      	ldr	r3, [r5, #0]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d0c5      	beq.n	800469a <__sflush_r+0x32>
 800470e:	2b1d      	cmp	r3, #29
 8004710:	d001      	beq.n	8004716 <__sflush_r+0xae>
 8004712:	2b16      	cmp	r3, #22
 8004714:	d101      	bne.n	800471a <__sflush_r+0xb2>
 8004716:	602f      	str	r7, [r5, #0]
 8004718:	e7b2      	b.n	8004680 <__sflush_r+0x18>
 800471a:	89a3      	ldrh	r3, [r4, #12]
 800471c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004720:	81a3      	strh	r3, [r4, #12]
 8004722:	e7ae      	b.n	8004682 <__sflush_r+0x1a>
 8004724:	690f      	ldr	r7, [r1, #16]
 8004726:	2f00      	cmp	r7, #0
 8004728:	d0aa      	beq.n	8004680 <__sflush_r+0x18>
 800472a:	0793      	lsls	r3, r2, #30
 800472c:	bf18      	it	ne
 800472e:	2300      	movne	r3, #0
 8004730:	680e      	ldr	r6, [r1, #0]
 8004732:	bf08      	it	eq
 8004734:	694b      	ldreq	r3, [r1, #20]
 8004736:	1bf6      	subs	r6, r6, r7
 8004738:	600f      	str	r7, [r1, #0]
 800473a:	608b      	str	r3, [r1, #8]
 800473c:	2e00      	cmp	r6, #0
 800473e:	dd9f      	ble.n	8004680 <__sflush_r+0x18>
 8004740:	4633      	mov	r3, r6
 8004742:	463a      	mov	r2, r7
 8004744:	4628      	mov	r0, r5
 8004746:	6a21      	ldr	r1, [r4, #32]
 8004748:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800474c:	47e0      	blx	ip
 800474e:	2800      	cmp	r0, #0
 8004750:	dc06      	bgt.n	8004760 <__sflush_r+0xf8>
 8004752:	89a3      	ldrh	r3, [r4, #12]
 8004754:	f04f 30ff 	mov.w	r0, #4294967295
 8004758:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800475c:	81a3      	strh	r3, [r4, #12]
 800475e:	e790      	b.n	8004682 <__sflush_r+0x1a>
 8004760:	4407      	add	r7, r0
 8004762:	1a36      	subs	r6, r6, r0
 8004764:	e7ea      	b.n	800473c <__sflush_r+0xd4>
 8004766:	bf00      	nop
 8004768:	dfbffffe 	.word	0xdfbffffe

0800476c <_fflush_r>:
 800476c:	b538      	push	{r3, r4, r5, lr}
 800476e:	690b      	ldr	r3, [r1, #16]
 8004770:	4605      	mov	r5, r0
 8004772:	460c      	mov	r4, r1
 8004774:	b913      	cbnz	r3, 800477c <_fflush_r+0x10>
 8004776:	2500      	movs	r5, #0
 8004778:	4628      	mov	r0, r5
 800477a:	bd38      	pop	{r3, r4, r5, pc}
 800477c:	b118      	cbz	r0, 8004786 <_fflush_r+0x1a>
 800477e:	6a03      	ldr	r3, [r0, #32]
 8004780:	b90b      	cbnz	r3, 8004786 <_fflush_r+0x1a>
 8004782:	f7fe fb87 	bl	8002e94 <__sinit>
 8004786:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d0f3      	beq.n	8004776 <_fflush_r+0xa>
 800478e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004790:	07d0      	lsls	r0, r2, #31
 8004792:	d404      	bmi.n	800479e <_fflush_r+0x32>
 8004794:	0599      	lsls	r1, r3, #22
 8004796:	d402      	bmi.n	800479e <_fflush_r+0x32>
 8004798:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800479a:	f7fe fc72 	bl	8003082 <__retarget_lock_acquire_recursive>
 800479e:	4628      	mov	r0, r5
 80047a0:	4621      	mov	r1, r4
 80047a2:	f7ff ff61 	bl	8004668 <__sflush_r>
 80047a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80047a8:	4605      	mov	r5, r0
 80047aa:	07da      	lsls	r2, r3, #31
 80047ac:	d4e4      	bmi.n	8004778 <_fflush_r+0xc>
 80047ae:	89a3      	ldrh	r3, [r4, #12]
 80047b0:	059b      	lsls	r3, r3, #22
 80047b2:	d4e1      	bmi.n	8004778 <_fflush_r+0xc>
 80047b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80047b6:	f7fe fc65 	bl	8003084 <__retarget_lock_release_recursive>
 80047ba:	e7dd      	b.n	8004778 <_fflush_r+0xc>

080047bc <_sbrk_r>:
 80047bc:	b538      	push	{r3, r4, r5, lr}
 80047be:	2300      	movs	r3, #0
 80047c0:	4d05      	ldr	r5, [pc, #20]	; (80047d8 <_sbrk_r+0x1c>)
 80047c2:	4604      	mov	r4, r0
 80047c4:	4608      	mov	r0, r1
 80047c6:	602b      	str	r3, [r5, #0]
 80047c8:	f7fc fc1e 	bl	8001008 <_sbrk>
 80047cc:	1c43      	adds	r3, r0, #1
 80047ce:	d102      	bne.n	80047d6 <_sbrk_r+0x1a>
 80047d0:	682b      	ldr	r3, [r5, #0]
 80047d2:	b103      	cbz	r3, 80047d6 <_sbrk_r+0x1a>
 80047d4:	6023      	str	r3, [r4, #0]
 80047d6:	bd38      	pop	{r3, r4, r5, pc}
 80047d8:	20000384 	.word	0x20000384

080047dc <memcpy>:
 80047dc:	440a      	add	r2, r1
 80047de:	4291      	cmp	r1, r2
 80047e0:	f100 33ff 	add.w	r3, r0, #4294967295
 80047e4:	d100      	bne.n	80047e8 <memcpy+0xc>
 80047e6:	4770      	bx	lr
 80047e8:	b510      	push	{r4, lr}
 80047ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80047ee:	4291      	cmp	r1, r2
 80047f0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80047f4:	d1f9      	bne.n	80047ea <memcpy+0xe>
 80047f6:	bd10      	pop	{r4, pc}

080047f8 <__assert_func>:
 80047f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80047fa:	4614      	mov	r4, r2
 80047fc:	461a      	mov	r2, r3
 80047fe:	4b09      	ldr	r3, [pc, #36]	; (8004824 <__assert_func+0x2c>)
 8004800:	4605      	mov	r5, r0
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	68d8      	ldr	r0, [r3, #12]
 8004806:	b14c      	cbz	r4, 800481c <__assert_func+0x24>
 8004808:	4b07      	ldr	r3, [pc, #28]	; (8004828 <__assert_func+0x30>)
 800480a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800480e:	9100      	str	r1, [sp, #0]
 8004810:	462b      	mov	r3, r5
 8004812:	4906      	ldr	r1, [pc, #24]	; (800482c <__assert_func+0x34>)
 8004814:	f000 f842 	bl	800489c <fiprintf>
 8004818:	f000 f852 	bl	80048c0 <abort>
 800481c:	4b04      	ldr	r3, [pc, #16]	; (8004830 <__assert_func+0x38>)
 800481e:	461c      	mov	r4, r3
 8004820:	e7f3      	b.n	800480a <__assert_func+0x12>
 8004822:	bf00      	nop
 8004824:	20000064 	.word	0x20000064
 8004828:	0800506e 	.word	0x0800506e
 800482c:	0800507b 	.word	0x0800507b
 8004830:	080050a9 	.word	0x080050a9

08004834 <_calloc_r>:
 8004834:	b570      	push	{r4, r5, r6, lr}
 8004836:	fba1 5402 	umull	r5, r4, r1, r2
 800483a:	b934      	cbnz	r4, 800484a <_calloc_r+0x16>
 800483c:	4629      	mov	r1, r5
 800483e:	f7ff fb0f 	bl	8003e60 <_malloc_r>
 8004842:	4606      	mov	r6, r0
 8004844:	b928      	cbnz	r0, 8004852 <_calloc_r+0x1e>
 8004846:	4630      	mov	r0, r6
 8004848:	bd70      	pop	{r4, r5, r6, pc}
 800484a:	220c      	movs	r2, #12
 800484c:	2600      	movs	r6, #0
 800484e:	6002      	str	r2, [r0, #0]
 8004850:	e7f9      	b.n	8004846 <_calloc_r+0x12>
 8004852:	462a      	mov	r2, r5
 8004854:	4621      	mov	r1, r4
 8004856:	f7fe fb96 	bl	8002f86 <memset>
 800485a:	e7f4      	b.n	8004846 <_calloc_r+0x12>

0800485c <__ascii_mbtowc>:
 800485c:	b082      	sub	sp, #8
 800485e:	b901      	cbnz	r1, 8004862 <__ascii_mbtowc+0x6>
 8004860:	a901      	add	r1, sp, #4
 8004862:	b142      	cbz	r2, 8004876 <__ascii_mbtowc+0x1a>
 8004864:	b14b      	cbz	r3, 800487a <__ascii_mbtowc+0x1e>
 8004866:	7813      	ldrb	r3, [r2, #0]
 8004868:	600b      	str	r3, [r1, #0]
 800486a:	7812      	ldrb	r2, [r2, #0]
 800486c:	1e10      	subs	r0, r2, #0
 800486e:	bf18      	it	ne
 8004870:	2001      	movne	r0, #1
 8004872:	b002      	add	sp, #8
 8004874:	4770      	bx	lr
 8004876:	4610      	mov	r0, r2
 8004878:	e7fb      	b.n	8004872 <__ascii_mbtowc+0x16>
 800487a:	f06f 0001 	mvn.w	r0, #1
 800487e:	e7f8      	b.n	8004872 <__ascii_mbtowc+0x16>

08004880 <__ascii_wctomb>:
 8004880:	4603      	mov	r3, r0
 8004882:	4608      	mov	r0, r1
 8004884:	b141      	cbz	r1, 8004898 <__ascii_wctomb+0x18>
 8004886:	2aff      	cmp	r2, #255	; 0xff
 8004888:	d904      	bls.n	8004894 <__ascii_wctomb+0x14>
 800488a:	228a      	movs	r2, #138	; 0x8a
 800488c:	f04f 30ff 	mov.w	r0, #4294967295
 8004890:	601a      	str	r2, [r3, #0]
 8004892:	4770      	bx	lr
 8004894:	2001      	movs	r0, #1
 8004896:	700a      	strb	r2, [r1, #0]
 8004898:	4770      	bx	lr
	...

0800489c <fiprintf>:
 800489c:	b40e      	push	{r1, r2, r3}
 800489e:	b503      	push	{r0, r1, lr}
 80048a0:	4601      	mov	r1, r0
 80048a2:	ab03      	add	r3, sp, #12
 80048a4:	4805      	ldr	r0, [pc, #20]	; (80048bc <fiprintf+0x20>)
 80048a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80048aa:	6800      	ldr	r0, [r0, #0]
 80048ac:	9301      	str	r3, [sp, #4]
 80048ae:	f000 f835 	bl	800491c <_vfiprintf_r>
 80048b2:	b002      	add	sp, #8
 80048b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80048b8:	b003      	add	sp, #12
 80048ba:	4770      	bx	lr
 80048bc:	20000064 	.word	0x20000064

080048c0 <abort>:
 80048c0:	2006      	movs	r0, #6
 80048c2:	b508      	push	{r3, lr}
 80048c4:	f000 fa02 	bl	8004ccc <raise>
 80048c8:	2001      	movs	r0, #1
 80048ca:	f7fc fb29 	bl	8000f20 <_exit>

080048ce <__sfputc_r>:
 80048ce:	6893      	ldr	r3, [r2, #8]
 80048d0:	b410      	push	{r4}
 80048d2:	3b01      	subs	r3, #1
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	6093      	str	r3, [r2, #8]
 80048d8:	da07      	bge.n	80048ea <__sfputc_r+0x1c>
 80048da:	6994      	ldr	r4, [r2, #24]
 80048dc:	42a3      	cmp	r3, r4
 80048de:	db01      	blt.n	80048e4 <__sfputc_r+0x16>
 80048e0:	290a      	cmp	r1, #10
 80048e2:	d102      	bne.n	80048ea <__sfputc_r+0x1c>
 80048e4:	bc10      	pop	{r4}
 80048e6:	f000 b933 	b.w	8004b50 <__swbuf_r>
 80048ea:	6813      	ldr	r3, [r2, #0]
 80048ec:	1c58      	adds	r0, r3, #1
 80048ee:	6010      	str	r0, [r2, #0]
 80048f0:	7019      	strb	r1, [r3, #0]
 80048f2:	4608      	mov	r0, r1
 80048f4:	bc10      	pop	{r4}
 80048f6:	4770      	bx	lr

080048f8 <__sfputs_r>:
 80048f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048fa:	4606      	mov	r6, r0
 80048fc:	460f      	mov	r7, r1
 80048fe:	4614      	mov	r4, r2
 8004900:	18d5      	adds	r5, r2, r3
 8004902:	42ac      	cmp	r4, r5
 8004904:	d101      	bne.n	800490a <__sfputs_r+0x12>
 8004906:	2000      	movs	r0, #0
 8004908:	e007      	b.n	800491a <__sfputs_r+0x22>
 800490a:	463a      	mov	r2, r7
 800490c:	4630      	mov	r0, r6
 800490e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004912:	f7ff ffdc 	bl	80048ce <__sfputc_r>
 8004916:	1c43      	adds	r3, r0, #1
 8004918:	d1f3      	bne.n	8004902 <__sfputs_r+0xa>
 800491a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800491c <_vfiprintf_r>:
 800491c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004920:	460d      	mov	r5, r1
 8004922:	4614      	mov	r4, r2
 8004924:	4698      	mov	r8, r3
 8004926:	4606      	mov	r6, r0
 8004928:	b09d      	sub	sp, #116	; 0x74
 800492a:	b118      	cbz	r0, 8004934 <_vfiprintf_r+0x18>
 800492c:	6a03      	ldr	r3, [r0, #32]
 800492e:	b90b      	cbnz	r3, 8004934 <_vfiprintf_r+0x18>
 8004930:	f7fe fab0 	bl	8002e94 <__sinit>
 8004934:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004936:	07d9      	lsls	r1, r3, #31
 8004938:	d405      	bmi.n	8004946 <_vfiprintf_r+0x2a>
 800493a:	89ab      	ldrh	r3, [r5, #12]
 800493c:	059a      	lsls	r2, r3, #22
 800493e:	d402      	bmi.n	8004946 <_vfiprintf_r+0x2a>
 8004940:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004942:	f7fe fb9e 	bl	8003082 <__retarget_lock_acquire_recursive>
 8004946:	89ab      	ldrh	r3, [r5, #12]
 8004948:	071b      	lsls	r3, r3, #28
 800494a:	d501      	bpl.n	8004950 <_vfiprintf_r+0x34>
 800494c:	692b      	ldr	r3, [r5, #16]
 800494e:	b99b      	cbnz	r3, 8004978 <_vfiprintf_r+0x5c>
 8004950:	4629      	mov	r1, r5
 8004952:	4630      	mov	r0, r6
 8004954:	f000 f93a 	bl	8004bcc <__swsetup_r>
 8004958:	b170      	cbz	r0, 8004978 <_vfiprintf_r+0x5c>
 800495a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800495c:	07dc      	lsls	r4, r3, #31
 800495e:	d504      	bpl.n	800496a <_vfiprintf_r+0x4e>
 8004960:	f04f 30ff 	mov.w	r0, #4294967295
 8004964:	b01d      	add	sp, #116	; 0x74
 8004966:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800496a:	89ab      	ldrh	r3, [r5, #12]
 800496c:	0598      	lsls	r0, r3, #22
 800496e:	d4f7      	bmi.n	8004960 <_vfiprintf_r+0x44>
 8004970:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004972:	f7fe fb87 	bl	8003084 <__retarget_lock_release_recursive>
 8004976:	e7f3      	b.n	8004960 <_vfiprintf_r+0x44>
 8004978:	2300      	movs	r3, #0
 800497a:	9309      	str	r3, [sp, #36]	; 0x24
 800497c:	2320      	movs	r3, #32
 800497e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004982:	2330      	movs	r3, #48	; 0x30
 8004984:	f04f 0901 	mov.w	r9, #1
 8004988:	f8cd 800c 	str.w	r8, [sp, #12]
 800498c:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8004b3c <_vfiprintf_r+0x220>
 8004990:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004994:	4623      	mov	r3, r4
 8004996:	469a      	mov	sl, r3
 8004998:	f813 2b01 	ldrb.w	r2, [r3], #1
 800499c:	b10a      	cbz	r2, 80049a2 <_vfiprintf_r+0x86>
 800499e:	2a25      	cmp	r2, #37	; 0x25
 80049a0:	d1f9      	bne.n	8004996 <_vfiprintf_r+0x7a>
 80049a2:	ebba 0b04 	subs.w	fp, sl, r4
 80049a6:	d00b      	beq.n	80049c0 <_vfiprintf_r+0xa4>
 80049a8:	465b      	mov	r3, fp
 80049aa:	4622      	mov	r2, r4
 80049ac:	4629      	mov	r1, r5
 80049ae:	4630      	mov	r0, r6
 80049b0:	f7ff ffa2 	bl	80048f8 <__sfputs_r>
 80049b4:	3001      	adds	r0, #1
 80049b6:	f000 80a9 	beq.w	8004b0c <_vfiprintf_r+0x1f0>
 80049ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80049bc:	445a      	add	r2, fp
 80049be:	9209      	str	r2, [sp, #36]	; 0x24
 80049c0:	f89a 3000 	ldrb.w	r3, [sl]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	f000 80a1 	beq.w	8004b0c <_vfiprintf_r+0x1f0>
 80049ca:	2300      	movs	r3, #0
 80049cc:	f04f 32ff 	mov.w	r2, #4294967295
 80049d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80049d4:	f10a 0a01 	add.w	sl, sl, #1
 80049d8:	9304      	str	r3, [sp, #16]
 80049da:	9307      	str	r3, [sp, #28]
 80049dc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80049e0:	931a      	str	r3, [sp, #104]	; 0x68
 80049e2:	4654      	mov	r4, sl
 80049e4:	2205      	movs	r2, #5
 80049e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80049ea:	4854      	ldr	r0, [pc, #336]	; (8004b3c <_vfiprintf_r+0x220>)
 80049ec:	f7fe fb4b 	bl	8003086 <memchr>
 80049f0:	9a04      	ldr	r2, [sp, #16]
 80049f2:	b9d8      	cbnz	r0, 8004a2c <_vfiprintf_r+0x110>
 80049f4:	06d1      	lsls	r1, r2, #27
 80049f6:	bf44      	itt	mi
 80049f8:	2320      	movmi	r3, #32
 80049fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80049fe:	0713      	lsls	r3, r2, #28
 8004a00:	bf44      	itt	mi
 8004a02:	232b      	movmi	r3, #43	; 0x2b
 8004a04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004a08:	f89a 3000 	ldrb.w	r3, [sl]
 8004a0c:	2b2a      	cmp	r3, #42	; 0x2a
 8004a0e:	d015      	beq.n	8004a3c <_vfiprintf_r+0x120>
 8004a10:	4654      	mov	r4, sl
 8004a12:	2000      	movs	r0, #0
 8004a14:	f04f 0c0a 	mov.w	ip, #10
 8004a18:	9a07      	ldr	r2, [sp, #28]
 8004a1a:	4621      	mov	r1, r4
 8004a1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004a20:	3b30      	subs	r3, #48	; 0x30
 8004a22:	2b09      	cmp	r3, #9
 8004a24:	d94d      	bls.n	8004ac2 <_vfiprintf_r+0x1a6>
 8004a26:	b1b0      	cbz	r0, 8004a56 <_vfiprintf_r+0x13a>
 8004a28:	9207      	str	r2, [sp, #28]
 8004a2a:	e014      	b.n	8004a56 <_vfiprintf_r+0x13a>
 8004a2c:	eba0 0308 	sub.w	r3, r0, r8
 8004a30:	fa09 f303 	lsl.w	r3, r9, r3
 8004a34:	4313      	orrs	r3, r2
 8004a36:	46a2      	mov	sl, r4
 8004a38:	9304      	str	r3, [sp, #16]
 8004a3a:	e7d2      	b.n	80049e2 <_vfiprintf_r+0xc6>
 8004a3c:	9b03      	ldr	r3, [sp, #12]
 8004a3e:	1d19      	adds	r1, r3, #4
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	9103      	str	r1, [sp, #12]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	bfbb      	ittet	lt
 8004a48:	425b      	neglt	r3, r3
 8004a4a:	f042 0202 	orrlt.w	r2, r2, #2
 8004a4e:	9307      	strge	r3, [sp, #28]
 8004a50:	9307      	strlt	r3, [sp, #28]
 8004a52:	bfb8      	it	lt
 8004a54:	9204      	strlt	r2, [sp, #16]
 8004a56:	7823      	ldrb	r3, [r4, #0]
 8004a58:	2b2e      	cmp	r3, #46	; 0x2e
 8004a5a:	d10c      	bne.n	8004a76 <_vfiprintf_r+0x15a>
 8004a5c:	7863      	ldrb	r3, [r4, #1]
 8004a5e:	2b2a      	cmp	r3, #42	; 0x2a
 8004a60:	d134      	bne.n	8004acc <_vfiprintf_r+0x1b0>
 8004a62:	9b03      	ldr	r3, [sp, #12]
 8004a64:	3402      	adds	r4, #2
 8004a66:	1d1a      	adds	r2, r3, #4
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	9203      	str	r2, [sp, #12]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	bfb8      	it	lt
 8004a70:	f04f 33ff 	movlt.w	r3, #4294967295
 8004a74:	9305      	str	r3, [sp, #20]
 8004a76:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004b40 <_vfiprintf_r+0x224>
 8004a7a:	2203      	movs	r2, #3
 8004a7c:	4650      	mov	r0, sl
 8004a7e:	7821      	ldrb	r1, [r4, #0]
 8004a80:	f7fe fb01 	bl	8003086 <memchr>
 8004a84:	b138      	cbz	r0, 8004a96 <_vfiprintf_r+0x17a>
 8004a86:	2240      	movs	r2, #64	; 0x40
 8004a88:	9b04      	ldr	r3, [sp, #16]
 8004a8a:	eba0 000a 	sub.w	r0, r0, sl
 8004a8e:	4082      	lsls	r2, r0
 8004a90:	4313      	orrs	r3, r2
 8004a92:	3401      	adds	r4, #1
 8004a94:	9304      	str	r3, [sp, #16]
 8004a96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a9a:	2206      	movs	r2, #6
 8004a9c:	4829      	ldr	r0, [pc, #164]	; (8004b44 <_vfiprintf_r+0x228>)
 8004a9e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004aa2:	f7fe faf0 	bl	8003086 <memchr>
 8004aa6:	2800      	cmp	r0, #0
 8004aa8:	d03f      	beq.n	8004b2a <_vfiprintf_r+0x20e>
 8004aaa:	4b27      	ldr	r3, [pc, #156]	; (8004b48 <_vfiprintf_r+0x22c>)
 8004aac:	bb1b      	cbnz	r3, 8004af6 <_vfiprintf_r+0x1da>
 8004aae:	9b03      	ldr	r3, [sp, #12]
 8004ab0:	3307      	adds	r3, #7
 8004ab2:	f023 0307 	bic.w	r3, r3, #7
 8004ab6:	3308      	adds	r3, #8
 8004ab8:	9303      	str	r3, [sp, #12]
 8004aba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004abc:	443b      	add	r3, r7
 8004abe:	9309      	str	r3, [sp, #36]	; 0x24
 8004ac0:	e768      	b.n	8004994 <_vfiprintf_r+0x78>
 8004ac2:	460c      	mov	r4, r1
 8004ac4:	2001      	movs	r0, #1
 8004ac6:	fb0c 3202 	mla	r2, ip, r2, r3
 8004aca:	e7a6      	b.n	8004a1a <_vfiprintf_r+0xfe>
 8004acc:	2300      	movs	r3, #0
 8004ace:	f04f 0c0a 	mov.w	ip, #10
 8004ad2:	4619      	mov	r1, r3
 8004ad4:	3401      	adds	r4, #1
 8004ad6:	9305      	str	r3, [sp, #20]
 8004ad8:	4620      	mov	r0, r4
 8004ada:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004ade:	3a30      	subs	r2, #48	; 0x30
 8004ae0:	2a09      	cmp	r2, #9
 8004ae2:	d903      	bls.n	8004aec <_vfiprintf_r+0x1d0>
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d0c6      	beq.n	8004a76 <_vfiprintf_r+0x15a>
 8004ae8:	9105      	str	r1, [sp, #20]
 8004aea:	e7c4      	b.n	8004a76 <_vfiprintf_r+0x15a>
 8004aec:	4604      	mov	r4, r0
 8004aee:	2301      	movs	r3, #1
 8004af0:	fb0c 2101 	mla	r1, ip, r1, r2
 8004af4:	e7f0      	b.n	8004ad8 <_vfiprintf_r+0x1bc>
 8004af6:	ab03      	add	r3, sp, #12
 8004af8:	9300      	str	r3, [sp, #0]
 8004afa:	462a      	mov	r2, r5
 8004afc:	4630      	mov	r0, r6
 8004afe:	4b13      	ldr	r3, [pc, #76]	; (8004b4c <_vfiprintf_r+0x230>)
 8004b00:	a904      	add	r1, sp, #16
 8004b02:	f7fd fd79 	bl	80025f8 <_printf_float>
 8004b06:	4607      	mov	r7, r0
 8004b08:	1c78      	adds	r0, r7, #1
 8004b0a:	d1d6      	bne.n	8004aba <_vfiprintf_r+0x19e>
 8004b0c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004b0e:	07d9      	lsls	r1, r3, #31
 8004b10:	d405      	bmi.n	8004b1e <_vfiprintf_r+0x202>
 8004b12:	89ab      	ldrh	r3, [r5, #12]
 8004b14:	059a      	lsls	r2, r3, #22
 8004b16:	d402      	bmi.n	8004b1e <_vfiprintf_r+0x202>
 8004b18:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004b1a:	f7fe fab3 	bl	8003084 <__retarget_lock_release_recursive>
 8004b1e:	89ab      	ldrh	r3, [r5, #12]
 8004b20:	065b      	lsls	r3, r3, #25
 8004b22:	f53f af1d 	bmi.w	8004960 <_vfiprintf_r+0x44>
 8004b26:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004b28:	e71c      	b.n	8004964 <_vfiprintf_r+0x48>
 8004b2a:	ab03      	add	r3, sp, #12
 8004b2c:	9300      	str	r3, [sp, #0]
 8004b2e:	462a      	mov	r2, r5
 8004b30:	4630      	mov	r0, r6
 8004b32:	4b06      	ldr	r3, [pc, #24]	; (8004b4c <_vfiprintf_r+0x230>)
 8004b34:	a904      	add	r1, sp, #16
 8004b36:	f7fd ffff 	bl	8002b38 <_printf_i>
 8004b3a:	e7e4      	b.n	8004b06 <_vfiprintf_r+0x1ea>
 8004b3c:	080051ab 	.word	0x080051ab
 8004b40:	080051b1 	.word	0x080051b1
 8004b44:	080051b5 	.word	0x080051b5
 8004b48:	080025f9 	.word	0x080025f9
 8004b4c:	080048f9 	.word	0x080048f9

08004b50 <__swbuf_r>:
 8004b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b52:	460e      	mov	r6, r1
 8004b54:	4614      	mov	r4, r2
 8004b56:	4605      	mov	r5, r0
 8004b58:	b118      	cbz	r0, 8004b62 <__swbuf_r+0x12>
 8004b5a:	6a03      	ldr	r3, [r0, #32]
 8004b5c:	b90b      	cbnz	r3, 8004b62 <__swbuf_r+0x12>
 8004b5e:	f7fe f999 	bl	8002e94 <__sinit>
 8004b62:	69a3      	ldr	r3, [r4, #24]
 8004b64:	60a3      	str	r3, [r4, #8]
 8004b66:	89a3      	ldrh	r3, [r4, #12]
 8004b68:	071a      	lsls	r2, r3, #28
 8004b6a:	d525      	bpl.n	8004bb8 <__swbuf_r+0x68>
 8004b6c:	6923      	ldr	r3, [r4, #16]
 8004b6e:	b31b      	cbz	r3, 8004bb8 <__swbuf_r+0x68>
 8004b70:	6823      	ldr	r3, [r4, #0]
 8004b72:	6922      	ldr	r2, [r4, #16]
 8004b74:	b2f6      	uxtb	r6, r6
 8004b76:	1a98      	subs	r0, r3, r2
 8004b78:	6963      	ldr	r3, [r4, #20]
 8004b7a:	4637      	mov	r7, r6
 8004b7c:	4283      	cmp	r3, r0
 8004b7e:	dc04      	bgt.n	8004b8a <__swbuf_r+0x3a>
 8004b80:	4621      	mov	r1, r4
 8004b82:	4628      	mov	r0, r5
 8004b84:	f7ff fdf2 	bl	800476c <_fflush_r>
 8004b88:	b9e0      	cbnz	r0, 8004bc4 <__swbuf_r+0x74>
 8004b8a:	68a3      	ldr	r3, [r4, #8]
 8004b8c:	3b01      	subs	r3, #1
 8004b8e:	60a3      	str	r3, [r4, #8]
 8004b90:	6823      	ldr	r3, [r4, #0]
 8004b92:	1c5a      	adds	r2, r3, #1
 8004b94:	6022      	str	r2, [r4, #0]
 8004b96:	701e      	strb	r6, [r3, #0]
 8004b98:	6962      	ldr	r2, [r4, #20]
 8004b9a:	1c43      	adds	r3, r0, #1
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d004      	beq.n	8004baa <__swbuf_r+0x5a>
 8004ba0:	89a3      	ldrh	r3, [r4, #12]
 8004ba2:	07db      	lsls	r3, r3, #31
 8004ba4:	d506      	bpl.n	8004bb4 <__swbuf_r+0x64>
 8004ba6:	2e0a      	cmp	r6, #10
 8004ba8:	d104      	bne.n	8004bb4 <__swbuf_r+0x64>
 8004baa:	4621      	mov	r1, r4
 8004bac:	4628      	mov	r0, r5
 8004bae:	f7ff fddd 	bl	800476c <_fflush_r>
 8004bb2:	b938      	cbnz	r0, 8004bc4 <__swbuf_r+0x74>
 8004bb4:	4638      	mov	r0, r7
 8004bb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004bb8:	4621      	mov	r1, r4
 8004bba:	4628      	mov	r0, r5
 8004bbc:	f000 f806 	bl	8004bcc <__swsetup_r>
 8004bc0:	2800      	cmp	r0, #0
 8004bc2:	d0d5      	beq.n	8004b70 <__swbuf_r+0x20>
 8004bc4:	f04f 37ff 	mov.w	r7, #4294967295
 8004bc8:	e7f4      	b.n	8004bb4 <__swbuf_r+0x64>
	...

08004bcc <__swsetup_r>:
 8004bcc:	b538      	push	{r3, r4, r5, lr}
 8004bce:	4b2a      	ldr	r3, [pc, #168]	; (8004c78 <__swsetup_r+0xac>)
 8004bd0:	4605      	mov	r5, r0
 8004bd2:	6818      	ldr	r0, [r3, #0]
 8004bd4:	460c      	mov	r4, r1
 8004bd6:	b118      	cbz	r0, 8004be0 <__swsetup_r+0x14>
 8004bd8:	6a03      	ldr	r3, [r0, #32]
 8004bda:	b90b      	cbnz	r3, 8004be0 <__swsetup_r+0x14>
 8004bdc:	f7fe f95a 	bl	8002e94 <__sinit>
 8004be0:	89a3      	ldrh	r3, [r4, #12]
 8004be2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004be6:	0718      	lsls	r0, r3, #28
 8004be8:	d422      	bmi.n	8004c30 <__swsetup_r+0x64>
 8004bea:	06d9      	lsls	r1, r3, #27
 8004bec:	d407      	bmi.n	8004bfe <__swsetup_r+0x32>
 8004bee:	2309      	movs	r3, #9
 8004bf0:	602b      	str	r3, [r5, #0]
 8004bf2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004bf6:	f04f 30ff 	mov.w	r0, #4294967295
 8004bfa:	81a3      	strh	r3, [r4, #12]
 8004bfc:	e034      	b.n	8004c68 <__swsetup_r+0x9c>
 8004bfe:	0758      	lsls	r0, r3, #29
 8004c00:	d512      	bpl.n	8004c28 <__swsetup_r+0x5c>
 8004c02:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004c04:	b141      	cbz	r1, 8004c18 <__swsetup_r+0x4c>
 8004c06:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004c0a:	4299      	cmp	r1, r3
 8004c0c:	d002      	beq.n	8004c14 <__swsetup_r+0x48>
 8004c0e:	4628      	mov	r0, r5
 8004c10:	f7ff f8b6 	bl	8003d80 <_free_r>
 8004c14:	2300      	movs	r3, #0
 8004c16:	6363      	str	r3, [r4, #52]	; 0x34
 8004c18:	89a3      	ldrh	r3, [r4, #12]
 8004c1a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004c1e:	81a3      	strh	r3, [r4, #12]
 8004c20:	2300      	movs	r3, #0
 8004c22:	6063      	str	r3, [r4, #4]
 8004c24:	6923      	ldr	r3, [r4, #16]
 8004c26:	6023      	str	r3, [r4, #0]
 8004c28:	89a3      	ldrh	r3, [r4, #12]
 8004c2a:	f043 0308 	orr.w	r3, r3, #8
 8004c2e:	81a3      	strh	r3, [r4, #12]
 8004c30:	6923      	ldr	r3, [r4, #16]
 8004c32:	b94b      	cbnz	r3, 8004c48 <__swsetup_r+0x7c>
 8004c34:	89a3      	ldrh	r3, [r4, #12]
 8004c36:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004c3a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c3e:	d003      	beq.n	8004c48 <__swsetup_r+0x7c>
 8004c40:	4621      	mov	r1, r4
 8004c42:	4628      	mov	r0, r5
 8004c44:	f000 f883 	bl	8004d4e <__smakebuf_r>
 8004c48:	89a0      	ldrh	r0, [r4, #12]
 8004c4a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004c4e:	f010 0301 	ands.w	r3, r0, #1
 8004c52:	d00a      	beq.n	8004c6a <__swsetup_r+0x9e>
 8004c54:	2300      	movs	r3, #0
 8004c56:	60a3      	str	r3, [r4, #8]
 8004c58:	6963      	ldr	r3, [r4, #20]
 8004c5a:	425b      	negs	r3, r3
 8004c5c:	61a3      	str	r3, [r4, #24]
 8004c5e:	6923      	ldr	r3, [r4, #16]
 8004c60:	b943      	cbnz	r3, 8004c74 <__swsetup_r+0xa8>
 8004c62:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004c66:	d1c4      	bne.n	8004bf2 <__swsetup_r+0x26>
 8004c68:	bd38      	pop	{r3, r4, r5, pc}
 8004c6a:	0781      	lsls	r1, r0, #30
 8004c6c:	bf58      	it	pl
 8004c6e:	6963      	ldrpl	r3, [r4, #20]
 8004c70:	60a3      	str	r3, [r4, #8]
 8004c72:	e7f4      	b.n	8004c5e <__swsetup_r+0x92>
 8004c74:	2000      	movs	r0, #0
 8004c76:	e7f7      	b.n	8004c68 <__swsetup_r+0x9c>
 8004c78:	20000064 	.word	0x20000064

08004c7c <_raise_r>:
 8004c7c:	291f      	cmp	r1, #31
 8004c7e:	b538      	push	{r3, r4, r5, lr}
 8004c80:	4604      	mov	r4, r0
 8004c82:	460d      	mov	r5, r1
 8004c84:	d904      	bls.n	8004c90 <_raise_r+0x14>
 8004c86:	2316      	movs	r3, #22
 8004c88:	6003      	str	r3, [r0, #0]
 8004c8a:	f04f 30ff 	mov.w	r0, #4294967295
 8004c8e:	bd38      	pop	{r3, r4, r5, pc}
 8004c90:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8004c92:	b112      	cbz	r2, 8004c9a <_raise_r+0x1e>
 8004c94:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8004c98:	b94b      	cbnz	r3, 8004cae <_raise_r+0x32>
 8004c9a:	4620      	mov	r0, r4
 8004c9c:	f000 f830 	bl	8004d00 <_getpid_r>
 8004ca0:	462a      	mov	r2, r5
 8004ca2:	4601      	mov	r1, r0
 8004ca4:	4620      	mov	r0, r4
 8004ca6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004caa:	f000 b817 	b.w	8004cdc <_kill_r>
 8004cae:	2b01      	cmp	r3, #1
 8004cb0:	d00a      	beq.n	8004cc8 <_raise_r+0x4c>
 8004cb2:	1c59      	adds	r1, r3, #1
 8004cb4:	d103      	bne.n	8004cbe <_raise_r+0x42>
 8004cb6:	2316      	movs	r3, #22
 8004cb8:	6003      	str	r3, [r0, #0]
 8004cba:	2001      	movs	r0, #1
 8004cbc:	e7e7      	b.n	8004c8e <_raise_r+0x12>
 8004cbe:	2400      	movs	r4, #0
 8004cc0:	4628      	mov	r0, r5
 8004cc2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8004cc6:	4798      	blx	r3
 8004cc8:	2000      	movs	r0, #0
 8004cca:	e7e0      	b.n	8004c8e <_raise_r+0x12>

08004ccc <raise>:
 8004ccc:	4b02      	ldr	r3, [pc, #8]	; (8004cd8 <raise+0xc>)
 8004cce:	4601      	mov	r1, r0
 8004cd0:	6818      	ldr	r0, [r3, #0]
 8004cd2:	f7ff bfd3 	b.w	8004c7c <_raise_r>
 8004cd6:	bf00      	nop
 8004cd8:	20000064 	.word	0x20000064

08004cdc <_kill_r>:
 8004cdc:	b538      	push	{r3, r4, r5, lr}
 8004cde:	2300      	movs	r3, #0
 8004ce0:	4d06      	ldr	r5, [pc, #24]	; (8004cfc <_kill_r+0x20>)
 8004ce2:	4604      	mov	r4, r0
 8004ce4:	4608      	mov	r0, r1
 8004ce6:	4611      	mov	r1, r2
 8004ce8:	602b      	str	r3, [r5, #0]
 8004cea:	f7fc f909 	bl	8000f00 <_kill>
 8004cee:	1c43      	adds	r3, r0, #1
 8004cf0:	d102      	bne.n	8004cf8 <_kill_r+0x1c>
 8004cf2:	682b      	ldr	r3, [r5, #0]
 8004cf4:	b103      	cbz	r3, 8004cf8 <_kill_r+0x1c>
 8004cf6:	6023      	str	r3, [r4, #0]
 8004cf8:	bd38      	pop	{r3, r4, r5, pc}
 8004cfa:	bf00      	nop
 8004cfc:	20000384 	.word	0x20000384

08004d00 <_getpid_r>:
 8004d00:	f7fc b8f7 	b.w	8000ef2 <_getpid>

08004d04 <__swhatbuf_r>:
 8004d04:	b570      	push	{r4, r5, r6, lr}
 8004d06:	460c      	mov	r4, r1
 8004d08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d0c:	4615      	mov	r5, r2
 8004d0e:	2900      	cmp	r1, #0
 8004d10:	461e      	mov	r6, r3
 8004d12:	b096      	sub	sp, #88	; 0x58
 8004d14:	da0c      	bge.n	8004d30 <__swhatbuf_r+0x2c>
 8004d16:	89a3      	ldrh	r3, [r4, #12]
 8004d18:	2100      	movs	r1, #0
 8004d1a:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004d1e:	bf0c      	ite	eq
 8004d20:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8004d24:	2340      	movne	r3, #64	; 0x40
 8004d26:	2000      	movs	r0, #0
 8004d28:	6031      	str	r1, [r6, #0]
 8004d2a:	602b      	str	r3, [r5, #0]
 8004d2c:	b016      	add	sp, #88	; 0x58
 8004d2e:	bd70      	pop	{r4, r5, r6, pc}
 8004d30:	466a      	mov	r2, sp
 8004d32:	f000 f849 	bl	8004dc8 <_fstat_r>
 8004d36:	2800      	cmp	r0, #0
 8004d38:	dbed      	blt.n	8004d16 <__swhatbuf_r+0x12>
 8004d3a:	9901      	ldr	r1, [sp, #4]
 8004d3c:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8004d40:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8004d44:	4259      	negs	r1, r3
 8004d46:	4159      	adcs	r1, r3
 8004d48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004d4c:	e7eb      	b.n	8004d26 <__swhatbuf_r+0x22>

08004d4e <__smakebuf_r>:
 8004d4e:	898b      	ldrh	r3, [r1, #12]
 8004d50:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004d52:	079d      	lsls	r5, r3, #30
 8004d54:	4606      	mov	r6, r0
 8004d56:	460c      	mov	r4, r1
 8004d58:	d507      	bpl.n	8004d6a <__smakebuf_r+0x1c>
 8004d5a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004d5e:	6023      	str	r3, [r4, #0]
 8004d60:	6123      	str	r3, [r4, #16]
 8004d62:	2301      	movs	r3, #1
 8004d64:	6163      	str	r3, [r4, #20]
 8004d66:	b002      	add	sp, #8
 8004d68:	bd70      	pop	{r4, r5, r6, pc}
 8004d6a:	466a      	mov	r2, sp
 8004d6c:	ab01      	add	r3, sp, #4
 8004d6e:	f7ff ffc9 	bl	8004d04 <__swhatbuf_r>
 8004d72:	9900      	ldr	r1, [sp, #0]
 8004d74:	4605      	mov	r5, r0
 8004d76:	4630      	mov	r0, r6
 8004d78:	f7ff f872 	bl	8003e60 <_malloc_r>
 8004d7c:	b948      	cbnz	r0, 8004d92 <__smakebuf_r+0x44>
 8004d7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d82:	059a      	lsls	r2, r3, #22
 8004d84:	d4ef      	bmi.n	8004d66 <__smakebuf_r+0x18>
 8004d86:	f023 0303 	bic.w	r3, r3, #3
 8004d8a:	f043 0302 	orr.w	r3, r3, #2
 8004d8e:	81a3      	strh	r3, [r4, #12]
 8004d90:	e7e3      	b.n	8004d5a <__smakebuf_r+0xc>
 8004d92:	89a3      	ldrh	r3, [r4, #12]
 8004d94:	6020      	str	r0, [r4, #0]
 8004d96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d9a:	81a3      	strh	r3, [r4, #12]
 8004d9c:	9b00      	ldr	r3, [sp, #0]
 8004d9e:	6120      	str	r0, [r4, #16]
 8004da0:	6163      	str	r3, [r4, #20]
 8004da2:	9b01      	ldr	r3, [sp, #4]
 8004da4:	b15b      	cbz	r3, 8004dbe <__smakebuf_r+0x70>
 8004da6:	4630      	mov	r0, r6
 8004da8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004dac:	f000 f81e 	bl	8004dec <_isatty_r>
 8004db0:	b128      	cbz	r0, 8004dbe <__smakebuf_r+0x70>
 8004db2:	89a3      	ldrh	r3, [r4, #12]
 8004db4:	f023 0303 	bic.w	r3, r3, #3
 8004db8:	f043 0301 	orr.w	r3, r3, #1
 8004dbc:	81a3      	strh	r3, [r4, #12]
 8004dbe:	89a3      	ldrh	r3, [r4, #12]
 8004dc0:	431d      	orrs	r5, r3
 8004dc2:	81a5      	strh	r5, [r4, #12]
 8004dc4:	e7cf      	b.n	8004d66 <__smakebuf_r+0x18>
	...

08004dc8 <_fstat_r>:
 8004dc8:	b538      	push	{r3, r4, r5, lr}
 8004dca:	2300      	movs	r3, #0
 8004dcc:	4d06      	ldr	r5, [pc, #24]	; (8004de8 <_fstat_r+0x20>)
 8004dce:	4604      	mov	r4, r0
 8004dd0:	4608      	mov	r0, r1
 8004dd2:	4611      	mov	r1, r2
 8004dd4:	602b      	str	r3, [r5, #0]
 8004dd6:	f7fc f8f1 	bl	8000fbc <_fstat>
 8004dda:	1c43      	adds	r3, r0, #1
 8004ddc:	d102      	bne.n	8004de4 <_fstat_r+0x1c>
 8004dde:	682b      	ldr	r3, [r5, #0]
 8004de0:	b103      	cbz	r3, 8004de4 <_fstat_r+0x1c>
 8004de2:	6023      	str	r3, [r4, #0]
 8004de4:	bd38      	pop	{r3, r4, r5, pc}
 8004de6:	bf00      	nop
 8004de8:	20000384 	.word	0x20000384

08004dec <_isatty_r>:
 8004dec:	b538      	push	{r3, r4, r5, lr}
 8004dee:	2300      	movs	r3, #0
 8004df0:	4d05      	ldr	r5, [pc, #20]	; (8004e08 <_isatty_r+0x1c>)
 8004df2:	4604      	mov	r4, r0
 8004df4:	4608      	mov	r0, r1
 8004df6:	602b      	str	r3, [r5, #0]
 8004df8:	f7fc f8ef 	bl	8000fda <_isatty>
 8004dfc:	1c43      	adds	r3, r0, #1
 8004dfe:	d102      	bne.n	8004e06 <_isatty_r+0x1a>
 8004e00:	682b      	ldr	r3, [r5, #0]
 8004e02:	b103      	cbz	r3, 8004e06 <_isatty_r+0x1a>
 8004e04:	6023      	str	r3, [r4, #0]
 8004e06:	bd38      	pop	{r3, r4, r5, pc}
 8004e08:	20000384 	.word	0x20000384

08004e0c <_init>:
 8004e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e0e:	bf00      	nop
 8004e10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e12:	bc08      	pop	{r3}
 8004e14:	469e      	mov	lr, r3
 8004e16:	4770      	bx	lr

08004e18 <_fini>:
 8004e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e1a:	bf00      	nop
 8004e1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e1e:	bc08      	pop	{r3}
 8004e20:	469e      	mov	lr, r3
 8004e22:	4770      	bx	lr
