[2025-09-15 18:23:57] START suite=spec trace=400.perlbench-50B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/400.perlbench-50B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2070302 heartbeat IPC: 4.83 cumulative IPC: 4.83 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4106528 heartbeat IPC: 4.911 cumulative IPC: 4.87 (Simulation time: 00 hr 01 min 05 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4106528 cumulative IPC: 4.87 (Simulation time: 00 hr 01 min 05 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4106528 cumulative IPC: 4.87 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 9987075 heartbeat IPC: 1.701 cumulative IPC: 1.701 (Simulation time: 00 hr 01 min 54 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 15697793 heartbeat IPC: 1.751 cumulative IPC: 1.725 (Simulation time: 00 hr 02 min 43 sec)
Heartbeat CPU 0 instructions: 50000014 cycles: 22051091 heartbeat IPC: 1.574 cumulative IPC: 1.672 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 28299502 heartbeat IPC: 1.6 cumulative IPC: 1.653 (Simulation time: 00 hr 04 min 23 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 34465845 heartbeat IPC: 1.622 cumulative IPC: 1.647 (Simulation time: 00 hr 05 min 13 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 41400753 heartbeat IPC: 1.442 cumulative IPC: 1.609 (Simulation time: 00 hr 06 min 05 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 47295135 heartbeat IPC: 1.697 cumulative IPC: 1.621 (Simulation time: 00 hr 06 min 59 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 53200591 heartbeat IPC: 1.693 cumulative IPC: 1.63 (Simulation time: 00 hr 07 min 47 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 59180939 heartbeat IPC: 1.672 cumulative IPC: 1.634 (Simulation time: 00 hr 08 min 33 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 61860743 cumulative IPC: 1.617 (Simulation time: 00 hr 09 min 28 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 61860743 cumulative IPC: 1.617 (Simulation time: 00 hr 09 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/400.perlbench-50B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.617 instructions: 100000000 cycles: 61860743
CPU 0 Branch Prediction Accuracy: 95.13% MPKI: 10.28 Average ROB Occupancy at Mispredict: 57.27
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0031
BRANCH_INDIRECT: 0.2283
BRANCH_CONDITIONAL: 10.04
BRANCH_DIRECT_CALL: 0.0076
BRANCH_INDIRECT_CALL: 0.00434
BRANCH_RETURN: 0.00128


====Backend Stall Breakdown====
ROB_STALL: 684817
LQ_STALL: 5872
SQ_STALL: 44081


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 591.9474
REPLAY_LOAD: 99.57895
NON_REPLAY_LOAD: 5.7258134

== Total ==
ADDR_TRANS: 11247
REPLAY_LOAD: 1892
NON_REPLAY_LOAD: 671678

== Counts ==
ADDR_TRANS: 19
REPLAY_LOAD: 19
NON_REPLAY_LOAD: 117307

cpu0->cpu0_STLB TOTAL        ACCESS:       7407 HIT:       6758 MISS:        649 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       7407 HIT:       6758 MISS:        649 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 651.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:      19600 HIT:       9290 MISS:      10310 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:      16536 HIT:       7707 MISS:       8829 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:        615 HIT:        304 MISS:        311 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:       1251 HIT:       1248 MISS:          3 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1198 HIT:         31 MISS:       1167 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 116.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1266189 HIT:    1256409 MISS:       9780 MSHR_MERGE:       2205
cpu0->cpu0_L1I LOAD         ACCESS:    1266189 HIT:    1256409 MISS:       9780 MSHR_MERGE:       2205
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.39 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   28640550 HIT:   28626831 MISS:      13719 MSHR_MERGE:       2945
cpu0->cpu0_L1D LOAD         ACCESS:   15542099 HIT:   15531281 MISS:      10818 MSHR_MERGE:       1857
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13097152 HIT:   13095449 MISS:       1703 MSHR_MERGE:       1088
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1299 HIT:        101 MISS:       1198 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 122.1 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1134834 HIT:    1134830 MISS:          4 MSHR_MERGE:          3
cpu0->cpu0_ITLB LOAD         ACCESS:    1134834 HIT:    1134830 MISS:          4 MSHR_MERGE:          3
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 575 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   26978231 HIT:   26967856 MISS:      10375 MSHR_MERGE:       2969
cpu0->cpu0_DTLB LOAD         ACCESS:   26978231 HIT:   26967856 MISS:      10375 MSHR_MERGE:       2969
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 62.14 cycles
cpu0->LLC TOTAL        ACCESS:      10633 HIT:        359 MISS:      10274 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:       8829 HIT:         29 MISS:       8800 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        311 HIT:          4 MISS:        307 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:        326 HIT:        326 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       1167 HIT:          0 MISS:       1167 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 87.15 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         68
  ROW_BUFFER_MISS:      10206
  AVG DBUS CONGESTED CYCLE: 2.873
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       5155
[2025-09-15 18:33:26] END   suite=spec trace=400.perlbench-50B (rc=0)
