Command: /Users/kbbk/.espressif/python_env/idf6.0_py3.13_env/bin/python /Users/kbbk/esp/esp-idf/tools/idf_monitor.py -p /dev/cu.usbserial-0001 -b 115200 --toolchain-prefix xtensa-esp32-elf- --target esp32 --revision 0 /Users/kbbk/Week-11-Microcontroller-applications/Analog/build/Analog.elf /Users/kbbk/Week-11-Microcontroller-applications/Analog/build/bootloader/bootloader.elf -m '/Users/kbbk/.espressif/python_env/idf6.0_py3.13_env/bin/python' '/Users/kbbk/esp/esp-idf/tools/idf.py'

[0;32mI (49) booï¿½	ï¿½ï¿½ï¿½ï¿½ ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (64) boot:  1 phy_init         RF data          01 01 0000f000ï¿½ets Jul 29 2019 12:21:46[0m

rst:0x1 (POWERON_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:6376
load:0x40078000,len:15864
load:0x40080400,len:3908
entry 0x40080644
[0;32mI (27) boot: ESP-IDF v6.0-dev-2273-g166269fb93 2nd stage bootloader[0m
[0;32mI (27) boot: compile time Sep 24 2025 14:29:22[0m
[0;32mI (28) boot: Multicore bootloader[0m
[0;32mI (30) boot: chip revision: v3.1[0m
[0;32mI (33) boot.esp32: SPI Speed      : 40MHz[0m
[0;32mI (37) boot.esp32: SPI Mode       : DIO[0m
[0;32mI (40) boot.esp32: SPI Flash Size : 2MB[0m
[0;32mI (44) boot: Enabling RNG early entropy source...[0m
[0;32mI (49) boot: Partition Table:[0m
[0;32mI (51) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (57) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (64) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (71) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (77) boot: End of partition table[0m
[0;32mI (80) esp_image: segment 0: paddr=00010020 vaddr=3f400020 size=0a184h ( 41348) map[0m
[0;32mI (103) esp_image: segment 1: paddr=0001a1ac vaddr=3ffb0000 size=02618h (  9752) load[0m
[0;32mI (107) esp_image: segment 2: paddr=0001c7cc vaddr=40080000 size=0384ch ( 14412) load[0m
[0;32mI (113) esp_image: segment 3: paddr=00020020 vaddr=400d0020 size=12ee8h ( 77544) map[0m
[0;32mI (142) esp_image: segment 4: paddr=00032f10 vaddr=4008384c size=07634h ( 30260) load[0m
[0;32mI (154) esp_image: segment 5: paddr=0003a54c vaddr=50000000 size=00024h (    36) load[0m
[0;32mI (160) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (160) boot: Disabling RNG early entropy source...[0m
[0;32mI (172) cpu_start: Multicore app[0m
[0;32mI (181) cpu_start: GPIO 3 and 1 are used as console UART I/O pins[0m
[0;32mI (181) cpu_start: Pro cpu start user code[0m
[0;32mI (181) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (183) app_init: Application information:[0m
[0;32mI (187) app_init: Project name:     Analog[0m
[0;32mI (190) app_init: App version:      5a0da61-dirty[0m
[0;32mI (195) app_init: Compile time:     Sep 24 2025 14:29:18[0m
[0;32mI (200) app_init: ELF file SHA256:  4f3b02111...[0m
[0;32mI (204) app_init: ESP-IDF:          v6.0-dev-2273-g166269fb93[0m
[0;32mI (210) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (213) efuse_init: Max chip rev:     v3.99 [0m
[0;32mI (217) efuse_init: Chip rev:         v3.1[0m
[0;32mI (222) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (228) heap_init: At 3FFAE6E0 len 00001920 (6 KiB): DRAM[0m
[0;32mI (233) heap_init: At 3FFB2F00 len 0002D100 (180 KiB): DRAM[0m
[0;32mI (238) heap_init: At 3FFE0440 len 00003AE0 (14 KiB): D/IRAM[0m
[0;32mI (243) heap_init: At 3FFE4350 len 0001BCB0 (111 KiB): D/IRAM[0m
[0;32mI (249) heap_init: At 4008AE80 len 00015180 (84 KiB): IRAM[0m
[0;32mI (256) spi_flash: detected chip: generic[0m
[0;32mI (258) spi_flash: flash io: dio[0m
[0;33mW (261) spi_flash: Detected size(4096k) larger than the size in the binary image header(2048k). Using the size in the binary image header.[0m
[0;32mI (274) main_task: Started on CPU0[0m
[0;32mI (284) main_task: Calling app_main()[0m
[0;32mI (284) LDR_PLOTTER: === LDR Serial Plotter Mode ===[0m
[0;32mI (284) LDR_PLOTTER: LDR Serial Plotter Ready[0m
[0;32mI (284) LDR_PLOTTER: Format: ADC,Voltage,LightLevel,Status[0m
[0;32mI (284) LDR_PLOTTER: =========================================[0m
2693,2.33,65.8,2
2712,2.34,66.2,2
2710,2.34,66.2,2
2707,2.34,66.1,2
2707,2.34,66.1,2
2707,2.34,66.1,2
2705,2.34,66.1,2
2707,2.34,66.1,2
2711,2.34,66.2,2
2708,2.34,66.1,2
2709,2.34,66.2,2
2709,2.34,66.2,2
2709,2.34,66.2,2
2710,2.34,66.2,2
2710,2.34,66.2,2
2709,2.34,66.2,2
2710,2.34,66.2,2
2709,2.34,66.2,2
2711,2.34,66.2,2
2710,2.34,66.2,2
2712,2.34,66.2,2
2710,2.34,66.2,2
2712,2.34,66.2,2
2713,2.34,66.3,2
2716,2.34,66.3,2
2715,2.34,66.3,2
2717,2.35,66.3,2
2717,2.35,66.3,2
2718,2.35,66.4,2
2718,2.35,66.4,2
2717,2.35,66.3,2
2720,2.35,66.4,2
2719,2.35,66.4,2
2721,2.35,66.4,2
2719,2.35,66.4,2
2717,2.35,66.3,2
2718,2.35,66.4,2
2717,2.35,66.3,2
2716,2.34,66.3,2
2715,2.34,66.3,2
2715,2.34,66.3,2
2715,2.34,66.3,2
2716,2.34,66.3,2
2723,2.35,66.5,2
2724,2.35,66.5,2
2724,2.35,66.5,2
2723,2.35,66.5,2
2722,2.35,66.5,2
2720,2.35,66.4,2
2722,2.35,66.5,2
2720,2.35,66.4,2
2719,2.35,66.4,2
2719,2.35,66.4,2
2719,2.35,66.4,2
2719,2.35,66.4,2
2719,2.35,66.4,2
2721,2.35,66.4,2
2721,2.35,66.4,2
720,2.35,66.4,2
2714,2.34,66.3,2
2712,2.34,66.2,2
2711,2.34,66.2,2
2711,2.34,66.2,2
2711,2.34,66.2,2
2712,2.34,66.2,2
2710,2.34,66.2,2
2711,2.34,66.2,2
2712,2.34,66.2,2
2712,2.34,66.2,2
2714,2.34,66.3,2
2712,2.34,66.2,2
2713,2.34,66.3,2
2713,2.34,66.3,2
2711,2.34,66.2,2
2713,2.34,66.3,2
2712,2.34,66.2,2
2712,2.34,66.2,2
2711,2.34,66.2,2
2712,2.34,66.2,2
2711,2.34,66.2,2
2712,2.34,66.2,2
2713,2.34,66.3,2
2712,2.34,66.2,2
2712,2.34,66.2,2
2712,2.34,66.2,2
2711,2.34,66.2,2
2711,2.34,66.2,2
2710,2.34,66.2,2
2710,2.34,66.2,2
2711,2.34,66.2,2
2717,2.35,66.3,2
2719,2.35,66.4,2
2719,2.35,66.4,2
2720,2.35,66.4,2
27.35,66.4,2
2721,2.35,66.4,2
2718,2.35,66.4,2
2712,2.34,66.2,2
2712,2.34,66.2,2
2711,2.34,66.2,2
2711,2.34,66.2,2
2711,2.34,66.2,2
2710,2.34,66.2,2
2712,2.34,66.2,2
2713,2.34,66.3,2
2711,2.34,66.2,2
2711,2.34,66.2,2
2714,2.34,66.3,2
2713,2.34,66.3,2
2711,2.34,66.2,2
2713,2.34,66.3,2
2712,2.34,66.2,2
2712,2.34,66.2,2
2712,2.34,66.2,2
2712,2.34,66.2,2
2712,2.34,66.2,2
2712,2.34,66.2,2
2710,2.34,66.2,2
2712,2.34,66.2,2
2711,2.34,66.2,2
2712,2.34,66.2,2
2710,2.34,66.2,2
2713,2.34,66.3,2
2710,2.34,66.2,2
2711,2.34,66.2,2
2711,2.34,66.2,2
2711,2.34,66.2,2
2710,2.34,66.2,2
2711,2.34,66.2,2
2712,2.34,66.2,2
2712,2.34,66.2,2
2709,2.34,66.2,2
2712,2.34,66.2,2
2711,2.34,66.2,2
2711,2.34,66.2,2
2709,2.34,66.2,2
2709,2.34,66.2,2
2710,2.34,66.2,2
2712,2.34,66.2,2
2711,2.34,66.2,2
2710,2.34,66.2,2
2711,2.34,66.2,2
2709,2.34,66.2,2
2711,2.34,66.2,2
2710,2.34,66.2,2
2712,2.34,66.2,2
2713,2.34,66.3,2
2711,2.34,66.2,2
2710,2.34,66.2,2
2712,2.34,66.2,2
2714,2.34,66.3,2
2715,2.34,66.3,2
2713,2.34,66.3,2
2713,2.34,66.3,2
2711,2.34,66.2,2
2712,2.34,66.2,2
2711,2.34,66.2,2
2710,2.34,66.2,2
2710,2.34,66.2,2
2711,2.34,66.2,2
2709,2.34,66.2,2
2709,2.34,66.2,2
2709,2.34,66.2,2
2709,2.34,66.2,2
2713,2.34,66.3,2
2719,2.35,66.4,2
2722,2.35,66.5,2
2721,2.35,66.4,2
2720,2.35,66.4,2
2716,2.34,66.3,2
2713,2.34,66.3,2
2712,2.34,66.2,2
2720,2.35,66.4,2
2721,2.35,66.4,2
2720,2.35,66.4,2
2719,2.35,66.4,2
2721,2.35,66.4,2
2721,2.35,66.4,2
2719,2.35,66.4,2
2713,2.34,66.3,2
2711,2.34,66.2,2
2711,2.34,66.2,2
2711,2.34,66.2,2
2710,2.34,66.2,2
2712,2.34,66.2,2
2712,2.34,66.2,2
2710,2.34,66.2,2
2712,2.34,66.2,2
2711,2.34,66.2,2
2710,2.34,66.2,2
2711,2.34,66.2,2
2710,2.34,66.2,2
2711,2.34,66.2,2
2712,2.34,66.2,2
2712,2.34,66.2,2
2710,2.34,66.2,2
2711,2.34,66.2,2
2711,2.34,66.2,2
2710,2.34,66.2,2
2712,2.34,66.2,2
2712,2.34,66.2,2
2711,2.34,66.2,2
2712,2.34,66.2,2
2710,2.34,66.2,2
2710,2.34,66.2,2
2712,2.34,66.2,2
2709,2.34,66.2,2
2710,2.34,66.2,2
2710,2.34,66.2,2
2709,2.34,66.2,2
2709,2.34,66.2,2
2710,2.34,66.2,2
2711,2.34,66.2,2
2709,2.34,66.2,2
2709,2.34,66.2,2
2708,2.34,66.1,2
2711,2.34,66.2,2
2709,2.34,66.2,2
2707,2.34,66.1,2
2709,2.34,66.2,2
2710,2.34,66.2,2
2708,2.34,66.1,2
2708,2.34,66.1,2
2709,2.34,66.2,2
2717,2.35,66.3,2
2717,2.35,66.3,2
2717,2.35,66.3,2
2717,2.35,66.3,2
2708,2.34,66.1,2
2709,2.34,66.2,2
2708,2.34,66.1,2
2707,2.34,66.1,2
2705,2.34,66.1,2
2705,2.34,66.1,2
204,2.33,66.0,2
222704,2.33,66.0,2
2704,2.33,66.0,2
2704,2.33,66.0,2
205,2.34,66.1,2
2704,2.33,66.0,2
2703,2.33,66.0,2
2704,2.33,66.0,2
2704,2.33,66.0,2
2704,2.33,66.0,2
2705,2.34,66.1,2
2704,2.33,66.0,2
2704,2.33,66.0,2
2704,2.33,66.0,2
2704,2.33,66.0,2
2704,2.33,66.0,2
2704,2.33,66.0,2
2704,2.33,66.0,2
2704,2.33,66.0,2
2704,2.33,66.0,2
2704,2.33,66.0,2
2704,2.33,66.0,2
2704,2.33,66.0,2
2704,2.33,66.0,2
2705,2.34,66.1,2
2705,2.34,66.1,2
2705,2.34,66.1,2
2705,2.34,66.1,2
2705,2.34,66.1,2
2706,2.34,66.1,2
2704,2.33,66.0,2
2706,2.34,66.1,2
2706,2.34,66.1,2
2707,2.34,66.1,2
2708,2.34,66.1,2
2709,2.34,66.2,2
2709,2.34,66.2,2
2708,2.34,66.1,2
2707,2.34,66.1,2
2706,2.34,66.1,2
2706,2.34,66.1,2
2704,2.33,66.0,2
2704,2.33,66.0,2
2705,2.34,66.1,2
2705,2.34,66.1,2
2706,2.34,66.1,2
2704,2.33,66.0,2
2705,2.34,66.1,2
2706,2.34,66.1,2
2705,2.34,66.1,2
2706,2.34,66.1,2
2706,2.34,66.1,2
2707,2.34,66.1,2
2707,2.34,66.1,2
2706,2.34,66.1,2
2708,2.34,66.1,2
2716,2.34,66.3,2
2713,2.34,66.3,2
2714,2.34,66.3,2
2713,2.34,66.3,2
2714,2.34,66.3,2
2715,2.34,66.3,2
2715,2.34,66.3,2
2714,2.34,66.3,2
2708,2.34,66.1,2
2707,2.34,66.1,2
2708,2.34,66.1,2
2709,2.34,66.2,2
2707,2.34,66.1,2
2709,2.34,66.2,2
2707,2.34,66.1,2
2709,2.34,66.2,2
2709,2.34,66.2,2
2709,2.34,66.2,2
2709,2.34,66.2,2
2707,2.34,66.1,2
2708,2.34,66.1,2
2707,2.34,66.1,2
2708,2.34,66.1,2
2707,2.34,66.1,2
2708,2.34,66.1,2
2708,2.34,66.1,2
2708,2.34,66.1,2
2708,2.34,66.1,2
2708,2.34,66.1,2
2708,2.34,66.1,2
2708,2.34,66.1,2
2709,2.34,66.2,2
2708,2.34,66.1,2
2707,2.34,66.1,2
2708,2.34,66.1,2
2710,2.34,66.2,2
2708,2.34,66.1,2
2709,2.34,66.2,2
2710,2.34,66.2,2
2711,2.34,66.2,2
2710,2.34,66.2,2
2707,2.34,66.1,2
274,66.1,2
2708,2.34,66.1,2
2709,2.34,66.2,2
2710,2.34,66.2,2
2707,2.34,66.1,2
2708,2.34,66.1,2
2707,2.34,66.1,2
2708,2.34,66.1,2
2710,2.34,66.2,2
2708,2.34,66.1,2
2708,2.34,66.1,2
2709,2.34,66.2,2
2706,2.34,6,2
2706,2.34,66.1,2
2707,2.34,66.1,2
2709,2.34,66.2,2
2708,2.34,66.1,2
2709,2.34,66.2,2
2709,2.34,66.2,2
2708,2.34,66.1,2
2708,2.34,66.1,2
2709,2.34,66.2,2
2708,2.34,66.1,2
2708,2.34,66.1,2
2708,2.34,66.1,2
2711,2.34,66.2,2
2709,2.34,66.2,2
2709,2.34,66.2,2
2708,2.34,66.1,2
2708,2.34,1,2
2710,2.34,66.2,2
2709,2.34,
2710,2.34,66.2,2
2709,2.34,66.2,2
2709,2.34,66.2,2
2709,2.34,66.2,2
2709,2.34,66.2,2
2709,2.34,66.2,2
2709,2.34,66.2,2
2709,2.34,66.2,2
2710,2.34,66.2,2
2707,2.34,66.1,2
2707,2.34,66.1,2
2709,2.34,66.2,2
2708,2.34,66.1,2
2708,2.34,66.1,2
2708,2.34,66.1,2
2708,2.34,66.1,2
2709,2.34,66.2,2
2712,2.34,66.2,2
2708,2.34,66.1,2
2707,2.34,66.1,2
2707,2.34,66.1,2
2706,2.34,66.1,2
2706,2.34,66.1,2
2707,2.34,66.1,2
2706,2.34,66.1,2
2705,2.34,66.1,2
2705,2.34,66.1,2
2704,2.33,66.0,2
2704,2.33,66.0,2
2705,2.34,66.1,2
2705,2.34,66.1,2
2707,2.34,66.1,2
2705,2.34,66.1,2
2706,2.34,66.1,2
2704,2.33,66.0,2
2705,2.34,66.1,2
2706,2.34,66.1,2
2708,2.34,66.1,2
2709,2.34,66.2,2
2711,2.34,66.2,2
2711,2.34,66.2,2
