Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 27 08:27:20 2024
| Host         : VietAn running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_loopback_timing_summary_routed.rpt -rpx uart_loopback_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_loopback
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.434        0.000                      0                  172        0.175        0.000                      0                  172        9.500        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            16.434        0.000                      0                  172        0.175        0.000                      0                  172        9.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.434ns  (required time - arrival time)
  Source:                 wait_cnt_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.840ns (25.166%)  route 2.498ns (74.834%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 24.343 - 20.000 ) 
    Source Clock Delay      (SCD):    4.609ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.408     4.609    sys_clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  wait_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.398     5.007 r  wait_cnt_reg[28]/Q
                         net (fo=2, routed)           0.925     5.932    wait_cnt[28]
    SLICE_X2Y78          LUT6 (Prop_lut6_I3_O)        0.232     6.164 r  state[1]_i_10/O
                         net (fo=2, routed)           0.796     6.960    UART_RX_INST/wait_cnt_reg[30]
    SLICE_X2Y75          LUT6 (Prop_lut6_I4_O)        0.105     7.065 f  UART_RX_INST/state[1]_i_6/O
                         net (fo=1, routed)           0.318     7.383    UART_RX_INST/state[1]_i_6_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I2_O)        0.105     7.488 r  UART_RX_INST/state[1]_i_1/O
                         net (fo=2, routed)           0.459     7.947    UART_RX_INST_n_10
    SLICE_X1Y75          FDCE                                         r  state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.301    24.343    sys_clk_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  state_reg[0]/C
                         clock pessimism              0.241    24.584    
                         clock uncertainty           -0.035    24.549    
    SLICE_X1Y75          FDCE (Setup_fdce_C_CE)      -0.168    24.381    state_reg[0]
  -------------------------------------------------------------------
                         required time                         24.381    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                 16.434    

Slack (MET) :             16.434ns  (required time - arrival time)
  Source:                 wait_cnt_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.840ns (25.166%)  route 2.498ns (74.834%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 24.343 - 20.000 ) 
    Source Clock Delay      (SCD):    4.609ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.408     4.609    sys_clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  wait_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDCE (Prop_fdce_C_Q)         0.398     5.007 r  wait_cnt_reg[28]/Q
                         net (fo=2, routed)           0.925     5.932    wait_cnt[28]
    SLICE_X2Y78          LUT6 (Prop_lut6_I3_O)        0.232     6.164 r  state[1]_i_10/O
                         net (fo=2, routed)           0.796     6.960    UART_RX_INST/wait_cnt_reg[30]
    SLICE_X2Y75          LUT6 (Prop_lut6_I4_O)        0.105     7.065 f  UART_RX_INST/state[1]_i_6/O
                         net (fo=1, routed)           0.318     7.383    UART_RX_INST/state[1]_i_6_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I2_O)        0.105     7.488 r  UART_RX_INST/state[1]_i_1/O
                         net (fo=2, routed)           0.459     7.947    UART_RX_INST_n_10
    SLICE_X1Y75          FDCE                                         r  state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.301    24.343    sys_clk_IBUF_BUFG
    SLICE_X1Y75          FDCE                                         r  state_reg[1]/C
                         clock pessimism              0.241    24.584    
                         clock uncertainty           -0.035    24.549    
    SLICE_X1Y75          FDCE (Setup_fdce_C_CE)      -0.168    24.381    state_reg[1]
  -------------------------------------------------------------------
                         required time                         24.381    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                 16.434    

Slack (MET) :             16.601ns  (required time - arrival time)
  Source:                 wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wait_cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 2.097ns (61.151%)  route 1.332ns (38.849%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 24.346 - 20.000 ) 
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.410     4.611    sys_clk_IBUF_BUFG
    SLICE_X2Y72          FDCE                                         r  wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.398     5.009 r  wait_cnt_reg[1]/Q
                         net (fo=1, routed)           0.513     5.522    wait_cnt[1]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.672     6.194 r  wait_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.194    wait_cnt_reg[4]_i_2_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.292 r  wait_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.292    wait_cnt_reg[8]_i_2_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.390 r  wait_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.008     6.398    wait_cnt_reg[12]_i_2_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.496 r  wait_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.496    wait_cnt_reg[16]_i_2_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.594 r  wait_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.594    wait_cnt_reg[20]_i_2_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.692 r  wait_cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.692    wait_cnt_reg[24]_i_2_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.790 r  wait_cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.790    wait_cnt_reg[28]_i_2_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.970 r  wait_cnt_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.811     7.781    wait_cnt0[29]
    SLICE_X2Y77          LUT2 (Prop_lut2_I1_O)        0.259     8.040 r  wait_cnt[29]_i_1/O
                         net (fo=1, routed)           0.000     8.040    wait_cnt[29]_i_1_n_0
    SLICE_X2Y77          FDCE                                         r  wait_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.304    24.346    sys_clk_IBUF_BUFG
    SLICE_X2Y77          FDCE                                         r  wait_cnt_reg[29]/C
                         clock pessimism              0.225    24.571    
                         clock uncertainty           -0.035    24.536    
    SLICE_X2Y77          FDCE (Setup_fdce_C_D)        0.106    24.642    wait_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         24.642    
                         arrival time                          -8.040    
  -------------------------------------------------------------------
                         slack                                 16.601    

Slack (MET) :             16.630ns  (required time - arrival time)
  Source:                 wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wait_cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 2.087ns (61.411%)  route 1.311ns (38.589%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.344ns = ( 24.344 - 20.000 ) 
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.410     4.611    sys_clk_IBUF_BUFG
    SLICE_X2Y72          FDCE                                         r  wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.398     5.009 r  wait_cnt_reg[1]/Q
                         net (fo=1, routed)           0.513     5.522    wait_cnt[1]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.672     6.194 r  wait_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.194    wait_cnt_reg[4]_i_2_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.292 r  wait_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.292    wait_cnt_reg[8]_i_2_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.390 r  wait_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.008     6.398    wait_cnt_reg[12]_i_2_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.496 r  wait_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.496    wait_cnt_reg[16]_i_2_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.594 r  wait_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.594    wait_cnt_reg[20]_i_2_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.692 r  wait_cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.692    wait_cnt_reg[24]_i_2_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.952 r  wait_cnt_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.790     7.742    wait_cnt0[28]
    SLICE_X2Y76          LUT2 (Prop_lut2_I1_O)        0.267     8.009 r  wait_cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     8.009    wait_cnt[28]_i_1_n_0
    SLICE_X2Y76          FDCE                                         r  wait_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.302    24.344    sys_clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  wait_cnt_reg[28]/C
                         clock pessimism              0.225    24.569    
                         clock uncertainty           -0.035    24.534    
    SLICE_X2Y76          FDCE (Setup_fdce_C_D)        0.106    24.640    wait_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         24.640    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                 16.630    

Slack (MET) :             16.660ns  (required time - arrival time)
  Source:                 wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wait_cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 2.186ns (64.861%)  route 1.184ns (35.139%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 24.346 - 20.000 ) 
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.410     4.611    sys_clk_IBUF_BUFG
    SLICE_X2Y72          FDCE                                         r  wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.398     5.009 r  wait_cnt_reg[1]/Q
                         net (fo=1, routed)           0.513     5.522    wait_cnt[1]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.672     6.194 r  wait_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.194    wait_cnt_reg[4]_i_2_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.292 r  wait_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.292    wait_cnt_reg[8]_i_2_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.390 r  wait_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.008     6.398    wait_cnt_reg[12]_i_2_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.496 r  wait_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.496    wait_cnt_reg[16]_i_2_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.594 r  wait_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.594    wait_cnt_reg[20]_i_2_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.692 r  wait_cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.692    wait_cnt_reg[24]_i_2_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.790 r  wait_cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.790    wait_cnt_reg[28]_i_2_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.055 r  wait_cnt_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.663     7.718    wait_cnt0[30]
    SLICE_X2Y78          LUT2 (Prop_lut2_I1_O)        0.263     7.981 r  wait_cnt[30]_i_1/O
                         net (fo=1, routed)           0.000     7.981    wait_cnt[30]_i_1_n_0
    SLICE_X2Y78          FDCE                                         r  wait_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.304    24.346    sys_clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  wait_cnt_reg[30]/C
                         clock pessimism              0.225    24.571    
                         clock uncertainty           -0.035    24.536    
    SLICE_X2Y78          FDCE (Setup_fdce_C_D)        0.106    24.642    wait_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         24.642    
                         arrival time                          -7.981    
  -------------------------------------------------------------------
                         slack                                 16.660    

Slack (MET) :             16.715ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_Clock_Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.748ns (22.973%)  route 2.508ns (77.027%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.345ns = ( 24.345 - 20.000 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.409     4.610    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.433     5.043 f  UART_RX_INST/r_Clock_Count_reg[4]/Q
                         net (fo=7, routed)           0.732     5.775    UART_RX_INST/r_Clock_Count_reg_n_0_[4]
    SLICE_X7Y77          LUT6 (Prop_lut6_I2_O)        0.105     5.880 f  UART_RX_INST/FSM_onehot_r_SM_Main[4]_i_3/O
                         net (fo=3, routed)           0.806     6.686    UART_RX_INST/FSM_onehot_r_SM_Main[4]_i_3_n_0
    SLICE_X7Y74          LUT3 (Prop_lut3_I0_O)        0.105     6.791 f  UART_RX_INST/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=20, routed)          0.970     7.761    UART_RX_INST/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I4_O)        0.105     7.866 r  UART_RX_INST/r_Clock_Count[6]_i_1/O
                         net (fo=1, routed)           0.000     7.866    UART_RX_INST/r_Clock_Count[6]_i_1_n_0
    SLICE_X5Y77          FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.303    24.345    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[6]/C
                         clock pessimism              0.241    24.586    
                         clock uncertainty           -0.035    24.551    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)        0.030    24.581    UART_RX_INST/r_Clock_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         24.581    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                 16.715    

Slack (MET) :             16.721ns  (required time - arrival time)
  Source:                 wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wait_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 2.125ns (64.200%)  route 1.185ns (35.800%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 24.346 - 20.000 ) 
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.410     4.611    sys_clk_IBUF_BUFG
    SLICE_X2Y72          FDCE                                         r  wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.398     5.009 r  wait_cnt_reg[1]/Q
                         net (fo=1, routed)           0.513     5.522    wait_cnt[1]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.672     6.194 r  wait_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.194    wait_cnt_reg[4]_i_2_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.292 r  wait_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.292    wait_cnt_reg[8]_i_2_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.390 r  wait_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.008     6.398    wait_cnt_reg[12]_i_2_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.496 r  wait_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.496    wait_cnt_reg[16]_i_2_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.594 r  wait_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.594    wait_cnt_reg[20]_i_2_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.692 r  wait_cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.692    wait_cnt_reg[24]_i_2_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.790 r  wait_cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.790    wait_cnt_reg[28]_i_2_n_0
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.990 r  wait_cnt_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.664     7.654    wait_cnt0[31]
    SLICE_X2Y78          LUT2 (Prop_lut2_I1_O)        0.267     7.921 r  wait_cnt[31]_i_2/O
                         net (fo=1, routed)           0.000     7.921    wait_cnt[31]_i_2_n_0
    SLICE_X2Y78          FDCE                                         r  wait_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.304    24.346    sys_clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  wait_cnt_reg[31]/C
                         clock pessimism              0.225    24.571    
                         clock uncertainty           -0.035    24.536    
    SLICE_X2Y78          FDCE (Setup_fdce_C_D)        0.106    24.642    wait_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         24.642    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                 16.721    

Slack (MET) :             16.758ns  (required time - arrival time)
  Source:                 wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wait_cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 2.088ns (63.809%)  route 1.184ns (36.191%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 24.346 - 20.000 ) 
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.410     4.611    sys_clk_IBUF_BUFG
    SLICE_X2Y72          FDCE                                         r  wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.398     5.009 r  wait_cnt_reg[1]/Q
                         net (fo=1, routed)           0.513     5.522    wait_cnt[1]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.672     6.194 r  wait_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.194    wait_cnt_reg[4]_i_2_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.292 r  wait_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.292    wait_cnt_reg[8]_i_2_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.390 r  wait_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.008     6.398    wait_cnt_reg[12]_i_2_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.496 r  wait_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.496    wait_cnt_reg[16]_i_2_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.594 r  wait_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.594    wait_cnt_reg[20]_i_2_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.692 r  wait_cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.692    wait_cnt_reg[24]_i_2_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.957 r  wait_cnt_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.663     7.620    wait_cnt0[26]
    SLICE_X2Y77          LUT2 (Prop_lut2_I1_O)        0.263     7.883 r  wait_cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     7.883    wait_cnt[26]_i_1_n_0
    SLICE_X2Y77          FDCE                                         r  wait_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.304    24.346    sys_clk_IBUF_BUFG
    SLICE_X2Y77          FDCE                                         r  wait_cnt_reg[26]/C
                         clock pessimism              0.225    24.571    
                         clock uncertainty           -0.035    24.536    
    SLICE_X2Y77          FDCE (Setup_fdce_C_D)        0.106    24.642    wait_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         24.642    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                 16.758    

Slack (MET) :             16.789ns  (required time - arrival time)
  Source:                 wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wait_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 1.998ns (61.676%)  route 1.242ns (38.324%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.344ns = ( 24.344 - 20.000 ) 
    Source Clock Delay      (SCD):    4.611ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.410     4.611    sys_clk_IBUF_BUFG
    SLICE_X2Y72          FDCE                                         r  wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDCE (Prop_fdce_C_Q)         0.398     5.009 r  wait_cnt_reg[1]/Q
                         net (fo=1, routed)           0.513     5.522    wait_cnt[1]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.672     6.194 r  wait_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.194    wait_cnt_reg[4]_i_2_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.292 r  wait_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.292    wait_cnt_reg[8]_i_2_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.390 r  wait_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.008     6.398    wait_cnt_reg[12]_i_2_n_0
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.496 r  wait_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.496    wait_cnt_reg[16]_i_2_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.594 r  wait_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.594    wait_cnt_reg[20]_i_2_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.859 r  wait_cnt_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.720     7.579    wait_cnt0[22]
    SLICE_X2Y76          LUT2 (Prop_lut2_I1_O)        0.271     7.850 r  wait_cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     7.850    wait_cnt[22]_i_1_n_0
    SLICE_X2Y76          FDCE                                         r  wait_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.302    24.344    sys_clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  wait_cnt_reg[22]/C
                         clock pessimism              0.225    24.569    
                         clock uncertainty           -0.035    24.534    
    SLICE_X2Y76          FDCE (Setup_fdce_C_D)        0.106    24.640    wait_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         24.640    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                 16.789    

Slack (MET) :             16.821ns  (required time - arrival time)
  Source:                 UART_RX_INST/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_RX_INST/r_Clock_Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.748ns (23.438%)  route 2.443ns (76.562%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 24.343 - 20.000 ) 
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.693     3.120    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.201 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.409     4.610    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.433     5.043 f  UART_RX_INST/r_Clock_Count_reg[4]/Q
                         net (fo=7, routed)           0.732     5.775    UART_RX_INST/r_Clock_Count_reg_n_0_[4]
    SLICE_X7Y77          LUT6 (Prop_lut6_I2_O)        0.105     5.880 f  UART_RX_INST/FSM_onehot_r_SM_Main[4]_i_3/O
                         net (fo=3, routed)           0.806     6.686    UART_RX_INST/FSM_onehot_r_SM_Main[4]_i_3_n_0
    SLICE_X7Y74          LUT3 (Prop_lut3_I0_O)        0.105     6.791 f  UART_RX_INST/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=20, routed)          0.906     7.696    UART_RX_INST/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I3_O)        0.105     7.801 r  UART_RX_INST/r_Clock_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     7.801    UART_RX_INST/r_Clock_Count[0]_i_1_n_0
    SLICE_X6Y76          FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.361    21.361 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.604    22.965    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.301    24.343    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  UART_RX_INST/r_Clock_Count_reg[0]/C
                         clock pessimism              0.241    24.584    
                         clock uncertainty           -0.035    24.549    
    SLICE_X6Y76          FDRE (Setup_fdre_C_D)        0.074    24.623    UART_RX_INST/r_Clock_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         24.623    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                 16.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_TX_INST/o_Tx_Serial_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.387%)  route 0.094ns (33.613%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.579     1.502    UART_TX_INST/sys_clk_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  UART_TX_INST/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=10, routed)          0.094     1.738    UART_TX_INST/r_SM_Main[0]
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.045     1.783 r  UART_TX_INST//i_/O
                         net (fo=1, routed)           0.000     1.783    UART_TX_INST//i__n_0
    SLICE_X5Y73          FDRE                                         r  UART_TX_INST/o_Tx_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.846     2.016    UART_TX_INST/sys_clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  UART_TX_INST/o_Tx_Serial_reg/C
                         clock pessimism             -0.500     1.515    
    SLICE_X5Y73          FDRE (Hold_fdre_C_D)         0.092     1.607    UART_TX_INST/o_Tx_Serial_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 tx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_TX_INST/r_Tx_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.254%)  route 0.099ns (37.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.581     1.504    sys_clk_IBUF_BUFG
    SLICE_X6Y72          FDCE                                         r  tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDCE (Prop_fdce_C_Q)         0.164     1.668 r  tx_data_reg[2]/Q
                         net (fo=1, routed)           0.099     1.768    UART_TX_INST/tx_data_reg[7][2]
    SLICE_X5Y72          FDRE                                         r  UART_TX_INST/r_Tx_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.849     2.018    UART_TX_INST/sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  UART_TX_INST/r_Tx_Data_reg[2]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.070     1.587    UART_TX_INST/r_Tx_Data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_Rx_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.135%)  route 0.104ns (35.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.579     1.502    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  UART_RX_INST/r_Rx_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  UART_RX_INST/r_Rx_Byte_reg[6]/Q
                         net (fo=2, routed)           0.104     1.747    UART_RX_INST/r_Rx_Byte_reg_n_0_[6]
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.045     1.792 r  UART_RX_INST/tx_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.792    UART_RX_INST_n_3
    SLICE_X7Y73          FDCE                                         r  tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.846     2.016    sys_clk_IBUF_BUFG
    SLICE_X7Y73          FDCE                                         r  tx_data_reg[6]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X7Y73          FDCE (Hold_fdce_C_D)         0.092     1.607    tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 UART_TX_INST/r_Tx_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_Tx_DV_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.763%)  route 0.160ns (46.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.578     1.501    UART_TX_INST/sys_clk_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  UART_TX_INST/r_Tx_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.141     1.642 f  UART_TX_INST/r_Tx_Active_reg/Q
                         net (fo=2, routed)           0.160     1.802    UART_TX_INST/o_Tx_Active
    SLICE_X2Y74          LUT4 (Prop_lut4_I3_O)        0.045     1.847 r  UART_TX_INST/i_Tx_DV_i_1/O
                         net (fo=1, routed)           0.000     1.847    UART_TX_INST_n_1
    SLICE_X2Y74          FDCE                                         r  i_Tx_DV_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.847     2.017    sys_clk_IBUF_BUFG
    SLICE_X2Y74          FDCE                                         r  i_Tx_DV_reg/C
                         clock pessimism             -0.479     1.537    
    SLICE_X2Y74          FDCE (Hold_fdce_C_D)         0.120     1.657    i_Tx_DV_reg
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_Rx_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.108%)  route 0.117ns (35.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.579     1.502    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  UART_RX_INST/r_Rx_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  UART_RX_INST/r_Rx_Byte_reg[0]/Q
                         net (fo=2, routed)           0.117     1.783    UART_RX_INST/r_Rx_Byte_reg_n_0_[0]
    SLICE_X6Y72          LUT6 (Prop_lut6_I0_O)        0.045     1.828 r  UART_RX_INST/tx_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    UART_RX_INST_n_9
    SLICE_X6Y72          FDCE                                         r  tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.849     2.018    sys_clk_IBUF_BUFG
    SLICE_X6Y72          FDCE                                         r  tx_data_reg[0]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X6Y72          FDCE (Hold_fdce_C_D)         0.121     1.638    tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 UART_RX_INST/r_Rx_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.587%)  route 0.116ns (38.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.578     1.501    UART_RX_INST/sys_clk_IBUF_BUFG
    SLICE_X7Y74          FDRE                                         r  UART_RX_INST/r_Rx_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  UART_RX_INST/r_Rx_Byte_reg[5]/Q
                         net (fo=2, routed)           0.116     1.758    UART_RX_INST/r_Rx_Byte_reg_n_0_[5]
    SLICE_X7Y73          LUT6 (Prop_lut6_I0_O)        0.045     1.803 r  UART_RX_INST/tx_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.803    UART_RX_INST_n_4
    SLICE_X7Y73          FDCE                                         r  tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.846     2.016    sys_clk_IBUF_BUFG
    SLICE_X7Y73          FDCE                                         r  tx_data_reg[5]/C
                         clock pessimism             -0.500     1.515    
    SLICE_X7Y73          FDCE (Hold_fdce_C_D)         0.092     1.607    tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 UART_TX_INST/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_TX_INST/r_Clock_Count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.189ns (59.657%)  route 0.128ns (40.343%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.581     1.504    UART_TX_INST/sys_clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  UART_TX_INST/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  UART_TX_INST/r_Clock_Count_reg[4]/Q
                         net (fo=6, routed)           0.128     1.773    UART_TX_INST/r_Clock_Count[4]
    SLICE_X1Y73          LUT5 (Prop_lut5_I2_O)        0.048     1.821 r  UART_TX_INST/r_Clock_Count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.821    UART_TX_INST/r_Clock_Count[6]_i_1__0_n_0
    SLICE_X1Y73          FDRE                                         r  UART_TX_INST/r_Clock_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.848     2.018    UART_TX_INST/sys_clk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  UART_TX_INST/r_Clock_Count_reg[6]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X1Y73          FDRE (Hold_fdre_C_D)         0.107     1.624    UART_TX_INST/r_Clock_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 tx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_TX_INST/r_Tx_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.673%)  route 0.094ns (36.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.581     1.504    sys_clk_IBUF_BUFG
    SLICE_X6Y72          FDCE                                         r  tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDCE (Prop_fdce_C_Q)         0.164     1.668 r  tx_data_reg[0]/Q
                         net (fo=1, routed)           0.094     1.762    UART_TX_INST/tx_data_reg[7][0]
    SLICE_X5Y72          FDRE                                         r  UART_TX_INST/r_Tx_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.849     2.018    UART_TX_INST/sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  UART_TX_INST/r_Tx_Data_reg[0]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.046     1.563    UART_TX_INST/r_Tx_Data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 UART_TX_INST/r_Clock_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_TX_INST/r_Clock_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.227ns (78.106%)  route 0.064ns (21.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.581     1.504    UART_TX_INST/sys_clk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  UART_TX_INST/r_Clock_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.128     1.632 r  UART_TX_INST/r_Clock_Count_reg[6]/Q
                         net (fo=4, routed)           0.064     1.696    UART_TX_INST/r_Clock_Count[6]
    SLICE_X1Y73          LUT6 (Prop_lut6_I3_O)        0.099     1.795 r  UART_TX_INST/r_Clock_Count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.795    UART_TX_INST/r_Clock_Count[7]_i_1__0_n_0
    SLICE_X1Y73          FDRE                                         r  UART_TX_INST/r_Clock_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.848     2.018    UART_TX_INST/sys_clk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  UART_TX_INST/r_Clock_Count_reg[7]/C
                         clock pessimism             -0.513     1.504    
    SLICE_X1Y73          FDRE (Hold_fdre_C_D)         0.092     1.596    UART_TX_INST/r_Clock_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 tx_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            UART_TX_INST/r_Tx_Data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.860%)  route 0.154ns (52.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.579     1.502    sys_clk_IBUF_BUFG
    SLICE_X7Y73          FDCE                                         r  tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDCE (Prop_fdce_C_Q)         0.141     1.643 r  tx_data_reg[6]/Q
                         net (fo=1, routed)           0.154     1.797    UART_TX_INST/tx_data_reg[7][6]
    SLICE_X5Y72          FDRE                                         r  UART_TX_INST/r_Tx_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.849     2.018    UART_TX_INST/sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  UART_TX_INST/r_Tx_Data_reg[6]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.075     1.592    UART_TX_INST/r_Tx_Data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y75    UART_RX_INST/FSM_onehot_r_SM_Main_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X5Y75    UART_RX_INST/FSM_onehot_r_SM_Main_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y75    UART_RX_INST/FSM_onehot_r_SM_Main_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y74    UART_RX_INST/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y74    UART_RX_INST/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y76    UART_RX_INST/r_Clock_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y76    UART_RX_INST/r_Clock_Count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y76    UART_RX_INST/r_Clock_Count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y77    UART_RX_INST/r_Clock_Count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X3Y78    UART_RX_INST/r_Rx_Data_R_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y72    wait_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y78    wait_cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y77    wait_cnt_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y77    wait_cnt_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y72    wait_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y78    wait_cnt_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y78    wait_cnt_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y77    wait_cnt_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y77    wait_cnt_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y75    UART_RX_INST/FSM_onehot_r_SM_Main_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y75    UART_RX_INST/FSM_onehot_r_SM_Main_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y75    UART_RX_INST/FSM_onehot_r_SM_Main_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y74    UART_RX_INST/r_Bit_Index_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y74    UART_RX_INST/r_Bit_Index_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y76    UART_RX_INST/r_Clock_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y76    UART_RX_INST/r_Clock_Count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y76    UART_RX_INST/r_Clock_Count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y76    UART_RX_INST/r_Clock_Count_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X5Y76    UART_RX_INST/r_Clock_Count_reg[8]/C



