-- ==============================================================
-- Generated by Vitis HLS v2024.1.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Infeasi_Res_S2_projNeg28 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    primalInfeasConstr_SVfifo_i_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    primalInfeasConstr_SVfifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    primalInfeasConstr_SVfifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    primalInfeasConstr_SVfifo_i_empty_n : IN STD_LOGIC;
    primalInfeasConstr_SVfifo_i_read : OUT STD_LOGIC;
    primalInfeasBound_fifo_i_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    primalInfeasBound_fifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    primalInfeasBound_fifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    primalInfeasBound_fifo_i_full_n : IN STD_LOGIC;
    primalInfeasBound_fifo_i_write : OUT STD_LOGIC;
    problem_nEqs : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of Infeasi_Res_S2_projNeg28 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_1BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111111";
    constant ap_const_lv32_1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_74 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110100";
    constant ap_const_lv32_7E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111110";
    constant ap_const_lv32_73 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv32_B4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110100";
    constant ap_const_lv32_BE : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111110";
    constant ap_const_lv32_B3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110011";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv32_F4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110100";
    constant ap_const_lv32_FE : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111110";
    constant ap_const_lv32_F3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_134 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110100";
    constant ap_const_lv32_13E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111110";
    constant ap_const_lv32_133 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110011";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv32_174 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110100";
    constant ap_const_lv32_17E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111110";
    constant ap_const_lv32_173 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110011";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv32_1B4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110110100";
    constant ap_const_lv32_1BE : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111110";
    constant ap_const_lv32_1B3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110110011";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_1F4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111110100";
    constant ap_const_lv32_1FE : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111110";
    constant ap_const_lv32_1F3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111110011";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln369_fu_239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal primalInfeasConstr_SVfifo_i_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal primalInfeasBound_fifo_i_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln371_fu_253_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln371_reg_1088 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln371_7_reg_1093 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln371_8_reg_1098 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln371_9_reg_1103 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln371_s_reg_1108 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln371_1_reg_1113 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln371_2_reg_1118 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln371_3_reg_1123 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln376_fu_339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln376_reg_1128 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln376_reg_1128_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln377_fu_355_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal trunc_ln377_reg_1133 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln377_fu_359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_reg_1138 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_reg_1138_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln376_1_fu_373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln376_1_reg_1143 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln376_1_reg_1143_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln377_1_reg_1148 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln377_2_fu_399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_2_reg_1153 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_2_reg_1153_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln376_2_fu_413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln376_2_reg_1158 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln376_2_reg_1158_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln377_2_reg_1163 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln377_4_fu_439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_4_reg_1168 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_4_reg_1168_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln376_3_fu_453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln376_3_reg_1173 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln376_3_reg_1173_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln377_3_reg_1178 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln377_6_fu_479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_6_reg_1183 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_6_reg_1183_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln376_4_fu_493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln376_4_reg_1188 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln376_4_reg_1188_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln377_4_reg_1193 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln377_8_fu_519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_8_reg_1198 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_8_reg_1198_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln376_5_fu_533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln376_5_reg_1203 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln376_5_reg_1203_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln377_5_reg_1208 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln377_10_fu_559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_10_reg_1213 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_10_reg_1213_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln376_6_fu_573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln376_6_reg_1218 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln376_6_reg_1218_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln377_6_reg_1223 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln377_12_fu_599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_12_reg_1228 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_12_reg_1228_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln376_7_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln376_7_reg_1233 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln376_7_reg_1233_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln377_7_reg_1238 : STD_LOGIC_VECTOR (51 downto 0);
    signal icmp_ln377_14_fu_639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_14_reg_1243 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_14_reg_1243_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln371_fu_657_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln371_reg_1248 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln371_1_fu_661_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln371_1_reg_1254 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln371_2_fu_665_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln371_2_reg_1260 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln371_3_fu_669_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln371_3_reg_1266 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln371_4_fu_673_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln371_4_reg_1272 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln371_5_fu_677_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln371_5_reg_1278 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln371_6_fu_681_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln371_6_reg_1284 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln371_7_fu_685_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln371_7_reg_1290 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln377_1_fu_689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_1_reg_1296 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_173_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_1301 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_3_fu_702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_3_reg_1306 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_reg_1311 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_5_fu_715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_5_reg_1316 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_reg_1321 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_7_fu_728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_7_reg_1326 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_reg_1331 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_9_fu_741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_9_reg_1336 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_reg_1341 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_11_fu_754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_11_reg_1346 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_1351 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_13_fu_767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_13_reg_1356 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_1361 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_15_fu_780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln377_15_reg_1366 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_reg_1371 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_144 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal i_1_fu_245_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_2 : STD_LOGIC_VECTOR (30 downto 0);
    signal primalInfeasConstr_SVfifo_i_read_local : STD_LOGIC;
    signal or_ln380_i_fu_1049_p9 : STD_LOGIC_VECTOR (511 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal primalInfeasBound_fifo_i_write_local : STD_LOGIC;
    signal tmp_s_fu_173_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_16_fu_178_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_18_fu_183_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_20_fu_188_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_22_fu_193_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_24_fu_198_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_26_fu_203_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_28_fu_208_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln369_fu_235_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_fu_327_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal index_fu_331_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_345_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal index_1_fu_365_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_fu_379_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal index_2_fu_405_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_fu_419_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal index_3_fu_445_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_fu_459_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal index_4_fu_485_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_fu_499_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal index_5_fu_525_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_fu_539_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal index_6_fu_565_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_fu_579_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal index_7_fu_605_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_fu_619_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln377_fu_798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln377_fu_802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln376_fu_793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln377_fu_807_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln377_1_fu_826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln377_1_fu_830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln376_1_fu_821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln377_1_fu_835_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln377_2_fu_854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln377_2_fu_858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln376_2_fu_849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln377_2_fu_863_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln377_3_fu_882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln377_3_fu_886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln376_3_fu_877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln377_3_fu_891_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln377_4_fu_910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln377_4_fu_914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln376_4_fu_905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln377_4_fu_919_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln377_5_fu_938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln377_5_fu_942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln376_5_fu_933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln377_5_fu_947_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln377_6_fu_966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln377_6_fu_970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln376_6_fu_961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln377_6_fu_975_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln377_7_fu_994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln377_7_fu_998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln376_7_fu_989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln377_7_fu_1003_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln376_fu_814_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln376_1_fu_842_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln376_2_fu_870_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln376_3_fu_898_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln376_4_fu_926_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln376_5_fu_954_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln376_6_fu_982_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln376_7_fu_1010_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln380_7_fu_1045_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln380_6_fu_1041_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln380_5_fu_1037_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln380_4_fu_1033_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln380_3_fu_1029_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln380_2_fu_1025_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln380_1_fu_1021_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln380_fu_1017_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_246 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component Infeasi_Res_S2_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    dcmp_64ns_64ns_1_1_no_dsp_1_U311 : component Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_s_fu_173_p0,
        din1 => ap_const_lv64_0,
        opcode => ap_const_lv5_2,
        dout => tmp_s_fu_173_p2);

    dcmp_64ns_64ns_1_1_no_dsp_1_U312 : component Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_16_fu_178_p0,
        din1 => ap_const_lv64_0,
        opcode => ap_const_lv5_2,
        dout => tmp_16_fu_178_p2);

    dcmp_64ns_64ns_1_1_no_dsp_1_U313 : component Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_18_fu_183_p0,
        din1 => ap_const_lv64_0,
        opcode => ap_const_lv5_2,
        dout => tmp_18_fu_183_p2);

    dcmp_64ns_64ns_1_1_no_dsp_1_U314 : component Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_20_fu_188_p0,
        din1 => ap_const_lv64_0,
        opcode => ap_const_lv5_2,
        dout => tmp_20_fu_188_p2);

    dcmp_64ns_64ns_1_1_no_dsp_1_U315 : component Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_22_fu_193_p0,
        din1 => ap_const_lv64_0,
        opcode => ap_const_lv5_2,
        dout => tmp_22_fu_193_p2);

    dcmp_64ns_64ns_1_1_no_dsp_1_U316 : component Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_24_fu_198_p0,
        din1 => ap_const_lv64_0,
        opcode => ap_const_lv5_2,
        dout => tmp_24_fu_198_p2);

    dcmp_64ns_64ns_1_1_no_dsp_1_U317 : component Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_26_fu_203_p0,
        din1 => ap_const_lv64_0,
        opcode => ap_const_lv5_2,
        dout => tmp_26_fu_203_p2);

    dcmp_64ns_64ns_1_1_no_dsp_1_U318 : component Infeasi_Res_S2_dcmp_64ns_64ns_1_1_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        din0 => tmp_28_fu_208_p0,
        din1 => ap_const_lv64_0,
        opcode => ap_const_lv5_2,
        dout => tmp_28_fu_208_p2);

    flow_control_loop_pipe_U : component Infeasi_Res_S2_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    i_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_246)) then
                if ((icmp_ln369_fu_239_p2 = ap_const_lv1_1)) then 
                    i_fu_144 <= i_1_fu_245_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_144 <= ap_const_lv31_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                bitcast_ln371_1_reg_1254 <= bitcast_ln371_1_fu_661_p1;
                bitcast_ln371_2_reg_1260 <= bitcast_ln371_2_fu_665_p1;
                bitcast_ln371_3_reg_1266 <= bitcast_ln371_3_fu_669_p1;
                bitcast_ln371_4_reg_1272 <= bitcast_ln371_4_fu_673_p1;
                bitcast_ln371_5_reg_1278 <= bitcast_ln371_5_fu_677_p1;
                bitcast_ln371_6_reg_1284 <= bitcast_ln371_6_fu_681_p1;
                bitcast_ln371_7_reg_1290 <= bitcast_ln371_7_fu_685_p1;
                bitcast_ln371_reg_1248 <= bitcast_ln371_fu_657_p1;
                icmp_ln376_1_reg_1143 <= icmp_ln376_1_fu_373_p2;
                icmp_ln376_1_reg_1143_pp0_iter1_reg <= icmp_ln376_1_reg_1143;
                icmp_ln376_2_reg_1158 <= icmp_ln376_2_fu_413_p2;
                icmp_ln376_2_reg_1158_pp0_iter1_reg <= icmp_ln376_2_reg_1158;
                icmp_ln376_3_reg_1173 <= icmp_ln376_3_fu_453_p2;
                icmp_ln376_3_reg_1173_pp0_iter1_reg <= icmp_ln376_3_reg_1173;
                icmp_ln376_4_reg_1188 <= icmp_ln376_4_fu_493_p2;
                icmp_ln376_4_reg_1188_pp0_iter1_reg <= icmp_ln376_4_reg_1188;
                icmp_ln376_5_reg_1203 <= icmp_ln376_5_fu_533_p2;
                icmp_ln376_5_reg_1203_pp0_iter1_reg <= icmp_ln376_5_reg_1203;
                icmp_ln376_6_reg_1218 <= icmp_ln376_6_fu_573_p2;
                icmp_ln376_6_reg_1218_pp0_iter1_reg <= icmp_ln376_6_reg_1218;
                icmp_ln376_7_reg_1233 <= icmp_ln376_7_fu_613_p2;
                icmp_ln376_7_reg_1233_pp0_iter1_reg <= icmp_ln376_7_reg_1233;
                icmp_ln376_reg_1128 <= icmp_ln376_fu_339_p2;
                icmp_ln376_reg_1128_pp0_iter1_reg <= icmp_ln376_reg_1128;
                icmp_ln377_10_reg_1213 <= icmp_ln377_10_fu_559_p2;
                icmp_ln377_10_reg_1213_pp0_iter1_reg <= icmp_ln377_10_reg_1213;
                icmp_ln377_11_reg_1346 <= icmp_ln377_11_fu_754_p2;
                icmp_ln377_12_reg_1228 <= icmp_ln377_12_fu_599_p2;
                icmp_ln377_12_reg_1228_pp0_iter1_reg <= icmp_ln377_12_reg_1228;
                icmp_ln377_13_reg_1356 <= icmp_ln377_13_fu_767_p2;
                icmp_ln377_14_reg_1243 <= icmp_ln377_14_fu_639_p2;
                icmp_ln377_14_reg_1243_pp0_iter1_reg <= icmp_ln377_14_reg_1243;
                icmp_ln377_15_reg_1366 <= icmp_ln377_15_fu_780_p2;
                icmp_ln377_1_reg_1296 <= icmp_ln377_1_fu_689_p2;
                icmp_ln377_2_reg_1153 <= icmp_ln377_2_fu_399_p2;
                icmp_ln377_2_reg_1153_pp0_iter1_reg <= icmp_ln377_2_reg_1153;
                icmp_ln377_3_reg_1306 <= icmp_ln377_3_fu_702_p2;
                icmp_ln377_4_reg_1168 <= icmp_ln377_4_fu_439_p2;
                icmp_ln377_4_reg_1168_pp0_iter1_reg <= icmp_ln377_4_reg_1168;
                icmp_ln377_5_reg_1316 <= icmp_ln377_5_fu_715_p2;
                icmp_ln377_6_reg_1183 <= icmp_ln377_6_fu_479_p2;
                icmp_ln377_6_reg_1183_pp0_iter1_reg <= icmp_ln377_6_reg_1183;
                icmp_ln377_7_reg_1326 <= icmp_ln377_7_fu_728_p2;
                icmp_ln377_8_reg_1198 <= icmp_ln377_8_fu_519_p2;
                icmp_ln377_8_reg_1198_pp0_iter1_reg <= icmp_ln377_8_reg_1198;
                icmp_ln377_9_reg_1336 <= icmp_ln377_9_fu_741_p2;
                icmp_ln377_reg_1138 <= icmp_ln377_fu_359_p2;
                icmp_ln377_reg_1138_pp0_iter1_reg <= icmp_ln377_reg_1138;
                tmp_16_reg_1311 <= tmp_16_fu_178_p2;
                tmp_18_reg_1321 <= tmp_18_fu_183_p2;
                tmp_20_reg_1331 <= tmp_20_fu_188_p2;
                tmp_22_reg_1341 <= tmp_22_fu_193_p2;
                tmp_24_reg_1351 <= tmp_24_fu_198_p2;
                tmp_26_reg_1361 <= tmp_26_fu_203_p2;
                tmp_28_reg_1371 <= tmp_28_fu_208_p2;
                tmp_s_reg_1301 <= tmp_s_fu_173_p2;
                trunc_ln371_1_reg_1113 <= primalInfeasConstr_SVfifo_i_dout(383 downto 320);
                trunc_ln371_2_reg_1118 <= primalInfeasConstr_SVfifo_i_dout(447 downto 384);
                trunc_ln371_3_reg_1123 <= primalInfeasConstr_SVfifo_i_dout(511 downto 448);
                trunc_ln371_7_reg_1093 <= primalInfeasConstr_SVfifo_i_dout(127 downto 64);
                trunc_ln371_8_reg_1098 <= primalInfeasConstr_SVfifo_i_dout(191 downto 128);
                trunc_ln371_9_reg_1103 <= primalInfeasConstr_SVfifo_i_dout(255 downto 192);
                trunc_ln371_reg_1088 <= trunc_ln371_fu_253_p1;
                trunc_ln371_s_reg_1108 <= primalInfeasConstr_SVfifo_i_dout(319 downto 256);
                trunc_ln377_1_reg_1148 <= primalInfeasConstr_SVfifo_i_dout(115 downto 64);
                trunc_ln377_2_reg_1163 <= primalInfeasConstr_SVfifo_i_dout(179 downto 128);
                trunc_ln377_3_reg_1178 <= primalInfeasConstr_SVfifo_i_dout(243 downto 192);
                trunc_ln377_4_reg_1193 <= primalInfeasConstr_SVfifo_i_dout(307 downto 256);
                trunc_ln377_5_reg_1208 <= primalInfeasConstr_SVfifo_i_dout(371 downto 320);
                trunc_ln377_6_reg_1223 <= primalInfeasConstr_SVfifo_i_dout(435 downto 384);
                trunc_ln377_7_reg_1238 <= primalInfeasConstr_SVfifo_i_dout(499 downto 448);
                trunc_ln377_reg_1133 <= trunc_ln377_fu_355_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    and_ln377_1_fu_830_p2 <= (tmp_16_reg_1311 and or_ln377_1_fu_826_p2);
    and_ln377_2_fu_858_p2 <= (tmp_18_reg_1321 and or_ln377_2_fu_854_p2);
    and_ln377_3_fu_886_p2 <= (tmp_20_reg_1331 and or_ln377_3_fu_882_p2);
    and_ln377_4_fu_914_p2 <= (tmp_22_reg_1341 and or_ln377_4_fu_910_p2);
    and_ln377_5_fu_942_p2 <= (tmp_24_reg_1351 and or_ln377_5_fu_938_p2);
    and_ln377_6_fu_970_p2 <= (tmp_26_reg_1361 and or_ln377_6_fu_966_p2);
    and_ln377_7_fu_998_p2 <= (tmp_28_reg_1371 and or_ln377_7_fu_994_p2);
    and_ln377_fu_802_p2 <= (tmp_s_reg_1301 and or_ln377_fu_798_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_00001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_state1_pp0_stage0_iter0, ap_block_state3_pp0_stage0_iter2, ap_start_int)
    begin
                ap_block_pp0_stage0_00001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state3_pp0_stage0_iter2, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state3_pp0_stage0_iter2, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_block_state3_pp0_stage0_iter2, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2)) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(primalInfeasConstr_SVfifo_i_empty_n, icmp_ln369_fu_239_p2, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((icmp_ln369_fu_239_p2 = ap_const_lv1_1) and (primalInfeasConstr_SVfifo_i_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(primalInfeasBound_fifo_i_full_n)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (primalInfeasBound_fifo_i_full_n = ap_const_logic_0);
    end process;


    ap_condition_246_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_246 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln369_fu_239_p2, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln369_fu_239_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_144, ap_loop_init, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_2 <= ap_const_lv31_0;
        else 
            ap_sig_allocacmp_i_2 <= i_fu_144;
        end if; 
    end process;

    bitcast_ln371_1_fu_661_p1 <= trunc_ln371_7_reg_1093;
    bitcast_ln371_2_fu_665_p1 <= trunc_ln371_8_reg_1098;
    bitcast_ln371_3_fu_669_p1 <= trunc_ln371_9_reg_1103;
    bitcast_ln371_4_fu_673_p1 <= trunc_ln371_s_reg_1108;
    bitcast_ln371_5_fu_677_p1 <= trunc_ln371_1_reg_1113;
    bitcast_ln371_6_fu_681_p1 <= trunc_ln371_2_reg_1118;
    bitcast_ln371_7_fu_685_p1 <= trunc_ln371_3_reg_1123;
    bitcast_ln371_fu_657_p1 <= trunc_ln371_reg_1088;
    bitcast_ln380_1_fu_1021_p1 <= select_ln376_1_fu_842_p3;
    bitcast_ln380_2_fu_1025_p1 <= select_ln376_2_fu_870_p3;
    bitcast_ln380_3_fu_1029_p1 <= select_ln376_3_fu_898_p3;
    bitcast_ln380_4_fu_1033_p1 <= select_ln376_4_fu_926_p3;
    bitcast_ln380_5_fu_1037_p1 <= select_ln376_5_fu_954_p3;
    bitcast_ln380_6_fu_1041_p1 <= select_ln376_6_fu_982_p3;
    bitcast_ln380_7_fu_1045_p1 <= select_ln376_7_fu_1010_p3;
    bitcast_ln380_fu_1017_p1 <= select_ln376_fu_814_p3;
    empty_fu_327_p1 <= ap_sig_allocacmp_i_2(29 - 1 downto 0);
    i_1_fu_245_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_2) + unsigned(ap_const_lv31_1));
    icmp_ln369_fu_239_p2 <= "1" when (signed(zext_ln369_fu_235_p1) < signed(p_read)) else "0";
    icmp_ln376_1_fu_373_p2 <= "1" when (signed(index_1_fu_365_p3) < signed(problem_nEqs)) else "0";
    icmp_ln376_2_fu_413_p2 <= "1" when (signed(index_2_fu_405_p3) < signed(problem_nEqs)) else "0";
    icmp_ln376_3_fu_453_p2 <= "1" when (signed(index_3_fu_445_p3) < signed(problem_nEqs)) else "0";
    icmp_ln376_4_fu_493_p2 <= "1" when (signed(index_4_fu_485_p3) < signed(problem_nEqs)) else "0";
    icmp_ln376_5_fu_533_p2 <= "1" when (signed(index_5_fu_525_p3) < signed(problem_nEqs)) else "0";
    icmp_ln376_6_fu_573_p2 <= "1" when (signed(index_6_fu_565_p3) < signed(problem_nEqs)) else "0";
    icmp_ln376_7_fu_613_p2 <= "1" when (signed(index_7_fu_605_p3) < signed(problem_nEqs)) else "0";
    icmp_ln376_fu_339_p2 <= "1" when (signed(index_fu_331_p3) < signed(problem_nEqs)) else "0";
    icmp_ln377_10_fu_559_p2 <= "0" when (tmp_23_fu_539_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln377_11_fu_754_p2 <= "1" when (trunc_ln377_5_reg_1208 = ap_const_lv52_0) else "0";
    icmp_ln377_12_fu_599_p2 <= "0" when (tmp_25_fu_579_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln377_13_fu_767_p2 <= "1" when (trunc_ln377_6_reg_1223 = ap_const_lv52_0) else "0";
    icmp_ln377_14_fu_639_p2 <= "0" when (tmp_27_fu_619_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln377_15_fu_780_p2 <= "1" when (trunc_ln377_7_reg_1238 = ap_const_lv52_0) else "0";
    icmp_ln377_1_fu_689_p2 <= "1" when (trunc_ln377_reg_1133 = ap_const_lv52_0) else "0";
    icmp_ln377_2_fu_399_p2 <= "0" when (tmp_15_fu_379_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln377_3_fu_702_p2 <= "1" when (trunc_ln377_1_reg_1148 = ap_const_lv52_0) else "0";
    icmp_ln377_4_fu_439_p2 <= "0" when (tmp_17_fu_419_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln377_5_fu_715_p2 <= "1" when (trunc_ln377_2_reg_1163 = ap_const_lv52_0) else "0";
    icmp_ln377_6_fu_479_p2 <= "0" when (tmp_19_fu_459_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln377_7_fu_728_p2 <= "1" when (trunc_ln377_3_reg_1178 = ap_const_lv52_0) else "0";
    icmp_ln377_8_fu_519_p2 <= "0" when (tmp_21_fu_499_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln377_9_fu_741_p2 <= "1" when (trunc_ln377_4_reg_1193 = ap_const_lv52_0) else "0";
    icmp_ln377_fu_359_p2 <= "0" when (tmp_fu_345_p4 = ap_const_lv11_7FF) else "1";
    index_1_fu_365_p3 <= (empty_fu_327_p1 & ap_const_lv3_1);
    index_2_fu_405_p3 <= (empty_fu_327_p1 & ap_const_lv3_2);
    index_3_fu_445_p3 <= (empty_fu_327_p1 & ap_const_lv3_3);
    index_4_fu_485_p3 <= (empty_fu_327_p1 & ap_const_lv3_4);
    index_5_fu_525_p3 <= (empty_fu_327_p1 & ap_const_lv3_5);
    index_6_fu_565_p3 <= (empty_fu_327_p1 & ap_const_lv3_6);
    index_7_fu_605_p3 <= (empty_fu_327_p1 & ap_const_lv3_7);
    index_fu_331_p3 <= (empty_fu_327_p1 & ap_const_lv3_0);
    or_ln377_1_fu_826_p2 <= (icmp_ln377_3_reg_1306 or icmp_ln377_2_reg_1153_pp0_iter1_reg);
    or_ln377_2_fu_854_p2 <= (icmp_ln377_5_reg_1316 or icmp_ln377_4_reg_1168_pp0_iter1_reg);
    or_ln377_3_fu_882_p2 <= (icmp_ln377_7_reg_1326 or icmp_ln377_6_reg_1183_pp0_iter1_reg);
    or_ln377_4_fu_910_p2 <= (icmp_ln377_9_reg_1336 or icmp_ln377_8_reg_1198_pp0_iter1_reg);
    or_ln377_5_fu_938_p2 <= (icmp_ln377_11_reg_1346 or icmp_ln377_10_reg_1213_pp0_iter1_reg);
    or_ln377_6_fu_966_p2 <= (icmp_ln377_13_reg_1356 or icmp_ln377_12_reg_1228_pp0_iter1_reg);
    or_ln377_7_fu_994_p2 <= (icmp_ln377_15_reg_1366 or icmp_ln377_14_reg_1243_pp0_iter1_reg);
    or_ln377_fu_798_p2 <= (icmp_ln377_reg_1138_pp0_iter1_reg or icmp_ln377_1_reg_1296);
    or_ln380_i_fu_1049_p9 <= (((((((bitcast_ln380_7_fu_1045_p1 & bitcast_ln380_6_fu_1041_p1) & bitcast_ln380_5_fu_1037_p1) & bitcast_ln380_4_fu_1033_p1) & bitcast_ln380_3_fu_1029_p1) & bitcast_ln380_2_fu_1025_p1) & bitcast_ln380_1_fu_1021_p1) & bitcast_ln380_fu_1017_p1);

    primalInfeasBound_fifo_i_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, primalInfeasBound_fifo_i_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            primalInfeasBound_fifo_i_blk_n <= primalInfeasBound_fifo_i_full_n;
        else 
            primalInfeasBound_fifo_i_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    primalInfeasBound_fifo_i_din <= or_ln380_i_fu_1049_p9;
    primalInfeasBound_fifo_i_write <= primalInfeasBound_fifo_i_write_local;

    primalInfeasBound_fifo_i_write_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            primalInfeasBound_fifo_i_write_local <= ap_const_logic_1;
        else 
            primalInfeasBound_fifo_i_write_local <= ap_const_logic_0;
        end if; 
    end process;


    primalInfeasConstr_SVfifo_i_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, primalInfeasConstr_SVfifo_i_empty_n, icmp_ln369_fu_239_p2, ap_done_reg, ap_block_pp0_stage0, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_done_reg = ap_const_logic_0) and (icmp_ln369_fu_239_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            primalInfeasConstr_SVfifo_i_blk_n <= primalInfeasConstr_SVfifo_i_empty_n;
        else 
            primalInfeasConstr_SVfifo_i_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    primalInfeasConstr_SVfifo_i_read <= primalInfeasConstr_SVfifo_i_read_local;

    primalInfeasConstr_SVfifo_i_read_local_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln369_fu_239_p2, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln369_fu_239_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            primalInfeasConstr_SVfifo_i_read_local <= ap_const_logic_1;
        else 
            primalInfeasConstr_SVfifo_i_read_local <= ap_const_logic_0;
        end if; 
    end process;

    select_ln376_1_fu_842_p3 <= 
        select_ln377_1_fu_835_p3 when (xor_ln376_1_fu_821_p2(0) = '1') else 
        bitcast_ln371_1_reg_1254;
    select_ln376_2_fu_870_p3 <= 
        select_ln377_2_fu_863_p3 when (xor_ln376_2_fu_849_p2(0) = '1') else 
        bitcast_ln371_2_reg_1260;
    select_ln376_3_fu_898_p3 <= 
        select_ln377_3_fu_891_p3 when (xor_ln376_3_fu_877_p2(0) = '1') else 
        bitcast_ln371_3_reg_1266;
    select_ln376_4_fu_926_p3 <= 
        select_ln377_4_fu_919_p3 when (xor_ln376_4_fu_905_p2(0) = '1') else 
        bitcast_ln371_4_reg_1272;
    select_ln376_5_fu_954_p3 <= 
        select_ln377_5_fu_947_p3 when (xor_ln376_5_fu_933_p2(0) = '1') else 
        bitcast_ln371_5_reg_1278;
    select_ln376_6_fu_982_p3 <= 
        select_ln377_6_fu_975_p3 when (xor_ln376_6_fu_961_p2(0) = '1') else 
        bitcast_ln371_6_reg_1284;
    select_ln376_7_fu_1010_p3 <= 
        select_ln377_7_fu_1003_p3 when (xor_ln376_7_fu_989_p2(0) = '1') else 
        bitcast_ln371_7_reg_1290;
    select_ln376_fu_814_p3 <= 
        select_ln377_fu_807_p3 when (xor_ln376_fu_793_p2(0) = '1') else 
        bitcast_ln371_reg_1248;
    select_ln377_1_fu_835_p3 <= 
        ap_const_lv64_0 when (and_ln377_1_fu_830_p2(0) = '1') else 
        bitcast_ln371_1_reg_1254;
    select_ln377_2_fu_863_p3 <= 
        ap_const_lv64_0 when (and_ln377_2_fu_858_p2(0) = '1') else 
        bitcast_ln371_2_reg_1260;
    select_ln377_3_fu_891_p3 <= 
        ap_const_lv64_0 when (and_ln377_3_fu_886_p2(0) = '1') else 
        bitcast_ln371_3_reg_1266;
    select_ln377_4_fu_919_p3 <= 
        ap_const_lv64_0 when (and_ln377_4_fu_914_p2(0) = '1') else 
        bitcast_ln371_4_reg_1272;
    select_ln377_5_fu_947_p3 <= 
        ap_const_lv64_0 when (and_ln377_5_fu_942_p2(0) = '1') else 
        bitcast_ln371_5_reg_1278;
    select_ln377_6_fu_975_p3 <= 
        ap_const_lv64_0 when (and_ln377_6_fu_970_p2(0) = '1') else 
        bitcast_ln371_6_reg_1284;
    select_ln377_7_fu_1003_p3 <= 
        ap_const_lv64_0 when (and_ln377_7_fu_998_p2(0) = '1') else 
        bitcast_ln371_7_reg_1290;
    select_ln377_fu_807_p3 <= 
        ap_const_lv64_0 when (and_ln377_fu_802_p2(0) = '1') else 
        bitcast_ln371_reg_1248;
    tmp_15_fu_379_p4 <= primalInfeasConstr_SVfifo_i_dout(126 downto 116);
    tmp_16_fu_178_p0 <= trunc_ln371_7_reg_1093;
    tmp_17_fu_419_p4 <= primalInfeasConstr_SVfifo_i_dout(190 downto 180);
    tmp_18_fu_183_p0 <= trunc_ln371_8_reg_1098;
    tmp_19_fu_459_p4 <= primalInfeasConstr_SVfifo_i_dout(254 downto 244);
    tmp_20_fu_188_p0 <= trunc_ln371_9_reg_1103;
    tmp_21_fu_499_p4 <= primalInfeasConstr_SVfifo_i_dout(318 downto 308);
    tmp_22_fu_193_p0 <= trunc_ln371_s_reg_1108;
    tmp_23_fu_539_p4 <= primalInfeasConstr_SVfifo_i_dout(382 downto 372);
    tmp_24_fu_198_p0 <= trunc_ln371_1_reg_1113;
    tmp_25_fu_579_p4 <= primalInfeasConstr_SVfifo_i_dout(446 downto 436);
    tmp_26_fu_203_p0 <= trunc_ln371_2_reg_1118;
    tmp_27_fu_619_p4 <= primalInfeasConstr_SVfifo_i_dout(510 downto 500);
    tmp_28_fu_208_p0 <= trunc_ln371_3_reg_1123;
    tmp_fu_345_p4 <= primalInfeasConstr_SVfifo_i_dout(62 downto 52);
    tmp_s_fu_173_p0 <= trunc_ln371_reg_1088;
    trunc_ln371_fu_253_p1 <= primalInfeasConstr_SVfifo_i_dout(64 - 1 downto 0);
    trunc_ln377_fu_355_p1 <= primalInfeasConstr_SVfifo_i_dout(52 - 1 downto 0);
    xor_ln376_1_fu_821_p2 <= (icmp_ln376_1_reg_1143_pp0_iter1_reg xor ap_const_lv1_1);
    xor_ln376_2_fu_849_p2 <= (icmp_ln376_2_reg_1158_pp0_iter1_reg xor ap_const_lv1_1);
    xor_ln376_3_fu_877_p2 <= (icmp_ln376_3_reg_1173_pp0_iter1_reg xor ap_const_lv1_1);
    xor_ln376_4_fu_905_p2 <= (icmp_ln376_4_reg_1188_pp0_iter1_reg xor ap_const_lv1_1);
    xor_ln376_5_fu_933_p2 <= (icmp_ln376_5_reg_1203_pp0_iter1_reg xor ap_const_lv1_1);
    xor_ln376_6_fu_961_p2 <= (icmp_ln376_6_reg_1218_pp0_iter1_reg xor ap_const_lv1_1);
    xor_ln376_7_fu_989_p2 <= (icmp_ln376_7_reg_1233_pp0_iter1_reg xor ap_const_lv1_1);
    xor_ln376_fu_793_p2 <= (icmp_ln376_reg_1128_pp0_iter1_reg xor ap_const_lv1_1);
    zext_ln369_fu_235_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_2),32));
end behav;
