
ADC_TIMTrigger_Scan_DMA_Circular_Diff.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a158  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  0800a3f0  0800a3f0  0001a3f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800a408  0800a408  0001a408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  0800a40c  0800a40c  0001a40c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000010  24000000  0800a410  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000174  24000010  0800a420  00020010  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  24000184  0800a420  00020184  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
  9 .comment      00000043  00000000  00000000  0002003e  2**0
                  CONTENTS, READONLY
 10 .debug_info   00015f7f  00000000  00000000  00020081  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002c33  00000000  00000000  00036000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001248  00000000  00000000  00038c38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000e07  00000000  00000000  00039e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00039795  00000000  00000000  0003ac87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000190f4  00000000  00000000  0007441c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001734c8  00000000  00000000  0008d510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_frame  00004d20  00000000  00000000  002009d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000087  00000000  00000000  002056f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800a3d8 	.word	0x0800a3d8

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	0800a3d8 	.word	0x0800a3d8

080002d8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b09a      	sub	sp, #104	; 0x68
 80002dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80002de:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80002e2:	2200      	movs	r2, #0
 80002e4:	601a      	str	r2, [r3, #0]
 80002e6:	605a      	str	r2, [r3, #4]
 80002e8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80002ea:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80002ee:	2200      	movs	r2, #0
 80002f0:	601a      	str	r2, [r3, #0]
 80002f2:	605a      	str	r2, [r3, #4]
 80002f4:	609a      	str	r2, [r3, #8]
 80002f6:	60da      	str	r2, [r3, #12]
 80002f8:	611a      	str	r2, [r3, #16]
 80002fa:	615a      	str	r2, [r3, #20]
 80002fc:	619a      	str	r2, [r3, #24]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 80002fe:	1d3b      	adds	r3, r7, #4
 8000300:	223c      	movs	r2, #60	; 0x3c
 8000302:	2100      	movs	r1, #0
 8000304:	4618      	mov	r0, r3
 8000306:	f00a f82d 	bl	800a364 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800030a:	4b71      	ldr	r3, [pc, #452]	; (80004d0 <MX_ADC1_Init+0x1f8>)
 800030c:	4a71      	ldr	r2, [pc, #452]	; (80004d4 <MX_ADC1_Init+0x1fc>)
 800030e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV16;
 8000310:	4b6f      	ldr	r3, [pc, #444]	; (80004d0 <MX_ADC1_Init+0x1f8>)
 8000312:	f44f 12e0 	mov.w	r2, #1835008	; 0x1c0000
 8000316:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000318:	4b6d      	ldr	r3, [pc, #436]	; (80004d0 <MX_ADC1_Init+0x1f8>)
 800031a:	2208      	movs	r2, #8
 800031c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800031e:	4b6c      	ldr	r3, [pc, #432]	; (80004d0 <MX_ADC1_Init+0x1f8>)
 8000320:	2201      	movs	r2, #1
 8000322:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000324:	4b6a      	ldr	r3, [pc, #424]	; (80004d0 <MX_ADC1_Init+0x1f8>)
 8000326:	2208      	movs	r2, #8
 8000328:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800032a:	4b69      	ldr	r3, [pc, #420]	; (80004d0 <MX_ADC1_Init+0x1f8>)
 800032c:	2200      	movs	r2, #0
 800032e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000330:	4b67      	ldr	r3, [pc, #412]	; (80004d0 <MX_ADC1_Init+0x1f8>)
 8000332:	2200      	movs	r2, #0
 8000334:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 5;
 8000336:	4b66      	ldr	r3, [pc, #408]	; (80004d0 <MX_ADC1_Init+0x1f8>)
 8000338:	2205      	movs	r2, #5
 800033a:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800033c:	4b64      	ldr	r3, [pc, #400]	; (80004d0 <MX_ADC1_Init+0x1f8>)
 800033e:	2200      	movs	r2, #0
 8000340:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 8000342:	4b63      	ldr	r3, [pc, #396]	; (80004d0 <MX_ADC1_Init+0x1f8>)
 8000344:	f44f 62ac 	mov.w	r2, #1376	; 0x560
 8000348:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800034a:	4b61      	ldr	r3, [pc, #388]	; (80004d0 <MX_ADC1_Init+0x1f8>)
 800034c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000350:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000352:	4b5f      	ldr	r3, [pc, #380]	; (80004d0 <MX_ADC1_Init+0x1f8>)
 8000354:	2203      	movs	r2, #3
 8000356:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000358:	4b5d      	ldr	r3, [pc, #372]	; (80004d0 <MX_ADC1_Init+0x1f8>)
 800035a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800035e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000360:	4b5b      	ldr	r3, [pc, #364]	; (80004d0 <MX_ADC1_Init+0x1f8>)
 8000362:	2200      	movs	r2, #0
 8000364:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = ENABLE;
 8000366:	4b5a      	ldr	r3, [pc, #360]	; (80004d0 <MX_ADC1_Init+0x1f8>)
 8000368:	2201      	movs	r2, #1
 800036a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Oversampling.Ratio = 8;
 800036e:	4b58      	ldr	r3, [pc, #352]	; (80004d0 <MX_ADC1_Init+0x1f8>)
 8000370:	2208      	movs	r2, #8
 8000372:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_3;
 8000374:	4b56      	ldr	r3, [pc, #344]	; (80004d0 <MX_ADC1_Init+0x1f8>)
 8000376:	2260      	movs	r2, #96	; 0x60
 8000378:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 800037a:	4b55      	ldr	r3, [pc, #340]	; (80004d0 <MX_ADC1_Init+0x1f8>)
 800037c:	2200      	movs	r2, #0
 800037e:	645a      	str	r2, [r3, #68]	; 0x44
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_RESUMED_MODE;
 8000380:	4b53      	ldr	r3, [pc, #332]	; (80004d0 <MX_ADC1_Init+0x1f8>)
 8000382:	f240 4201 	movw	r2, #1025	; 0x401
 8000386:	649a      	str	r2, [r3, #72]	; 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000388:	4851      	ldr	r0, [pc, #324]	; (80004d0 <MX_ADC1_Init+0x1f8>)
 800038a:	f001 f8bf 	bl	800150c <HAL_ADC_Init>
 800038e:	4603      	mov	r3, r0
 8000390:	2b00      	cmp	r3, #0
 8000392:	d001      	beq.n	8000398 <MX_ADC1_Init+0xc0>
  {
    Error_Handler();
 8000394:	f000 fc30 	bl	8000bf8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000398:	2300      	movs	r3, #0
 800039a:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800039c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80003a0:	4619      	mov	r1, r3
 80003a2:	484b      	ldr	r0, [pc, #300]	; (80004d0 <MX_ADC1_Init+0x1f8>)
 80003a4:	f003 fa34 	bl	8003810 <HAL_ADCEx_MultiModeConfigChannel>
 80003a8:	4603      	mov	r3, r0
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d001      	beq.n	80003b2 <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 80003ae:	f000 fc23 	bl	8000bf8 <Error_Handler>
  }

  /** Disable Injected Queue
  */
  HAL_ADCEx_DisableInjectedQueue(&hadc1);
 80003b2:	4847      	ldr	r0, [pc, #284]	; (80004d0 <MX_ADC1_Init+0x1f8>)
 80003b4:	f003 fb0a 	bl	80039cc <HAL_ADCEx_DisableInjectedQueue>

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80003b8:	4b47      	ldr	r3, [pc, #284]	; (80004d8 <MX_ADC1_Init+0x200>)
 80003ba:	643b      	str	r3, [r7, #64]	; 0x40
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80003bc:	2306      	movs	r3, #6
 80003be:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 80003c0:	2305      	movs	r3, #5
 80003c2:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 80003c4:	4b45      	ldr	r3, [pc, #276]	; (80004dc <MX_ADC1_Init+0x204>)
 80003c6:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80003c8:	2304      	movs	r3, #4
 80003ca:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.Offset = 0;
 80003cc:	2300      	movs	r3, #0
 80003ce:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.OffsetSignedSaturation = DISABLE;
 80003d0:	2300      	movs	r3, #0
 80003d2:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003d6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80003da:	4619      	mov	r1, r3
 80003dc:	483c      	ldr	r0, [pc, #240]	; (80004d0 <MX_ADC1_Init+0x1f8>)
 80003de:	f001 fd49 	bl	8001e74 <HAL_ADC_ConfigChannel>
 80003e2:	4603      	mov	r3, r0
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	d001      	beq.n	80003ec <MX_ADC1_Init+0x114>
  {
    Error_Handler();
 80003e8:	f000 fc06 	bl	8000bf8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80003ec:	4b3c      	ldr	r3, [pc, #240]	; (80004e0 <MX_ADC1_Init+0x208>)
 80003ee:	643b      	str	r3, [r7, #64]	; 0x40
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80003f0:	230c      	movs	r3, #12
 80003f2:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.SamplingTime = ADC_SAMPLETIME_16CYCLES_5;
 80003f4:	2303      	movs	r3, #3
 80003f6:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80003f8:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80003fc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003fe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000402:	4619      	mov	r1, r3
 8000404:	4832      	ldr	r0, [pc, #200]	; (80004d0 <MX_ADC1_Init+0x1f8>)
 8000406:	f001 fd35 	bl	8001e74 <HAL_ADC_ConfigChannel>
 800040a:	4603      	mov	r3, r0
 800040c:	2b00      	cmp	r3, #0
 800040e:	d001      	beq.n	8000414 <MX_ADC1_Init+0x13c>
  {
    Error_Handler();
 8000410:	f000 fbf2 	bl	8000bf8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000414:	4b33      	ldr	r3, [pc, #204]	; (80004e4 <MX_ADC1_Init+0x20c>)
 8000416:	643b      	str	r3, [r7, #64]	; 0x40
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000418:	2312      	movs	r3, #18
 800041a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800041c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000420:	4619      	mov	r1, r3
 8000422:	482b      	ldr	r0, [pc, #172]	; (80004d0 <MX_ADC1_Init+0x1f8>)
 8000424:	f001 fd26 	bl	8001e74 <HAL_ADC_ConfigChannel>
 8000428:	4603      	mov	r3, r0
 800042a:	2b00      	cmp	r3, #0
 800042c:	d001      	beq.n	8000432 <MX_ADC1_Init+0x15a>
  {
    Error_Handler();
 800042e:	f000 fbe3 	bl	8000bf8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000432:	4b2d      	ldr	r3, [pc, #180]	; (80004e8 <MX_ADC1_Init+0x210>)
 8000434:	643b      	str	r3, [r7, #64]	; 0x40
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000436:	2318      	movs	r3, #24
 8000438:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800043a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800043e:	4619      	mov	r1, r3
 8000440:	4823      	ldr	r0, [pc, #140]	; (80004d0 <MX_ADC1_Init+0x1f8>)
 8000442:	f001 fd17 	bl	8001e74 <HAL_ADC_ConfigChannel>
 8000446:	4603      	mov	r3, r0
 8000448:	2b00      	cmp	r3, #0
 800044a:	d001      	beq.n	8000450 <MX_ADC1_Init+0x178>
  {
    Error_Handler();
 800044c:	f000 fbd4 	bl	8000bf8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000450:	4b26      	ldr	r3, [pc, #152]	; (80004ec <MX_ADC1_Init+0x214>)
 8000452:	643b      	str	r3, [r7, #64]	; 0x40
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000454:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000458:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800045a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800045e:	4619      	mov	r1, r3
 8000460:	481b      	ldr	r0, [pc, #108]	; (80004d0 <MX_ADC1_Init+0x1f8>)
 8000462:	f001 fd07 	bl	8001e74 <HAL_ADC_ConfigChannel>
 8000466:	4603      	mov	r3, r0
 8000468:	2b00      	cmp	r3, #0
 800046a:	d001      	beq.n	8000470 <MX_ADC1_Init+0x198>
  {
    Error_Handler();
 800046c:	f000 fbc4 	bl	8000bf8 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_16;
 8000470:	4b1f      	ldr	r3, [pc, #124]	; (80004f0 <MX_ADC1_Init+0x218>)
 8000472:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000474:	2309      	movs	r3, #9
 8000476:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_32CYCLES_5;
 8000478:	2304      	movs	r3, #4
 800047a:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedSingleDiff = ADC_DIFFERENTIAL_ENDED;
 800047c:	4b17      	ldr	r3, [pc, #92]	; (80004dc <MX_ADC1_Init+0x204>)
 800047e:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000480:	2304      	movs	r3, #4
 8000482:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 8000484:	2300      	movs	r3, #0
 8000486:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedNbrOfConversion = 1;
 8000488:	2301      	movs	r3, #1
 800048a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 800048c:	2300      	movs	r3, #0
 800048e:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sConfigInjected.AutoInjectedConv = DISABLE;
 8000492:	2300      	movs	r3, #0
 8000494:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000498:	2300      	movs	r3, #0
 800049a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 800049e:	2300      	movs	r3, #0
 80004a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_NONE;
 80004a2:	2300      	movs	r3, #0
 80004a4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigInjected.InjecOversamplingMode = ENABLE;
 80004a6:	2301      	movs	r3, #1
 80004a8:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  sConfigInjected.InjecOversampling.Ratio = 4;
 80004ac:	2304      	movs	r3, #4
 80004ae:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigInjected.InjecOversampling.RightBitShift = ADC_RIGHTBITSHIFT_2;
 80004b0:	2340      	movs	r3, #64	; 0x40
 80004b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80004b4:	1d3b      	adds	r3, r7, #4
 80004b6:	4619      	mov	r1, r3
 80004b8:	4805      	ldr	r0, [pc, #20]	; (80004d0 <MX_ADC1_Init+0x1f8>)
 80004ba:	f002 fcbf 	bl	8002e3c <HAL_ADCEx_InjectedConfigChannel>
 80004be:	4603      	mov	r3, r0
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d001      	beq.n	80004c8 <MX_ADC1_Init+0x1f0>
  {
    Error_Handler();
 80004c4:	f000 fb98 	bl	8000bf8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80004c8:	bf00      	nop
 80004ca:	3768      	adds	r7, #104	; 0x68
 80004cc:	46bd      	mov	sp, r7
 80004ce:	bd80      	pop	{r7, pc}
 80004d0:	2400002c 	.word	0x2400002c
 80004d4:	40022000 	.word	0x40022000
 80004d8:	08600004 	.word	0x08600004
 80004dc:	47ff0000 	.word	0x47ff0000
 80004e0:	0c900008 	.word	0x0c900008
 80004e4:	10c00010 	.word	0x10c00010
 80004e8:	21800100 	.word	0x21800100
 80004ec:	25b00200 	.word	0x25b00200
 80004f0:	43210000 	.word	0x43210000

080004f4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b0be      	sub	sp, #248	; 0xf8
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004fc:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000500:	2200      	movs	r2, #0
 8000502:	601a      	str	r2, [r3, #0]
 8000504:	605a      	str	r2, [r3, #4]
 8000506:	609a      	str	r2, [r3, #8]
 8000508:	60da      	str	r2, [r3, #12]
 800050a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800050c:	f107 0320 	add.w	r3, r7, #32
 8000510:	22c0      	movs	r2, #192	; 0xc0
 8000512:	2100      	movs	r1, #0
 8000514:	4618      	mov	r0, r3
 8000516:	f009 ff25 	bl	800a364 <memset>
  if(adcHandle->Instance==ADC1)
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	681b      	ldr	r3, [r3, #0]
 800051e:	4a76      	ldr	r2, [pc, #472]	; (80006f8 <HAL_ADC_MspInit+0x204>)
 8000520:	4293      	cmp	r3, r2
 8000522:	f040 80e4 	bne.w	80006ee <HAL_ADC_MspInit+0x1fa>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000526:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800052a:	f04f 0300 	mov.w	r3, #0
 800052e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 8000532:	2301      	movs	r3, #1
 8000534:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLL2.PLL2N = 19;
 8000536:	2313      	movs	r3, #19
 8000538:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 800053a:	2302      	movs	r3, #2
 800053c:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 800053e:	2302      	movs	r3, #2
 8000540:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000542:	2302      	movs	r3, #2
 8000544:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000546:	23c0      	movs	r3, #192	; 0xc0
 8000548:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 800054a:	2320      	movs	r3, #32
 800054c:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 800054e:	2300      	movs	r3, #0
 8000550:	647b      	str	r3, [r7, #68]	; 0x44
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000552:	2300      	movs	r3, #0
 8000554:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000558:	f107 0320 	add.w	r3, r7, #32
 800055c:	4618      	mov	r0, r3
 800055e:	f006 fe77 	bl	8007250 <HAL_RCCEx_PeriphCLKConfig>
 8000562:	4603      	mov	r3, r0
 8000564:	2b00      	cmp	r3, #0
 8000566:	d001      	beq.n	800056c <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 8000568:	f000 fb46 	bl	8000bf8 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800056c:	4b63      	ldr	r3, [pc, #396]	; (80006fc <HAL_ADC_MspInit+0x208>)
 800056e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000572:	4a62      	ldr	r2, [pc, #392]	; (80006fc <HAL_ADC_MspInit+0x208>)
 8000574:	f043 0320 	orr.w	r3, r3, #32
 8000578:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800057c:	4b5f      	ldr	r3, [pc, #380]	; (80006fc <HAL_ADC_MspInit+0x208>)
 800057e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000582:	f003 0320 	and.w	r3, r3, #32
 8000586:	61fb      	str	r3, [r7, #28]
 8000588:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800058a:	4b5c      	ldr	r3, [pc, #368]	; (80006fc <HAL_ADC_MspInit+0x208>)
 800058c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000590:	4a5a      	ldr	r2, [pc, #360]	; (80006fc <HAL_ADC_MspInit+0x208>)
 8000592:	f043 0301 	orr.w	r3, r3, #1
 8000596:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800059a:	4b58      	ldr	r3, [pc, #352]	; (80006fc <HAL_ADC_MspInit+0x208>)
 800059c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005a0:	f003 0301 	and.w	r3, r3, #1
 80005a4:	61bb      	str	r3, [r7, #24]
 80005a6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80005a8:	4b54      	ldr	r3, [pc, #336]	; (80006fc <HAL_ADC_MspInit+0x208>)
 80005aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005ae:	4a53      	ldr	r2, [pc, #332]	; (80006fc <HAL_ADC_MspInit+0x208>)
 80005b0:	f043 0304 	orr.w	r3, r3, #4
 80005b4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80005b8:	4b50      	ldr	r3, [pc, #320]	; (80006fc <HAL_ADC_MspInit+0x208>)
 80005ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005be:	f003 0304 	and.w	r3, r3, #4
 80005c2:	617b      	str	r3, [r7, #20]
 80005c4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005c6:	4b4d      	ldr	r3, [pc, #308]	; (80006fc <HAL_ADC_MspInit+0x208>)
 80005c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005cc:	4a4b      	ldr	r2, [pc, #300]	; (80006fc <HAL_ADC_MspInit+0x208>)
 80005ce:	f043 0302 	orr.w	r3, r3, #2
 80005d2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80005d6:	4b49      	ldr	r3, [pc, #292]	; (80006fc <HAL_ADC_MspInit+0x208>)
 80005d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005dc:	f003 0302 	and.w	r3, r3, #2
 80005e0:	613b      	str	r3, [r7, #16]
 80005e2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80005e4:	4b45      	ldr	r3, [pc, #276]	; (80006fc <HAL_ADC_MspInit+0x208>)
 80005e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005ea:	4a44      	ldr	r2, [pc, #272]	; (80006fc <HAL_ADC_MspInit+0x208>)
 80005ec:	f043 0320 	orr.w	r3, r3, #32
 80005f0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80005f4:	4b41      	ldr	r3, [pc, #260]	; (80006fc <HAL_ADC_MspInit+0x208>)
 80005f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005fa:	f003 0320 	and.w	r3, r3, #32
 80005fe:	60fb      	str	r3, [r7, #12]
 8000600:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ADC1_INP8
    PB0     ------> ADC1_INP9
    PF11     ------> ADC1_INP2
    PF12     ------> ADC1_INN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_6;
 8000602:	2343      	movs	r3, #67	; 0x43
 8000604:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000608:	2303      	movs	r3, #3
 800060a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800060e:	2300      	movs	r3, #0
 8000610:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000614:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000618:	4619      	mov	r1, r3
 800061a:	4839      	ldr	r0, [pc, #228]	; (8000700 <HAL_ADC_MspInit+0x20c>)
 800061c:	f005 fc5e 	bl	8005edc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000620:	2330      	movs	r3, #48	; 0x30
 8000622:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000626:	2303      	movs	r3, #3
 8000628:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800062c:	2300      	movs	r3, #0
 800062e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000632:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000636:	4619      	mov	r1, r3
 8000638:	4832      	ldr	r0, [pc, #200]	; (8000704 <HAL_ADC_MspInit+0x210>)
 800063a:	f005 fc4f 	bl	8005edc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800063e:	2301      	movs	r3, #1
 8000640:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000644:	2303      	movs	r3, #3
 8000646:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800064a:	2300      	movs	r3, #0
 800064c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000650:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000654:	4619      	mov	r1, r3
 8000656:	482c      	ldr	r0, [pc, #176]	; (8000708 <HAL_ADC_MspInit+0x214>)
 8000658:	f005 fc40 	bl	8005edc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800065c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000660:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000664:	2303      	movs	r3, #3
 8000666:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800066a:	2300      	movs	r3, #0
 800066c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000670:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000674:	4619      	mov	r1, r3
 8000676:	4825      	ldr	r0, [pc, #148]	; (800070c <HAL_ADC_MspInit+0x218>)
 8000678:	f005 fc30 	bl	8005edc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 800067c:	4b24      	ldr	r3, [pc, #144]	; (8000710 <HAL_ADC_MspInit+0x21c>)
 800067e:	4a25      	ldr	r2, [pc, #148]	; (8000714 <HAL_ADC_MspInit+0x220>)
 8000680:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000682:	4b23      	ldr	r3, [pc, #140]	; (8000710 <HAL_ADC_MspInit+0x21c>)
 8000684:	2209      	movs	r2, #9
 8000686:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000688:	4b21      	ldr	r3, [pc, #132]	; (8000710 <HAL_ADC_MspInit+0x21c>)
 800068a:	2200      	movs	r2, #0
 800068c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800068e:	4b20      	ldr	r3, [pc, #128]	; (8000710 <HAL_ADC_MspInit+0x21c>)
 8000690:	2200      	movs	r2, #0
 8000692:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000694:	4b1e      	ldr	r3, [pc, #120]	; (8000710 <HAL_ADC_MspInit+0x21c>)
 8000696:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800069a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800069c:	4b1c      	ldr	r3, [pc, #112]	; (8000710 <HAL_ADC_MspInit+0x21c>)
 800069e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80006a2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80006a4:	4b1a      	ldr	r3, [pc, #104]	; (8000710 <HAL_ADC_MspInit+0x21c>)
 80006a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80006aa:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80006ac:	4b18      	ldr	r3, [pc, #96]	; (8000710 <HAL_ADC_MspInit+0x21c>)
 80006ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80006b2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80006b4:	4b16      	ldr	r3, [pc, #88]	; (8000710 <HAL_ADC_MspInit+0x21c>)
 80006b6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80006ba:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80006bc:	4b14      	ldr	r3, [pc, #80]	; (8000710 <HAL_ADC_MspInit+0x21c>)
 80006be:	2200      	movs	r2, #0
 80006c0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80006c2:	4813      	ldr	r0, [pc, #76]	; (8000710 <HAL_ADC_MspInit+0x21c>)
 80006c4:	f003 fb32 	bl	8003d2c <HAL_DMA_Init>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d001      	beq.n	80006d2 <HAL_ADC_MspInit+0x1de>
    {
      Error_Handler();
 80006ce:	f000 fa93 	bl	8000bf8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	4a0e      	ldr	r2, [pc, #56]	; (8000710 <HAL_ADC_MspInit+0x21c>)
 80006d6:	64da      	str	r2, [r3, #76]	; 0x4c
 80006d8:	4a0d      	ldr	r2, [pc, #52]	; (8000710 <HAL_ADC_MspInit+0x21c>)
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 4, 0);
 80006de:	2200      	movs	r2, #0
 80006e0:	2104      	movs	r1, #4
 80006e2:	2012      	movs	r0, #18
 80006e4:	f003 fa75 	bl	8003bd2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80006e8:	2012      	movs	r0, #18
 80006ea:	f003 fa8c 	bl	8003c06 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006ee:	bf00      	nop
 80006f0:	37f8      	adds	r7, #248	; 0xf8
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	40022000 	.word	0x40022000
 80006fc:	58024400 	.word	0x58024400
 8000700:	58020000 	.word	0x58020000
 8000704:	58020800 	.word	0x58020800
 8000708:	58020400 	.word	0x58020400
 800070c:	58021400 	.word	0x58021400
 8000710:	24000090 	.word	0x24000090
 8000714:	40020010 	.word	0x40020010

08000718 <adc_app_init>:
// Injected latest value
static volatile int16_t s_inj_latest = 0;
static volatile bool s_inj_ready = false;

void adc_app_init(ADC_HandleTypeDef *hadc, TIM_HandleTypeDef *htim_trgo)
{
 8000718:	b480      	push	{r7}
 800071a:	b083      	sub	sp, #12
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
 8000720:	6039      	str	r1, [r7, #0]
  s_hadc = hadc;
 8000722:	4a06      	ldr	r2, [pc, #24]	; (800073c <adc_app_init+0x24>)
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	6013      	str	r3, [r2, #0]
  s_htim = htim_trgo;
 8000728:	4a05      	ldr	r2, [pc, #20]	; (8000740 <adc_app_init+0x28>)
 800072a:	683b      	ldr	r3, [r7, #0]
 800072c:	6013      	str	r3, [r2, #0]
}
 800072e:	bf00      	nop
 8000730:	370c      	adds	r7, #12
 8000732:	46bd      	mov	sp, r7
 8000734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000738:	4770      	bx	lr
 800073a:	bf00      	nop
 800073c:	24000108 	.word	0x24000108
 8000740:	2400010c 	.word	0x2400010c

08000744 <adc_app_start>:

HAL_StatusTypeDef adc_app_start(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0
  if ((s_hadc == NULL) || (s_htim == NULL)) return HAL_ERROR;
 8000748:	4b0e      	ldr	r3, [pc, #56]	; (8000784 <adc_app_start+0x40>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d003      	beq.n	8000758 <adc_app_start+0x14>
 8000750:	4b0d      	ldr	r3, [pc, #52]	; (8000788 <adc_app_start+0x44>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	2b00      	cmp	r3, #0
 8000756:	d101      	bne.n	800075c <adc_app_start+0x18>
 8000758:	2301      	movs	r3, #1
 800075a:	e011      	b.n	8000780 <adc_app_start+0x3c>

  // Start timer that generates TRGO at 1 kHz
  if (HAL_TIM_Base_Start(s_htim) != HAL_OK) return HAL_ERROR;
 800075c:	4b0a      	ldr	r3, [pc, #40]	; (8000788 <adc_app_start+0x44>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	4618      	mov	r0, r3
 8000762:	f009 facb 	bl	8009cfc <HAL_TIM_Base_Start>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d001      	beq.n	8000770 <adc_app_start+0x2c>
 800076c:	2301      	movs	r3, #1
 800076e:	e007      	b.n	8000780 <adc_app_start+0x3c>

  // Start regular conversions in DMA circular mode
  // Length must be number of samples in the circular buffer.
  return HAL_ADC_Start_DMA(s_hadc, (uint32_t*)s_adc_dma_buf, ADC_APP_DMA_SAMPLES);
 8000770:	4b04      	ldr	r3, [pc, #16]	; (8000784 <adc_app_start+0x40>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	220a      	movs	r2, #10
 8000776:	4905      	ldr	r1, [pc, #20]	; (800078c <adc_app_start+0x48>)
 8000778:	4618      	mov	r0, r3
 800077a:	f001 f869 	bl	8001850 <HAL_ADC_Start_DMA>
 800077e:	4603      	mov	r3, r0
}
 8000780:	4618      	mov	r0, r3
 8000782:	bd80      	pop	{r7, pc}
 8000784:	24000108 	.word	0x24000108
 8000788:	2400010c 	.word	0x2400010c
 800078c:	24000110 	.word	0x24000110

08000790 <adc_app_frame_available>:
  (void)HAL_TIM_Base_Stop(s_htim);
  return HAL_ADC_Stop_DMA(s_hadc);
}

bool adc_app_frame_available(void)
{
 8000790:	b480      	push	{r7}
 8000792:	af00      	add	r7, sp, #0
  return s_frame_ready;
 8000794:	4b03      	ldr	r3, [pc, #12]	; (80007a4 <adc_app_frame_available+0x14>)
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	b2db      	uxtb	r3, r3
}
 800079a:	4618      	mov	r0, r3
 800079c:	46bd      	mov	sp, r7
 800079e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a2:	4770      	bx	lr
 80007a4:	2400012e 	.word	0x2400012e

080007a8 <adc_app_get_latest_frame>:

void adc_app_get_latest_frame(uint16_t out_frame[ADC_APP_REG_CH_COUNT])
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007b0:	b672      	cpsid	i
}
 80007b2:	bf00      	nop
  // simple “consume flag”
  __disable_irq();
  memcpy(out_frame, s_latest_frame, sizeof(s_latest_frame));
 80007b4:	220a      	movs	r2, #10
 80007b6:	4906      	ldr	r1, [pc, #24]	; (80007d0 <adc_app_get_latest_frame+0x28>)
 80007b8:	6878      	ldr	r0, [r7, #4]
 80007ba:	f009 fdff 	bl	800a3bc <memcpy>
  s_frame_ready = false;
 80007be:	4b05      	ldr	r3, [pc, #20]	; (80007d4 <adc_app_get_latest_frame+0x2c>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80007c4:	b662      	cpsie	i
}
 80007c6:	bf00      	nop
  __enable_irq();
}
 80007c8:	bf00      	nop
 80007ca:	3708      	adds	r7, #8
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	24000124 	.word	0x24000124
 80007d4:	2400012e 	.word	0x2400012e

080007d8 <adc_app_trigger_injected_it>:

HAL_StatusTypeDef adc_app_trigger_injected_it(void)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0
  if (s_hadc == NULL) return HAL_ERROR;
 80007dc:	4b08      	ldr	r3, [pc, #32]	; (8000800 <adc_app_trigger_injected_it+0x28>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d101      	bne.n	80007e8 <adc_app_trigger_injected_it+0x10>
 80007e4:	2301      	movs	r3, #1
 80007e6:	e008      	b.n	80007fa <adc_app_trigger_injected_it+0x22>
  s_inj_ready = false;
 80007e8:	4b06      	ldr	r3, [pc, #24]	; (8000804 <adc_app_trigger_injected_it+0x2c>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	701a      	strb	r2, [r3, #0]
  return HAL_ADCEx_InjectedStart_IT(s_hadc);
 80007ee:	4b04      	ldr	r3, [pc, #16]	; (8000800 <adc_app_trigger_injected_it+0x28>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	4618      	mov	r0, r3
 80007f4:	f002 f9ce 	bl	8002b94 <HAL_ADCEx_InjectedStart_IT>
 80007f8:	4603      	mov	r3, r0
}
 80007fa:	4618      	mov	r0, r3
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	24000108 	.word	0x24000108
 8000804:	24000132 	.word	0x24000132

08000808 <adc_app_injected_available>:

bool adc_app_injected_available(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  return s_inj_ready;
 800080c:	4b03      	ldr	r3, [pc, #12]	; (800081c <adc_app_injected_available+0x14>)
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	b2db      	uxtb	r3, r3
}
 8000812:	4618      	mov	r0, r3
 8000814:	46bd      	mov	sp, r7
 8000816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081a:	4770      	bx	lr
 800081c:	24000132 	.word	0x24000132

08000820 <adc_app_get_injected_latest>:

int16_t adc_app_get_injected_latest(void)
{
 8000820:	b480      	push	{r7}
 8000822:	af00      	add	r7, sp, #0
  s_inj_ready = false;
 8000824:	4b05      	ldr	r3, [pc, #20]	; (800083c <adc_app_get_injected_latest+0x1c>)
 8000826:	2200      	movs	r2, #0
 8000828:	701a      	strb	r2, [r3, #0]
  return s_inj_latest;
 800082a:	4b05      	ldr	r3, [pc, #20]	; (8000840 <adc_app_get_injected_latest+0x20>)
 800082c:	881b      	ldrh	r3, [r3, #0]
 800082e:	b21b      	sxth	r3, r3
}
 8000830:	4618      	mov	r0, r3
 8000832:	46bd      	mov	sp, r7
 8000834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000838:	4770      	bx	lr
 800083a:	bf00      	nop
 800083c:	24000132 	.word	0x24000132
 8000840:	24000130 	.word	0x24000130

08000844 <HAL_ADC_ConvHalfCpltCallback>:

// --- HAL callbacks (override weak functions) ---
//
// Called on HALF transfer complete: first frame is ready
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000844:	b480      	push	{r7}
 8000846:	b085      	sub	sp, #20
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  if (hadc != s_hadc) return;
 800084c:	4b10      	ldr	r3, [pc, #64]	; (8000890 <HAL_ADC_ConvHalfCpltCallback+0x4c>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	687a      	ldr	r2, [r7, #4]
 8000852:	429a      	cmp	r2, r3
 8000854:	d115      	bne.n	8000882 <HAL_ADC_ConvHalfCpltCallback+0x3e>

  // Frame 0 is [0..4]
  for (uint32_t i = 0; i < ADC_APP_REG_CH_COUNT; i++) {
 8000856:	2300      	movs	r3, #0
 8000858:	60fb      	str	r3, [r7, #12]
 800085a:	e00b      	b.n	8000874 <HAL_ADC_ConvHalfCpltCallback+0x30>
    s_latest_frame[i] = (uint16_t)s_adc_dma_buf[i];
 800085c:	4a0d      	ldr	r2, [pc, #52]	; (8000894 <HAL_ADC_ConvHalfCpltCallback+0x50>)
 800085e:	68fb      	ldr	r3, [r7, #12]
 8000860:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000864:	b299      	uxth	r1, r3
 8000866:	4a0c      	ldr	r2, [pc, #48]	; (8000898 <HAL_ADC_ConvHalfCpltCallback+0x54>)
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (uint32_t i = 0; i < ADC_APP_REG_CH_COUNT; i++) {
 800086e:	68fb      	ldr	r3, [r7, #12]
 8000870:	3301      	adds	r3, #1
 8000872:	60fb      	str	r3, [r7, #12]
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	2b04      	cmp	r3, #4
 8000878:	d9f0      	bls.n	800085c <HAL_ADC_ConvHalfCpltCallback+0x18>
  }
  s_frame_ready = true;
 800087a:	4b08      	ldr	r3, [pc, #32]	; (800089c <HAL_ADC_ConvHalfCpltCallback+0x58>)
 800087c:	2201      	movs	r2, #1
 800087e:	701a      	strb	r2, [r3, #0]
 8000880:	e000      	b.n	8000884 <HAL_ADC_ConvHalfCpltCallback+0x40>
  if (hadc != s_hadc) return;
 8000882:	bf00      	nop
}
 8000884:	3714      	adds	r7, #20
 8000886:	46bd      	mov	sp, r7
 8000888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088c:	4770      	bx	lr
 800088e:	bf00      	nop
 8000890:	24000108 	.word	0x24000108
 8000894:	24000110 	.word	0x24000110
 8000898:	24000124 	.word	0x24000124
 800089c:	2400012e 	.word	0x2400012e

080008a0 <HAL_ADC_ConvCpltCallback>:

// Called on FULL transfer complete: second frame is ready
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80008a0:	b480      	push	{r7}
 80008a2:	b085      	sub	sp, #20
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  if (hadc != s_hadc) return;
 80008a8:	4b12      	ldr	r3, [pc, #72]	; (80008f4 <HAL_ADC_ConvCpltCallback+0x54>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	687a      	ldr	r2, [r7, #4]
 80008ae:	429a      	cmp	r2, r3
 80008b0:	d119      	bne.n	80008e6 <HAL_ADC_ConvCpltCallback+0x46>

  // Frame 1 is [5..9]
  const uint32_t base = ADC_APP_REG_CH_COUNT;
 80008b2:	2305      	movs	r3, #5
 80008b4:	60bb      	str	r3, [r7, #8]
  for (uint32_t i = 0; i < ADC_APP_REG_CH_COUNT; i++) {
 80008b6:	2300      	movs	r3, #0
 80008b8:	60fb      	str	r3, [r7, #12]
 80008ba:	e00d      	b.n	80008d8 <HAL_ADC_ConvCpltCallback+0x38>
    s_latest_frame[i] = (uint16_t)s_adc_dma_buf[base + i];
 80008bc:	68ba      	ldr	r2, [r7, #8]
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	4413      	add	r3, r2
 80008c2:	4a0d      	ldr	r2, [pc, #52]	; (80008f8 <HAL_ADC_ConvCpltCallback+0x58>)
 80008c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80008c8:	b299      	uxth	r1, r3
 80008ca:	4a0c      	ldr	r2, [pc, #48]	; (80008fc <HAL_ADC_ConvCpltCallback+0x5c>)
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (uint32_t i = 0; i < ADC_APP_REG_CH_COUNT; i++) {
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	3301      	adds	r3, #1
 80008d6:	60fb      	str	r3, [r7, #12]
 80008d8:	68fb      	ldr	r3, [r7, #12]
 80008da:	2b04      	cmp	r3, #4
 80008dc:	d9ee      	bls.n	80008bc <HAL_ADC_ConvCpltCallback+0x1c>
  }
  s_frame_ready = true;
 80008de:	4b08      	ldr	r3, [pc, #32]	; (8000900 <HAL_ADC_ConvCpltCallback+0x60>)
 80008e0:	2201      	movs	r2, #1
 80008e2:	701a      	strb	r2, [r3, #0]
 80008e4:	e000      	b.n	80008e8 <HAL_ADC_ConvCpltCallback+0x48>
  if (hadc != s_hadc) return;
 80008e6:	bf00      	nop
}
 80008e8:	3714      	adds	r7, #20
 80008ea:	46bd      	mov	sp, r7
 80008ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f0:	4770      	bx	lr
 80008f2:	bf00      	nop
 80008f4:	24000108 	.word	0x24000108
 80008f8:	24000110 	.word	0x24000110
 80008fc:	24000124 	.word	0x24000124
 8000900:	2400012e 	.word	0x2400012e

08000904 <HAL_ADCEx_InjectedConvCpltCallback>:

// Injected conversion complete
void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b084      	sub	sp, #16
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  if (hadc != s_hadc) return;
 800090c:	4b0a      	ldr	r3, [pc, #40]	; (8000938 <HAL_ADCEx_InjectedConvCpltCallback+0x34>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	687a      	ldr	r2, [r7, #4]
 8000912:	429a      	cmp	r2, r3
 8000914:	d10c      	bne.n	8000930 <HAL_ADCEx_InjectedConvCpltCallback+0x2c>

  // Read injected data register (rank 1)
  // NOTE: interpretation can be signed for differential channels; keep int16_t here.
  uint32_t raw = HAL_ADCEx_InjectedGetValue(hadc, ADC_INJECTED_RANK_1);
 8000916:	2109      	movs	r1, #9
 8000918:	6878      	ldr	r0, [r7, #4]
 800091a:	f002 fa2f 	bl	8002d7c <HAL_ADCEx_InjectedGetValue>
 800091e:	60f8      	str	r0, [r7, #12]
  s_inj_latest = (int16_t)(raw & 0xFFFF);
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	b21a      	sxth	r2, r3
 8000924:	4b05      	ldr	r3, [pc, #20]	; (800093c <HAL_ADCEx_InjectedConvCpltCallback+0x38>)
 8000926:	801a      	strh	r2, [r3, #0]
  s_inj_ready = true;
 8000928:	4b05      	ldr	r3, [pc, #20]	; (8000940 <HAL_ADCEx_InjectedConvCpltCallback+0x3c>)
 800092a:	2201      	movs	r2, #1
 800092c:	701a      	strb	r2, [r3, #0]
 800092e:	e000      	b.n	8000932 <HAL_ADCEx_InjectedConvCpltCallback+0x2e>
  if (hadc != s_hadc) return;
 8000930:	bf00      	nop
}
 8000932:	3710      	adds	r7, #16
 8000934:	46bd      	mov	sp, r7
 8000936:	bd80      	pop	{r7, pc}
 8000938:	24000108 	.word	0x24000108
 800093c:	24000130 	.word	0x24000130
 8000940:	24000132 	.word	0x24000132

08000944 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800094a:	4b0d      	ldr	r3, [pc, #52]	; (8000980 <MX_DMA_Init+0x3c>)
 800094c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000950:	4a0b      	ldr	r2, [pc, #44]	; (8000980 <MX_DMA_Init+0x3c>)
 8000952:	f043 0301 	orr.w	r3, r3, #1
 8000956:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800095a:	4b09      	ldr	r3, [pc, #36]	; (8000980 <MX_DMA_Init+0x3c>)
 800095c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000960:	f003 0301 	and.w	r3, r3, #1
 8000964:	607b      	str	r3, [r7, #4]
 8000966:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8000968:	2200      	movs	r2, #0
 800096a:	2105      	movs	r1, #5
 800096c:	200b      	movs	r0, #11
 800096e:	f003 f930 	bl	8003bd2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000972:	200b      	movs	r0, #11
 8000974:	f003 f947 	bl	8003c06 <HAL_NVIC_EnableIRQ>

}
 8000978:	bf00      	nop
 800097a:	3708      	adds	r7, #8
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}
 8000980:	58024400 	.word	0x58024400

08000984 <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 8000984:	b480      	push	{r7}
 8000986:	b087      	sub	sp, #28
 8000988:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800098a:	4b28      	ldr	r3, [pc, #160]	; (8000a2c <MX_GPIO_Init+0xa8>)
 800098c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000990:	4a26      	ldr	r2, [pc, #152]	; (8000a2c <MX_GPIO_Init+0xa8>)
 8000992:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000996:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800099a:	4b24      	ldr	r3, [pc, #144]	; (8000a2c <MX_GPIO_Init+0xa8>)
 800099c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009a4:	617b      	str	r3, [r7, #20]
 80009a6:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a8:	4b20      	ldr	r3, [pc, #128]	; (8000a2c <MX_GPIO_Init+0xa8>)
 80009aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009ae:	4a1f      	ldr	r2, [pc, #124]	; (8000a2c <MX_GPIO_Init+0xa8>)
 80009b0:	f043 0301 	orr.w	r3, r3, #1
 80009b4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009b8:	4b1c      	ldr	r3, [pc, #112]	; (8000a2c <MX_GPIO_Init+0xa8>)
 80009ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009be:	f003 0301 	and.w	r3, r3, #1
 80009c2:	613b      	str	r3, [r7, #16]
 80009c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009c6:	4b19      	ldr	r3, [pc, #100]	; (8000a2c <MX_GPIO_Init+0xa8>)
 80009c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009cc:	4a17      	ldr	r2, [pc, #92]	; (8000a2c <MX_GPIO_Init+0xa8>)
 80009ce:	f043 0304 	orr.w	r3, r3, #4
 80009d2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009d6:	4b15      	ldr	r3, [pc, #84]	; (8000a2c <MX_GPIO_Init+0xa8>)
 80009d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009dc:	f003 0304 	and.w	r3, r3, #4
 80009e0:	60fb      	str	r3, [r7, #12]
 80009e2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009e4:	4b11      	ldr	r3, [pc, #68]	; (8000a2c <MX_GPIO_Init+0xa8>)
 80009e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009ea:	4a10      	ldr	r2, [pc, #64]	; (8000a2c <MX_GPIO_Init+0xa8>)
 80009ec:	f043 0302 	orr.w	r3, r3, #2
 80009f0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009f4:	4b0d      	ldr	r3, [pc, #52]	; (8000a2c <MX_GPIO_Init+0xa8>)
 80009f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009fa:	f003 0302 	and.w	r3, r3, #2
 80009fe:	60bb      	str	r3, [r7, #8]
 8000a00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a02:	4b0a      	ldr	r3, [pc, #40]	; (8000a2c <MX_GPIO_Init+0xa8>)
 8000a04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a08:	4a08      	ldr	r2, [pc, #32]	; (8000a2c <MX_GPIO_Init+0xa8>)
 8000a0a:	f043 0320 	orr.w	r3, r3, #32
 8000a0e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a12:	4b06      	ldr	r3, [pc, #24]	; (8000a2c <MX_GPIO_Init+0xa8>)
 8000a14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a18:	f003 0320 	and.w	r3, r3, #32
 8000a1c:	607b      	str	r3, [r7, #4]
 8000a1e:	687b      	ldr	r3, [r7, #4]

}
 8000a20:	bf00      	nop
 8000a22:	371c      	adds	r7, #28
 8000a24:	46bd      	mov	sp, r7
 8000a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2a:	4770      	bx	lr
 8000a2c:	58024400 	.word	0x58024400

08000a30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b086      	sub	sp, #24
 8000a34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000a36:	f000 f8b3 	bl	8000ba0 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a3a:	f000 fa8d 	bl	8000f58 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a3e:	f000 f835 	bl	8000aac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a42:	f7ff ff9f 	bl	8000984 <MX_GPIO_Init>
  MX_DMA_Init();
 8000a46:	f7ff ff7d 	bl	8000944 <MX_DMA_Init>
  MX_ADC1_Init();
 8000a4a:	f7ff fc45 	bl	80002d8 <MX_ADC1_Init>
  MX_TIM2_Init();
 8000a4e:	f000 f9e9 	bl	8000e24 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  adc_app_init(&hadc1, &htim2);
 8000a52:	4914      	ldr	r1, [pc, #80]	; (8000aa4 <main+0x74>)
 8000a54:	4814      	ldr	r0, [pc, #80]	; (8000aa8 <main+0x78>)
 8000a56:	f7ff fe5f 	bl	8000718 <adc_app_init>
  adc_app_start();
 8000a5a:	f7ff fe73 	bl	8000744 <adc_app_start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  uint16_t frame[ADC_APP_REG_CH_COUNT];
  uint32_t last_inj_ms = 0;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	617b      	str	r3, [r7, #20]

  while (1)
  {
    
    // 1) Regular frame handling
    if (adc_app_frame_available()) {
 8000a62:	f7ff fe95 	bl	8000790 <adc_app_frame_available>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d003      	beq.n	8000a74 <main+0x44>
      adc_app_get_latest_frame(frame);
 8000a6c:	1d3b      	adds	r3, r7, #4
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f7ff fe9a 	bl	80007a8 <adc_app_get_latest_frame>
      // Esempio: qui puoi mettere breakpoint e vedere i 5 canali.
      // TODO: processing / scaling / logging
    }

    // 2) Injected trigger every 1000 ms (demo)
    uint32_t now = HAL_GetTick();
 8000a74:	f000 faf6 	bl	8001064 <HAL_GetTick>
 8000a78:	6138      	str	r0, [r7, #16]
    if ((now - last_inj_ms) >= 1000u) {
 8000a7a:	693a      	ldr	r2, [r7, #16]
 8000a7c:	697b      	ldr	r3, [r7, #20]
 8000a7e:	1ad3      	subs	r3, r2, r3
 8000a80:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000a84:	d303      	bcc.n	8000a8e <main+0x5e>
      last_inj_ms = now;
 8000a86:	693b      	ldr	r3, [r7, #16]
 8000a88:	617b      	str	r3, [r7, #20]
      (void)adc_app_trigger_injected_it();
 8000a8a:	f7ff fea5 	bl	80007d8 <adc_app_trigger_injected_it>
    }

    // 3) Injected result
    if (adc_app_injected_available()) {
 8000a8e:	f7ff febb 	bl	8000808 <adc_app_injected_available>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d0e4      	beq.n	8000a62 <main+0x32>
      int16_t inj = adc_app_get_injected_latest();
 8000a98:	f7ff fec2 	bl	8000820 <adc_app_get_injected_latest>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	81fb      	strh	r3, [r7, #14]
  {
 8000aa0:	e7df      	b.n	8000a62 <main+0x32>
 8000aa2:	bf00      	nop
 8000aa4:	24000134 	.word	0x24000134
 8000aa8:	2400002c 	.word	0x2400002c

08000aac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b09c      	sub	sp, #112	; 0x70
 8000ab0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ab2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ab6:	224c      	movs	r2, #76	; 0x4c
 8000ab8:	2100      	movs	r1, #0
 8000aba:	4618      	mov	r0, r3
 8000abc:	f009 fc52 	bl	800a364 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ac0:	1d3b      	adds	r3, r7, #4
 8000ac2:	2220      	movs	r2, #32
 8000ac4:	2100      	movs	r1, #0
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f009 fc4c 	bl	800a364 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000acc:	2002      	movs	r0, #2
 8000ace:	f005 fbb5 	bl	800623c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	603b      	str	r3, [r7, #0]
 8000ad6:	4b30      	ldr	r3, [pc, #192]	; (8000b98 <SystemClock_Config+0xec>)
 8000ad8:	699b      	ldr	r3, [r3, #24]
 8000ada:	4a2f      	ldr	r2, [pc, #188]	; (8000b98 <SystemClock_Config+0xec>)
 8000adc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000ae0:	6193      	str	r3, [r2, #24]
 8000ae2:	4b2d      	ldr	r3, [pc, #180]	; (8000b98 <SystemClock_Config+0xec>)
 8000ae4:	699b      	ldr	r3, [r3, #24]
 8000ae6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000aea:	603b      	str	r3, [r7, #0]
 8000aec:	4b2b      	ldr	r3, [pc, #172]	; (8000b9c <SystemClock_Config+0xf0>)
 8000aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000af0:	4a2a      	ldr	r2, [pc, #168]	; (8000b9c <SystemClock_Config+0xf0>)
 8000af2:	f043 0301 	orr.w	r3, r3, #1
 8000af6:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000af8:	4b28      	ldr	r3, [pc, #160]	; (8000b9c <SystemClock_Config+0xf0>)
 8000afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000afc:	f003 0301 	and.w	r3, r3, #1
 8000b00:	603b      	str	r3, [r7, #0]
 8000b02:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000b04:	bf00      	nop
 8000b06:	4b24      	ldr	r3, [pc, #144]	; (8000b98 <SystemClock_Config+0xec>)
 8000b08:	699b      	ldr	r3, [r3, #24]
 8000b0a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000b0e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000b12:	d1f8      	bne.n	8000b06 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b14:	2301      	movs	r3, #1
 8000b16:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b18:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b1c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b1e:	2302      	movs	r3, #2
 8000b20:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b22:	2302      	movs	r3, #2
 8000b24:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000b26:	2301      	movs	r3, #1
 8000b28:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 8000b2a:	2378      	movs	r3, #120	; 0x78
 8000b2c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000b2e:	2302      	movs	r3, #2
 8000b30:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000b32:	2302      	movs	r3, #2
 8000b34:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b36:	2302      	movs	r3, #2
 8000b38:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000b3a:	230c      	movs	r3, #12
 8000b3c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000b42:	2300      	movs	r3, #0
 8000b44:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f005 fbb0 	bl	80062b0 <HAL_RCC_OscConfig>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d001      	beq.n	8000b5a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000b56:	f000 f84f 	bl	8000bf8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b5a:	233f      	movs	r3, #63	; 0x3f
 8000b5c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b5e:	2303      	movs	r3, #3
 8000b60:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000b62:	2300      	movs	r3, #0
 8000b64:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000b66:	2308      	movs	r3, #8
 8000b68:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000b6a:	2340      	movs	r3, #64	; 0x40
 8000b6c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000b6e:	2340      	movs	r3, #64	; 0x40
 8000b70:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000b72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b76:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000b78:	2340      	movs	r3, #64	; 0x40
 8000b7a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b7c:	1d3b      	adds	r3, r7, #4
 8000b7e:	2104      	movs	r1, #4
 8000b80:	4618      	mov	r0, r3
 8000b82:	f005 ffef 	bl	8006b64 <HAL_RCC_ClockConfig>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d001      	beq.n	8000b90 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8000b8c:	f000 f834 	bl	8000bf8 <Error_Handler>
  }
}
 8000b90:	bf00      	nop
 8000b92:	3770      	adds	r7, #112	; 0x70
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	58024800 	.word	0x58024800
 8000b9c:	58000400 	.word	0x58000400

08000ba0 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000ba6:	463b      	mov	r3, r7
 8000ba8:	2200      	movs	r2, #0
 8000baa:	601a      	str	r2, [r3, #0]
 8000bac:	605a      	str	r2, [r3, #4]
 8000bae:	609a      	str	r2, [r3, #8]
 8000bb0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000bb2:	f003 f843 	bl	8003c3c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000bc2:	231f      	movs	r3, #31
 8000bc4:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000bc6:	2387      	movs	r3, #135	; 0x87
 8000bc8:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000bde:	2300      	movs	r3, #0
 8000be0:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000be2:	463b      	mov	r3, r7
 8000be4:	4618      	mov	r0, r3
 8000be6:	f003 f861 	bl	8003cac <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000bea:	2004      	movs	r0, #4
 8000bec:	f003 f83e 	bl	8003c6c <HAL_MPU_Enable>

}
 8000bf0:	bf00      	nop
 8000bf2:	3710      	adds	r7, #16
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}

08000bf8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000bfc:	b672      	cpsid	i
}
 8000bfe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c00:	e7fe      	b.n	8000c00 <Error_Handler+0x8>
	...

08000c04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	b083      	sub	sp, #12
 8000c08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c0a:	4b0a      	ldr	r3, [pc, #40]	; (8000c34 <HAL_MspInit+0x30>)
 8000c0c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000c10:	4a08      	ldr	r2, [pc, #32]	; (8000c34 <HAL_MspInit+0x30>)
 8000c12:	f043 0302 	orr.w	r3, r3, #2
 8000c16:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000c1a:	4b06      	ldr	r3, [pc, #24]	; (8000c34 <HAL_MspInit+0x30>)
 8000c1c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000c20:	f003 0302 	and.w	r3, r3, #2
 8000c24:	607b      	str	r3, [r7, #4]
 8000c26:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c28:	bf00      	nop
 8000c2a:	370c      	adds	r7, #12
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c32:	4770      	bx	lr
 8000c34:	58024400 	.word	0x58024400

08000c38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c3c:	e7fe      	b.n	8000c3c <NMI_Handler+0x4>

08000c3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c3e:	b480      	push	{r7}
 8000c40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c42:	e7fe      	b.n	8000c42 <HardFault_Handler+0x4>

08000c44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c48:	e7fe      	b.n	8000c48 <MemManage_Handler+0x4>

08000c4a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c4a:	b480      	push	{r7}
 8000c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c4e:	e7fe      	b.n	8000c4e <BusFault_Handler+0x4>

08000c50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c54:	e7fe      	b.n	8000c54 <UsageFault_Handler+0x4>

08000c56 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c56:	b480      	push	{r7}
 8000c58:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c5a:	bf00      	nop
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c62:	4770      	bx	lr

08000c64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c68:	bf00      	nop
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c70:	4770      	bx	lr

08000c72 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c72:	b480      	push	{r7}
 8000c74:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c76:	bf00      	nop
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr

08000c80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c84:	f000 f9da 	bl	800103c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c88:	bf00      	nop
 8000c8a:	bd80      	pop	{r7, pc}

08000c8c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000c90:	4802      	ldr	r0, [pc, #8]	; (8000c9c <DMA1_Stream0_IRQHandler+0x10>)
 8000c92:	f003 fe11 	bl	80048b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8000c96:	bf00      	nop
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	24000090 	.word	0x24000090

08000ca0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000ca4:	4802      	ldr	r0, [pc, #8]	; (8000cb0 <ADC_IRQHandler+0x10>)
 8000ca6:	f000 fe97 	bl	80019d8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8000caa:	bf00      	nop
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	2400002c 	.word	0x2400002c

08000cb4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000cb8:	4b43      	ldr	r3, [pc, #268]	; (8000dc8 <SystemInit+0x114>)
 8000cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cbe:	4a42      	ldr	r2, [pc, #264]	; (8000dc8 <SystemInit+0x114>)
 8000cc0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000cc4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000cc8:	4b40      	ldr	r3, [pc, #256]	; (8000dcc <SystemInit+0x118>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	f003 030f 	and.w	r3, r3, #15
 8000cd0:	2b06      	cmp	r3, #6
 8000cd2:	d807      	bhi.n	8000ce4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000cd4:	4b3d      	ldr	r3, [pc, #244]	; (8000dcc <SystemInit+0x118>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	f023 030f 	bic.w	r3, r3, #15
 8000cdc:	4a3b      	ldr	r2, [pc, #236]	; (8000dcc <SystemInit+0x118>)
 8000cde:	f043 0307 	orr.w	r3, r3, #7
 8000ce2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000ce4:	4b3a      	ldr	r3, [pc, #232]	; (8000dd0 <SystemInit+0x11c>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a39      	ldr	r2, [pc, #228]	; (8000dd0 <SystemInit+0x11c>)
 8000cea:	f043 0301 	orr.w	r3, r3, #1
 8000cee:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000cf0:	4b37      	ldr	r3, [pc, #220]	; (8000dd0 <SystemInit+0x11c>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000cf6:	4b36      	ldr	r3, [pc, #216]	; (8000dd0 <SystemInit+0x11c>)
 8000cf8:	681a      	ldr	r2, [r3, #0]
 8000cfa:	4935      	ldr	r1, [pc, #212]	; (8000dd0 <SystemInit+0x11c>)
 8000cfc:	4b35      	ldr	r3, [pc, #212]	; (8000dd4 <SystemInit+0x120>)
 8000cfe:	4013      	ands	r3, r2
 8000d00:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000d02:	4b32      	ldr	r3, [pc, #200]	; (8000dcc <SystemInit+0x118>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f003 0308 	and.w	r3, r3, #8
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d007      	beq.n	8000d1e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000d0e:	4b2f      	ldr	r3, [pc, #188]	; (8000dcc <SystemInit+0x118>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f023 030f 	bic.w	r3, r3, #15
 8000d16:	4a2d      	ldr	r2, [pc, #180]	; (8000dcc <SystemInit+0x118>)
 8000d18:	f043 0307 	orr.w	r3, r3, #7
 8000d1c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000d1e:	4b2c      	ldr	r3, [pc, #176]	; (8000dd0 <SystemInit+0x11c>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000d24:	4b2a      	ldr	r3, [pc, #168]	; (8000dd0 <SystemInit+0x11c>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000d2a:	4b29      	ldr	r3, [pc, #164]	; (8000dd0 <SystemInit+0x11c>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000d30:	4b27      	ldr	r3, [pc, #156]	; (8000dd0 <SystemInit+0x11c>)
 8000d32:	4a29      	ldr	r2, [pc, #164]	; (8000dd8 <SystemInit+0x124>)
 8000d34:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000d36:	4b26      	ldr	r3, [pc, #152]	; (8000dd0 <SystemInit+0x11c>)
 8000d38:	4a28      	ldr	r2, [pc, #160]	; (8000ddc <SystemInit+0x128>)
 8000d3a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000d3c:	4b24      	ldr	r3, [pc, #144]	; (8000dd0 <SystemInit+0x11c>)
 8000d3e:	4a28      	ldr	r2, [pc, #160]	; (8000de0 <SystemInit+0x12c>)
 8000d40:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000d42:	4b23      	ldr	r3, [pc, #140]	; (8000dd0 <SystemInit+0x11c>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000d48:	4b21      	ldr	r3, [pc, #132]	; (8000dd0 <SystemInit+0x11c>)
 8000d4a:	4a25      	ldr	r2, [pc, #148]	; (8000de0 <SystemInit+0x12c>)
 8000d4c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000d4e:	4b20      	ldr	r3, [pc, #128]	; (8000dd0 <SystemInit+0x11c>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000d54:	4b1e      	ldr	r3, [pc, #120]	; (8000dd0 <SystemInit+0x11c>)
 8000d56:	4a22      	ldr	r2, [pc, #136]	; (8000de0 <SystemInit+0x12c>)
 8000d58:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000d5a:	4b1d      	ldr	r3, [pc, #116]	; (8000dd0 <SystemInit+0x11c>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000d60:	4b1b      	ldr	r3, [pc, #108]	; (8000dd0 <SystemInit+0x11c>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a1a      	ldr	r2, [pc, #104]	; (8000dd0 <SystemInit+0x11c>)
 8000d66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d6a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000d6c:	4b18      	ldr	r3, [pc, #96]	; (8000dd0 <SystemInit+0x11c>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000d72:	4b1c      	ldr	r3, [pc, #112]	; (8000de4 <SystemInit+0x130>)
 8000d74:	681a      	ldr	r2, [r3, #0]
 8000d76:	4b1c      	ldr	r3, [pc, #112]	; (8000de8 <SystemInit+0x134>)
 8000d78:	4013      	ands	r3, r2
 8000d7a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000d7e:	d202      	bcs.n	8000d86 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000d80:	4b1a      	ldr	r3, [pc, #104]	; (8000dec <SystemInit+0x138>)
 8000d82:	2201      	movs	r2, #1
 8000d84:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000d86:	4b12      	ldr	r3, [pc, #72]	; (8000dd0 <SystemInit+0x11c>)
 8000d88:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8000d8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d113      	bne.n	8000dbc <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000d94:	4b0e      	ldr	r3, [pc, #56]	; (8000dd0 <SystemInit+0x11c>)
 8000d96:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8000d9a:	4a0d      	ldr	r2, [pc, #52]	; (8000dd0 <SystemInit+0x11c>)
 8000d9c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000da0:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000da4:	4b12      	ldr	r3, [pc, #72]	; (8000df0 <SystemInit+0x13c>)
 8000da6:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000daa:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000dac:	4b08      	ldr	r3, [pc, #32]	; (8000dd0 <SystemInit+0x11c>)
 8000dae:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8000db2:	4a07      	ldr	r2, [pc, #28]	; (8000dd0 <SystemInit+0x11c>)
 8000db4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000db8:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000dbc:	bf00      	nop
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	e000ed00 	.word	0xe000ed00
 8000dcc:	52002000 	.word	0x52002000
 8000dd0:	58024400 	.word	0x58024400
 8000dd4:	eaf6ed7f 	.word	0xeaf6ed7f
 8000dd8:	02020200 	.word	0x02020200
 8000ddc:	01ff0000 	.word	0x01ff0000
 8000de0:	01010280 	.word	0x01010280
 8000de4:	5c001000 	.word	0x5c001000
 8000de8:	ffff0000 	.word	0xffff0000
 8000dec:	51008108 	.word	0x51008108
 8000df0:	52004000 	.word	0x52004000

08000df4 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000df8:	4b09      	ldr	r3, [pc, #36]	; (8000e20 <ExitRun0Mode+0x2c>)
 8000dfa:	68db      	ldr	r3, [r3, #12]
 8000dfc:	4a08      	ldr	r2, [pc, #32]	; (8000e20 <ExitRun0Mode+0x2c>)
 8000dfe:	f043 0302 	orr.w	r3, r3, #2
 8000e02:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000e04:	bf00      	nop
 8000e06:	4b06      	ldr	r3, [pc, #24]	; (8000e20 <ExitRun0Mode+0x2c>)
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d0f9      	beq.n	8000e06 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000e12:	bf00      	nop
 8000e14:	bf00      	nop
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	58024800 	.word	0x58024800

08000e24 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b088      	sub	sp, #32
 8000e28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e2a:	f107 0310 	add.w	r3, r7, #16
 8000e2e:	2200      	movs	r2, #0
 8000e30:	601a      	str	r2, [r3, #0]
 8000e32:	605a      	str	r2, [r3, #4]
 8000e34:	609a      	str	r2, [r3, #8]
 8000e36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e38:	1d3b      	adds	r3, r7, #4
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	601a      	str	r2, [r3, #0]
 8000e3e:	605a      	str	r2, [r3, #4]
 8000e40:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000e42:	4b1e      	ldr	r3, [pc, #120]	; (8000ebc <MX_TIM2_Init+0x98>)
 8000e44:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000e48:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 239;
 8000e4a:	4b1c      	ldr	r3, [pc, #112]	; (8000ebc <MX_TIM2_Init+0x98>)
 8000e4c:	22ef      	movs	r2, #239	; 0xef
 8000e4e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e50:	4b1a      	ldr	r3, [pc, #104]	; (8000ebc <MX_TIM2_Init+0x98>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000e56:	4b19      	ldr	r3, [pc, #100]	; (8000ebc <MX_TIM2_Init+0x98>)
 8000e58:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000e5c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e5e:	4b17      	ldr	r3, [pc, #92]	; (8000ebc <MX_TIM2_Init+0x98>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e64:	4b15      	ldr	r3, [pc, #84]	; (8000ebc <MX_TIM2_Init+0x98>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000e6a:	4814      	ldr	r0, [pc, #80]	; (8000ebc <MX_TIM2_Init+0x98>)
 8000e6c:	f008 feee 	bl	8009c4c <HAL_TIM_Base_Init>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d001      	beq.n	8000e7a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000e76:	f7ff febf 	bl	8000bf8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e7a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e7e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000e80:	f107 0310 	add.w	r3, r7, #16
 8000e84:	4619      	mov	r1, r3
 8000e86:	480d      	ldr	r0, [pc, #52]	; (8000ebc <MX_TIM2_Init+0x98>)
 8000e88:	f008 ffa8 	bl	8009ddc <HAL_TIM_ConfigClockSource>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000e92:	f7ff feb1 	bl	8000bf8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000e96:	2320      	movs	r3, #32
 8000e98:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e9e:	1d3b      	adds	r3, r7, #4
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	4806      	ldr	r0, [pc, #24]	; (8000ebc <MX_TIM2_Init+0x98>)
 8000ea4:	f009 f9d0 	bl	800a248 <HAL_TIMEx_MasterConfigSynchronization>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000eae:	f7ff fea3 	bl	8000bf8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000eb2:	bf00      	nop
 8000eb4:	3720      	adds	r7, #32
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	24000134 	.word	0x24000134

08000ec0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b085      	sub	sp, #20
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ed0:	d10e      	bne.n	8000ef0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000ed2:	4b0a      	ldr	r3, [pc, #40]	; (8000efc <HAL_TIM_Base_MspInit+0x3c>)
 8000ed4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000ed8:	4a08      	ldr	r2, [pc, #32]	; (8000efc <HAL_TIM_Base_MspInit+0x3c>)
 8000eda:	f043 0301 	orr.w	r3, r3, #1
 8000ede:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000ee2:	4b06      	ldr	r3, [pc, #24]	; (8000efc <HAL_TIM_Base_MspInit+0x3c>)
 8000ee4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000ee8:	f003 0301 	and.w	r3, r3, #1
 8000eec:	60fb      	str	r3, [r7, #12]
 8000eee:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000ef0:	bf00      	nop
 8000ef2:	3714      	adds	r7, #20
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr
 8000efc:	58024400 	.word	0x58024400

08000f00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000f00:	f8df d038 	ldr.w	sp, [pc, #56]	; 8000f3c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000f04:	f7ff ff76 	bl	8000df4 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f08:	f7ff fed4 	bl	8000cb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f0c:	480c      	ldr	r0, [pc, #48]	; (8000f40 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f0e:	490d      	ldr	r1, [pc, #52]	; (8000f44 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f10:	4a0d      	ldr	r2, [pc, #52]	; (8000f48 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f14:	e002      	b.n	8000f1c <LoopCopyDataInit>

08000f16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f1a:	3304      	adds	r3, #4

08000f1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f20:	d3f9      	bcc.n	8000f16 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f22:	4a0a      	ldr	r2, [pc, #40]	; (8000f4c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f24:	4c0a      	ldr	r4, [pc, #40]	; (8000f50 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f28:	e001      	b.n	8000f2e <LoopFillZerobss>

08000f2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f2c:	3204      	adds	r2, #4

08000f2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f30:	d3fb      	bcc.n	8000f2a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f32:	f009 fa1f 	bl	800a374 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f36:	f7ff fd7b 	bl	8000a30 <main>
  bx  lr
 8000f3a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000f3c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000f40:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000f44:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000f48:	0800a410 	.word	0x0800a410
  ldr r2, =_sbss
 8000f4c:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8000f50:	24000184 	.word	0x24000184

08000f54 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f54:	e7fe      	b.n	8000f54 <ADC3_IRQHandler>
	...

08000f58 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f5e:	2003      	movs	r0, #3
 8000f60:	f002 fe2c 	bl	8003bbc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000f64:	f005 ffb4 	bl	8006ed0 <HAL_RCC_GetSysClockFreq>
 8000f68:	4602      	mov	r2, r0
 8000f6a:	4b15      	ldr	r3, [pc, #84]	; (8000fc0 <HAL_Init+0x68>)
 8000f6c:	699b      	ldr	r3, [r3, #24]
 8000f6e:	0a1b      	lsrs	r3, r3, #8
 8000f70:	f003 030f 	and.w	r3, r3, #15
 8000f74:	4913      	ldr	r1, [pc, #76]	; (8000fc4 <HAL_Init+0x6c>)
 8000f76:	5ccb      	ldrb	r3, [r1, r3]
 8000f78:	f003 031f 	and.w	r3, r3, #31
 8000f7c:	fa22 f303 	lsr.w	r3, r2, r3
 8000f80:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000f82:	4b0f      	ldr	r3, [pc, #60]	; (8000fc0 <HAL_Init+0x68>)
 8000f84:	699b      	ldr	r3, [r3, #24]
 8000f86:	f003 030f 	and.w	r3, r3, #15
 8000f8a:	4a0e      	ldr	r2, [pc, #56]	; (8000fc4 <HAL_Init+0x6c>)
 8000f8c:	5cd3      	ldrb	r3, [r2, r3]
 8000f8e:	f003 031f 	and.w	r3, r3, #31
 8000f92:	687a      	ldr	r2, [r7, #4]
 8000f94:	fa22 f303 	lsr.w	r3, r2, r3
 8000f98:	4a0b      	ldr	r2, [pc, #44]	; (8000fc8 <HAL_Init+0x70>)
 8000f9a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000f9c:	4a0b      	ldr	r2, [pc, #44]	; (8000fcc <HAL_Init+0x74>)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fa2:	200f      	movs	r0, #15
 8000fa4:	f000 f814 	bl	8000fd0 <HAL_InitTick>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000fae:	2301      	movs	r3, #1
 8000fb0:	e002      	b.n	8000fb8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000fb2:	f7ff fe27 	bl	8000c04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fb6:	2300      	movs	r3, #0
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	58024400 	.word	0x58024400
 8000fc4:	0800a3f0 	.word	0x0800a3f0
 8000fc8:	24000004 	.word	0x24000004
 8000fcc:	24000000 	.word	0x24000000

08000fd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000fd8:	4b15      	ldr	r3, [pc, #84]	; (8001030 <HAL_InitTick+0x60>)
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d101      	bne.n	8000fe4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	e021      	b.n	8001028 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000fe4:	4b13      	ldr	r3, [pc, #76]	; (8001034 <HAL_InitTick+0x64>)
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	4b11      	ldr	r3, [pc, #68]	; (8001030 <HAL_InitTick+0x60>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	4619      	mov	r1, r3
 8000fee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ff2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ff6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f002 fe11 	bl	8003c22 <HAL_SYSTICK_Config>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001006:	2301      	movs	r3, #1
 8001008:	e00e      	b.n	8001028 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	2b0f      	cmp	r3, #15
 800100e:	d80a      	bhi.n	8001026 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001010:	2200      	movs	r2, #0
 8001012:	6879      	ldr	r1, [r7, #4]
 8001014:	f04f 30ff 	mov.w	r0, #4294967295
 8001018:	f002 fddb 	bl	8003bd2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800101c:	4a06      	ldr	r2, [pc, #24]	; (8001038 <HAL_InitTick+0x68>)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001022:	2300      	movs	r3, #0
 8001024:	e000      	b.n	8001028 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001026:	2301      	movs	r3, #1
}
 8001028:	4618      	mov	r0, r3
 800102a:	3708      	adds	r7, #8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	2400000c 	.word	0x2400000c
 8001034:	24000000 	.word	0x24000000
 8001038:	24000008 	.word	0x24000008

0800103c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001040:	4b06      	ldr	r3, [pc, #24]	; (800105c <HAL_IncTick+0x20>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	461a      	mov	r2, r3
 8001046:	4b06      	ldr	r3, [pc, #24]	; (8001060 <HAL_IncTick+0x24>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	4413      	add	r3, r2
 800104c:	4a04      	ldr	r2, [pc, #16]	; (8001060 <HAL_IncTick+0x24>)
 800104e:	6013      	str	r3, [r2, #0]
}
 8001050:	bf00      	nop
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	2400000c 	.word	0x2400000c
 8001060:	24000180 	.word	0x24000180

08001064 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  return uwTick;
 8001068:	4b03      	ldr	r3, [pc, #12]	; (8001078 <HAL_GetTick+0x14>)
 800106a:	681b      	ldr	r3, [r3, #0]
}
 800106c:	4618      	mov	r0, r3
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	24000180 	.word	0x24000180

0800107c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001080:	4b03      	ldr	r3, [pc, #12]	; (8001090 <HAL_GetREVID+0x14>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	0c1b      	lsrs	r3, r3, #16
}
 8001086:	4618      	mov	r0, r3
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr
 8001090:	5c001000 	.word	0x5c001000

08001094 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001094:	b480      	push	{r7}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
 800109c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	689b      	ldr	r3, [r3, #8]
 80010a2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	431a      	orrs	r2, r3
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	609a      	str	r2, [r3, #8]
}
 80010ae:	bf00      	nop
 80010b0:	370c      	adds	r7, #12
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr

080010ba <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80010ba:	b480      	push	{r7}
 80010bc:	b083      	sub	sp, #12
 80010be:	af00      	add	r7, sp, #0
 80010c0:	6078      	str	r0, [r7, #4]
 80010c2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	689b      	ldr	r3, [r3, #8]
 80010c8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	431a      	orrs	r2, r3
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	609a      	str	r2, [r3, #8]
}
 80010d4:	bf00      	nop
 80010d6:	370c      	adds	r7, #12
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr

080010e0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	689b      	ldr	r3, [r3, #8]
 80010ec:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	370c      	adds	r7, #12
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr

080010fc <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b087      	sub	sp, #28
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800110c:	2b00      	cmp	r3, #0
 800110e:	d107      	bne.n	8001120 <LL_ADC_SetChannelPreselection+0x24>
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	0e9b      	lsrs	r3, r3, #26
 8001114:	f003 031f 	and.w	r3, r3, #31
 8001118:	2201      	movs	r2, #1
 800111a:	fa02 f303 	lsl.w	r3, r2, r3
 800111e:	e015      	b.n	800114c <LL_ADC_SetChannelPreselection+0x50>
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001124:	693b      	ldr	r3, [r7, #16]
 8001126:	fa93 f3a3 	rbit	r3, r3
 800112a:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d101      	bne.n	800113a <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8001136:	2320      	movs	r3, #32
 8001138:	e003      	b.n	8001142 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	fab3 f383 	clz	r3, r3
 8001140:	b2db      	uxtb	r3, r3
 8001142:	f003 031f 	and.w	r3, r3, #31
 8001146:	2201      	movs	r2, #1
 8001148:	fa02 f303 	lsl.w	r3, r2, r3
 800114c:	687a      	ldr	r2, [r7, #4]
 800114e:	69d2      	ldr	r2, [r2, #28]
 8001150:	431a      	orrs	r2, r3
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8001156:	bf00      	nop
 8001158:	371c      	adds	r7, #28
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr

08001162 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001162:	b480      	push	{r7}
 8001164:	b087      	sub	sp, #28
 8001166:	af00      	add	r7, sp, #0
 8001168:	60f8      	str	r0, [r7, #12]
 800116a:	60b9      	str	r1, [r7, #8]
 800116c:	607a      	str	r2, [r7, #4]
 800116e:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	3360      	adds	r3, #96	; 0x60
 8001174:	461a      	mov	r2, r3
 8001176:	68bb      	ldr	r3, [r7, #8]
 8001178:	009b      	lsls	r3, r3, #2
 800117a:	4413      	add	r3, r2
 800117c:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	430b      	orrs	r3, r1
 8001190:	431a      	orrs	r2, r3
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8001196:	bf00      	nop
 8001198:	371c      	adds	r7, #28
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr

080011a2 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 80011a2:	b480      	push	{r7}
 80011a4:	b085      	sub	sp, #20
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	60f8      	str	r0, [r7, #12]
 80011aa:	60b9      	str	r1, [r7, #8]
 80011ac:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	691b      	ldr	r3, [r3, #16]
 80011b2:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 80011b6:	68bb      	ldr	r3, [r7, #8]
 80011b8:	f003 031f 	and.w	r3, r3, #31
 80011bc:	6879      	ldr	r1, [r7, #4]
 80011be:	fa01 f303 	lsl.w	r3, r1, r3
 80011c2:	431a      	orrs	r2, r3
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	611a      	str	r2, [r3, #16]
}
 80011c8:	bf00      	nop
 80011ca:	3714      	adds	r7, #20
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr

080011d4 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b087      	sub	sp, #28
 80011d8:	af00      	add	r7, sp, #0
 80011da:	60f8      	str	r0, [r7, #12]
 80011dc:	60b9      	str	r1, [r7, #8]
 80011de:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	3360      	adds	r3, #96	; 0x60
 80011e4:	461a      	mov	r2, r3
 80011e6:	68bb      	ldr	r3, [r7, #8]
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	4413      	add	r3, r2
 80011ec:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	431a      	orrs	r2, r3
 80011fa:	697b      	ldr	r3, [r7, #20]
 80011fc:	601a      	str	r2, [r3, #0]
  }
}
 80011fe:	bf00      	nop
 8001200:	371c      	adds	r7, #28
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr

0800120a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800120a:	b480      	push	{r7}
 800120c:	b083      	sub	sp, #12
 800120e:	af00      	add	r7, sp, #0
 8001210:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	68db      	ldr	r3, [r3, #12]
 8001216:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800121a:	2b00      	cmp	r3, #0
 800121c:	d101      	bne.n	8001222 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800121e:	2301      	movs	r3, #1
 8001220:	e000      	b.n	8001224 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001222:	2300      	movs	r3, #0
}
 8001224:	4618      	mov	r0, r3
 8001226:	370c      	adds	r7, #12
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr

08001230 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001230:	b480      	push	{r7}
 8001232:	b087      	sub	sp, #28
 8001234:	af00      	add	r7, sp, #0
 8001236:	60f8      	str	r0, [r7, #12]
 8001238:	60b9      	str	r1, [r7, #8]
 800123a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800123c:	68fb      	ldr	r3, [r7, #12]
 800123e:	3330      	adds	r3, #48	; 0x30
 8001240:	461a      	mov	r2, r3
 8001242:	68bb      	ldr	r3, [r7, #8]
 8001244:	0a1b      	lsrs	r3, r3, #8
 8001246:	009b      	lsls	r3, r3, #2
 8001248:	f003 030c 	and.w	r3, r3, #12
 800124c:	4413      	add	r3, r2
 800124e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	f003 031f 	and.w	r3, r3, #31
 800125a:	211f      	movs	r1, #31
 800125c:	fa01 f303 	lsl.w	r3, r1, r3
 8001260:	43db      	mvns	r3, r3
 8001262:	401a      	ands	r2, r3
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	0e9b      	lsrs	r3, r3, #26
 8001268:	f003 011f 	and.w	r1, r3, #31
 800126c:	68bb      	ldr	r3, [r7, #8]
 800126e:	f003 031f 	and.w	r3, r3, #31
 8001272:	fa01 f303 	lsl.w	r3, r1, r3
 8001276:	431a      	orrs	r2, r3
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800127c:	bf00      	nop
 800127e:	371c      	adds	r7, #28
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr

08001288 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8001288:	b480      	push	{r7}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
 8001290:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	68db      	ldr	r3, [r3, #12]
 8001296:	f023 0203 	bic.w	r2, r3, #3
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	431a      	orrs	r2, r3
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	60da      	str	r2, [r3, #12]
}
 80012a2:	bf00      	nop
 80012a4:	370c      	adds	r7, #12
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr

080012ae <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80012ae:	b480      	push	{r7}
 80012b0:	b083      	sub	sp, #12
 80012b2:	af00      	add	r7, sp, #0
 80012b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ba:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d101      	bne.n	80012c6 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80012c2:	2301      	movs	r3, #1
 80012c4:	e000      	b.n	80012c8 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80012c6:	2300      	movs	r3, #0
}
 80012c8:	4618      	mov	r0, r3
 80012ca:	370c      	adds	r7, #12
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr

080012d4 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b087      	sub	sp, #28
 80012d8:	af00      	add	r7, sp, #0
 80012da:	60f8      	str	r0, [r7, #12]
 80012dc:	60b9      	str	r1, [r7, #8]
 80012de:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	3314      	adds	r3, #20
 80012e4:	461a      	mov	r2, r3
 80012e6:	68bb      	ldr	r3, [r7, #8]
 80012e8:	0e5b      	lsrs	r3, r3, #25
 80012ea:	009b      	lsls	r3, r3, #2
 80012ec:	f003 0304 	and.w	r3, r3, #4
 80012f0:	4413      	add	r3, r2
 80012f2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	0d1b      	lsrs	r3, r3, #20
 80012fc:	f003 031f 	and.w	r3, r3, #31
 8001300:	2107      	movs	r1, #7
 8001302:	fa01 f303 	lsl.w	r3, r1, r3
 8001306:	43db      	mvns	r3, r3
 8001308:	401a      	ands	r2, r3
 800130a:	68bb      	ldr	r3, [r7, #8]
 800130c:	0d1b      	lsrs	r3, r3, #20
 800130e:	f003 031f 	and.w	r3, r3, #31
 8001312:	6879      	ldr	r1, [r7, #4]
 8001314:	fa01 f303 	lsl.w	r3, r1, r3
 8001318:	431a      	orrs	r2, r3
 800131a:	697b      	ldr	r3, [r7, #20]
 800131c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800131e:	bf00      	nop
 8001320:	371c      	adds	r7, #28
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr
	...

0800132c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800132c:	b480      	push	{r7}
 800132e:	b085      	sub	sp, #20
 8001330:	af00      	add	r7, sp, #0
 8001332:	60f8      	str	r0, [r7, #12]
 8001334:	60b9      	str	r1, [r7, #8]
 8001336:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800133e:	68bb      	ldr	r3, [r7, #8]
 8001340:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001344:	43db      	mvns	r3, r3
 8001346:	401a      	ands	r2, r3
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	f003 0318 	and.w	r3, r3, #24
 800134e:	4908      	ldr	r1, [pc, #32]	; (8001370 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001350:	40d9      	lsrs	r1, r3
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	400b      	ands	r3, r1
 8001356:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800135a:	431a      	orrs	r2, r3
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8001362:	bf00      	nop
 8001364:	3714      	adds	r7, #20
 8001366:	46bd      	mov	sp, r7
 8001368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	000fffff 	.word	0x000fffff

08001374 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	689b      	ldr	r3, [r3, #8]
 8001380:	f003 031f 	and.w	r3, r3, #31
}
 8001384:	4618      	mov	r0, r3
 8001386:	370c      	adds	r7, #12
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr

08001390 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	370c      	adds	r7, #12
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr

080013ac <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	689a      	ldr	r2, [r3, #8]
 80013b8:	4b04      	ldr	r3, [pc, #16]	; (80013cc <LL_ADC_DisableDeepPowerDown+0x20>)
 80013ba:	4013      	ands	r3, r2
 80013bc:	687a      	ldr	r2, [r7, #4]
 80013be:	6093      	str	r3, [r2, #8]
}
 80013c0:	bf00      	nop
 80013c2:	370c      	adds	r7, #12
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr
 80013cc:	5fffffc0 	.word	0x5fffffc0

080013d0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	689b      	ldr	r3, [r3, #8]
 80013dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80013e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80013e4:	d101      	bne.n	80013ea <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80013e6:	2301      	movs	r3, #1
 80013e8:	e000      	b.n	80013ec <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80013ea:	2300      	movs	r3, #0
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	370c      	adds	r7, #12
 80013f0:	46bd      	mov	sp, r7
 80013f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f6:	4770      	bx	lr

080013f8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b083      	sub	sp, #12
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	689a      	ldr	r2, [r3, #8]
 8001404:	4b05      	ldr	r3, [pc, #20]	; (800141c <LL_ADC_EnableInternalRegulator+0x24>)
 8001406:	4013      	ands	r3, r2
 8001408:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001410:	bf00      	nop
 8001412:	370c      	adds	r7, #12
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr
 800141c:	6fffffc0 	.word	0x6fffffc0

08001420 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	689b      	ldr	r3, [r3, #8]
 800142c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001430:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001434:	d101      	bne.n	800143a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001436:	2301      	movs	r3, #1
 8001438:	e000      	b.n	800143c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800143a:	2300      	movs	r3, #0
}
 800143c:	4618      	mov	r0, r3
 800143e:	370c      	adds	r7, #12
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr

08001448 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	689a      	ldr	r2, [r3, #8]
 8001454:	4b05      	ldr	r3, [pc, #20]	; (800146c <LL_ADC_Enable+0x24>)
 8001456:	4013      	ands	r3, r2
 8001458:	f043 0201 	orr.w	r2, r3, #1
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001460:	bf00      	nop
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr
 800146c:	7fffffc0 	.word	0x7fffffc0

08001470 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	689b      	ldr	r3, [r3, #8]
 800147c:	f003 0301 	and.w	r3, r3, #1
 8001480:	2b01      	cmp	r3, #1
 8001482:	d101      	bne.n	8001488 <LL_ADC_IsEnabled+0x18>
 8001484:	2301      	movs	r3, #1
 8001486:	e000      	b.n	800148a <LL_ADC_IsEnabled+0x1a>
 8001488:	2300      	movs	r3, #0
}
 800148a:	4618      	mov	r0, r3
 800148c:	370c      	adds	r7, #12
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr
	...

08001498 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001498:	b480      	push	{r7}
 800149a:	b083      	sub	sp, #12
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	689a      	ldr	r2, [r3, #8]
 80014a4:	4b05      	ldr	r3, [pc, #20]	; (80014bc <LL_ADC_REG_StartConversion+0x24>)
 80014a6:	4013      	ands	r3, r2
 80014a8:	f043 0204 	orr.w	r2, r3, #4
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80014b0:	bf00      	nop
 80014b2:	370c      	adds	r7, #12
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr
 80014bc:	7fffffc0 	.word	0x7fffffc0

080014c0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b083      	sub	sp, #12
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	689b      	ldr	r3, [r3, #8]
 80014cc:	f003 0304 	and.w	r3, r3, #4
 80014d0:	2b04      	cmp	r3, #4
 80014d2:	d101      	bne.n	80014d8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80014d4:	2301      	movs	r3, #1
 80014d6:	e000      	b.n	80014da <LL_ADC_REG_IsConversionOngoing+0x1a>
 80014d8:	2300      	movs	r3, #0
}
 80014da:	4618      	mov	r0, r3
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr

080014e6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80014e6:	b480      	push	{r7}
 80014e8:	b083      	sub	sp, #12
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	689b      	ldr	r3, [r3, #8]
 80014f2:	f003 0308 	and.w	r3, r3, #8
 80014f6:	2b08      	cmp	r3, #8
 80014f8:	d101      	bne.n	80014fe <LL_ADC_INJ_IsConversionOngoing+0x18>
 80014fa:	2301      	movs	r3, #1
 80014fc:	e000      	b.n	8001500 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80014fe:	2300      	movs	r3, #0
}
 8001500:	4618      	mov	r0, r3
 8001502:	370c      	adds	r7, #12
 8001504:	46bd      	mov	sp, r7
 8001506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150a:	4770      	bx	lr

0800150c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800150c:	b590      	push	{r4, r7, lr}
 800150e:	b089      	sub	sp, #36	; 0x24
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001514:	2300      	movs	r3, #0
 8001516:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001518:	2300      	movs	r3, #0
 800151a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d101      	bne.n	8001526 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001522:	2301      	movs	r3, #1
 8001524:	e18f      	b.n	8001846 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	68db      	ldr	r3, [r3, #12]
 800152a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001530:	2b00      	cmp	r3, #0
 8001532:	d109      	bne.n	8001548 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001534:	6878      	ldr	r0, [r7, #4]
 8001536:	f7fe ffdd 	bl	80004f4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2200      	movs	r2, #0
 800153e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2200      	movs	r2, #0
 8001544:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4618      	mov	r0, r3
 800154e:	f7ff ff3f 	bl	80013d0 <LL_ADC_IsDeepPowerDownEnabled>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d004      	beq.n	8001562 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff ff25 	bl	80013ac <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4618      	mov	r0, r3
 8001568:	f7ff ff5a 	bl	8001420 <LL_ADC_IsInternalRegulatorEnabled>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d114      	bne.n	800159c <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4618      	mov	r0, r3
 8001578:	f7ff ff3e 	bl	80013f8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800157c:	4b87      	ldr	r3, [pc, #540]	; (800179c <HAL_ADC_Init+0x290>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	099b      	lsrs	r3, r3, #6
 8001582:	4a87      	ldr	r2, [pc, #540]	; (80017a0 <HAL_ADC_Init+0x294>)
 8001584:	fba2 2303 	umull	r2, r3, r2, r3
 8001588:	099b      	lsrs	r3, r3, #6
 800158a:	3301      	adds	r3, #1
 800158c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800158e:	e002      	b.n	8001596 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8001590:	68bb      	ldr	r3, [r7, #8]
 8001592:	3b01      	subs	r3, #1
 8001594:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001596:	68bb      	ldr	r3, [r7, #8]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d1f9      	bne.n	8001590 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7ff ff3d 	bl	8001420 <LL_ADC_IsInternalRegulatorEnabled>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d10d      	bne.n	80015c8 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015b0:	f043 0210 	orr.w	r2, r3, #16
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015bc:	f043 0201 	orr.w	r2, r3, #1
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80015c4:	2301      	movs	r3, #1
 80015c6:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4618      	mov	r0, r3
 80015ce:	f7ff ff77 	bl	80014c0 <LL_ADC_REG_IsConversionOngoing>
 80015d2:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015d8:	f003 0310 	and.w	r3, r3, #16
 80015dc:	2b00      	cmp	r3, #0
 80015de:	f040 8129 	bne.w	8001834 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	f040 8125 	bne.w	8001834 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015ee:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80015f2:	f043 0202 	orr.w	r2, r3, #2
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4618      	mov	r0, r3
 8001600:	f7ff ff36 	bl	8001470 <LL_ADC_IsEnabled>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d136      	bne.n	8001678 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4a65      	ldr	r2, [pc, #404]	; (80017a4 <HAL_ADC_Init+0x298>)
 8001610:	4293      	cmp	r3, r2
 8001612:	d004      	beq.n	800161e <HAL_ADC_Init+0x112>
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a63      	ldr	r2, [pc, #396]	; (80017a8 <HAL_ADC_Init+0x29c>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d10e      	bne.n	800163c <HAL_ADC_Init+0x130>
 800161e:	4861      	ldr	r0, [pc, #388]	; (80017a4 <HAL_ADC_Init+0x298>)
 8001620:	f7ff ff26 	bl	8001470 <LL_ADC_IsEnabled>
 8001624:	4604      	mov	r4, r0
 8001626:	4860      	ldr	r0, [pc, #384]	; (80017a8 <HAL_ADC_Init+0x29c>)
 8001628:	f7ff ff22 	bl	8001470 <LL_ADC_IsEnabled>
 800162c:	4603      	mov	r3, r0
 800162e:	4323      	orrs	r3, r4
 8001630:	2b00      	cmp	r3, #0
 8001632:	bf0c      	ite	eq
 8001634:	2301      	moveq	r3, #1
 8001636:	2300      	movne	r3, #0
 8001638:	b2db      	uxtb	r3, r3
 800163a:	e008      	b.n	800164e <HAL_ADC_Init+0x142>
 800163c:	485b      	ldr	r0, [pc, #364]	; (80017ac <HAL_ADC_Init+0x2a0>)
 800163e:	f7ff ff17 	bl	8001470 <LL_ADC_IsEnabled>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	bf0c      	ite	eq
 8001648:	2301      	moveq	r3, #1
 800164a:	2300      	movne	r3, #0
 800164c:	b2db      	uxtb	r3, r3
 800164e:	2b00      	cmp	r3, #0
 8001650:	d012      	beq.n	8001678 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a53      	ldr	r2, [pc, #332]	; (80017a4 <HAL_ADC_Init+0x298>)
 8001658:	4293      	cmp	r3, r2
 800165a:	d004      	beq.n	8001666 <HAL_ADC_Init+0x15a>
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a51      	ldr	r2, [pc, #324]	; (80017a8 <HAL_ADC_Init+0x29c>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d101      	bne.n	800166a <HAL_ADC_Init+0x15e>
 8001666:	4a52      	ldr	r2, [pc, #328]	; (80017b0 <HAL_ADC_Init+0x2a4>)
 8001668:	e000      	b.n	800166c <HAL_ADC_Init+0x160>
 800166a:	4a52      	ldr	r2, [pc, #328]	; (80017b4 <HAL_ADC_Init+0x2a8>)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	4619      	mov	r1, r3
 8001672:	4610      	mov	r0, r2
 8001674:	f7ff fd0e 	bl	8001094 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8001678:	f7ff fd00 	bl	800107c <HAL_GetREVID>
 800167c:	4603      	mov	r3, r0
 800167e:	f241 0203 	movw	r2, #4099	; 0x1003
 8001682:	4293      	cmp	r3, r2
 8001684:	d914      	bls.n	80016b0 <HAL_ADC_Init+0x1a4>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	689b      	ldr	r3, [r3, #8]
 800168a:	2b10      	cmp	r3, #16
 800168c:	d110      	bne.n	80016b0 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	7d5b      	ldrb	r3, [r3, #21]
 8001692:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001698:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800169e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	7f1b      	ldrb	r3, [r3, #28]
 80016a4:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80016a6:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80016a8:	f043 030c 	orr.w	r3, r3, #12
 80016ac:	61bb      	str	r3, [r7, #24]
 80016ae:	e00d      	b.n	80016cc <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	7d5b      	ldrb	r3, [r3, #21]
 80016b4:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80016ba:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80016c0:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	7f1b      	ldrb	r3, [r3, #28]
 80016c6:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80016c8:	4313      	orrs	r3, r2
 80016ca:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	7f1b      	ldrb	r3, [r3, #28]
 80016d0:	2b01      	cmp	r3, #1
 80016d2:	d106      	bne.n	80016e2 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	6a1b      	ldr	r3, [r3, #32]
 80016d8:	3b01      	subs	r3, #1
 80016da:	045b      	lsls	r3, r3, #17
 80016dc:	69ba      	ldr	r2, [r7, #24]
 80016de:	4313      	orrs	r3, r2
 80016e0:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d009      	beq.n	80016fe <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016ee:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016f6:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80016f8:	69ba      	ldr	r2, [r7, #24]
 80016fa:	4313      	orrs	r3, r2
 80016fc:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	68da      	ldr	r2, [r3, #12]
 8001704:	4b2c      	ldr	r3, [pc, #176]	; (80017b8 <HAL_ADC_Init+0x2ac>)
 8001706:	4013      	ands	r3, r2
 8001708:	687a      	ldr	r2, [r7, #4]
 800170a:	6812      	ldr	r2, [r2, #0]
 800170c:	69b9      	ldr	r1, [r7, #24]
 800170e:	430b      	orrs	r3, r1
 8001710:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff fed2 	bl	80014c0 <LL_ADC_REG_IsConversionOngoing>
 800171c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4618      	mov	r0, r3
 8001724:	f7ff fedf 	bl	80014e6 <LL_ADC_INJ_IsConversionOngoing>
 8001728:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d15f      	bne.n	80017f0 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d15c      	bne.n	80017f0 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	7d1b      	ldrb	r3, [r3, #20]
 800173a:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8001740:	4313      	orrs	r3, r2
 8001742:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	68da      	ldr	r2, [r3, #12]
 800174a:	4b1c      	ldr	r3, [pc, #112]	; (80017bc <HAL_ADC_Init+0x2b0>)
 800174c:	4013      	ands	r3, r2
 800174e:	687a      	ldr	r2, [r7, #4]
 8001750:	6812      	ldr	r2, [r2, #0]
 8001752:	69b9      	ldr	r1, [r7, #24]
 8001754:	430b      	orrs	r3, r1
 8001756:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800175e:	2b01      	cmp	r3, #1
 8001760:	d130      	bne.n	80017c4 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001766:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	691a      	ldr	r2, [r3, #16]
 800176e:	4b14      	ldr	r3, [pc, #80]	; (80017c0 <HAL_ADC_Init+0x2b4>)
 8001770:	4013      	ands	r3, r2
 8001772:	687a      	ldr	r2, [r7, #4]
 8001774:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001776:	3a01      	subs	r2, #1
 8001778:	0411      	lsls	r1, r2, #16
 800177a:	687a      	ldr	r2, [r7, #4]
 800177c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800177e:	4311      	orrs	r1, r2
 8001780:	687a      	ldr	r2, [r7, #4]
 8001782:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001784:	4311      	orrs	r1, r2
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800178a:	430a      	orrs	r2, r1
 800178c:	431a      	orrs	r2, r3
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f042 0201 	orr.w	r2, r2, #1
 8001796:	611a      	str	r2, [r3, #16]
 8001798:	e01c      	b.n	80017d4 <HAL_ADC_Init+0x2c8>
 800179a:	bf00      	nop
 800179c:	24000000 	.word	0x24000000
 80017a0:	053e2d63 	.word	0x053e2d63
 80017a4:	40022000 	.word	0x40022000
 80017a8:	40022100 	.word	0x40022100
 80017ac:	58026000 	.word	0x58026000
 80017b0:	40022300 	.word	0x40022300
 80017b4:	58026300 	.word	0x58026300
 80017b8:	fff0c003 	.word	0xfff0c003
 80017bc:	ffffbffc 	.word	0xffffbffc
 80017c0:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	691a      	ldr	r2, [r3, #16]
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f022 0201 	bic.w	r2, r2, #1
 80017d2:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	691b      	ldr	r3, [r3, #16]
 80017da:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	430a      	orrs	r2, r1
 80017e8:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 80017ea:	6878      	ldr	r0, [r7, #4]
 80017ec:	f000 ff50 	bl	8002690 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	68db      	ldr	r3, [r3, #12]
 80017f4:	2b01      	cmp	r3, #1
 80017f6:	d10c      	bne.n	8001812 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fe:	f023 010f 	bic.w	r1, r3, #15
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	699b      	ldr	r3, [r3, #24]
 8001806:	1e5a      	subs	r2, r3, #1
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	430a      	orrs	r2, r1
 800180e:	631a      	str	r2, [r3, #48]	; 0x30
 8001810:	e007      	b.n	8001822 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f022 020f 	bic.w	r2, r2, #15
 8001820:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001826:	f023 0303 	bic.w	r3, r3, #3
 800182a:	f043 0201 	orr.w	r2, r3, #1
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	655a      	str	r2, [r3, #84]	; 0x54
 8001832:	e007      	b.n	8001844 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001838:	f043 0210 	orr.w	r2, r3, #16
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001840:	2301      	movs	r3, #1
 8001842:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001844:	7ffb      	ldrb	r3, [r7, #31]
}
 8001846:	4618      	mov	r0, r3
 8001848:	3724      	adds	r7, #36	; 0x24
 800184a:	46bd      	mov	sp, r7
 800184c:	bd90      	pop	{r4, r7, pc}
 800184e:	bf00      	nop

08001850 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b086      	sub	sp, #24
 8001854:	af00      	add	r7, sp, #0
 8001856:	60f8      	str	r0, [r7, #12]
 8001858:	60b9      	str	r1, [r7, #8]
 800185a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a55      	ldr	r2, [pc, #340]	; (80019b8 <HAL_ADC_Start_DMA+0x168>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d004      	beq.n	8001870 <HAL_ADC_Start_DMA+0x20>
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4a54      	ldr	r2, [pc, #336]	; (80019bc <HAL_ADC_Start_DMA+0x16c>)
 800186c:	4293      	cmp	r3, r2
 800186e:	d101      	bne.n	8001874 <HAL_ADC_Start_DMA+0x24>
 8001870:	4b53      	ldr	r3, [pc, #332]	; (80019c0 <HAL_ADC_Start_DMA+0x170>)
 8001872:	e000      	b.n	8001876 <HAL_ADC_Start_DMA+0x26>
 8001874:	4b53      	ldr	r3, [pc, #332]	; (80019c4 <HAL_ADC_Start_DMA+0x174>)
 8001876:	4618      	mov	r0, r3
 8001878:	f7ff fd7c 	bl	8001374 <LL_ADC_GetMultimode>
 800187c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4618      	mov	r0, r3
 8001884:	f7ff fe1c 	bl	80014c0 <LL_ADC_REG_IsConversionOngoing>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	f040 808c 	bne.w	80019a8 <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001896:	2b01      	cmp	r3, #1
 8001898:	d101      	bne.n	800189e <HAL_ADC_Start_DMA+0x4e>
 800189a:	2302      	movs	r3, #2
 800189c:	e087      	b.n	80019ae <HAL_ADC_Start_DMA+0x15e>
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	2201      	movs	r2, #1
 80018a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80018a6:	693b      	ldr	r3, [r7, #16]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d005      	beq.n	80018b8 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80018ac:	693b      	ldr	r3, [r7, #16]
 80018ae:	2b05      	cmp	r3, #5
 80018b0:	d002      	beq.n	80018b8 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	2b09      	cmp	r3, #9
 80018b6:	d170      	bne.n	800199a <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80018b8:	68f8      	ldr	r0, [r7, #12]
 80018ba:	f000 fdcb 	bl	8002454 <ADC_Enable>
 80018be:	4603      	mov	r3, r0
 80018c0:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80018c2:	7dfb      	ldrb	r3, [r7, #23]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d163      	bne.n	8001990 <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80018cc:	4b3e      	ldr	r3, [pc, #248]	; (80019c8 <HAL_ADC_Start_DMA+0x178>)
 80018ce:	4013      	ands	r3, r2
 80018d0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a37      	ldr	r2, [pc, #220]	; (80019bc <HAL_ADC_Start_DMA+0x16c>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d002      	beq.n	80018e8 <HAL_ADC_Start_DMA+0x98>
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	e000      	b.n	80018ea <HAL_ADC_Start_DMA+0x9a>
 80018e8:	4b33      	ldr	r3, [pc, #204]	; (80019b8 <HAL_ADC_Start_DMA+0x168>)
 80018ea:	68fa      	ldr	r2, [r7, #12]
 80018ec:	6812      	ldr	r2, [r2, #0]
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d002      	beq.n	80018f8 <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d105      	bne.n	8001904 <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018fc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001908:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800190c:	2b00      	cmp	r3, #0
 800190e:	d006      	beq.n	800191e <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001914:	f023 0206 	bic.w	r2, r3, #6
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	659a      	str	r2, [r3, #88]	; 0x58
 800191c:	e002      	b.n	8001924 <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	2200      	movs	r2, #0
 8001922:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001928:	4a28      	ldr	r2, [pc, #160]	; (80019cc <HAL_ADC_Start_DMA+0x17c>)
 800192a:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001930:	4a27      	ldr	r2, [pc, #156]	; (80019d0 <HAL_ADC_Start_DMA+0x180>)
 8001932:	641a      	str	r2, [r3, #64]	; 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001938:	4a26      	ldr	r2, [pc, #152]	; (80019d4 <HAL_ADC_Start_DMA+0x184>)
 800193a:	64da      	str	r2, [r3, #76]	; 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	221c      	movs	r2, #28
 8001942:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	2200      	movs	r2, #0
 8001948:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	685a      	ldr	r2, [r3, #4]
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f042 0210 	orr.w	r2, r2, #16
 800195a:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	681a      	ldr	r2, [r3, #0]
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001964:	4619      	mov	r1, r3
 8001966:	4610      	mov	r0, r2
 8001968:	f7ff fc8e 	bl	8001288 <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	3340      	adds	r3, #64	; 0x40
 8001976:	4619      	mov	r1, r3
 8001978:	68ba      	ldr	r2, [r7, #8]
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	f002 fd32 	bl	80043e4 <HAL_DMA_Start_IT>
 8001980:	4603      	mov	r3, r0
 8001982:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4618      	mov	r0, r3
 800198a:	f7ff fd85 	bl	8001498 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800198e:	e00d      	b.n	80019ac <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	2200      	movs	r2, #0
 8001994:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8001998:	e008      	b.n	80019ac <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800199e:	68fb      	ldr	r3, [r7, #12]
 80019a0:	2200      	movs	r2, #0
 80019a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80019a6:	e001      	b.n	80019ac <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80019a8:	2302      	movs	r3, #2
 80019aa:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80019ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3718      	adds	r7, #24
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	40022000 	.word	0x40022000
 80019bc:	40022100 	.word	0x40022100
 80019c0:	40022300 	.word	0x40022300
 80019c4:	58026300 	.word	0x58026300
 80019c8:	fffff0fe 	.word	0xfffff0fe
 80019cc:	08002569 	.word	0x08002569
 80019d0:	08002641 	.word	0x08002641
 80019d4:	0800265d 	.word	0x0800265d

080019d8 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b08a      	sub	sp, #40	; 0x28
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80019e0:	2300      	movs	r3, #0
 80019e2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a87      	ldr	r2, [pc, #540]	; (8001c18 <HAL_ADC_IRQHandler+0x240>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d004      	beq.n	8001a08 <HAL_ADC_IRQHandler+0x30>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a86      	ldr	r2, [pc, #536]	; (8001c1c <HAL_ADC_IRQHandler+0x244>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d101      	bne.n	8001a0c <HAL_ADC_IRQHandler+0x34>
 8001a08:	4b85      	ldr	r3, [pc, #532]	; (8001c20 <HAL_ADC_IRQHandler+0x248>)
 8001a0a:	e000      	b.n	8001a0e <HAL_ADC_IRQHandler+0x36>
 8001a0c:	4b85      	ldr	r3, [pc, #532]	; (8001c24 <HAL_ADC_IRQHandler+0x24c>)
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7ff fcb0 	bl	8001374 <LL_ADC_GetMultimode>
 8001a14:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001a16:	69fb      	ldr	r3, [r7, #28]
 8001a18:	f003 0302 	and.w	r3, r3, #2
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d017      	beq.n	8001a50 <HAL_ADC_IRQHandler+0x78>
 8001a20:	69bb      	ldr	r3, [r7, #24]
 8001a22:	f003 0302 	and.w	r3, r3, #2
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d012      	beq.n	8001a50 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a2e:	f003 0310 	and.w	r3, r3, #16
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d105      	bne.n	8001a42 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a3a:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	f001 f9f0 	bl	8002e28 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	2202      	movs	r2, #2
 8001a4e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001a50:	69fb      	ldr	r3, [r7, #28]
 8001a52:	f003 0304 	and.w	r3, r3, #4
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d004      	beq.n	8001a64 <HAL_ADC_IRQHandler+0x8c>
 8001a5a:	69bb      	ldr	r3, [r7, #24]
 8001a5c:	f003 0304 	and.w	r3, r3, #4
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d10a      	bne.n	8001a7a <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001a64:	69fb      	ldr	r3, [r7, #28]
 8001a66:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	f000 8083 	beq.w	8001b76 <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001a70:	69bb      	ldr	r3, [r7, #24]
 8001a72:	f003 0308 	and.w	r3, r3, #8
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d07d      	beq.n	8001b76 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a7e:	f003 0310 	and.w	r3, r3, #16
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d105      	bne.n	8001a92 <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a8a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4618      	mov	r0, r3
 8001a98:	f7ff fbb7 	bl	800120a <LL_ADC_REG_IsTriggerSourceSWStart>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d062      	beq.n	8001b68 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4a5d      	ldr	r2, [pc, #372]	; (8001c1c <HAL_ADC_IRQHandler+0x244>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d002      	beq.n	8001ab2 <HAL_ADC_IRQHandler+0xda>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	e000      	b.n	8001ab4 <HAL_ADC_IRQHandler+0xdc>
 8001ab2:	4b59      	ldr	r3, [pc, #356]	; (8001c18 <HAL_ADC_IRQHandler+0x240>)
 8001ab4:	687a      	ldr	r2, [r7, #4]
 8001ab6:	6812      	ldr	r2, [r2, #0]
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d008      	beq.n	8001ace <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d005      	beq.n	8001ace <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001ac2:	697b      	ldr	r3, [r7, #20]
 8001ac4:	2b05      	cmp	r3, #5
 8001ac6:	d002      	beq.n	8001ace <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	2b09      	cmp	r3, #9
 8001acc:	d104      	bne.n	8001ad8 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	623b      	str	r3, [r7, #32]
 8001ad6:	e00c      	b.n	8001af2 <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a4f      	ldr	r2, [pc, #316]	; (8001c1c <HAL_ADC_IRQHandler+0x244>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d002      	beq.n	8001ae8 <HAL_ADC_IRQHandler+0x110>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	e000      	b.n	8001aea <HAL_ADC_IRQHandler+0x112>
 8001ae8:	4b4b      	ldr	r3, [pc, #300]	; (8001c18 <HAL_ADC_IRQHandler+0x240>)
 8001aea:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001aec:	693b      	ldr	r3, [r7, #16]
 8001aee:	68db      	ldr	r3, [r3, #12]
 8001af0:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001af2:	6a3b      	ldr	r3, [r7, #32]
 8001af4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d135      	bne.n	8001b68 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f003 0308 	and.w	r3, r3, #8
 8001b06:	2b08      	cmp	r3, #8
 8001b08:	d12e      	bne.n	8001b68 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7ff fcd6 	bl	80014c0 <LL_ADC_REG_IsConversionOngoing>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d11a      	bne.n	8001b50 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	685a      	ldr	r2, [r3, #4]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f022 020c 	bic.w	r2, r2, #12
 8001b28:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b2e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b3a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d112      	bne.n	8001b68 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b46:	f043 0201 	orr.w	r2, r3, #1
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	655a      	str	r2, [r3, #84]	; 0x54
 8001b4e:	e00b      	b.n	8001b68 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b54:	f043 0210 	orr.w	r2, r3, #16
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b60:	f043 0201 	orr.w	r2, r3, #1
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001b68:	6878      	ldr	r0, [r7, #4]
 8001b6a:	f7fe fe99 	bl	80008a0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	220c      	movs	r2, #12
 8001b74:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001b76:	69fb      	ldr	r3, [r7, #28]
 8001b78:	f003 0320 	and.w	r3, r3, #32
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d004      	beq.n	8001b8a <HAL_ADC_IRQHandler+0x1b2>
 8001b80:	69bb      	ldr	r3, [r7, #24]
 8001b82:	f003 0320 	and.w	r3, r3, #32
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d10b      	bne.n	8001ba2 <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	f000 80a0 	beq.w	8001cd6 <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001b96:	69bb      	ldr	r3, [r7, #24]
 8001b98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	f000 809a 	beq.w	8001cd6 <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ba6:	f003 0310 	and.w	r3, r3, #16
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d105      	bne.n	8001bba <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bb2:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f7ff fb75 	bl	80012ae <LL_ADC_INJ_IsTriggerSourceSWStart>
 8001bc4:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7ff fb1d 	bl	800120a <LL_ADC_REG_IsTriggerSourceSWStart>
 8001bd0:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a11      	ldr	r2, [pc, #68]	; (8001c1c <HAL_ADC_IRQHandler+0x244>)
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d002      	beq.n	8001be2 <HAL_ADC_IRQHandler+0x20a>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	e000      	b.n	8001be4 <HAL_ADC_IRQHandler+0x20c>
 8001be2:	4b0d      	ldr	r3, [pc, #52]	; (8001c18 <HAL_ADC_IRQHandler+0x240>)
 8001be4:	687a      	ldr	r2, [r7, #4]
 8001be6:	6812      	ldr	r2, [r2, #0]
 8001be8:	4293      	cmp	r3, r2
 8001bea:	d008      	beq.n	8001bfe <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d005      	beq.n	8001bfe <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	2b06      	cmp	r3, #6
 8001bf6:	d002      	beq.n	8001bfe <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	2b07      	cmp	r3, #7
 8001bfc:	d104      	bne.n	8001c08 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	68db      	ldr	r3, [r3, #12]
 8001c04:	623b      	str	r3, [r7, #32]
 8001c06:	e014      	b.n	8001c32 <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a03      	ldr	r2, [pc, #12]	; (8001c1c <HAL_ADC_IRQHandler+0x244>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d00a      	beq.n	8001c28 <HAL_ADC_IRQHandler+0x250>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	e008      	b.n	8001c2a <HAL_ADC_IRQHandler+0x252>
 8001c18:	40022000 	.word	0x40022000
 8001c1c:	40022100 	.word	0x40022100
 8001c20:	40022300 	.word	0x40022300
 8001c24:	58026300 	.word	0x58026300
 8001c28:	4b84      	ldr	r3, [pc, #528]	; (8001e3c <HAL_ADC_IRQHandler+0x464>)
 8001c2a:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d047      	beq.n	8001cc8 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8001c38:	6a3b      	ldr	r3, [r7, #32]
 8001c3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d007      	beq.n	8001c52 <HAL_ADC_IRQHandler+0x27a>
 8001c42:	68bb      	ldr	r3, [r7, #8]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d03f      	beq.n	8001cc8 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8001c48:	6a3b      	ldr	r3, [r7, #32]
 8001c4a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d13a      	bne.n	8001cc8 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c5c:	2b40      	cmp	r3, #64	; 0x40
 8001c5e:	d133      	bne.n	8001cc8 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8001c60:	6a3b      	ldr	r3, [r7, #32]
 8001c62:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d12e      	bne.n	8001cc8 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f7ff fc39 	bl	80014e6 <LL_ADC_INJ_IsConversionOngoing>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d11a      	bne.n	8001cb0 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	685a      	ldr	r2, [r3, #4]
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001c88:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c8e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d112      	bne.n	8001cc8 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ca6:	f043 0201 	orr.w	r2, r3, #1
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	655a      	str	r2, [r3, #84]	; 0x54
 8001cae:	e00b      	b.n	8001cc8 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cb4:	f043 0210 	orr.w	r2, r3, #16
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cc0:	f043 0201 	orr.w	r2, r3, #1
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001cc8:	6878      	ldr	r0, [r7, #4]
 8001cca:	f7fe fe1b 	bl	8000904 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	2260      	movs	r2, #96	; 0x60
 8001cd4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d011      	beq.n	8001d04 <HAL_ADC_IRQHandler+0x32c>
 8001ce0:	69bb      	ldr	r3, [r7, #24]
 8001ce2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d00c      	beq.n	8001d04 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cee:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001cf6:	6878      	ldr	r0, [r7, #4]
 8001cf8:	f000 f8a8 	bl	8001e4c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	2280      	movs	r2, #128	; 0x80
 8001d02:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001d04:	69fb      	ldr	r3, [r7, #28]
 8001d06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d012      	beq.n	8001d34 <HAL_ADC_IRQHandler+0x35c>
 8001d0e:	69bb      	ldr	r3, [r7, #24]
 8001d10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d00d      	beq.n	8001d34 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d1c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001d24:	6878      	ldr	r0, [r7, #4]
 8001d26:	f001 f86b 	bl	8002e00 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001d32:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001d34:	69fb      	ldr	r3, [r7, #28]
 8001d36:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d012      	beq.n	8001d64 <HAL_ADC_IRQHandler+0x38c>
 8001d3e:	69bb      	ldr	r3, [r7, #24]
 8001d40:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d00d      	beq.n	8001d64 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d4c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001d54:	6878      	ldr	r0, [r7, #4]
 8001d56:	f001 f85d 	bl	8002e14 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d62:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001d64:	69fb      	ldr	r3, [r7, #28]
 8001d66:	f003 0310 	and.w	r3, r3, #16
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d043      	beq.n	8001df6 <HAL_ADC_IRQHandler+0x41e>
 8001d6e:	69bb      	ldr	r3, [r7, #24]
 8001d70:	f003 0310 	and.w	r3, r3, #16
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d03e      	beq.n	8001df6 <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d102      	bne.n	8001d86 <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 8001d80:	2301      	movs	r3, #1
 8001d82:	627b      	str	r3, [r7, #36]	; 0x24
 8001d84:	e021      	b.n	8001dca <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d015      	beq.n	8001db8 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a2a      	ldr	r2, [pc, #168]	; (8001e3c <HAL_ADC_IRQHandler+0x464>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d004      	beq.n	8001da0 <HAL_ADC_IRQHandler+0x3c8>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4a29      	ldr	r2, [pc, #164]	; (8001e40 <HAL_ADC_IRQHandler+0x468>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d101      	bne.n	8001da4 <HAL_ADC_IRQHandler+0x3cc>
 8001da0:	4b28      	ldr	r3, [pc, #160]	; (8001e44 <HAL_ADC_IRQHandler+0x46c>)
 8001da2:	e000      	b.n	8001da6 <HAL_ADC_IRQHandler+0x3ce>
 8001da4:	4b28      	ldr	r3, [pc, #160]	; (8001e48 <HAL_ADC_IRQHandler+0x470>)
 8001da6:	4618      	mov	r0, r3
 8001da8:	f7ff faf2 	bl	8001390 <LL_ADC_GetMultiDMATransfer>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d00b      	beq.n	8001dca <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8001db2:	2301      	movs	r3, #1
 8001db4:	627b      	str	r3, [r7, #36]	; 0x24
 8001db6:	e008      	b.n	8001dca <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	68db      	ldr	r3, [r3, #12]
 8001dbe:	f003 0303 	and.w	r3, r3, #3
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d001      	beq.n	8001dca <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8001dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d10e      	bne.n	8001dee <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dd4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001de0:	f043 0202 	orr.w	r2, r3, #2
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f000 f839 	bl	8001e60 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	2210      	movs	r2, #16
 8001df4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d018      	beq.n	8001e32 <HAL_ADC_IRQHandler+0x45a>
 8001e00:	69bb      	ldr	r3, [r7, #24]
 8001e02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d013      	beq.n	8001e32 <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e0e:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e1a:	f043 0208 	orr.w	r2, r3, #8
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e2a:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001e2c:	6878      	ldr	r0, [r7, #4]
 8001e2e:	f000 ffdd 	bl	8002dec <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8001e32:	bf00      	nop
 8001e34:	3728      	adds	r7, #40	; 0x28
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	40022000 	.word	0x40022000
 8001e40:	40022100 	.word	0x40022100
 8001e44:	40022300 	.word	0x40022300
 8001e48:	58026300 	.word	0x58026300

08001e4c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001e54:	bf00      	nop
 8001e56:	370c      	adds	r7, #12
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr

08001e60 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001e68:	bf00      	nop
 8001e6a:	370c      	adds	r7, #12
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e72:	4770      	bx	lr

08001e74 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001e74:	b590      	push	{r4, r7, lr}
 8001e76:	b08d      	sub	sp, #52	; 0x34
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
 8001e7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8001e84:	2300      	movs	r3, #0
 8001e86:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	68db      	ldr	r3, [r3, #12]
 8001e8c:	4a65      	ldr	r2, [pc, #404]	; (8002024 <HAL_ADC_ConfigChannel+0x1b0>)
 8001e8e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001e96:	2b01      	cmp	r3, #1
 8001e98:	d101      	bne.n	8001e9e <HAL_ADC_ConfigChannel+0x2a>
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	e2c7      	b.n	800242e <HAL_ADC_ConfigChannel+0x5ba>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f7ff fb08 	bl	80014c0 <LL_ADC_REG_IsConversionOngoing>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	f040 82ac 	bne.w	8002410 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	db2c      	blt.n	8001f1a <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d108      	bne.n	8001ede <HAL_ADC_ConfigChannel+0x6a>
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	0e9b      	lsrs	r3, r3, #26
 8001ed2:	f003 031f 	and.w	r3, r3, #31
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8001edc:	e016      	b.n	8001f0c <HAL_ADC_ConfigChannel+0x98>
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	fa93 f3a3 	rbit	r3, r3
 8001eea:	613b      	str	r3, [r7, #16]
  return result;
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001ef0:	69bb      	ldr	r3, [r7, #24]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d101      	bne.n	8001efa <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8001ef6:	2320      	movs	r3, #32
 8001ef8:	e003      	b.n	8001f02 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8001efa:	69bb      	ldr	r3, [r7, #24]
 8001efc:	fab3 f383 	clz	r3, r3
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	f003 031f 	and.w	r3, r3, #31
 8001f06:	2201      	movs	r2, #1
 8001f08:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0c:	687a      	ldr	r2, [r7, #4]
 8001f0e:	6812      	ldr	r2, [r2, #0]
 8001f10:	69d1      	ldr	r1, [r2, #28]
 8001f12:	687a      	ldr	r2, [r7, #4]
 8001f14:	6812      	ldr	r2, [r2, #0]
 8001f16:	430b      	orrs	r3, r1
 8001f18:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6818      	ldr	r0, [r3, #0]
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	6859      	ldr	r1, [r3, #4]
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	461a      	mov	r2, r3
 8001f28:	f7ff f982 	bl	8001230 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7ff fac5 	bl	80014c0 <LL_ADC_REG_IsConversionOngoing>
 8001f36:	62b8      	str	r0, [r7, #40]	; 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7ff fad2 	bl	80014e6 <LL_ADC_INJ_IsConversionOngoing>
 8001f42:	6278      	str	r0, [r7, #36]	; 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001f44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	f040 80b8 	bne.w	80020bc <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	f040 80b4 	bne.w	80020bc <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6818      	ldr	r0, [r3, #0]
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	6819      	ldr	r1, [r3, #0]
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	461a      	mov	r2, r3
 8001f62:	f7ff f9b7 	bl	80012d4 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001f66:	4b30      	ldr	r3, [pc, #192]	; (8002028 <HAL_ADC_ConfigChannel+0x1b4>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8001f6e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001f72:	d10b      	bne.n	8001f8c <HAL_ADC_ConfigChannel+0x118>
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	695a      	ldr	r2, [r3, #20]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	68db      	ldr	r3, [r3, #12]
 8001f7e:	089b      	lsrs	r3, r3, #2
 8001f80:	f003 0307 	and.w	r3, r3, #7
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8a:	e01d      	b.n	8001fc8 <HAL_ADC_ConfigChannel+0x154>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	68db      	ldr	r3, [r3, #12]
 8001f92:	f003 0310 	and.w	r3, r3, #16
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d10b      	bne.n	8001fb2 <HAL_ADC_ConfigChannel+0x13e>
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	695a      	ldr	r2, [r3, #20]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	68db      	ldr	r3, [r3, #12]
 8001fa4:	089b      	lsrs	r3, r3, #2
 8001fa6:	f003 0307 	and.w	r3, r3, #7
 8001faa:	005b      	lsls	r3, r3, #1
 8001fac:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb0:	e00a      	b.n	8001fc8 <HAL_ADC_ConfigChannel+0x154>
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	695a      	ldr	r2, [r3, #20]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	68db      	ldr	r3, [r3, #12]
 8001fbc:	089b      	lsrs	r3, r3, #2
 8001fbe:	f003 0304 	and.w	r3, r3, #4
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc8:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	691b      	ldr	r3, [r3, #16]
 8001fce:	2b04      	cmp	r3, #4
 8001fd0:	d02c      	beq.n	800202c <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6818      	ldr	r0, [r3, #0]
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	6919      	ldr	r1, [r3, #16]
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	6a3b      	ldr	r3, [r7, #32]
 8001fe0:	f7ff f8bf 	bl	8001162 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6818      	ldr	r0, [r3, #0]
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	6919      	ldr	r1, [r3, #16]
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	7e5b      	ldrb	r3, [r3, #25]
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d102      	bne.n	8001ffa <HAL_ADC_ConfigChannel+0x186>
 8001ff4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001ff8:	e000      	b.n	8001ffc <HAL_ADC_ConfigChannel+0x188>
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	461a      	mov	r2, r3
 8001ffe:	f7ff f8e9 	bl	80011d4 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6818      	ldr	r0, [r3, #0]
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	6919      	ldr	r1, [r3, #16]
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	7e1b      	ldrb	r3, [r3, #24]
 800200e:	2b01      	cmp	r3, #1
 8002010:	d102      	bne.n	8002018 <HAL_ADC_ConfigChannel+0x1a4>
 8002012:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002016:	e000      	b.n	800201a <HAL_ADC_ConfigChannel+0x1a6>
 8002018:	2300      	movs	r3, #0
 800201a:	461a      	mov	r2, r3
 800201c:	f7ff f8c1 	bl	80011a2 <LL_ADC_SetDataRightShift>
 8002020:	e04c      	b.n	80020bc <HAL_ADC_ConfigChannel+0x248>
 8002022:	bf00      	nop
 8002024:	47ff0000 	.word	0x47ff0000
 8002028:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002032:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	069b      	lsls	r3, r3, #26
 800203c:	429a      	cmp	r2, r3
 800203e:	d107      	bne.n	8002050 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800204e:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002056:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	069b      	lsls	r3, r3, #26
 8002060:	429a      	cmp	r2, r3
 8002062:	d107      	bne.n	8002074 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002072:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800207a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	069b      	lsls	r3, r3, #26
 8002084:	429a      	cmp	r2, r3
 8002086:	d107      	bne.n	8002098 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002096:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800209e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	069b      	lsls	r3, r3, #26
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d107      	bne.n	80020bc <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80020ba:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7ff f9d5 	bl	8001470 <LL_ADC_IsEnabled>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	f040 81aa 	bne.w	8002422 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6818      	ldr	r0, [r3, #0]
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	6819      	ldr	r1, [r3, #0]
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	68db      	ldr	r3, [r3, #12]
 80020da:	461a      	mov	r2, r3
 80020dc:	f7ff f926 	bl	800132c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	4a87      	ldr	r2, [pc, #540]	; (8002304 <HAL_ADC_ConfigChannel+0x490>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	f040 809a 	bne.w	8002220 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4984      	ldr	r1, [pc, #528]	; (8002308 <HAL_ADC_ConfigChannel+0x494>)
 80020f6:	428b      	cmp	r3, r1
 80020f8:	d147      	bne.n	800218a <HAL_ADC_ConfigChannel+0x316>
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4983      	ldr	r1, [pc, #524]	; (800230c <HAL_ADC_ConfigChannel+0x498>)
 8002100:	428b      	cmp	r3, r1
 8002102:	d040      	beq.n	8002186 <HAL_ADC_ConfigChannel+0x312>
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4981      	ldr	r1, [pc, #516]	; (8002310 <HAL_ADC_ConfigChannel+0x49c>)
 800210a:	428b      	cmp	r3, r1
 800210c:	d039      	beq.n	8002182 <HAL_ADC_ConfigChannel+0x30e>
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4980      	ldr	r1, [pc, #512]	; (8002314 <HAL_ADC_ConfigChannel+0x4a0>)
 8002114:	428b      	cmp	r3, r1
 8002116:	d032      	beq.n	800217e <HAL_ADC_ConfigChannel+0x30a>
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	497e      	ldr	r1, [pc, #504]	; (8002318 <HAL_ADC_ConfigChannel+0x4a4>)
 800211e:	428b      	cmp	r3, r1
 8002120:	d02b      	beq.n	800217a <HAL_ADC_ConfigChannel+0x306>
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	497d      	ldr	r1, [pc, #500]	; (800231c <HAL_ADC_ConfigChannel+0x4a8>)
 8002128:	428b      	cmp	r3, r1
 800212a:	d024      	beq.n	8002176 <HAL_ADC_ConfigChannel+0x302>
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	497b      	ldr	r1, [pc, #492]	; (8002320 <HAL_ADC_ConfigChannel+0x4ac>)
 8002132:	428b      	cmp	r3, r1
 8002134:	d01d      	beq.n	8002172 <HAL_ADC_ConfigChannel+0x2fe>
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	497a      	ldr	r1, [pc, #488]	; (8002324 <HAL_ADC_ConfigChannel+0x4b0>)
 800213c:	428b      	cmp	r3, r1
 800213e:	d016      	beq.n	800216e <HAL_ADC_ConfigChannel+0x2fa>
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4978      	ldr	r1, [pc, #480]	; (8002328 <HAL_ADC_ConfigChannel+0x4b4>)
 8002146:	428b      	cmp	r3, r1
 8002148:	d00f      	beq.n	800216a <HAL_ADC_ConfigChannel+0x2f6>
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4977      	ldr	r1, [pc, #476]	; (800232c <HAL_ADC_ConfigChannel+0x4b8>)
 8002150:	428b      	cmp	r3, r1
 8002152:	d008      	beq.n	8002166 <HAL_ADC_ConfigChannel+0x2f2>
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4975      	ldr	r1, [pc, #468]	; (8002330 <HAL_ADC_ConfigChannel+0x4bc>)
 800215a:	428b      	cmp	r3, r1
 800215c:	d101      	bne.n	8002162 <HAL_ADC_ConfigChannel+0x2ee>
 800215e:	4b75      	ldr	r3, [pc, #468]	; (8002334 <HAL_ADC_ConfigChannel+0x4c0>)
 8002160:	e05a      	b.n	8002218 <HAL_ADC_ConfigChannel+0x3a4>
 8002162:	2300      	movs	r3, #0
 8002164:	e058      	b.n	8002218 <HAL_ADC_ConfigChannel+0x3a4>
 8002166:	4b74      	ldr	r3, [pc, #464]	; (8002338 <HAL_ADC_ConfigChannel+0x4c4>)
 8002168:	e056      	b.n	8002218 <HAL_ADC_ConfigChannel+0x3a4>
 800216a:	4b74      	ldr	r3, [pc, #464]	; (800233c <HAL_ADC_ConfigChannel+0x4c8>)
 800216c:	e054      	b.n	8002218 <HAL_ADC_ConfigChannel+0x3a4>
 800216e:	4b6e      	ldr	r3, [pc, #440]	; (8002328 <HAL_ADC_ConfigChannel+0x4b4>)
 8002170:	e052      	b.n	8002218 <HAL_ADC_ConfigChannel+0x3a4>
 8002172:	4b6c      	ldr	r3, [pc, #432]	; (8002324 <HAL_ADC_ConfigChannel+0x4b0>)
 8002174:	e050      	b.n	8002218 <HAL_ADC_ConfigChannel+0x3a4>
 8002176:	4b72      	ldr	r3, [pc, #456]	; (8002340 <HAL_ADC_ConfigChannel+0x4cc>)
 8002178:	e04e      	b.n	8002218 <HAL_ADC_ConfigChannel+0x3a4>
 800217a:	4b72      	ldr	r3, [pc, #456]	; (8002344 <HAL_ADC_ConfigChannel+0x4d0>)
 800217c:	e04c      	b.n	8002218 <HAL_ADC_ConfigChannel+0x3a4>
 800217e:	4b72      	ldr	r3, [pc, #456]	; (8002348 <HAL_ADC_ConfigChannel+0x4d4>)
 8002180:	e04a      	b.n	8002218 <HAL_ADC_ConfigChannel+0x3a4>
 8002182:	4b72      	ldr	r3, [pc, #456]	; (800234c <HAL_ADC_ConfigChannel+0x4d8>)
 8002184:	e048      	b.n	8002218 <HAL_ADC_ConfigChannel+0x3a4>
 8002186:	2301      	movs	r3, #1
 8002188:	e046      	b.n	8002218 <HAL_ADC_ConfigChannel+0x3a4>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4970      	ldr	r1, [pc, #448]	; (8002350 <HAL_ADC_ConfigChannel+0x4dc>)
 8002190:	428b      	cmp	r3, r1
 8002192:	d140      	bne.n	8002216 <HAL_ADC_ConfigChannel+0x3a2>
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	495c      	ldr	r1, [pc, #368]	; (800230c <HAL_ADC_ConfigChannel+0x498>)
 800219a:	428b      	cmp	r3, r1
 800219c:	d039      	beq.n	8002212 <HAL_ADC_ConfigChannel+0x39e>
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	495b      	ldr	r1, [pc, #364]	; (8002310 <HAL_ADC_ConfigChannel+0x49c>)
 80021a4:	428b      	cmp	r3, r1
 80021a6:	d032      	beq.n	800220e <HAL_ADC_ConfigChannel+0x39a>
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4959      	ldr	r1, [pc, #356]	; (8002314 <HAL_ADC_ConfigChannel+0x4a0>)
 80021ae:	428b      	cmp	r3, r1
 80021b0:	d02b      	beq.n	800220a <HAL_ADC_ConfigChannel+0x396>
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4958      	ldr	r1, [pc, #352]	; (8002318 <HAL_ADC_ConfigChannel+0x4a4>)
 80021b8:	428b      	cmp	r3, r1
 80021ba:	d024      	beq.n	8002206 <HAL_ADC_ConfigChannel+0x392>
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4956      	ldr	r1, [pc, #344]	; (800231c <HAL_ADC_ConfigChannel+0x4a8>)
 80021c2:	428b      	cmp	r3, r1
 80021c4:	d01d      	beq.n	8002202 <HAL_ADC_ConfigChannel+0x38e>
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4955      	ldr	r1, [pc, #340]	; (8002320 <HAL_ADC_ConfigChannel+0x4ac>)
 80021cc:	428b      	cmp	r3, r1
 80021ce:	d016      	beq.n	80021fe <HAL_ADC_ConfigChannel+0x38a>
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4953      	ldr	r1, [pc, #332]	; (8002324 <HAL_ADC_ConfigChannel+0x4b0>)
 80021d6:	428b      	cmp	r3, r1
 80021d8:	d00f      	beq.n	80021fa <HAL_ADC_ConfigChannel+0x386>
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4952      	ldr	r1, [pc, #328]	; (8002328 <HAL_ADC_ConfigChannel+0x4b4>)
 80021e0:	428b      	cmp	r3, r1
 80021e2:	d008      	beq.n	80021f6 <HAL_ADC_ConfigChannel+0x382>
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4951      	ldr	r1, [pc, #324]	; (8002330 <HAL_ADC_ConfigChannel+0x4bc>)
 80021ea:	428b      	cmp	r3, r1
 80021ec:	d101      	bne.n	80021f2 <HAL_ADC_ConfigChannel+0x37e>
 80021ee:	4b51      	ldr	r3, [pc, #324]	; (8002334 <HAL_ADC_ConfigChannel+0x4c0>)
 80021f0:	e012      	b.n	8002218 <HAL_ADC_ConfigChannel+0x3a4>
 80021f2:	2300      	movs	r3, #0
 80021f4:	e010      	b.n	8002218 <HAL_ADC_ConfigChannel+0x3a4>
 80021f6:	4b51      	ldr	r3, [pc, #324]	; (800233c <HAL_ADC_ConfigChannel+0x4c8>)
 80021f8:	e00e      	b.n	8002218 <HAL_ADC_ConfigChannel+0x3a4>
 80021fa:	4b4b      	ldr	r3, [pc, #300]	; (8002328 <HAL_ADC_ConfigChannel+0x4b4>)
 80021fc:	e00c      	b.n	8002218 <HAL_ADC_ConfigChannel+0x3a4>
 80021fe:	4b49      	ldr	r3, [pc, #292]	; (8002324 <HAL_ADC_ConfigChannel+0x4b0>)
 8002200:	e00a      	b.n	8002218 <HAL_ADC_ConfigChannel+0x3a4>
 8002202:	4b4f      	ldr	r3, [pc, #316]	; (8002340 <HAL_ADC_ConfigChannel+0x4cc>)
 8002204:	e008      	b.n	8002218 <HAL_ADC_ConfigChannel+0x3a4>
 8002206:	4b4f      	ldr	r3, [pc, #316]	; (8002344 <HAL_ADC_ConfigChannel+0x4d0>)
 8002208:	e006      	b.n	8002218 <HAL_ADC_ConfigChannel+0x3a4>
 800220a:	4b4f      	ldr	r3, [pc, #316]	; (8002348 <HAL_ADC_ConfigChannel+0x4d4>)
 800220c:	e004      	b.n	8002218 <HAL_ADC_ConfigChannel+0x3a4>
 800220e:	4b4f      	ldr	r3, [pc, #316]	; (800234c <HAL_ADC_ConfigChannel+0x4d8>)
 8002210:	e002      	b.n	8002218 <HAL_ADC_ConfigChannel+0x3a4>
 8002212:	2301      	movs	r3, #1
 8002214:	e000      	b.n	8002218 <HAL_ADC_ConfigChannel+0x3a4>
 8002216:	2300      	movs	r3, #0
 8002218:	4619      	mov	r1, r3
 800221a:	4610      	mov	r0, r2
 800221c:	f7fe ff6e 	bl	80010fc <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	2b00      	cmp	r3, #0
 8002226:	f280 80fc 	bge.w	8002422 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a36      	ldr	r2, [pc, #216]	; (8002308 <HAL_ADC_ConfigChannel+0x494>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d004      	beq.n	800223e <HAL_ADC_ConfigChannel+0x3ca>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a45      	ldr	r2, [pc, #276]	; (8002350 <HAL_ADC_ConfigChannel+0x4dc>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d101      	bne.n	8002242 <HAL_ADC_ConfigChannel+0x3ce>
 800223e:	4b45      	ldr	r3, [pc, #276]	; (8002354 <HAL_ADC_ConfigChannel+0x4e0>)
 8002240:	e000      	b.n	8002244 <HAL_ADC_ConfigChannel+0x3d0>
 8002242:	4b45      	ldr	r3, [pc, #276]	; (8002358 <HAL_ADC_ConfigChannel+0x4e4>)
 8002244:	4618      	mov	r0, r3
 8002246:	f7fe ff4b 	bl	80010e0 <LL_ADC_GetCommonPathInternalCh>
 800224a:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a2d      	ldr	r2, [pc, #180]	; (8002308 <HAL_ADC_ConfigChannel+0x494>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d004      	beq.n	8002260 <HAL_ADC_ConfigChannel+0x3ec>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4a3d      	ldr	r2, [pc, #244]	; (8002350 <HAL_ADC_ConfigChannel+0x4dc>)
 800225c:	4293      	cmp	r3, r2
 800225e:	d10e      	bne.n	800227e <HAL_ADC_ConfigChannel+0x40a>
 8002260:	4829      	ldr	r0, [pc, #164]	; (8002308 <HAL_ADC_ConfigChannel+0x494>)
 8002262:	f7ff f905 	bl	8001470 <LL_ADC_IsEnabled>
 8002266:	4604      	mov	r4, r0
 8002268:	4839      	ldr	r0, [pc, #228]	; (8002350 <HAL_ADC_ConfigChannel+0x4dc>)
 800226a:	f7ff f901 	bl	8001470 <LL_ADC_IsEnabled>
 800226e:	4603      	mov	r3, r0
 8002270:	4323      	orrs	r3, r4
 8002272:	2b00      	cmp	r3, #0
 8002274:	bf0c      	ite	eq
 8002276:	2301      	moveq	r3, #1
 8002278:	2300      	movne	r3, #0
 800227a:	b2db      	uxtb	r3, r3
 800227c:	e008      	b.n	8002290 <HAL_ADC_ConfigChannel+0x41c>
 800227e:	4837      	ldr	r0, [pc, #220]	; (800235c <HAL_ADC_ConfigChannel+0x4e8>)
 8002280:	f7ff f8f6 	bl	8001470 <LL_ADC_IsEnabled>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	bf0c      	ite	eq
 800228a:	2301      	moveq	r3, #1
 800228c:	2300      	movne	r3, #0
 800228e:	b2db      	uxtb	r3, r3
 8002290:	2b00      	cmp	r3, #0
 8002292:	f000 80b3 	beq.w	80023fc <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4a31      	ldr	r2, [pc, #196]	; (8002360 <HAL_ADC_ConfigChannel+0x4ec>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d165      	bne.n	800236c <HAL_ADC_ConfigChannel+0x4f8>
 80022a0:	69fb      	ldr	r3, [r7, #28]
 80022a2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d160      	bne.n	800236c <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a2b      	ldr	r2, [pc, #172]	; (800235c <HAL_ADC_ConfigChannel+0x4e8>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	f040 80b6 	bne.w	8002422 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a13      	ldr	r2, [pc, #76]	; (8002308 <HAL_ADC_ConfigChannel+0x494>)
 80022bc:	4293      	cmp	r3, r2
 80022be:	d004      	beq.n	80022ca <HAL_ADC_ConfigChannel+0x456>
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a22      	ldr	r2, [pc, #136]	; (8002350 <HAL_ADC_ConfigChannel+0x4dc>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d101      	bne.n	80022ce <HAL_ADC_ConfigChannel+0x45a>
 80022ca:	4a22      	ldr	r2, [pc, #136]	; (8002354 <HAL_ADC_ConfigChannel+0x4e0>)
 80022cc:	e000      	b.n	80022d0 <HAL_ADC_ConfigChannel+0x45c>
 80022ce:	4a22      	ldr	r2, [pc, #136]	; (8002358 <HAL_ADC_ConfigChannel+0x4e4>)
 80022d0:	69fb      	ldr	r3, [r7, #28]
 80022d2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80022d6:	4619      	mov	r1, r3
 80022d8:	4610      	mov	r0, r2
 80022da:	f7fe feee 	bl	80010ba <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80022de:	4b21      	ldr	r3, [pc, #132]	; (8002364 <HAL_ADC_ConfigChannel+0x4f0>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	099b      	lsrs	r3, r3, #6
 80022e4:	4a20      	ldr	r2, [pc, #128]	; (8002368 <HAL_ADC_ConfigChannel+0x4f4>)
 80022e6:	fba2 2303 	umull	r2, r3, r2, r3
 80022ea:	099b      	lsrs	r3, r3, #6
 80022ec:	3301      	adds	r3, #1
 80022ee:	005b      	lsls	r3, r3, #1
 80022f0:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80022f2:	e002      	b.n	80022fa <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	3b01      	subs	r3, #1
 80022f8:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d1f9      	bne.n	80022f4 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002300:	e08f      	b.n	8002422 <HAL_ADC_ConfigChannel+0x5ae>
 8002302:	bf00      	nop
 8002304:	47ff0000 	.word	0x47ff0000
 8002308:	40022000 	.word	0x40022000
 800230c:	04300002 	.word	0x04300002
 8002310:	08600004 	.word	0x08600004
 8002314:	0c900008 	.word	0x0c900008
 8002318:	10c00010 	.word	0x10c00010
 800231c:	14f00020 	.word	0x14f00020
 8002320:	2a000400 	.word	0x2a000400
 8002324:	2e300800 	.word	0x2e300800
 8002328:	32601000 	.word	0x32601000
 800232c:	43210000 	.word	0x43210000
 8002330:	4b840000 	.word	0x4b840000
 8002334:	4fb80000 	.word	0x4fb80000
 8002338:	47520000 	.word	0x47520000
 800233c:	36902000 	.word	0x36902000
 8002340:	25b00200 	.word	0x25b00200
 8002344:	21800100 	.word	0x21800100
 8002348:	1d500080 	.word	0x1d500080
 800234c:	19200040 	.word	0x19200040
 8002350:	40022100 	.word	0x40022100
 8002354:	40022300 	.word	0x40022300
 8002358:	58026300 	.word	0x58026300
 800235c:	58026000 	.word	0x58026000
 8002360:	cb840000 	.word	0xcb840000
 8002364:	24000000 	.word	0x24000000
 8002368:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a31      	ldr	r2, [pc, #196]	; (8002438 <HAL_ADC_ConfigChannel+0x5c4>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d11e      	bne.n	80023b4 <HAL_ADC_ConfigChannel+0x540>
 8002376:	69fb      	ldr	r3, [r7, #28]
 8002378:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800237c:	2b00      	cmp	r3, #0
 800237e:	d119      	bne.n	80023b4 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a2d      	ldr	r2, [pc, #180]	; (800243c <HAL_ADC_ConfigChannel+0x5c8>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d14b      	bne.n	8002422 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a2c      	ldr	r2, [pc, #176]	; (8002440 <HAL_ADC_ConfigChannel+0x5cc>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d004      	beq.n	800239e <HAL_ADC_ConfigChannel+0x52a>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a2a      	ldr	r2, [pc, #168]	; (8002444 <HAL_ADC_ConfigChannel+0x5d0>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d101      	bne.n	80023a2 <HAL_ADC_ConfigChannel+0x52e>
 800239e:	4a2a      	ldr	r2, [pc, #168]	; (8002448 <HAL_ADC_ConfigChannel+0x5d4>)
 80023a0:	e000      	b.n	80023a4 <HAL_ADC_ConfigChannel+0x530>
 80023a2:	4a2a      	ldr	r2, [pc, #168]	; (800244c <HAL_ADC_ConfigChannel+0x5d8>)
 80023a4:	69fb      	ldr	r3, [r7, #28]
 80023a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80023aa:	4619      	mov	r1, r3
 80023ac:	4610      	mov	r0, r2
 80023ae:	f7fe fe84 	bl	80010ba <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80023b2:	e036      	b.n	8002422 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a25      	ldr	r2, [pc, #148]	; (8002450 <HAL_ADC_ConfigChannel+0x5dc>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d131      	bne.n	8002422 <HAL_ADC_ConfigChannel+0x5ae>
 80023be:	69fb      	ldr	r3, [r7, #28]
 80023c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d12c      	bne.n	8002422 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a1b      	ldr	r2, [pc, #108]	; (800243c <HAL_ADC_ConfigChannel+0x5c8>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d127      	bne.n	8002422 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a1a      	ldr	r2, [pc, #104]	; (8002440 <HAL_ADC_ConfigChannel+0x5cc>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d004      	beq.n	80023e6 <HAL_ADC_ConfigChannel+0x572>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a18      	ldr	r2, [pc, #96]	; (8002444 <HAL_ADC_ConfigChannel+0x5d0>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d101      	bne.n	80023ea <HAL_ADC_ConfigChannel+0x576>
 80023e6:	4a18      	ldr	r2, [pc, #96]	; (8002448 <HAL_ADC_ConfigChannel+0x5d4>)
 80023e8:	e000      	b.n	80023ec <HAL_ADC_ConfigChannel+0x578>
 80023ea:	4a18      	ldr	r2, [pc, #96]	; (800244c <HAL_ADC_ConfigChannel+0x5d8>)
 80023ec:	69fb      	ldr	r3, [r7, #28]
 80023ee:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80023f2:	4619      	mov	r1, r3
 80023f4:	4610      	mov	r0, r2
 80023f6:	f7fe fe60 	bl	80010ba <LL_ADC_SetCommonPathInternalCh>
 80023fa:	e012      	b.n	8002422 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002400:	f043 0220 	orr.w	r2, r3, #32
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800240e:	e008      	b.n	8002422 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002414:	f043 0220 	orr.w	r2, r3, #32
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800241c:	2301      	movs	r3, #1
 800241e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2200      	movs	r2, #0
 8002426:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800242a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800242e:	4618      	mov	r0, r3
 8002430:	3734      	adds	r7, #52	; 0x34
 8002432:	46bd      	mov	sp, r7
 8002434:	bd90      	pop	{r4, r7, pc}
 8002436:	bf00      	nop
 8002438:	c7520000 	.word	0xc7520000
 800243c:	58026000 	.word	0x58026000
 8002440:	40022000 	.word	0x40022000
 8002444:	40022100 	.word	0x40022100
 8002448:	40022300 	.word	0x40022300
 800244c:	58026300 	.word	0x58026300
 8002450:	cfb80000 	.word	0xcfb80000

08002454 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b084      	sub	sp, #16
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4618      	mov	r0, r3
 8002462:	f7ff f805 	bl	8001470 <LL_ADC_IsEnabled>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d16e      	bne.n	800254a <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	689a      	ldr	r2, [r3, #8]
 8002472:	4b38      	ldr	r3, [pc, #224]	; (8002554 <ADC_Enable+0x100>)
 8002474:	4013      	ands	r3, r2
 8002476:	2b00      	cmp	r3, #0
 8002478:	d00d      	beq.n	8002496 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800247e:	f043 0210 	orr.w	r2, r3, #16
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800248a:	f043 0201 	orr.w	r2, r3, #1
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e05a      	b.n	800254c <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4618      	mov	r0, r3
 800249c:	f7fe ffd4 	bl	8001448 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80024a0:	f7fe fde0 	bl	8001064 <HAL_GetTick>
 80024a4:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a2b      	ldr	r2, [pc, #172]	; (8002558 <ADC_Enable+0x104>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d004      	beq.n	80024ba <ADC_Enable+0x66>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a29      	ldr	r2, [pc, #164]	; (800255c <ADC_Enable+0x108>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d101      	bne.n	80024be <ADC_Enable+0x6a>
 80024ba:	4b29      	ldr	r3, [pc, #164]	; (8002560 <ADC_Enable+0x10c>)
 80024bc:	e000      	b.n	80024c0 <ADC_Enable+0x6c>
 80024be:	4b29      	ldr	r3, [pc, #164]	; (8002564 <ADC_Enable+0x110>)
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7fe ff57 	bl	8001374 <LL_ADC_GetMultimode>
 80024c6:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a23      	ldr	r2, [pc, #140]	; (800255c <ADC_Enable+0x108>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d002      	beq.n	80024d8 <ADC_Enable+0x84>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	e000      	b.n	80024da <ADC_Enable+0x86>
 80024d8:	4b1f      	ldr	r3, [pc, #124]	; (8002558 <ADC_Enable+0x104>)
 80024da:	687a      	ldr	r2, [r7, #4]
 80024dc:	6812      	ldr	r2, [r2, #0]
 80024de:	4293      	cmp	r3, r2
 80024e0:	d02c      	beq.n	800253c <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d130      	bne.n	800254a <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80024e8:	e028      	b.n	800253c <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4618      	mov	r0, r3
 80024f0:	f7fe ffbe 	bl	8001470 <LL_ADC_IsEnabled>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d104      	bne.n	8002504 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4618      	mov	r0, r3
 8002500:	f7fe ffa2 	bl	8001448 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002504:	f7fe fdae 	bl	8001064 <HAL_GetTick>
 8002508:	4602      	mov	r2, r0
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	1ad3      	subs	r3, r2, r3
 800250e:	2b02      	cmp	r3, #2
 8002510:	d914      	bls.n	800253c <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 0301 	and.w	r3, r3, #1
 800251c:	2b01      	cmp	r3, #1
 800251e:	d00d      	beq.n	800253c <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002524:	f043 0210 	orr.w	r2, r3, #16
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002530:	f043 0201 	orr.w	r2, r3, #1
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	e007      	b.n	800254c <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 0301 	and.w	r3, r3, #1
 8002546:	2b01      	cmp	r3, #1
 8002548:	d1cf      	bne.n	80024ea <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800254a:	2300      	movs	r3, #0
}
 800254c:	4618      	mov	r0, r3
 800254e:	3710      	adds	r7, #16
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	8000003f 	.word	0x8000003f
 8002558:	40022000 	.word	0x40022000
 800255c:	40022100 	.word	0x40022100
 8002560:	40022300 	.word	0x40022300
 8002564:	58026300 	.word	0x58026300

08002568 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b084      	sub	sp, #16
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002574:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800257a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800257e:	2b00      	cmp	r3, #0
 8002580:	d14b      	bne.n	800261a <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002586:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 0308 	and.w	r3, r3, #8
 8002598:	2b00      	cmp	r3, #0
 800259a:	d021      	beq.n	80025e0 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7fe fe32 	bl	800120a <LL_ADC_REG_IsTriggerSourceSWStart>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d032      	beq.n	8002612 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	68db      	ldr	r3, [r3, #12]
 80025b2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d12b      	bne.n	8002612 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025be:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d11f      	bne.n	8002612 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025d6:	f043 0201 	orr.w	r2, r3, #1
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	655a      	str	r2, [r3, #84]	; 0x54
 80025de:	e018      	b.n	8002612 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	68db      	ldr	r3, [r3, #12]
 80025e6:	f003 0303 	and.w	r3, r3, #3
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d111      	bne.n	8002612 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002602:	2b00      	cmp	r3, #0
 8002604:	d105      	bne.n	8002612 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800260a:	f043 0201 	orr.w	r2, r3, #1
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002612:	68f8      	ldr	r0, [r7, #12]
 8002614:	f7fe f944 	bl	80008a0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002618:	e00e      	b.n	8002638 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800261e:	f003 0310 	and.w	r3, r3, #16
 8002622:	2b00      	cmp	r3, #0
 8002624:	d003      	beq.n	800262e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002626:	68f8      	ldr	r0, [r7, #12]
 8002628:	f7ff fc1a 	bl	8001e60 <HAL_ADC_ErrorCallback>
}
 800262c:	e004      	b.n	8002638 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002632:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	4798      	blx	r3
}
 8002638:	bf00      	nop
 800263a:	3710      	adds	r7, #16
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}

08002640 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b084      	sub	sp, #16
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800264c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800264e:	68f8      	ldr	r0, [r7, #12]
 8002650:	f7fe f8f8 	bl	8000844 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002654:	bf00      	nop
 8002656:	3710      	adds	r7, #16
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}

0800265c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b084      	sub	sp, #16
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002668:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800266e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800267a:	f043 0204 	orr.w	r2, r3, #4
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002682:	68f8      	ldr	r0, [r7, #12]
 8002684:	f7ff fbec 	bl	8001e60 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002688:	bf00      	nop
 800268a:	3710      	adds	r7, #16
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}

08002690 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b084      	sub	sp, #16
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a7a      	ldr	r2, [pc, #488]	; (8002888 <ADC_ConfigureBoostMode+0x1f8>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d004      	beq.n	80026ac <ADC_ConfigureBoostMode+0x1c>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a79      	ldr	r2, [pc, #484]	; (800288c <ADC_ConfigureBoostMode+0x1fc>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d109      	bne.n	80026c0 <ADC_ConfigureBoostMode+0x30>
 80026ac:	4b78      	ldr	r3, [pc, #480]	; (8002890 <ADC_ConfigureBoostMode+0x200>)
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	bf14      	ite	ne
 80026b8:	2301      	movne	r3, #1
 80026ba:	2300      	moveq	r3, #0
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	e008      	b.n	80026d2 <ADC_ConfigureBoostMode+0x42>
 80026c0:	4b74      	ldr	r3, [pc, #464]	; (8002894 <ADC_ConfigureBoostMode+0x204>)
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	bf14      	ite	ne
 80026cc:	2301      	movne	r3, #1
 80026ce:	2300      	moveq	r3, #0
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d01c      	beq.n	8002710 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80026d6:	f004 fd75 	bl	80071c4 <HAL_RCC_GetHCLKFreq>
 80026da:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80026e4:	d010      	beq.n	8002708 <ADC_ConfigureBoostMode+0x78>
 80026e6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80026ea:	d873      	bhi.n	80027d4 <ADC_ConfigureBoostMode+0x144>
 80026ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026f0:	d002      	beq.n	80026f8 <ADC_ConfigureBoostMode+0x68>
 80026f2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80026f6:	d16d      	bne.n	80027d4 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	0c1b      	lsrs	r3, r3, #16
 80026fe:	68fa      	ldr	r2, [r7, #12]
 8002700:	fbb2 f3f3 	udiv	r3, r2, r3
 8002704:	60fb      	str	r3, [r7, #12]
        break;
 8002706:	e068      	b.n	80027da <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	089b      	lsrs	r3, r3, #2
 800270c:	60fb      	str	r3, [r7, #12]
        break;
 800270e:	e064      	b.n	80027da <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002710:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002714:	f04f 0100 	mov.w	r1, #0
 8002718:	f005 ffa4 	bl	8008664 <HAL_RCCEx_GetPeriphCLKFreq>
 800271c:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8002726:	d051      	beq.n	80027cc <ADC_ConfigureBoostMode+0x13c>
 8002728:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 800272c:	d854      	bhi.n	80027d8 <ADC_ConfigureBoostMode+0x148>
 800272e:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8002732:	d047      	beq.n	80027c4 <ADC_ConfigureBoostMode+0x134>
 8002734:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8002738:	d84e      	bhi.n	80027d8 <ADC_ConfigureBoostMode+0x148>
 800273a:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 800273e:	d03d      	beq.n	80027bc <ADC_ConfigureBoostMode+0x12c>
 8002740:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8002744:	d848      	bhi.n	80027d8 <ADC_ConfigureBoostMode+0x148>
 8002746:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800274a:	d033      	beq.n	80027b4 <ADC_ConfigureBoostMode+0x124>
 800274c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002750:	d842      	bhi.n	80027d8 <ADC_ConfigureBoostMode+0x148>
 8002752:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8002756:	d029      	beq.n	80027ac <ADC_ConfigureBoostMode+0x11c>
 8002758:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 800275c:	d83c      	bhi.n	80027d8 <ADC_ConfigureBoostMode+0x148>
 800275e:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8002762:	d01a      	beq.n	800279a <ADC_ConfigureBoostMode+0x10a>
 8002764:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8002768:	d836      	bhi.n	80027d8 <ADC_ConfigureBoostMode+0x148>
 800276a:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 800276e:	d014      	beq.n	800279a <ADC_ConfigureBoostMode+0x10a>
 8002770:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8002774:	d830      	bhi.n	80027d8 <ADC_ConfigureBoostMode+0x148>
 8002776:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800277a:	d00e      	beq.n	800279a <ADC_ConfigureBoostMode+0x10a>
 800277c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002780:	d82a      	bhi.n	80027d8 <ADC_ConfigureBoostMode+0x148>
 8002782:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002786:	d008      	beq.n	800279a <ADC_ConfigureBoostMode+0x10a>
 8002788:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800278c:	d824      	bhi.n	80027d8 <ADC_ConfigureBoostMode+0x148>
 800278e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002792:	d002      	beq.n	800279a <ADC_ConfigureBoostMode+0x10a>
 8002794:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002798:	d11e      	bne.n	80027d8 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	0c9b      	lsrs	r3, r3, #18
 80027a0:	005b      	lsls	r3, r3, #1
 80027a2:	68fa      	ldr	r2, [r7, #12]
 80027a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80027a8:	60fb      	str	r3, [r7, #12]
        break;
 80027aa:	e016      	b.n	80027da <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	091b      	lsrs	r3, r3, #4
 80027b0:	60fb      	str	r3, [r7, #12]
        break;
 80027b2:	e012      	b.n	80027da <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	095b      	lsrs	r3, r3, #5
 80027b8:	60fb      	str	r3, [r7, #12]
        break;
 80027ba:	e00e      	b.n	80027da <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	099b      	lsrs	r3, r3, #6
 80027c0:	60fb      	str	r3, [r7, #12]
        break;
 80027c2:	e00a      	b.n	80027da <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	09db      	lsrs	r3, r3, #7
 80027c8:	60fb      	str	r3, [r7, #12]
        break;
 80027ca:	e006      	b.n	80027da <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	0a1b      	lsrs	r3, r3, #8
 80027d0:	60fb      	str	r3, [r7, #12]
        break;
 80027d2:	e002      	b.n	80027da <ADC_ConfigureBoostMode+0x14a>
        break;
 80027d4:	bf00      	nop
 80027d6:	e000      	b.n	80027da <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80027d8:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80027da:	f7fe fc4f 	bl	800107c <HAL_GetREVID>
 80027de:	4603      	mov	r3, r0
 80027e0:	f241 0203 	movw	r2, #4099	; 0x1003
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d815      	bhi.n	8002814 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	4a2b      	ldr	r2, [pc, #172]	; (8002898 <ADC_ConfigureBoostMode+0x208>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d908      	bls.n	8002802 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	689a      	ldr	r2, [r3, #8]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80027fe:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002800:	e03e      	b.n	8002880 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	689a      	ldr	r2, [r3, #8]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002810:	609a      	str	r2, [r3, #8]
}
 8002812:	e035      	b.n	8002880 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	085b      	lsrs	r3, r3, #1
 8002818:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	4a1f      	ldr	r2, [pc, #124]	; (800289c <ADC_ConfigureBoostMode+0x20c>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d808      	bhi.n	8002834 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	689a      	ldr	r2, [r3, #8]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002830:	609a      	str	r2, [r3, #8]
}
 8002832:	e025      	b.n	8002880 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	4a1a      	ldr	r2, [pc, #104]	; (80028a0 <ADC_ConfigureBoostMode+0x210>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d80a      	bhi.n	8002852 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800284e:	609a      	str	r2, [r3, #8]
}
 8002850:	e016      	b.n	8002880 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	4a13      	ldr	r2, [pc, #76]	; (80028a4 <ADC_ConfigureBoostMode+0x214>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d80a      	bhi.n	8002870 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800286c:	609a      	str	r2, [r3, #8]
}
 800286e:	e007      	b.n	8002880 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	689a      	ldr	r2, [r3, #8]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800287e:	609a      	str	r2, [r3, #8]
}
 8002880:	bf00      	nop
 8002882:	3710      	adds	r7, #16
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}
 8002888:	40022000 	.word	0x40022000
 800288c:	40022100 	.word	0x40022100
 8002890:	40022300 	.word	0x40022300
 8002894:	58026300 	.word	0x58026300
 8002898:	01312d00 	.word	0x01312d00
 800289c:	005f5e10 	.word	0x005f5e10
 80028a0:	00bebc20 	.word	0x00bebc20
 80028a4:	017d7840 	.word	0x017d7840

080028a8 <LL_ADC_SetCommonPathInternalCh>:
{
 80028a8:	b480      	push	{r7}
 80028aa:	b083      	sub	sp, #12
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	431a      	orrs	r2, r3
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	609a      	str	r2, [r3, #8]
}
 80028c2:	bf00      	nop
 80028c4:	370c      	adds	r7, #12
 80028c6:	46bd      	mov	sp, r7
 80028c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028cc:	4770      	bx	lr

080028ce <LL_ADC_GetCommonPathInternalCh>:
{
 80028ce:	b480      	push	{r7}
 80028d0:	b083      	sub	sp, #12
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80028de:	4618      	mov	r0, r3
 80028e0:	370c      	adds	r7, #12
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr

080028ea <LL_ADC_SetChannelPreselection>:
{
 80028ea:	b480      	push	{r7}
 80028ec:	b087      	sub	sp, #28
 80028ee:	af00      	add	r7, sp, #0
 80028f0:	6078      	str	r0, [r7, #4]
 80028f2:	6039      	str	r1, [r7, #0]
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d107      	bne.n	800290e <LL_ADC_SetChannelPreselection+0x24>
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	0e9b      	lsrs	r3, r3, #26
 8002902:	f003 031f 	and.w	r3, r3, #31
 8002906:	2201      	movs	r2, #1
 8002908:	fa02 f303 	lsl.w	r3, r2, r3
 800290c:	e015      	b.n	800293a <LL_ADC_SetChannelPreselection+0x50>
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002912:	693b      	ldr	r3, [r7, #16]
 8002914:	fa93 f3a3 	rbit	r3, r3
 8002918:	60fb      	str	r3, [r7, #12]
  return result;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d101      	bne.n	8002928 <LL_ADC_SetChannelPreselection+0x3e>
    return 32U;
 8002924:	2320      	movs	r3, #32
 8002926:	e003      	b.n	8002930 <LL_ADC_SetChannelPreselection+0x46>
  return __builtin_clz(value);
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	fab3 f383 	clz	r3, r3
 800292e:	b2db      	uxtb	r3, r3
 8002930:	f003 031f 	and.w	r3, r3, #31
 8002934:	2201      	movs	r2, #1
 8002936:	fa02 f303 	lsl.w	r3, r2, r3
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	69d2      	ldr	r2, [r2, #28]
 800293e:	431a      	orrs	r2, r3
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	61da      	str	r2, [r3, #28]
}
 8002944:	bf00      	nop
 8002946:	371c      	adds	r7, #28
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr

08002950 <LL_ADC_SetOffset>:
{
 8002950:	b480      	push	{r7}
 8002952:	b087      	sub	sp, #28
 8002954:	af00      	add	r7, sp, #0
 8002956:	60f8      	str	r0, [r7, #12]
 8002958:	60b9      	str	r1, [r7, #8]
 800295a:	607a      	str	r2, [r7, #4]
 800295c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	3360      	adds	r3, #96	; 0x60
 8002962:	461a      	mov	r2, r3
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	009b      	lsls	r3, r3, #2
 8002968:	4413      	add	r3, r2
 800296a:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg,
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	430b      	orrs	r3, r1
 800297e:	431a      	orrs	r2, r3
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	601a      	str	r2, [r3, #0]
}
 8002984:	bf00      	nop
 8002986:	371c      	adds	r7, #28
 8002988:	46bd      	mov	sp, r7
 800298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298e:	4770      	bx	lr

08002990 <LL_ADC_GetOffsetChannel>:
{
 8002990:	b480      	push	{r7}
 8002992:	b085      	sub	sp, #20
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	3360      	adds	r3, #96	; 0x60
 800299e:	461a      	mov	r2, r3
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	009b      	lsls	r3, r3, #2
 80029a4:	4413      	add	r3, r2
 80029a6:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3714      	adds	r7, #20
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr

080029bc <LL_ADC_SetOffsetSignedSaturation>:
{
 80029bc:	b480      	push	{r7}
 80029be:	b087      	sub	sp, #28
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	60f8      	str	r0, [r7, #12]
 80029c4:	60b9      	str	r1, [r7, #8]
 80029c6:	607a      	str	r2, [r7, #4]
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	3360      	adds	r3, #96	; 0x60
 80029cc:	461a      	mov	r2, r3
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	009b      	lsls	r3, r3, #2
 80029d2:	4413      	add	r3, r2
 80029d4:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	431a      	orrs	r2, r3
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	601a      	str	r2, [r3, #0]
}
 80029e6:	bf00      	nop
 80029e8:	371c      	adds	r7, #28
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr

080029f2 <LL_ADC_INJ_GetTrigAuto>:
{
 80029f2:	b480      	push	{r7}
 80029f4:	b083      	sub	sp, #12
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	68db      	ldr	r3, [r3, #12]
 80029fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	370c      	adds	r7, #12
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr
	...

08002a10 <LL_ADC_INJ_SetQueueMode>:
{
 8002a10:	b480      	push	{r7}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	68da      	ldr	r2, [r3, #12]
 8002a1e:	4b06      	ldr	r3, [pc, #24]	; (8002a38 <LL_ADC_INJ_SetQueueMode+0x28>)
 8002a20:	4013      	ands	r3, r2
 8002a22:	683a      	ldr	r2, [r7, #0]
 8002a24:	431a      	orrs	r2, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	60da      	str	r2, [r3, #12]
}
 8002a2a:	bf00      	nop
 8002a2c:	370c      	adds	r7, #12
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr
 8002a36:	bf00      	nop
 8002a38:	7fdfffff 	.word	0x7fdfffff

08002a3c <LL_ADC_SetChannelSamplingTime>:
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b087      	sub	sp, #28
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	60f8      	str	r0, [r7, #12]
 8002a44:	60b9      	str	r1, [r7, #8]
 8002a46:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	3314      	adds	r3, #20
 8002a4c:	461a      	mov	r2, r3
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	0e5b      	lsrs	r3, r3, #25
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	f003 0304 	and.w	r3, r3, #4
 8002a58:	4413      	add	r3, r2
 8002a5a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	0d1b      	lsrs	r3, r3, #20
 8002a64:	f003 031f 	and.w	r3, r3, #31
 8002a68:	2107      	movs	r1, #7
 8002a6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a6e:	43db      	mvns	r3, r3
 8002a70:	401a      	ands	r2, r3
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	0d1b      	lsrs	r3, r3, #20
 8002a76:	f003 031f 	and.w	r3, r3, #31
 8002a7a:	6879      	ldr	r1, [r7, #4]
 8002a7c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a80:	431a      	orrs	r2, r3
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	601a      	str	r2, [r3, #0]
}
 8002a86:	bf00      	nop
 8002a88:	371c      	adds	r7, #28
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr
	...

08002a94 <LL_ADC_SetChannelSingleDiff>:
{
 8002a94:	b480      	push	{r7}
 8002a96:	b085      	sub	sp, #20
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	60f8      	str	r0, [r7, #12]
 8002a9c:	60b9      	str	r1, [r7, #8]
 8002a9e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002aac:	43db      	mvns	r3, r3
 8002aae:	401a      	ands	r2, r3
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	f003 0318 	and.w	r3, r3, #24
 8002ab6:	4908      	ldr	r1, [pc, #32]	; (8002ad8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002ab8:	40d9      	lsrs	r1, r3
 8002aba:	68bb      	ldr	r3, [r7, #8]
 8002abc:	400b      	ands	r3, r1
 8002abe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002ac2:	431a      	orrs	r2, r3
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
}
 8002aca:	bf00      	nop
 8002acc:	3714      	adds	r7, #20
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr
 8002ad6:	bf00      	nop
 8002ad8:	000fffff 	.word	0x000fffff

08002adc <LL_ADC_GetMultimode>:
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	689b      	ldr	r3, [r3, #8]
 8002ae8:	f003 031f 	and.w	r3, r3, #31
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	370c      	adds	r7, #12
 8002af0:	46bd      	mov	sp, r7
 8002af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af6:	4770      	bx	lr

08002af8 <LL_ADC_IsEnabled>:
{
 8002af8:	b480      	push	{r7}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	f003 0301 	and.w	r3, r3, #1
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d101      	bne.n	8002b10 <LL_ADC_IsEnabled+0x18>
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	e000      	b.n	8002b12 <LL_ADC_IsEnabled+0x1a>
 8002b10:	2300      	movs	r3, #0
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	370c      	adds	r7, #12
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr

08002b1e <LL_ADC_REG_IsConversionOngoing>:
{
 8002b1e:	b480      	push	{r7}
 8002b20:	b083      	sub	sp, #12
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	f003 0304 	and.w	r3, r3, #4
 8002b2e:	2b04      	cmp	r3, #4
 8002b30:	d101      	bne.n	8002b36 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002b32:	2301      	movs	r3, #1
 8002b34:	e000      	b.n	8002b38 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002b36:	2300      	movs	r3, #0
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	370c      	adds	r7, #12
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr

08002b44 <LL_ADC_INJ_StartConversion>:
{
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	689a      	ldr	r2, [r3, #8]
 8002b50:	4b05      	ldr	r3, [pc, #20]	; (8002b68 <LL_ADC_INJ_StartConversion+0x24>)
 8002b52:	4013      	ands	r3, r2
 8002b54:	f043 0208 	orr.w	r2, r3, #8
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	609a      	str	r2, [r3, #8]
}
 8002b5c:	bf00      	nop
 8002b5e:	370c      	adds	r7, #12
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr
 8002b68:	7fffffc0 	.word	0x7fffffc0

08002b6c <LL_ADC_INJ_IsConversionOngoing>:
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	f003 0308 	and.w	r3, r3, #8
 8002b7c:	2b08      	cmp	r3, #8
 8002b7e:	d101      	bne.n	8002b84 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002b80:	2301      	movs	r3, #1
 8002b82:	e000      	b.n	8002b86 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002b84:	2300      	movs	r3, #0
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	370c      	adds	r7, #12
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b90:	4770      	bx	lr
	...

08002b94 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b086      	sub	sp, #24
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a71      	ldr	r2, [pc, #452]	; (8002d68 <HAL_ADCEx_InjectedStart_IT+0x1d4>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d004      	beq.n	8002bb0 <HAL_ADCEx_InjectedStart_IT+0x1c>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a70      	ldr	r2, [pc, #448]	; (8002d6c <HAL_ADCEx_InjectedStart_IT+0x1d8>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d101      	bne.n	8002bb4 <HAL_ADCEx_InjectedStart_IT+0x20>
 8002bb0:	4b6f      	ldr	r3, [pc, #444]	; (8002d70 <HAL_ADCEx_InjectedStart_IT+0x1dc>)
 8002bb2:	e000      	b.n	8002bb6 <HAL_ADCEx_InjectedStart_IT+0x22>
 8002bb4:	4b6f      	ldr	r3, [pc, #444]	; (8002d74 <HAL_ADCEx_InjectedStart_IT+0x1e0>)
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f7ff ff90 	bl	8002adc <LL_ADC_GetMultimode>
 8002bbc:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f7ff ffd2 	bl	8002b6c <LL_ADC_INJ_IsConversionOngoing>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d001      	beq.n	8002bd2 <HAL_ADCEx_InjectedStart_IT+0x3e>
  {
    return HAL_BUSY;
 8002bce:	2302      	movs	r3, #2
 8002bd0:	e0c6      	b.n	8002d60 <HAL_ADCEx_InjectedStart_IT+0x1cc>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	68db      	ldr	r3, [r3, #12]
 8002bd8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002bdc:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002be4:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d10a      	bne.n	8002c02 <HAL_ADCEx_InjectedStart_IT+0x6e>
        && (tmp_config_injected_queue == 0UL)
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d107      	bne.n	8002c02 <HAL_ADCEx_InjectedStart_IT+0x6e>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bf6:	f043 0220 	orr.w	r2, r3, #32
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e0ae      	b.n	8002d60 <HAL_ADCEx_InjectedStart_IT+0x1cc>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d101      	bne.n	8002c10 <HAL_ADCEx_InjectedStart_IT+0x7c>
 8002c0c:	2302      	movs	r3, #2
 8002c0e:	e0a7      	b.n	8002d60 <HAL_ADCEx_InjectedStart_IT+0x1cc>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2201      	movs	r2, #1
 8002c14:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	f7ff fc1b 	bl	8002454 <ADC_Enable>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002c22:	7bfb      	ldrb	r3, [r7, #15]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	f040 8096 	bne.w	8002d56 <HAL_ADCEx_InjectedStart_IT+0x1c2>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d006      	beq.n	8002c44 <HAL_ADCEx_InjectedStart_IT+0xb0>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c3a:	f023 0208 	bic.w	r2, r3, #8
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	659a      	str	r2, [r3, #88]	; 0x58
 8002c42:	e002      	b.n	8002c4a <HAL_ADCEx_InjectedStart_IT+0xb6>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2200      	movs	r2, #0
 8002c48:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002c4e:	4b4a      	ldr	r3, [pc, #296]	; (8002d78 <HAL_ADCEx_InjectedStart_IT+0x1e4>)
 8002c50:	4013      	ands	r3, r2
 8002c52:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_INJ_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a43      	ldr	r2, [pc, #268]	; (8002d6c <HAL_ADCEx_InjectedStart_IT+0x1d8>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d002      	beq.n	8002c6a <HAL_ADCEx_InjectedStart_IT+0xd6>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	e000      	b.n	8002c6c <HAL_ADCEx_InjectedStart_IT+0xd8>
 8002c6a:	4b3f      	ldr	r3, [pc, #252]	; (8002d68 <HAL_ADCEx_InjectedStart_IT+0x1d4>)
 8002c6c:	687a      	ldr	r2, [r7, #4]
 8002c6e:	6812      	ldr	r2, [r2, #0]
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d002      	beq.n	8002c7a <HAL_ADCEx_InjectedStart_IT+0xe6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d105      	bne.n	8002c86 <HAL_ADCEx_InjectedStart_IT+0xf2>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c7e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	2260      	movs	r2, #96	; 0x60
 8002c8c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2200      	movs	r2, #0
 8002c92:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      /* Enable ADC Injected context queue overflow interrupt if this feature   */
      /* is enabled.                                                            */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d007      	beq.n	8002cb4 <HAL_ADCEx_InjectedStart_IT+0x120>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	685a      	ldr	r2, [r3, #4]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002cb2:	605a      	str	r2, [r3, #4]
      }

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	691b      	ldr	r3, [r3, #16]
 8002cb8:	2b08      	cmp	r3, #8
 8002cba:	d110      	bne.n	8002cde <HAL_ADCEx_InjectedStart_IT+0x14a>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	685a      	ldr	r2, [r3, #4]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f022 0220 	bic.w	r2, r2, #32
 8002cca:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	685a      	ldr	r2, [r3, #4]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002cda:	605a      	str	r2, [r3, #4]
          break;
 8002cdc:	e010      	b.n	8002d00 <HAL_ADCEx_InjectedStart_IT+0x16c>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	685a      	ldr	r2, [r3, #4]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002cec:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	685a      	ldr	r2, [r3, #4]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f042 0220 	orr.w	r2, r2, #32
 8002cfc:	605a      	str	r2, [r3, #4]
          break;
 8002cfe:	bf00      	nop
      /*    - ADC is enabled only (conversion is not started),                  */
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a19      	ldr	r2, [pc, #100]	; (8002d6c <HAL_ADCEx_InjectedStart_IT+0x1d8>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d002      	beq.n	8002d10 <HAL_ADCEx_InjectedStart_IT+0x17c>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	e000      	b.n	8002d12 <HAL_ADCEx_InjectedStart_IT+0x17e>
 8002d10:	4b15      	ldr	r3, [pc, #84]	; (8002d68 <HAL_ADCEx_InjectedStart_IT+0x1d4>)
 8002d12:	687a      	ldr	r2, [r7, #4]
 8002d14:	6812      	ldr	r2, [r2, #0]
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d008      	beq.n	8002d2c <HAL_ADCEx_InjectedStart_IT+0x198>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d005      	beq.n	8002d2c <HAL_ADCEx_InjectedStart_IT+0x198>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	2b06      	cmp	r3, #6
 8002d24:	d002      	beq.n	8002d2c <HAL_ADCEx_InjectedStart_IT+0x198>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	2b07      	cmp	r3, #7
 8002d2a:	d10d      	bne.n	8002d48 <HAL_ADCEx_InjectedStart_IT+0x1b4>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4618      	mov	r0, r3
 8002d32:	f7ff fe5e 	bl	80029f2 <LL_ADC_INJ_GetTrigAuto>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d110      	bne.n	8002d5e <HAL_ADCEx_InjectedStart_IT+0x1ca>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4618      	mov	r0, r3
 8002d42:	f7ff feff 	bl	8002b44 <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8002d46:	e00a      	b.n	8002d5e <HAL_ADCEx_InjectedStart_IT+0x1ca>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d4c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	655a      	str	r2, [r3, #84]	; 0x54
 8002d54:	e003      	b.n	8002d5e <HAL_ADCEx_InjectedStart_IT+0x1ca>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2200      	movs	r2, #0
 8002d5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    }

    /* Return function status */
    return tmp_hal_status;
 8002d5e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	3718      	adds	r7, #24
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}
 8002d68:	40022000 	.word	0x40022000
 8002d6c:	40022100 	.word	0x40022100
 8002d70:	40022300 	.word	0x40022300
 8002d74:	58026300 	.word	0x58026300
 8002d78:	ffffcffe 	.word	0xffffcffe

08002d7c <HAL_ADCEx_InjectedGetValue>:
  *            @arg @ref ADC_INJECTED_RANK_3 ADC group injected rank 3
  *            @arg @ref ADC_INJECTED_RANK_4 ADC group injected rank 4
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(const ADC_HandleTypeDef *hadc, uint32_t InjectedRank)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b085      	sub	sp, #20
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
 8002d84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));

  /* Get ADC converted value */
  switch (InjectedRank)
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	f240 321b 	movw	r2, #795	; 0x31b
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d00e      	beq.n	8002dae <HAL_ADCEx_InjectedGetValue+0x32>
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	f5b3 7f47 	cmp.w	r3, #796	; 0x31c
 8002d96:	d21c      	bcs.n	8002dd2 <HAL_ADCEx_InjectedGetValue+0x56>
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	f240 120f 	movw	r2, #271	; 0x10f
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d011      	beq.n	8002dc6 <HAL_ADCEx_InjectedGetValue+0x4a>
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	f240 2215 	movw	r2, #533	; 0x215
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d006      	beq.n	8002dba <HAL_ADCEx_InjectedGetValue+0x3e>
 8002dac:	e011      	b.n	8002dd2 <HAL_ADCEx_InjectedGetValue+0x56>
  {
    case ADC_INJECTED_RANK_4:
      tmp_jdr = hadc->Instance->JDR4;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002db6:	60fb      	str	r3, [r7, #12]
      break;
 8002db8:	e011      	b.n	8002dde <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_3:
      tmp_jdr = hadc->Instance->JDR3;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dc2:	60fb      	str	r3, [r7, #12]
      break;
 8002dc4:	e00b      	b.n	8002dde <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_2:
      tmp_jdr = hadc->Instance->JDR2;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002dce:	60fb      	str	r3, [r7, #12]
      break;
 8002dd0:	e005      	b.n	8002dde <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002dda:	60fb      	str	r3, [r7, #12]
      break;
 8002ddc:	bf00      	nop
  }

  /* Return ADC converted value */
  return tmp_jdr;
 8002dde:	68fb      	ldr	r3, [r7, #12]
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	3714      	adds	r7, #20
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr

08002dec <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002df4:	bf00      	nop
 8002df6:	370c      	adds	r7, #12
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr

08002e00 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002e08:	bf00      	nop
 8002e0a:	370c      	adds	r7, #12
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e12:	4770      	bx	lr

08002e14 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b083      	sub	sp, #12
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002e1c:	bf00      	nop
 8002e1e:	370c      	adds	r7, #12
 8002e20:	46bd      	mov	sp, r7
 8002e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e26:	4770      	bx	lr

08002e28 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b083      	sub	sp, #12
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002e30:	bf00      	nop
 8002e32:	370c      	adds	r7, #12
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr

08002e3c <HAL_ADCEx_InjectedConfigChannel>:
  * @param sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
{
 8002e3c:	b590      	push	{r4, r7, lr}
 8002e3e:	b0a5      	sub	sp, #148	; 0x94
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
 8002e44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e46:	2300      	movs	r3, #0
 8002e48:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_JSQR_ContextQueueBeingBuilt = 0U;
 8002e50:	2300      	movs	r3, #0
 8002e52:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /*  DISCEN and JAUTO bits can't be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (sConfigInjected->AutoInjectedConv == ENABLE)));

  /* Verification of channel number */
  if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	68db      	ldr	r3, [r3, #12]
 8002e5a:	4a9c      	ldr	r2, [pc, #624]	; (80030cc <HAL_ADCEx_InjectedConfigChannel+0x290>)
 8002e5c:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d102      	bne.n	8002e6e <HAL_ADCEx_InjectedConfigChannel+0x32>
 8002e68:	2302      	movs	r3, #2
 8002e6a:	f000 bcbe 	b.w	80037ea <HAL_ADCEx_InjectedConfigChannel+0x9ae>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2201      	movs	r2, #1
 8002e72:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	68db      	ldr	r3, [r3, #12]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d003      	beq.n	8002e86 <HAL_ADCEx_InjectedConfigChannel+0x4a>
      (sConfigInjected->InjectedNbrOfConversion == 1U))
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d130      	bne.n	8002ee8 <HAL_ADCEx_InjectedConfigChannel+0xac>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	2b09      	cmp	r3, #9
 8002e8c:	d179      	bne.n	8002f82 <HAL_ADCEx_InjectedConfigChannel+0x146>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d010      	beq.n	8002eb8 <HAL_ADCEx_InjectedConfigChannel+0x7c>
      {
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	0e9b      	lsrs	r3, r3, #26
 8002e9c:	025b      	lsls	r3, r3, #9
 8002e9e:	f403 5278 	and.w	r2, r3, #15872	; 0x3e00
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ea6:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 8002eaa:	431a      	orrs	r2, r3
                                           | sConfigInjected->ExternalTrigInjecConvEdge
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002eb6:	e007      	b.n	8002ec8 <HAL_ADCEx_InjectedConfigChannel+0x8c>
                                          );
      }
      else
      {
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	0e9b      	lsrs	r3, r3, #26
 8002ebe:	025b      	lsls	r3, r3, #9
 8002ec0:	f403 5378 	and.w	r3, r3, #15872	; 0x3e00
 8002ec4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_JSQR_ContextQueueBeingBuilt);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002ece:	4b80      	ldr	r3, [pc, #512]	; (80030d0 <HAL_ADCEx_InjectedConfigChannel+0x294>)
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	6812      	ldr	r2, [r2, #0]
 8002ed6:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8002eda:	430b      	orrs	r3, r1
 8002edc:	64d3      	str	r3, [r2, #76]	; 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8002ee4:	65da      	str	r2, [r3, #92]	; 0x5c
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8002ee6:	e04c      	b.n	8002f82 <HAL_ADCEx_InjectedConfigChannel+0x146>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d11d      	bne.n	8002f2c <HAL_ADCEx_InjectedConfigChannel+0xf0>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	6a1a      	ldr	r2, [r3, #32]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	661a      	str	r2, [r3, #96]	; 0x60
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2200      	movs	r2, #0
 8002efc:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d00d      	beq.n	8002f22 <HAL_ADCEx_InjectedConfigChannel+0xe6>
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	6a1b      	ldr	r3, [r3, #32]
 8002f0a:	1e5a      	subs	r2, r3, #1
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f10:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 8002f14:	431a      	orrs	r2, r3
                                           | sConfigInjected->ExternalTrigInjecConvEdge
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002f20:	e004      	b.n	8002f2c <HAL_ADCEx_InjectedConfigChannel+0xf0>
                                          );
      }
      else
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U));
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	6a1b      	ldr	r3, [r3, #32]
 8002f26:	3b01      	subs	r3, #1
 8002f28:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	0e9b      	lsrs	r3, r3, #26
 8002f32:	f003 021f 	and.w	r2, r3, #31
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	f003 031f 	and.w	r3, r3, #31
 8002f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f42:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8002f46:	4313      	orrs	r3, r2
 8002f48:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f50:	1e5a      	subs	r2, r3, #1
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	661a      	str	r2, [r3, #96]	; 0x60

    /* 3. tmp_JSQR_ContextQueueBeingBuilt is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002f5a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002f5e:	431a      	orrs	r2, r3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	65da      	str	r2, [r3, #92]	; 0x5c

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d10a      	bne.n	8002f82 <HAL_ADCEx_InjectedConfigChannel+0x146>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002f72:	4b57      	ldr	r3, [pc, #348]	; (80030d0 <HAL_ADCEx_InjectedConfigChannel+0x294>)
 8002f74:	4013      	ands	r3, r2
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	6dd1      	ldr	r1, [r2, #92]	; 0x5c
 8002f7a:	687a      	ldr	r2, [r7, #4]
 8002f7c:	6812      	ldr	r2, [r2, #0]
 8002f7e:	430b      	orrs	r3, r1
 8002f80:	64d3      	str	r3, [r2, #76]	; 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4618      	mov	r0, r3
 8002f88:	f7ff fdf0 	bl	8002b6c <LL_ADC_INJ_IsConversionOngoing>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d155      	bne.n	800303e <HAL_ADCEx_InjectedConfigChannel+0x202>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel)))
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	db2c      	blt.n	8002ff4 <HAL_ADCEx_InjectedConfigChannel+0x1b8>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel) & 0x1FUL));
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d108      	bne.n	8002fb8 <HAL_ADCEx_InjectedConfigChannel+0x17c>
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	0e9b      	lsrs	r3, r3, #26
 8002fac:	f003 031f 	and.w	r3, r3, #31
 8002fb0:	2201      	movs	r2, #1
 8002fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb6:	e016      	b.n	8002fe6 <HAL_ADCEx_InjectedConfigChannel+0x1aa>
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fbe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002fc0:	fa93 f3a3 	rbit	r3, r3
 8002fc4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002fc6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fc8:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8002fca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d101      	bne.n	8002fd4 <HAL_ADCEx_InjectedConfigChannel+0x198>
    return 32U;
 8002fd0:	2320      	movs	r3, #32
 8002fd2:	e003      	b.n	8002fdc <HAL_ADCEx_InjectedConfigChannel+0x1a0>
  return __builtin_clz(value);
 8002fd4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002fd6:	fab3 f383 	clz	r3, r3
 8002fda:	b2db      	uxtb	r3, r3
 8002fdc:	f003 031f 	and.w	r3, r3, #31
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe6:	687a      	ldr	r2, [r7, #4]
 8002fe8:	6812      	ldr	r2, [r2, #0]
 8002fea:	69d1      	ldr	r1, [r2, #28]
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	6812      	ldr	r2, [r2, #0]
 8002ff0:	430b      	orrs	r3, r1
 8002ff2:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d112      	bne.n	8003024 <HAL_ADCEx_InjectedConfigChannel+0x1e8>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800300e:	055a      	lsls	r2, r3, #21
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003016:	051b      	lsls	r3, r3, #20
 8003018:	431a      	orrs	r2, r3
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	430a      	orrs	r2, r1
 8003020:	60da      	str	r2, [r3, #12]
 8003022:	e00c      	b.n	800303e <HAL_ADCEx_InjectedConfigChannel+0x202>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	68db      	ldr	r3, [r3, #12]
 800302a:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003034:	055a      	lsls	r2, r3, #21
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	430a      	orrs	r2, r1
 800303c:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4618      	mov	r0, r3
 8003044:	f7ff fd6b 	bl	8002b1e <LL_ADC_REG_IsConversionOngoing>
 8003048:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4618      	mov	r0, r3
 8003052:	f7ff fd8b 	bl	8002b6c <LL_ADC_INJ_IsConversionOngoing>
 8003056:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800305a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800305e:	2b00      	cmp	r3, #0
 8003060:	f040 8215 	bne.w	800348e <HAL_ADCEx_InjectedConfigChannel+0x652>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003064:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003068:	2b00      	cmp	r3, #0
 800306a:	f040 8210 	bne.w	800348e <HAL_ADCEx_InjectedConfigChannel+0x652>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003072:	2b00      	cmp	r3, #0
 8003074:	d003      	beq.n	800307e <HAL_ADCEx_InjectedConfigChannel+0x242>
        || (sConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800307a:	2b00      	cmp	r3, #0
 800307c:	d116      	bne.n	80030ac <HAL_ADCEx_InjectedConfigChannel+0x270>
    {
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003084:	2b01      	cmp	r3, #1
 8003086:	d108      	bne.n	800309a <HAL_ADCEx_InjectedConfigChannel+0x25e>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	68da      	ldr	r2, [r3, #12]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8003096:	60da      	str	r2, [r3, #12]
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8003098:	e024      	b.n	80030e4 <HAL_ADCEx_InjectedConfigChannel+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	68da      	ldr	r2, [r3, #12]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 80030a8:	60da      	str	r2, [r3, #12]
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 80030aa:	e01b      	b.n	80030e4 <HAL_ADCEx_InjectedConfigChannel+0x2a8>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d10e      	bne.n	80030d4 <HAL_ADCEx_InjectedConfigChannel+0x298>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030ba:	f043 0220 	orr.w	r2, r3, #32
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	655a      	str	r2, [r3, #84]	; 0x54

        tmp_hal_status = HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
 80030c8:	e00c      	b.n	80030e4 <HAL_ADCEx_InjectedConfigChannel+0x2a8>
 80030ca:	bf00      	nop
 80030cc:	47ff0000 	.word	0x47ff0000
 80030d0:	04104000 	.word	0x04104000
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	68da      	ldr	r2, [r3, #12]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 80030e2:	60da      	str	r2, [r3, #12]
      }
    }

    if (sConfigInjected->InjecOversamplingMode == ENABLE)
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d112      	bne.n	8003114 <HAL_ADCEx_InjectedConfigChannel+0x2d8>
                  (sConfigInjected->InjecOversampling.Ratio)        |
                   sConfigInjected->InjecOversampling.RightBitShift
                  );
      }
#else
      MODIFY_REG(hadc->Instance->CFGR2,
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	691a      	ldr	r2, [r3, #16]
 80030f4:	4ba2      	ldr	r3, [pc, #648]	; (8003380 <HAL_ADCEx_InjectedConfigChannel+0x544>)
 80030f6:	4013      	ands	r3, r2
 80030f8:	683a      	ldr	r2, [r7, #0]
 80030fa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80030fc:	3a01      	subs	r2, #1
 80030fe:	0411      	lsls	r1, r2, #16
 8003100:	683a      	ldr	r2, [r7, #0]
 8003102:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003104:	430a      	orrs	r2, r1
 8003106:	431a      	orrs	r2, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f042 0202 	orr.w	r2, r2, #2
 8003110:	611a      	str	r2, [r3, #16]
 8003112:	e007      	b.n	8003124 <HAL_ADCEx_InjectedConfigChannel+0x2e8>
#endif
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	691a      	ldr	r2, [r3, #16]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f022 0202 	bic.w	r2, r2, #2
 8003122:	611a      	str	r2, [r3, #16]
    }

    /* Set sampling time of the selected ADC channel */
    LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSamplingTime);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6818      	ldr	r0, [r3, #0]
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	6819      	ldr	r1, [r3, #0]
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	461a      	mov	r2, r3
 8003132:	f7ff fc83 	bl	8002a3c <LL_ADC_SetChannelSamplingTime>
      tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
    }
    else
#endif /* ADC_VER_V5_V90 */
    {
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8003136:	4b93      	ldr	r3, [pc, #588]	; (8003384 <HAL_ADCEx_InjectedConfigChannel+0x548>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800313e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003142:	d10b      	bne.n	800315c <HAL_ADCEx_InjectedConfigChannel+0x320>
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	695a      	ldr	r2, [r3, #20]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	089b      	lsrs	r3, r3, #2
 8003150:	f003 0307 	and.w	r3, r3, #7
 8003154:	005b      	lsls	r3, r3, #1
 8003156:	fa02 f303 	lsl.w	r3, r2, r3
 800315a:	e01d      	b.n	8003198 <HAL_ADCEx_InjectedConfigChannel+0x35c>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	f003 0310 	and.w	r3, r3, #16
 8003166:	2b00      	cmp	r3, #0
 8003168:	d10b      	bne.n	8003182 <HAL_ADCEx_InjectedConfigChannel+0x346>
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	695a      	ldr	r2, [r3, #20]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	089b      	lsrs	r3, r3, #2
 8003176:	f003 0307 	and.w	r3, r3, #7
 800317a:	005b      	lsls	r3, r3, #1
 800317c:	fa02 f303 	lsl.w	r3, r2, r3
 8003180:	e00a      	b.n	8003198 <HAL_ADCEx_InjectedConfigChannel+0x35c>
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	695a      	ldr	r2, [r3, #20]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	68db      	ldr	r3, [r3, #12]
 800318c:	089b      	lsrs	r3, r3, #2
 800318e:	f003 0304 	and.w	r3, r3, #4
 8003192:	005b      	lsls	r3, r3, #1
 8003194:	fa02 f303 	lsl.w	r3, r2, r3
 8003198:	67fb      	str	r3, [r7, #124]	; 0x7c
    }

    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	691b      	ldr	r3, [r3, #16]
 800319e:	2b04      	cmp	r3, #4
 80031a0:	d018      	beq.n	80031d4 <HAL_ADCEx_InjectedConfigChannel+0x398>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedChannel, tmpOffsetShifted);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6818      	ldr	r0, [r3, #0]
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	6919      	ldr	r1, [r3, #16]
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80031b0:	f7ff fbce 	bl	8002950 <LL_ADC_SetOffset>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        /* Set ADC selected offset signed saturation */
        LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber, (sConfigInjected->InjectedOffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6818      	ldr	r0, [r3, #0]
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	6919      	ldr	r1, [r3, #16]
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	7f1b      	ldrb	r3, [r3, #28]
 80031c0:	2b01      	cmp	r3, #1
 80031c2:	d102      	bne.n	80031ca <HAL_ADCEx_InjectedConfigChannel+0x38e>
 80031c4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80031c8:	e000      	b.n	80031cc <HAL_ADCEx_InjectedConfigChannel+0x390>
 80031ca:	2300      	movs	r3, #0
 80031cc:	461a      	mov	r2, r3
 80031ce:	f7ff fbf5 	bl	80029bc <LL_ADC_SetOffsetSignedSaturation>
 80031d2:	e15c      	b.n	800348e <HAL_ADCEx_InjectedConfigChannel+0x652>
      else
#endif /* ADC_VER_V5_V90 */
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	2100      	movs	r1, #0
 80031da:	4618      	mov	r0, r3
 80031dc:	f7ff fbd8 	bl	8002990 <LL_ADC_GetOffsetChannel>
 80031e0:	4603      	mov	r3, r0
 80031e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d10a      	bne.n	8003200 <HAL_ADCEx_InjectedConfigChannel+0x3c4>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	2100      	movs	r1, #0
 80031f0:	4618      	mov	r0, r3
 80031f2:	f7ff fbcd 	bl	8002990 <LL_ADC_GetOffsetChannel>
 80031f6:	4603      	mov	r3, r0
 80031f8:	0e9b      	lsrs	r3, r3, #26
 80031fa:	f003 021f 	and.w	r2, r3, #31
 80031fe:	e017      	b.n	8003230 <HAL_ADCEx_InjectedConfigChannel+0x3f4>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	2100      	movs	r1, #0
 8003206:	4618      	mov	r0, r3
 8003208:	f7ff fbc2 	bl	8002990 <LL_ADC_GetOffsetChannel>
 800320c:	4603      	mov	r3, r0
 800320e:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003210:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003212:	fa93 f3a3 	rbit	r3, r3
 8003216:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8003218:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800321a:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 800321c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800321e:	2b00      	cmp	r3, #0
 8003220:	d101      	bne.n	8003226 <HAL_ADCEx_InjectedConfigChannel+0x3ea>
    return 32U;
 8003222:	2320      	movs	r3, #32
 8003224:	e003      	b.n	800322e <HAL_ADCEx_InjectedConfigChannel+0x3f2>
  return __builtin_clz(value);
 8003226:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003228:	fab3 f383 	clz	r3, r3
 800322c:	b2db      	uxtb	r3, r3
 800322e:	461a      	mov	r2, r3
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003238:	2b00      	cmp	r3, #0
 800323a:	d105      	bne.n	8003248 <HAL_ADCEx_InjectedConfigChannel+0x40c>
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	0e9b      	lsrs	r3, r3, #26
 8003242:	f003 031f 	and.w	r3, r3, #31
 8003246:	e011      	b.n	800326c <HAL_ADCEx_InjectedConfigChannel+0x430>
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800324e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003250:	fa93 f3a3 	rbit	r3, r3
 8003254:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8003256:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003258:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 800325a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800325c:	2b00      	cmp	r3, #0
 800325e:	d101      	bne.n	8003264 <HAL_ADCEx_InjectedConfigChannel+0x428>
    return 32U;
 8003260:	2320      	movs	r3, #32
 8003262:	e003      	b.n	800326c <HAL_ADCEx_InjectedConfigChannel+0x430>
  return __builtin_clz(value);
 8003264:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003266:	fab3 f383 	clz	r3, r3
 800326a:	b2db      	uxtb	r3, r3
 800326c:	429a      	cmp	r2, r3
 800326e:	d107      	bne.n	8003280 <HAL_ADCEx_InjectedConfigChannel+0x444>
        {
          LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_1, sConfigInjected->InjectedChannel, LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6818      	ldr	r0, [r3, #0]
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	2300      	movs	r3, #0
 800327a:	2100      	movs	r1, #0
 800327c:	f7ff fb68 	bl	8002950 <LL_ADC_SetOffset>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	2101      	movs	r1, #1
 8003286:	4618      	mov	r0, r3
 8003288:	f7ff fb82 	bl	8002990 <LL_ADC_GetOffsetChannel>
 800328c:	4603      	mov	r3, r0
 800328e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003292:	2b00      	cmp	r3, #0
 8003294:	d10a      	bne.n	80032ac <HAL_ADCEx_InjectedConfigChannel+0x470>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	2101      	movs	r1, #1
 800329c:	4618      	mov	r0, r3
 800329e:	f7ff fb77 	bl	8002990 <LL_ADC_GetOffsetChannel>
 80032a2:	4603      	mov	r3, r0
 80032a4:	0e9b      	lsrs	r3, r3, #26
 80032a6:	f003 021f 	and.w	r2, r3, #31
 80032aa:	e017      	b.n	80032dc <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	2101      	movs	r1, #1
 80032b2:	4618      	mov	r0, r3
 80032b4:	f7ff fb6c 	bl	8002990 <LL_ADC_GetOffsetChannel>
 80032b8:	4603      	mov	r3, r0
 80032ba:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80032be:	fa93 f3a3 	rbit	r3, r3
 80032c2:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 80032c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80032c6:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 80032c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d101      	bne.n	80032d2 <HAL_ADCEx_InjectedConfigChannel+0x496>
    return 32U;
 80032ce:	2320      	movs	r3, #32
 80032d0:	e003      	b.n	80032da <HAL_ADCEx_InjectedConfigChannel+0x49e>
  return __builtin_clz(value);
 80032d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80032d4:	fab3 f383 	clz	r3, r3
 80032d8:	b2db      	uxtb	r3, r3
 80032da:	461a      	mov	r2, r3
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d105      	bne.n	80032f4 <HAL_ADCEx_InjectedConfigChannel+0x4b8>
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	0e9b      	lsrs	r3, r3, #26
 80032ee:	f003 031f 	and.w	r3, r3, #31
 80032f2:	e011      	b.n	8003318 <HAL_ADCEx_InjectedConfigChannel+0x4dc>
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80032fc:	fa93 f3a3 	rbit	r3, r3
 8003300:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8003302:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003304:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8003306:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003308:	2b00      	cmp	r3, #0
 800330a:	d101      	bne.n	8003310 <HAL_ADCEx_InjectedConfigChannel+0x4d4>
    return 32U;
 800330c:	2320      	movs	r3, #32
 800330e:	e003      	b.n	8003318 <HAL_ADCEx_InjectedConfigChannel+0x4dc>
  return __builtin_clz(value);
 8003310:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003312:	fab3 f383 	clz	r3, r3
 8003316:	b2db      	uxtb	r3, r3
 8003318:	429a      	cmp	r2, r3
 800331a:	d107      	bne.n	800332c <HAL_ADCEx_InjectedConfigChannel+0x4f0>
        {
          LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_2, sConfigInjected->InjectedChannel, LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6818      	ldr	r0, [r3, #0]
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	2300      	movs	r3, #0
 8003326:	2101      	movs	r1, #1
 8003328:	f7ff fb12 	bl	8002950 <LL_ADC_SetOffset>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	2102      	movs	r1, #2
 8003332:	4618      	mov	r0, r3
 8003334:	f7ff fb2c 	bl	8002990 <LL_ADC_GetOffsetChannel>
 8003338:	4603      	mov	r3, r0
 800333a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800333e:	2b00      	cmp	r3, #0
 8003340:	d10a      	bne.n	8003358 <HAL_ADCEx_InjectedConfigChannel+0x51c>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	2102      	movs	r1, #2
 8003348:	4618      	mov	r0, r3
 800334a:	f7ff fb21 	bl	8002990 <LL_ADC_GetOffsetChannel>
 800334e:	4603      	mov	r3, r0
 8003350:	0e9b      	lsrs	r3, r3, #26
 8003352:	f003 021f 	and.w	r2, r3, #31
 8003356:	e01c      	b.n	8003392 <HAL_ADCEx_InjectedConfigChannel+0x556>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	2102      	movs	r1, #2
 800335e:	4618      	mov	r0, r3
 8003360:	f7ff fb16 	bl	8002990 <LL_ADC_GetOffsetChannel>
 8003364:	4603      	mov	r3, r0
 8003366:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003368:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800336a:	fa93 f3a3 	rbit	r3, r3
 800336e:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8003370:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003372:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8003374:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003376:	2b00      	cmp	r3, #0
 8003378:	d106      	bne.n	8003388 <HAL_ADCEx_InjectedConfigChannel+0x54c>
    return 32U;
 800337a:	2320      	movs	r3, #32
 800337c:	e008      	b.n	8003390 <HAL_ADCEx_InjectedConfigChannel+0x554>
 800337e:	bf00      	nop
 8003380:	fc00fe1d 	.word	0xfc00fe1d
 8003384:	5c001000 	.word	0x5c001000
  return __builtin_clz(value);
 8003388:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800338a:	fab3 f383 	clz	r3, r3
 800338e:	b2db      	uxtb	r3, r3
 8003390:	461a      	mov	r2, r3
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800339a:	2b00      	cmp	r3, #0
 800339c:	d105      	bne.n	80033aa <HAL_ADCEx_InjectedConfigChannel+0x56e>
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	0e9b      	lsrs	r3, r3, #26
 80033a4:	f003 031f 	and.w	r3, r3, #31
 80033a8:	e011      	b.n	80033ce <HAL_ADCEx_InjectedConfigChannel+0x592>
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033b2:	fa93 f3a3 	rbit	r3, r3
 80033b6:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80033b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 80033bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d101      	bne.n	80033c6 <HAL_ADCEx_InjectedConfigChannel+0x58a>
    return 32U;
 80033c2:	2320      	movs	r3, #32
 80033c4:	e003      	b.n	80033ce <HAL_ADCEx_InjectedConfigChannel+0x592>
  return __builtin_clz(value);
 80033c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033c8:	fab3 f383 	clz	r3, r3
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	429a      	cmp	r2, r3
 80033d0:	d107      	bne.n	80033e2 <HAL_ADCEx_InjectedConfigChannel+0x5a6>
        {
          LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_4, sConfigInjected->InjectedChannel, LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6818      	ldr	r0, [r3, #0]
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	2300      	movs	r3, #0
 80033dc:	2103      	movs	r1, #3
 80033de:	f7ff fab7 	bl	8002950 <LL_ADC_SetOffset>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	2103      	movs	r1, #3
 80033e8:	4618      	mov	r0, r3
 80033ea:	f7ff fad1 	bl	8002990 <LL_ADC_GetOffsetChannel>
 80033ee:	4603      	mov	r3, r0
 80033f0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d10a      	bne.n	800340e <HAL_ADCEx_InjectedConfigChannel+0x5d2>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	2103      	movs	r1, #3
 80033fe:	4618      	mov	r0, r3
 8003400:	f7ff fac6 	bl	8002990 <LL_ADC_GetOffsetChannel>
 8003404:	4603      	mov	r3, r0
 8003406:	0e9b      	lsrs	r3, r3, #26
 8003408:	f003 021f 	and.w	r2, r3, #31
 800340c:	e017      	b.n	800343e <HAL_ADCEx_InjectedConfigChannel+0x602>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	2103      	movs	r1, #3
 8003414:	4618      	mov	r0, r3
 8003416:	f7ff fabb 	bl	8002990 <LL_ADC_GetOffsetChannel>
 800341a:	4603      	mov	r3, r0
 800341c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	fa93 f3a3 	rbit	r3, r3
 8003424:	61bb      	str	r3, [r7, #24]
  return result;
 8003426:	69bb      	ldr	r3, [r7, #24]
 8003428:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800342a:	6a3b      	ldr	r3, [r7, #32]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d101      	bne.n	8003434 <HAL_ADCEx_InjectedConfigChannel+0x5f8>
    return 32U;
 8003430:	2320      	movs	r3, #32
 8003432:	e003      	b.n	800343c <HAL_ADCEx_InjectedConfigChannel+0x600>
  return __builtin_clz(value);
 8003434:	6a3b      	ldr	r3, [r7, #32]
 8003436:	fab3 f383 	clz	r3, r3
 800343a:	b2db      	uxtb	r3, r3
 800343c:	461a      	mov	r2, r3
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003446:	2b00      	cmp	r3, #0
 8003448:	d105      	bne.n	8003456 <HAL_ADCEx_InjectedConfigChannel+0x61a>
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	0e9b      	lsrs	r3, r3, #26
 8003450:	f003 031f 	and.w	r3, r3, #31
 8003454:	e011      	b.n	800347a <HAL_ADCEx_InjectedConfigChannel+0x63e>
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	fa93 f3a3 	rbit	r3, r3
 8003462:	60fb      	str	r3, [r7, #12]
  return result;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d101      	bne.n	8003472 <HAL_ADCEx_InjectedConfigChannel+0x636>
    return 32U;
 800346e:	2320      	movs	r3, #32
 8003470:	e003      	b.n	800347a <HAL_ADCEx_InjectedConfigChannel+0x63e>
  return __builtin_clz(value);
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	fab3 f383 	clz	r3, r3
 8003478:	b2db      	uxtb	r3, r3
 800347a:	429a      	cmp	r2, r3
 800347c:	d107      	bne.n	800348e <HAL_ADCEx_InjectedConfigChannel+0x652>
        {
          LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_4, sConfigInjected->InjectedChannel, LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6818      	ldr	r0, [r3, #0]
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	2300      	movs	r3, #0
 8003488:	2103      	movs	r1, #3
 800348a:	f7ff fa61 	bl	8002950 <LL_ADC_SetOffset>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4618      	mov	r0, r3
 8003494:	f7ff fb30 	bl	8002af8 <LL_ADC_IsEnabled>
 8003498:	4603      	mov	r3, r0
 800349a:	2b00      	cmp	r3, #0
 800349c:	f040 819f 	bne.w	80037de <HAL_ADCEx_InjectedConfigChannel+0x9a2>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6818      	ldr	r0, [r3, #0]
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	6819      	ldr	r1, [r3, #0]
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	68db      	ldr	r3, [r3, #12]
 80034ac:	461a      	mov	r2, r3
 80034ae:	f7ff faf1 	bl	8002a94 <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (sConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	68db      	ldr	r3, [r3, #12]
 80034b6:	4a87      	ldr	r2, [pc, #540]	; (80036d4 <HAL_ADCEx_InjectedConfigChannel+0x898>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	f040 809a 	bne.w	80035f2 <HAL_ADCEx_InjectedConfigChannel+0x7b6>
    {
      /* Set ADC channel preselection of corresponding negative channel */
      LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfigInjected->InjectedChannel));
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4984      	ldr	r1, [pc, #528]	; (80036d8 <HAL_ADCEx_InjectedConfigChannel+0x89c>)
 80034c8:	428b      	cmp	r3, r1
 80034ca:	d147      	bne.n	800355c <HAL_ADCEx_InjectedConfigChannel+0x720>
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4982      	ldr	r1, [pc, #520]	; (80036dc <HAL_ADCEx_InjectedConfigChannel+0x8a0>)
 80034d2:	428b      	cmp	r3, r1
 80034d4:	d040      	beq.n	8003558 <HAL_ADCEx_InjectedConfigChannel+0x71c>
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4981      	ldr	r1, [pc, #516]	; (80036e0 <HAL_ADCEx_InjectedConfigChannel+0x8a4>)
 80034dc:	428b      	cmp	r3, r1
 80034de:	d039      	beq.n	8003554 <HAL_ADCEx_InjectedConfigChannel+0x718>
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	497f      	ldr	r1, [pc, #508]	; (80036e4 <HAL_ADCEx_InjectedConfigChannel+0x8a8>)
 80034e6:	428b      	cmp	r3, r1
 80034e8:	d032      	beq.n	8003550 <HAL_ADCEx_InjectedConfigChannel+0x714>
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	497e      	ldr	r1, [pc, #504]	; (80036e8 <HAL_ADCEx_InjectedConfigChannel+0x8ac>)
 80034f0:	428b      	cmp	r3, r1
 80034f2:	d02b      	beq.n	800354c <HAL_ADCEx_InjectedConfigChannel+0x710>
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	497c      	ldr	r1, [pc, #496]	; (80036ec <HAL_ADCEx_InjectedConfigChannel+0x8b0>)
 80034fa:	428b      	cmp	r3, r1
 80034fc:	d024      	beq.n	8003548 <HAL_ADCEx_InjectedConfigChannel+0x70c>
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	497b      	ldr	r1, [pc, #492]	; (80036f0 <HAL_ADCEx_InjectedConfigChannel+0x8b4>)
 8003504:	428b      	cmp	r3, r1
 8003506:	d01d      	beq.n	8003544 <HAL_ADCEx_InjectedConfigChannel+0x708>
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4979      	ldr	r1, [pc, #484]	; (80036f4 <HAL_ADCEx_InjectedConfigChannel+0x8b8>)
 800350e:	428b      	cmp	r3, r1
 8003510:	d016      	beq.n	8003540 <HAL_ADCEx_InjectedConfigChannel+0x704>
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4978      	ldr	r1, [pc, #480]	; (80036f8 <HAL_ADCEx_InjectedConfigChannel+0x8bc>)
 8003518:	428b      	cmp	r3, r1
 800351a:	d00f      	beq.n	800353c <HAL_ADCEx_InjectedConfigChannel+0x700>
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4976      	ldr	r1, [pc, #472]	; (80036fc <HAL_ADCEx_InjectedConfigChannel+0x8c0>)
 8003522:	428b      	cmp	r3, r1
 8003524:	d008      	beq.n	8003538 <HAL_ADCEx_InjectedConfigChannel+0x6fc>
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4975      	ldr	r1, [pc, #468]	; (8003700 <HAL_ADCEx_InjectedConfigChannel+0x8c4>)
 800352c:	428b      	cmp	r3, r1
 800352e:	d101      	bne.n	8003534 <HAL_ADCEx_InjectedConfigChannel+0x6f8>
 8003530:	4b74      	ldr	r3, [pc, #464]	; (8003704 <HAL_ADCEx_InjectedConfigChannel+0x8c8>)
 8003532:	e05a      	b.n	80035ea <HAL_ADCEx_InjectedConfigChannel+0x7ae>
 8003534:	2300      	movs	r3, #0
 8003536:	e058      	b.n	80035ea <HAL_ADCEx_InjectedConfigChannel+0x7ae>
 8003538:	4b73      	ldr	r3, [pc, #460]	; (8003708 <HAL_ADCEx_InjectedConfigChannel+0x8cc>)
 800353a:	e056      	b.n	80035ea <HAL_ADCEx_InjectedConfigChannel+0x7ae>
 800353c:	4b73      	ldr	r3, [pc, #460]	; (800370c <HAL_ADCEx_InjectedConfigChannel+0x8d0>)
 800353e:	e054      	b.n	80035ea <HAL_ADCEx_InjectedConfigChannel+0x7ae>
 8003540:	4b6d      	ldr	r3, [pc, #436]	; (80036f8 <HAL_ADCEx_InjectedConfigChannel+0x8bc>)
 8003542:	e052      	b.n	80035ea <HAL_ADCEx_InjectedConfigChannel+0x7ae>
 8003544:	4b6b      	ldr	r3, [pc, #428]	; (80036f4 <HAL_ADCEx_InjectedConfigChannel+0x8b8>)
 8003546:	e050      	b.n	80035ea <HAL_ADCEx_InjectedConfigChannel+0x7ae>
 8003548:	4b71      	ldr	r3, [pc, #452]	; (8003710 <HAL_ADCEx_InjectedConfigChannel+0x8d4>)
 800354a:	e04e      	b.n	80035ea <HAL_ADCEx_InjectedConfigChannel+0x7ae>
 800354c:	4b71      	ldr	r3, [pc, #452]	; (8003714 <HAL_ADCEx_InjectedConfigChannel+0x8d8>)
 800354e:	e04c      	b.n	80035ea <HAL_ADCEx_InjectedConfigChannel+0x7ae>
 8003550:	4b71      	ldr	r3, [pc, #452]	; (8003718 <HAL_ADCEx_InjectedConfigChannel+0x8dc>)
 8003552:	e04a      	b.n	80035ea <HAL_ADCEx_InjectedConfigChannel+0x7ae>
 8003554:	4b71      	ldr	r3, [pc, #452]	; (800371c <HAL_ADCEx_InjectedConfigChannel+0x8e0>)
 8003556:	e048      	b.n	80035ea <HAL_ADCEx_InjectedConfigChannel+0x7ae>
 8003558:	2301      	movs	r3, #1
 800355a:	e046      	b.n	80035ea <HAL_ADCEx_InjectedConfigChannel+0x7ae>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	496f      	ldr	r1, [pc, #444]	; (8003720 <HAL_ADCEx_InjectedConfigChannel+0x8e4>)
 8003562:	428b      	cmp	r3, r1
 8003564:	d140      	bne.n	80035e8 <HAL_ADCEx_InjectedConfigChannel+0x7ac>
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	495c      	ldr	r1, [pc, #368]	; (80036dc <HAL_ADCEx_InjectedConfigChannel+0x8a0>)
 800356c:	428b      	cmp	r3, r1
 800356e:	d039      	beq.n	80035e4 <HAL_ADCEx_InjectedConfigChannel+0x7a8>
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	495a      	ldr	r1, [pc, #360]	; (80036e0 <HAL_ADCEx_InjectedConfigChannel+0x8a4>)
 8003576:	428b      	cmp	r3, r1
 8003578:	d032      	beq.n	80035e0 <HAL_ADCEx_InjectedConfigChannel+0x7a4>
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4959      	ldr	r1, [pc, #356]	; (80036e4 <HAL_ADCEx_InjectedConfigChannel+0x8a8>)
 8003580:	428b      	cmp	r3, r1
 8003582:	d02b      	beq.n	80035dc <HAL_ADCEx_InjectedConfigChannel+0x7a0>
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4957      	ldr	r1, [pc, #348]	; (80036e8 <HAL_ADCEx_InjectedConfigChannel+0x8ac>)
 800358a:	428b      	cmp	r3, r1
 800358c:	d024      	beq.n	80035d8 <HAL_ADCEx_InjectedConfigChannel+0x79c>
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4956      	ldr	r1, [pc, #344]	; (80036ec <HAL_ADCEx_InjectedConfigChannel+0x8b0>)
 8003594:	428b      	cmp	r3, r1
 8003596:	d01d      	beq.n	80035d4 <HAL_ADCEx_InjectedConfigChannel+0x798>
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	4954      	ldr	r1, [pc, #336]	; (80036f0 <HAL_ADCEx_InjectedConfigChannel+0x8b4>)
 800359e:	428b      	cmp	r3, r1
 80035a0:	d016      	beq.n	80035d0 <HAL_ADCEx_InjectedConfigChannel+0x794>
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4953      	ldr	r1, [pc, #332]	; (80036f4 <HAL_ADCEx_InjectedConfigChannel+0x8b8>)
 80035a8:	428b      	cmp	r3, r1
 80035aa:	d00f      	beq.n	80035cc <HAL_ADCEx_InjectedConfigChannel+0x790>
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4951      	ldr	r1, [pc, #324]	; (80036f8 <HAL_ADCEx_InjectedConfigChannel+0x8bc>)
 80035b2:	428b      	cmp	r3, r1
 80035b4:	d008      	beq.n	80035c8 <HAL_ADCEx_InjectedConfigChannel+0x78c>
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4951      	ldr	r1, [pc, #324]	; (8003700 <HAL_ADCEx_InjectedConfigChannel+0x8c4>)
 80035bc:	428b      	cmp	r3, r1
 80035be:	d101      	bne.n	80035c4 <HAL_ADCEx_InjectedConfigChannel+0x788>
 80035c0:	4b50      	ldr	r3, [pc, #320]	; (8003704 <HAL_ADCEx_InjectedConfigChannel+0x8c8>)
 80035c2:	e012      	b.n	80035ea <HAL_ADCEx_InjectedConfigChannel+0x7ae>
 80035c4:	2300      	movs	r3, #0
 80035c6:	e010      	b.n	80035ea <HAL_ADCEx_InjectedConfigChannel+0x7ae>
 80035c8:	4b50      	ldr	r3, [pc, #320]	; (800370c <HAL_ADCEx_InjectedConfigChannel+0x8d0>)
 80035ca:	e00e      	b.n	80035ea <HAL_ADCEx_InjectedConfigChannel+0x7ae>
 80035cc:	4b4a      	ldr	r3, [pc, #296]	; (80036f8 <HAL_ADCEx_InjectedConfigChannel+0x8bc>)
 80035ce:	e00c      	b.n	80035ea <HAL_ADCEx_InjectedConfigChannel+0x7ae>
 80035d0:	4b48      	ldr	r3, [pc, #288]	; (80036f4 <HAL_ADCEx_InjectedConfigChannel+0x8b8>)
 80035d2:	e00a      	b.n	80035ea <HAL_ADCEx_InjectedConfigChannel+0x7ae>
 80035d4:	4b4e      	ldr	r3, [pc, #312]	; (8003710 <HAL_ADCEx_InjectedConfigChannel+0x8d4>)
 80035d6:	e008      	b.n	80035ea <HAL_ADCEx_InjectedConfigChannel+0x7ae>
 80035d8:	4b4e      	ldr	r3, [pc, #312]	; (8003714 <HAL_ADCEx_InjectedConfigChannel+0x8d8>)
 80035da:	e006      	b.n	80035ea <HAL_ADCEx_InjectedConfigChannel+0x7ae>
 80035dc:	4b4e      	ldr	r3, [pc, #312]	; (8003718 <HAL_ADCEx_InjectedConfigChannel+0x8dc>)
 80035de:	e004      	b.n	80035ea <HAL_ADCEx_InjectedConfigChannel+0x7ae>
 80035e0:	4b4e      	ldr	r3, [pc, #312]	; (800371c <HAL_ADCEx_InjectedConfigChannel+0x8e0>)
 80035e2:	e002      	b.n	80035ea <HAL_ADCEx_InjectedConfigChannel+0x7ae>
 80035e4:	2301      	movs	r3, #1
 80035e6:	e000      	b.n	80035ea <HAL_ADCEx_InjectedConfigChannel+0x7ae>
 80035e8:	2300      	movs	r3, #0
 80035ea:	4619      	mov	r1, r3
 80035ec:	4610      	mov	r0, r2
 80035ee:	f7ff f97c 	bl	80028ea <LL_ADC_SetChannelPreselection>
    /* internal measurement paths enable: If internal channel selected,       */
    /* enable dedicated internal buffers and path.                            */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	f280 80f1 	bge.w	80037de <HAL_ADCEx_InjectedConfigChannel+0x9a2>
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a35      	ldr	r2, [pc, #212]	; (80036d8 <HAL_ADCEx_InjectedConfigChannel+0x89c>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d004      	beq.n	8003610 <HAL_ADCEx_InjectedConfigChannel+0x7d4>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a45      	ldr	r2, [pc, #276]	; (8003720 <HAL_ADCEx_InjectedConfigChannel+0x8e4>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d10e      	bne.n	800362e <HAL_ADCEx_InjectedConfigChannel+0x7f2>
 8003610:	4831      	ldr	r0, [pc, #196]	; (80036d8 <HAL_ADCEx_InjectedConfigChannel+0x89c>)
 8003612:	f7ff fa71 	bl	8002af8 <LL_ADC_IsEnabled>
 8003616:	4604      	mov	r4, r0
 8003618:	4841      	ldr	r0, [pc, #260]	; (8003720 <HAL_ADCEx_InjectedConfigChannel+0x8e4>)
 800361a:	f7ff fa6d 	bl	8002af8 <LL_ADC_IsEnabled>
 800361e:	4603      	mov	r3, r0
 8003620:	4323      	orrs	r3, r4
 8003622:	2b00      	cmp	r3, #0
 8003624:	bf0c      	ite	eq
 8003626:	2301      	moveq	r3, #1
 8003628:	2300      	movne	r3, #0
 800362a:	b2db      	uxtb	r3, r3
 800362c:	e008      	b.n	8003640 <HAL_ADCEx_InjectedConfigChannel+0x804>
 800362e:	483d      	ldr	r0, [pc, #244]	; (8003724 <HAL_ADCEx_InjectedConfigChannel+0x8e8>)
 8003630:	f7ff fa62 	bl	8002af8 <LL_ADC_IsEnabled>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	bf0c      	ite	eq
 800363a:	2301      	moveq	r3, #1
 800363c:	2300      	movne	r3, #0
 800363e:	b2db      	uxtb	r3, r3
 8003640:	2b00      	cmp	r3, #0
 8003642:	f000 80c3 	beq.w	80037cc <HAL_ADCEx_InjectedConfigChannel+0x990>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a23      	ldr	r2, [pc, #140]	; (80036d8 <HAL_ADCEx_InjectedConfigChannel+0x89c>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d004      	beq.n	800365a <HAL_ADCEx_InjectedConfigChannel+0x81e>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a32      	ldr	r2, [pc, #200]	; (8003720 <HAL_ADCEx_InjectedConfigChannel+0x8e4>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d101      	bne.n	800365e <HAL_ADCEx_InjectedConfigChannel+0x822>
 800365a:	4b33      	ldr	r3, [pc, #204]	; (8003728 <HAL_ADCEx_InjectedConfigChannel+0x8ec>)
 800365c:	e000      	b.n	8003660 <HAL_ADCEx_InjectedConfigChannel+0x824>
 800365e:	4b33      	ldr	r3, [pc, #204]	; (800372c <HAL_ADCEx_InjectedConfigChannel+0x8f0>)
 8003660:	4618      	mov	r0, r3
 8003662:	f7ff f934 	bl	80028ce <LL_ADC_GetCommonPathInternalCh>
 8003666:	67b8      	str	r0, [r7, #120]	; 0x78

        /* If the requested internal measurement path has already been enabled, */
        /* bypass the configuration processing.                                 */
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a30      	ldr	r2, [pc, #192]	; (8003730 <HAL_ADCEx_InjectedConfigChannel+0x8f4>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d164      	bne.n	800373c <HAL_ADCEx_InjectedConfigChannel+0x900>
 8003672:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003674:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003678:	2b00      	cmp	r3, #0
 800367a:	d15f      	bne.n	800373c <HAL_ADCEx_InjectedConfigChannel+0x900>
        {
          if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a28      	ldr	r2, [pc, #160]	; (8003724 <HAL_ADCEx_InjectedConfigChannel+0x8e8>)
 8003682:	4293      	cmp	r3, r2
 8003684:	f040 80ab 	bne.w	80037de <HAL_ADCEx_InjectedConfigChannel+0x9a2>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a12      	ldr	r2, [pc, #72]	; (80036d8 <HAL_ADCEx_InjectedConfigChannel+0x89c>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d004      	beq.n	800369c <HAL_ADCEx_InjectedConfigChannel+0x860>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a22      	ldr	r2, [pc, #136]	; (8003720 <HAL_ADCEx_InjectedConfigChannel+0x8e4>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d101      	bne.n	80036a0 <HAL_ADCEx_InjectedConfigChannel+0x864>
 800369c:	4a22      	ldr	r2, [pc, #136]	; (8003728 <HAL_ADCEx_InjectedConfigChannel+0x8ec>)
 800369e:	e000      	b.n	80036a2 <HAL_ADCEx_InjectedConfigChannel+0x866>
 80036a0:	4a22      	ldr	r2, [pc, #136]	; (800372c <HAL_ADCEx_InjectedConfigChannel+0x8f0>)
 80036a2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80036a4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80036a8:	4619      	mov	r1, r3
 80036aa:	4610      	mov	r0, r2
 80036ac:	f7ff f8fc 	bl	80028a8 <LL_ADC_SetCommonPathInternalCh>
            /* Delay for temperature sensor stabilization time */
            /* Wait loop initialization and execution */
            /* Note: Variable divided by 2 to compensate partially              */
            /*       CPU processing cycles, scaling in us split to not          */
            /*       exceed 32 bits register capacity and handle low frequency. */
            wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80036b0:	4b20      	ldr	r3, [pc, #128]	; (8003734 <HAL_ADCEx_InjectedConfigChannel+0x8f8>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	099b      	lsrs	r3, r3, #6
 80036b6:	4a20      	ldr	r2, [pc, #128]	; (8003738 <HAL_ADCEx_InjectedConfigChannel+0x8fc>)
 80036b8:	fba2 2303 	umull	r2, r3, r2, r3
 80036bc:	099b      	lsrs	r3, r3, #6
 80036be:	3301      	adds	r3, #1
 80036c0:	005b      	lsls	r3, r3, #1
 80036c2:	60bb      	str	r3, [r7, #8]
            while (wait_loop_index != 0UL)
 80036c4:	e002      	b.n	80036cc <HAL_ADCEx_InjectedConfigChannel+0x890>
            {
              wait_loop_index--;
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	3b01      	subs	r3, #1
 80036ca:	60bb      	str	r3, [r7, #8]
            while (wait_loop_index != 0UL)
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d1f9      	bne.n	80036c6 <HAL_ADCEx_InjectedConfigChannel+0x88a>
          if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80036d2:	e084      	b.n	80037de <HAL_ADCEx_InjectedConfigChannel+0x9a2>
 80036d4:	47ff0000 	.word	0x47ff0000
 80036d8:	40022000 	.word	0x40022000
 80036dc:	04300002 	.word	0x04300002
 80036e0:	08600004 	.word	0x08600004
 80036e4:	0c900008 	.word	0x0c900008
 80036e8:	10c00010 	.word	0x10c00010
 80036ec:	14f00020 	.word	0x14f00020
 80036f0:	2a000400 	.word	0x2a000400
 80036f4:	2e300800 	.word	0x2e300800
 80036f8:	32601000 	.word	0x32601000
 80036fc:	43210000 	.word	0x43210000
 8003700:	4b840000 	.word	0x4b840000
 8003704:	4fb80000 	.word	0x4fb80000
 8003708:	47520000 	.word	0x47520000
 800370c:	36902000 	.word	0x36902000
 8003710:	25b00200 	.word	0x25b00200
 8003714:	21800100 	.word	0x21800100
 8003718:	1d500080 	.word	0x1d500080
 800371c:	19200040 	.word	0x19200040
 8003720:	40022100 	.word	0x40022100
 8003724:	58026000 	.word	0x58026000
 8003728:	40022300 	.word	0x40022300
 800372c:	58026300 	.word	0x58026300
 8003730:	cb840000 	.word	0xcb840000
 8003734:	24000000 	.word	0x24000000
 8003738:	053e2d63 	.word	0x053e2d63
            }
          }
        }
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a2c      	ldr	r2, [pc, #176]	; (80037f4 <HAL_ADCEx_InjectedConfigChannel+0x9b8>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d11e      	bne.n	8003784 <HAL_ADCEx_InjectedConfigChannel+0x948>
 8003746:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003748:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800374c:	2b00      	cmp	r3, #0
 800374e:	d119      	bne.n	8003784 <HAL_ADCEx_InjectedConfigChannel+0x948>
        {
          if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a28      	ldr	r2, [pc, #160]	; (80037f8 <HAL_ADCEx_InjectedConfigChannel+0x9bc>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d141      	bne.n	80037de <HAL_ADCEx_InjectedConfigChannel+0x9a2>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a27      	ldr	r2, [pc, #156]	; (80037fc <HAL_ADCEx_InjectedConfigChannel+0x9c0>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d004      	beq.n	800376e <HAL_ADCEx_InjectedConfigChannel+0x932>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a25      	ldr	r2, [pc, #148]	; (8003800 <HAL_ADCEx_InjectedConfigChannel+0x9c4>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d101      	bne.n	8003772 <HAL_ADCEx_InjectedConfigChannel+0x936>
 800376e:	4a25      	ldr	r2, [pc, #148]	; (8003804 <HAL_ADCEx_InjectedConfigChannel+0x9c8>)
 8003770:	e000      	b.n	8003774 <HAL_ADCEx_InjectedConfigChannel+0x938>
 8003772:	4a25      	ldr	r2, [pc, #148]	; (8003808 <HAL_ADCEx_InjectedConfigChannel+0x9cc>)
 8003774:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003776:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800377a:	4619      	mov	r1, r3
 800377c:	4610      	mov	r0, r2
 800377e:	f7ff f893 	bl	80028a8 <LL_ADC_SetCommonPathInternalCh>
          if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003782:	e02c      	b.n	80037de <HAL_ADCEx_InjectedConfigChannel+0x9a2>
          }
        }
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a20      	ldr	r2, [pc, #128]	; (800380c <HAL_ADCEx_InjectedConfigChannel+0x9d0>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d127      	bne.n	80037de <HAL_ADCEx_InjectedConfigChannel+0x9a2>
 800378e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003790:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003794:	2b00      	cmp	r3, #0
 8003796:	d122      	bne.n	80037de <HAL_ADCEx_InjectedConfigChannel+0x9a2>
        {
          if (ADC_VREFINT_INSTANCE(hadc))
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a16      	ldr	r2, [pc, #88]	; (80037f8 <HAL_ADCEx_InjectedConfigChannel+0x9bc>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d11d      	bne.n	80037de <HAL_ADCEx_InjectedConfigChannel+0x9a2>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a15      	ldr	r2, [pc, #84]	; (80037fc <HAL_ADCEx_InjectedConfigChannel+0x9c0>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d004      	beq.n	80037b6 <HAL_ADCEx_InjectedConfigChannel+0x97a>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a13      	ldr	r2, [pc, #76]	; (8003800 <HAL_ADCEx_InjectedConfigChannel+0x9c4>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d101      	bne.n	80037ba <HAL_ADCEx_InjectedConfigChannel+0x97e>
 80037b6:	4a13      	ldr	r2, [pc, #76]	; (8003804 <HAL_ADCEx_InjectedConfigChannel+0x9c8>)
 80037b8:	e000      	b.n	80037bc <HAL_ADCEx_InjectedConfigChannel+0x980>
 80037ba:	4a13      	ldr	r2, [pc, #76]	; (8003808 <HAL_ADCEx_InjectedConfigChannel+0x9cc>)
 80037bc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80037be:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80037c2:	4619      	mov	r1, r3
 80037c4:	4610      	mov	r0, r2
 80037c6:	f7ff f86f 	bl	80028a8 <LL_ADC_SetCommonPathInternalCh>
 80037ca:	e008      	b.n	80037de <HAL_ADCEx_InjectedConfigChannel+0x9a2>
      /* and other ADC of the common group are enabled, internal              */
      /* measurement paths cannot be enabled.                                 */
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037d0:	f043 0220 	orr.w	r2, r3, #32
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	655a      	str	r2, [r3, #84]	; 0x54

        tmp_hal_status = HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80037e6:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	3794      	adds	r7, #148	; 0x94
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd90      	pop	{r4, r7, pc}
 80037f2:	bf00      	nop
 80037f4:	c7520000 	.word	0xc7520000
 80037f8:	58026000 	.word	0x58026000
 80037fc:	40022000 	.word	0x40022000
 8003800:	40022100 	.word	0x40022100
 8003804:	40022300 	.word	0x40022300
 8003808:	58026300 	.word	0x58026300
 800380c:	cfb80000 	.word	0xcfb80000

08003810 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003810:	b590      	push	{r4, r7, lr}
 8003812:	b09f      	sub	sp, #124	; 0x7c
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
 8003818:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800381a:	2300      	movs	r3, #0
 800381c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003826:	2b01      	cmp	r3, #1
 8003828:	d101      	bne.n	800382e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800382a:	2302      	movs	r3, #2
 800382c:	e0be      	b.n	80039ac <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2201      	movs	r2, #1
 8003832:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8003836:	2300      	movs	r3, #0
 8003838:	65fb      	str	r3, [r7, #92]	; 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800383a:	2300      	movs	r3, #0
 800383c:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a5c      	ldr	r2, [pc, #368]	; (80039b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d102      	bne.n	800384e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003848:	4b5b      	ldr	r3, [pc, #364]	; (80039b8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800384a:	60bb      	str	r3, [r7, #8]
 800384c:	e001      	b.n	8003852 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800384e:	2300      	movs	r3, #0
 8003850:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d10b      	bne.n	8003870 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800385c:	f043 0220 	orr.w	r2, r3, #32
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2200      	movs	r2, #0
 8003868:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	e09d      	b.n	80039ac <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	4618      	mov	r0, r3
 8003874:	f7ff f953 	bl	8002b1e <LL_ADC_REG_IsConversionOngoing>
 8003878:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4618      	mov	r0, r3
 8003880:	f7ff f94d 	bl	8002b1e <LL_ADC_REG_IsConversionOngoing>
 8003884:	4603      	mov	r3, r0
 8003886:	2b00      	cmp	r3, #0
 8003888:	d17f      	bne.n	800398a <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800388a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800388c:	2b00      	cmp	r3, #0
 800388e:	d17c      	bne.n	800398a <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a47      	ldr	r2, [pc, #284]	; (80039b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d004      	beq.n	80038a4 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a46      	ldr	r2, [pc, #280]	; (80039b8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d101      	bne.n	80038a8 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 80038a4:	4b45      	ldr	r3, [pc, #276]	; (80039bc <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80038a6:	e000      	b.n	80038aa <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80038a8:	4b45      	ldr	r3, [pc, #276]	; (80039c0 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80038aa:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d039      	beq.n	8003928 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80038b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	431a      	orrs	r2, r3
 80038c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038c4:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a3a      	ldr	r2, [pc, #232]	; (80039b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d004      	beq.n	80038da <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a38      	ldr	r2, [pc, #224]	; (80039b8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d10e      	bne.n	80038f8 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80038da:	4836      	ldr	r0, [pc, #216]	; (80039b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80038dc:	f7ff f90c 	bl	8002af8 <LL_ADC_IsEnabled>
 80038e0:	4604      	mov	r4, r0
 80038e2:	4835      	ldr	r0, [pc, #212]	; (80039b8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80038e4:	f7ff f908 	bl	8002af8 <LL_ADC_IsEnabled>
 80038e8:	4603      	mov	r3, r0
 80038ea:	4323      	orrs	r3, r4
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	bf0c      	ite	eq
 80038f0:	2301      	moveq	r3, #1
 80038f2:	2300      	movne	r3, #0
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	e008      	b.n	800390a <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 80038f8:	4832      	ldr	r0, [pc, #200]	; (80039c4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80038fa:	f7ff f8fd 	bl	8002af8 <LL_ADC_IsEnabled>
 80038fe:	4603      	mov	r3, r0
 8003900:	2b00      	cmp	r3, #0
 8003902:	bf0c      	ite	eq
 8003904:	2301      	moveq	r3, #1
 8003906:	2300      	movne	r3, #0
 8003908:	b2db      	uxtb	r3, r3
 800390a:	2b00      	cmp	r3, #0
 800390c:	d047      	beq.n	800399e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800390e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003910:	689a      	ldr	r2, [r3, #8]
 8003912:	4b2d      	ldr	r3, [pc, #180]	; (80039c8 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003914:	4013      	ands	r3, r2
 8003916:	683a      	ldr	r2, [r7, #0]
 8003918:	6811      	ldr	r1, [r2, #0]
 800391a:	683a      	ldr	r2, [r7, #0]
 800391c:	6892      	ldr	r2, [r2, #8]
 800391e:	430a      	orrs	r2, r1
 8003920:	431a      	orrs	r2, r3
 8003922:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003924:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003926:	e03a      	b.n	800399e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8003928:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003930:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003932:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a1e      	ldr	r2, [pc, #120]	; (80039b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d004      	beq.n	8003948 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a1d      	ldr	r2, [pc, #116]	; (80039b8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003944:	4293      	cmp	r3, r2
 8003946:	d10e      	bne.n	8003966 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8003948:	481a      	ldr	r0, [pc, #104]	; (80039b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800394a:	f7ff f8d5 	bl	8002af8 <LL_ADC_IsEnabled>
 800394e:	4604      	mov	r4, r0
 8003950:	4819      	ldr	r0, [pc, #100]	; (80039b8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8003952:	f7ff f8d1 	bl	8002af8 <LL_ADC_IsEnabled>
 8003956:	4603      	mov	r3, r0
 8003958:	4323      	orrs	r3, r4
 800395a:	2b00      	cmp	r3, #0
 800395c:	bf0c      	ite	eq
 800395e:	2301      	moveq	r3, #1
 8003960:	2300      	movne	r3, #0
 8003962:	b2db      	uxtb	r3, r3
 8003964:	e008      	b.n	8003978 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8003966:	4817      	ldr	r0, [pc, #92]	; (80039c4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003968:	f7ff f8c6 	bl	8002af8 <LL_ADC_IsEnabled>
 800396c:	4603      	mov	r3, r0
 800396e:	2b00      	cmp	r3, #0
 8003970:	bf0c      	ite	eq
 8003972:	2301      	moveq	r3, #1
 8003974:	2300      	movne	r3, #0
 8003976:	b2db      	uxtb	r3, r3
 8003978:	2b00      	cmp	r3, #0
 800397a:	d010      	beq.n	800399e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800397c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800397e:	689a      	ldr	r2, [r3, #8]
 8003980:	4b11      	ldr	r3, [pc, #68]	; (80039c8 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003982:	4013      	ands	r3, r2
 8003984:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003986:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003988:	e009      	b.n	800399e <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800398e:	f043 0220 	orr.w	r2, r3, #32
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 800399c:	e000      	b.n	80039a0 <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800399e:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2200      	movs	r2, #0
 80039a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80039a8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	377c      	adds	r7, #124	; 0x7c
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd90      	pop	{r4, r7, pc}
 80039b4:	40022000 	.word	0x40022000
 80039b8:	40022100 	.word	0x40022100
 80039bc:	40022300 	.word	0x40022300
 80039c0:	58026300 	.word	0x58026300
 80039c4:	58026000 	.word	0x58026000
 80039c8:	fffff0e0 	.word	0xfffff0e0

080039cc <HAL_ADCEx_DisableInjectedQueue>:
  *         conversion is ongoing.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_DisableInjectedQueue(ADC_HandleTypeDef *hadc)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b086      	sub	sp, #24
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4618      	mov	r0, r3
 80039da:	f7ff f8a0 	bl	8002b1e <LL_ADC_REG_IsConversionOngoing>
 80039de:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4618      	mov	r0, r3
 80039e6:	f7ff f8c1 	bl	8002b6c <LL_ADC_INJ_IsConversionOngoing>
 80039ea:	60f8      	str	r0, [r7, #12]

  /* Parameter can be set only if no conversion is on-going */
  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d10c      	bne.n	8003a0c <HAL_ADCEx_DisableInjectedQueue+0x40>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d109      	bne.n	8003a0c <HAL_ADCEx_DisableInjectedQueue+0x40>
     )
  {
    LL_ADC_INJ_SetQueueMode(hadc->Instance, LL_ADC_INJ_QUEUE_DISABLE);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8003a00:	4618      	mov	r0, r3
 8003a02:	f7ff f805 	bl	8002a10 <LL_ADC_INJ_SetQueueMode>
    tmp_hal_status = HAL_OK;
 8003a06:	2300      	movs	r3, #0
 8003a08:	75fb      	strb	r3, [r7, #23]
 8003a0a:	e001      	b.n	8003a10 <HAL_ADCEx_DisableInjectedQueue+0x44>
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	75fb      	strb	r3, [r7, #23]
  }

  return tmp_hal_status;
 8003a10:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3718      	adds	r7, #24
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
	...

08003a1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b085      	sub	sp, #20
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	f003 0307 	and.w	r3, r3, #7
 8003a2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a2c:	4b0b      	ldr	r3, [pc, #44]	; (8003a5c <__NVIC_SetPriorityGrouping+0x40>)
 8003a2e:	68db      	ldr	r3, [r3, #12]
 8003a30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a32:	68ba      	ldr	r2, [r7, #8]
 8003a34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003a38:	4013      	ands	r3, r2
 8003a3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003a44:	4b06      	ldr	r3, [pc, #24]	; (8003a60 <__NVIC_SetPriorityGrouping+0x44>)
 8003a46:	4313      	orrs	r3, r2
 8003a48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a4a:	4a04      	ldr	r2, [pc, #16]	; (8003a5c <__NVIC_SetPriorityGrouping+0x40>)
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	60d3      	str	r3, [r2, #12]
}
 8003a50:	bf00      	nop
 8003a52:	3714      	adds	r7, #20
 8003a54:	46bd      	mov	sp, r7
 8003a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5a:	4770      	bx	lr
 8003a5c:	e000ed00 	.word	0xe000ed00
 8003a60:	05fa0000 	.word	0x05fa0000

08003a64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a64:	b480      	push	{r7}
 8003a66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a68:	4b04      	ldr	r3, [pc, #16]	; (8003a7c <__NVIC_GetPriorityGrouping+0x18>)
 8003a6a:	68db      	ldr	r3, [r3, #12]
 8003a6c:	0a1b      	lsrs	r3, r3, #8
 8003a6e:	f003 0307 	and.w	r3, r3, #7
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr
 8003a7c:	e000ed00 	.word	0xe000ed00

08003a80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	4603      	mov	r3, r0
 8003a88:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003a8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	db0b      	blt.n	8003aaa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a92:	88fb      	ldrh	r3, [r7, #6]
 8003a94:	f003 021f 	and.w	r2, r3, #31
 8003a98:	4907      	ldr	r1, [pc, #28]	; (8003ab8 <__NVIC_EnableIRQ+0x38>)
 8003a9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003a9e:	095b      	lsrs	r3, r3, #5
 8003aa0:	2001      	movs	r0, #1
 8003aa2:	fa00 f202 	lsl.w	r2, r0, r2
 8003aa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003aaa:	bf00      	nop
 8003aac:	370c      	adds	r7, #12
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab4:	4770      	bx	lr
 8003ab6:	bf00      	nop
 8003ab8:	e000e100 	.word	0xe000e100

08003abc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b083      	sub	sp, #12
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	6039      	str	r1, [r7, #0]
 8003ac6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003ac8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	db0a      	blt.n	8003ae6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	b2da      	uxtb	r2, r3
 8003ad4:	490c      	ldr	r1, [pc, #48]	; (8003b08 <__NVIC_SetPriority+0x4c>)
 8003ad6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ada:	0112      	lsls	r2, r2, #4
 8003adc:	b2d2      	uxtb	r2, r2
 8003ade:	440b      	add	r3, r1
 8003ae0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ae4:	e00a      	b.n	8003afc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	b2da      	uxtb	r2, r3
 8003aea:	4908      	ldr	r1, [pc, #32]	; (8003b0c <__NVIC_SetPriority+0x50>)
 8003aec:	88fb      	ldrh	r3, [r7, #6]
 8003aee:	f003 030f 	and.w	r3, r3, #15
 8003af2:	3b04      	subs	r3, #4
 8003af4:	0112      	lsls	r2, r2, #4
 8003af6:	b2d2      	uxtb	r2, r2
 8003af8:	440b      	add	r3, r1
 8003afa:	761a      	strb	r2, [r3, #24]
}
 8003afc:	bf00      	nop
 8003afe:	370c      	adds	r7, #12
 8003b00:	46bd      	mov	sp, r7
 8003b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b06:	4770      	bx	lr
 8003b08:	e000e100 	.word	0xe000e100
 8003b0c:	e000ed00 	.word	0xe000ed00

08003b10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b089      	sub	sp, #36	; 0x24
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	60f8      	str	r0, [r7, #12]
 8003b18:	60b9      	str	r1, [r7, #8]
 8003b1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f003 0307 	and.w	r3, r3, #7
 8003b22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b24:	69fb      	ldr	r3, [r7, #28]
 8003b26:	f1c3 0307 	rsb	r3, r3, #7
 8003b2a:	2b04      	cmp	r3, #4
 8003b2c:	bf28      	it	cs
 8003b2e:	2304      	movcs	r3, #4
 8003b30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b32:	69fb      	ldr	r3, [r7, #28]
 8003b34:	3304      	adds	r3, #4
 8003b36:	2b06      	cmp	r3, #6
 8003b38:	d902      	bls.n	8003b40 <NVIC_EncodePriority+0x30>
 8003b3a:	69fb      	ldr	r3, [r7, #28]
 8003b3c:	3b03      	subs	r3, #3
 8003b3e:	e000      	b.n	8003b42 <NVIC_EncodePriority+0x32>
 8003b40:	2300      	movs	r3, #0
 8003b42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b44:	f04f 32ff 	mov.w	r2, #4294967295
 8003b48:	69bb      	ldr	r3, [r7, #24]
 8003b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b4e:	43da      	mvns	r2, r3
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	401a      	ands	r2, r3
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b58:	f04f 31ff 	mov.w	r1, #4294967295
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	fa01 f303 	lsl.w	r3, r1, r3
 8003b62:	43d9      	mvns	r1, r3
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b68:	4313      	orrs	r3, r2
         );
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	3724      	adds	r7, #36	; 0x24
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b74:	4770      	bx	lr
	...

08003b78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b082      	sub	sp, #8
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	3b01      	subs	r3, #1
 8003b84:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003b88:	d301      	bcc.n	8003b8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	e00f      	b.n	8003bae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b8e:	4a0a      	ldr	r2, [pc, #40]	; (8003bb8 <SysTick_Config+0x40>)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	3b01      	subs	r3, #1
 8003b94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b96:	210f      	movs	r1, #15
 8003b98:	f04f 30ff 	mov.w	r0, #4294967295
 8003b9c:	f7ff ff8e 	bl	8003abc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ba0:	4b05      	ldr	r3, [pc, #20]	; (8003bb8 <SysTick_Config+0x40>)
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ba6:	4b04      	ldr	r3, [pc, #16]	; (8003bb8 <SysTick_Config+0x40>)
 8003ba8:	2207      	movs	r2, #7
 8003baa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003bac:	2300      	movs	r3, #0
}
 8003bae:	4618      	mov	r0, r3
 8003bb0:	3708      	adds	r7, #8
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	bf00      	nop
 8003bb8:	e000e010 	.word	0xe000e010

08003bbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b082      	sub	sp, #8
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	f7ff ff29 	bl	8003a1c <__NVIC_SetPriorityGrouping>
}
 8003bca:	bf00      	nop
 8003bcc:	3708      	adds	r7, #8
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bd80      	pop	{r7, pc}

08003bd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bd2:	b580      	push	{r7, lr}
 8003bd4:	b086      	sub	sp, #24
 8003bd6:	af00      	add	r7, sp, #0
 8003bd8:	4603      	mov	r3, r0
 8003bda:	60b9      	str	r1, [r7, #8]
 8003bdc:	607a      	str	r2, [r7, #4]
 8003bde:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003be0:	f7ff ff40 	bl	8003a64 <__NVIC_GetPriorityGrouping>
 8003be4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	68b9      	ldr	r1, [r7, #8]
 8003bea:	6978      	ldr	r0, [r7, #20]
 8003bec:	f7ff ff90 	bl	8003b10 <NVIC_EncodePriority>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003bf6:	4611      	mov	r1, r2
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f7ff ff5f 	bl	8003abc <__NVIC_SetPriority>
}
 8003bfe:	bf00      	nop
 8003c00:	3718      	adds	r7, #24
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}

08003c06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c06:	b580      	push	{r7, lr}
 8003c08:	b082      	sub	sp, #8
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c10:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003c14:	4618      	mov	r0, r3
 8003c16:	f7ff ff33 	bl	8003a80 <__NVIC_EnableIRQ>
}
 8003c1a:	bf00      	nop
 8003c1c:	3708      	adds	r7, #8
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}

08003c22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c22:	b580      	push	{r7, lr}
 8003c24:	b082      	sub	sp, #8
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f7ff ffa4 	bl	8003b78 <SysTick_Config>
 8003c30:	4603      	mov	r3, r0
}
 8003c32:	4618      	mov	r0, r3
 8003c34:	3708      	adds	r7, #8
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}
	...

08003c3c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8003c40:	f3bf 8f5f 	dmb	sy
}
 8003c44:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003c46:	4b07      	ldr	r3, [pc, #28]	; (8003c64 <HAL_MPU_Disable+0x28>)
 8003c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c4a:	4a06      	ldr	r2, [pc, #24]	; (8003c64 <HAL_MPU_Disable+0x28>)
 8003c4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c50:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8003c52:	4b05      	ldr	r3, [pc, #20]	; (8003c68 <HAL_MPU_Disable+0x2c>)
 8003c54:	2200      	movs	r2, #0
 8003c56:	605a      	str	r2, [r3, #4]
}
 8003c58:	bf00      	nop
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c60:	4770      	bx	lr
 8003c62:	bf00      	nop
 8003c64:	e000ed00 	.word	0xe000ed00
 8003c68:	e000ed90 	.word	0xe000ed90

08003c6c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b083      	sub	sp, #12
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003c74:	4a0b      	ldr	r2, [pc, #44]	; (8003ca4 <HAL_MPU_Enable+0x38>)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	f043 0301 	orr.w	r3, r3, #1
 8003c7c:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8003c7e:	4b0a      	ldr	r3, [pc, #40]	; (8003ca8 <HAL_MPU_Enable+0x3c>)
 8003c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c82:	4a09      	ldr	r2, [pc, #36]	; (8003ca8 <HAL_MPU_Enable+0x3c>)
 8003c84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c88:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003c8a:	f3bf 8f4f 	dsb	sy
}
 8003c8e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003c90:	f3bf 8f6f 	isb	sy
}
 8003c94:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8003c96:	bf00      	nop
 8003c98:	370c      	adds	r7, #12
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca0:	4770      	bx	lr
 8003ca2:	bf00      	nop
 8003ca4:	e000ed90 	.word	0xe000ed90
 8003ca8:	e000ed00 	.word	0xe000ed00

08003cac <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	785a      	ldrb	r2, [r3, #1]
 8003cb8:	4b1b      	ldr	r3, [pc, #108]	; (8003d28 <HAL_MPU_ConfigRegion+0x7c>)
 8003cba:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8003cbc:	4b1a      	ldr	r3, [pc, #104]	; (8003d28 <HAL_MPU_ConfigRegion+0x7c>)
 8003cbe:	691b      	ldr	r3, [r3, #16]
 8003cc0:	4a19      	ldr	r2, [pc, #100]	; (8003d28 <HAL_MPU_ConfigRegion+0x7c>)
 8003cc2:	f023 0301 	bic.w	r3, r3, #1
 8003cc6:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8003cc8:	4a17      	ldr	r2, [pc, #92]	; (8003d28 <HAL_MPU_ConfigRegion+0x7c>)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	685b      	ldr	r3, [r3, #4]
 8003cce:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	7b1b      	ldrb	r3, [r3, #12]
 8003cd4:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	7adb      	ldrb	r3, [r3, #11]
 8003cda:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003cdc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	7a9b      	ldrb	r3, [r3, #10]
 8003ce2:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003ce4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	7b5b      	ldrb	r3, [r3, #13]
 8003cea:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003cec:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	7b9b      	ldrb	r3, [r3, #14]
 8003cf2:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003cf4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	7bdb      	ldrb	r3, [r3, #15]
 8003cfa:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003cfc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	7a5b      	ldrb	r3, [r3, #9]
 8003d02:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003d04:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	7a1b      	ldrb	r3, [r3, #8]
 8003d0a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003d0c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8003d0e:	687a      	ldr	r2, [r7, #4]
 8003d10:	7812      	ldrb	r2, [r2, #0]
 8003d12:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003d14:	4a04      	ldr	r2, [pc, #16]	; (8003d28 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003d16:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003d18:	6113      	str	r3, [r2, #16]
}
 8003d1a:	bf00      	nop
 8003d1c:	370c      	adds	r7, #12
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr
 8003d26:	bf00      	nop
 8003d28:	e000ed90 	.word	0xe000ed90

08003d2c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b086      	sub	sp, #24
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003d34:	f7fd f996 	bl	8001064 <HAL_GetTick>
 8003d38:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d101      	bne.n	8003d44 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	e316      	b.n	8004372 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a66      	ldr	r2, [pc, #408]	; (8003ee4 <HAL_DMA_Init+0x1b8>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d04a      	beq.n	8003de4 <HAL_DMA_Init+0xb8>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4a65      	ldr	r2, [pc, #404]	; (8003ee8 <HAL_DMA_Init+0x1bc>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d045      	beq.n	8003de4 <HAL_DMA_Init+0xb8>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a63      	ldr	r2, [pc, #396]	; (8003eec <HAL_DMA_Init+0x1c0>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d040      	beq.n	8003de4 <HAL_DMA_Init+0xb8>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4a62      	ldr	r2, [pc, #392]	; (8003ef0 <HAL_DMA_Init+0x1c4>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d03b      	beq.n	8003de4 <HAL_DMA_Init+0xb8>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a60      	ldr	r2, [pc, #384]	; (8003ef4 <HAL_DMA_Init+0x1c8>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d036      	beq.n	8003de4 <HAL_DMA_Init+0xb8>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a5f      	ldr	r2, [pc, #380]	; (8003ef8 <HAL_DMA_Init+0x1cc>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d031      	beq.n	8003de4 <HAL_DMA_Init+0xb8>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a5d      	ldr	r2, [pc, #372]	; (8003efc <HAL_DMA_Init+0x1d0>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d02c      	beq.n	8003de4 <HAL_DMA_Init+0xb8>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a5c      	ldr	r2, [pc, #368]	; (8003f00 <HAL_DMA_Init+0x1d4>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d027      	beq.n	8003de4 <HAL_DMA_Init+0xb8>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4a5a      	ldr	r2, [pc, #360]	; (8003f04 <HAL_DMA_Init+0x1d8>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d022      	beq.n	8003de4 <HAL_DMA_Init+0xb8>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4a59      	ldr	r2, [pc, #356]	; (8003f08 <HAL_DMA_Init+0x1dc>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d01d      	beq.n	8003de4 <HAL_DMA_Init+0xb8>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a57      	ldr	r2, [pc, #348]	; (8003f0c <HAL_DMA_Init+0x1e0>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d018      	beq.n	8003de4 <HAL_DMA_Init+0xb8>
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a56      	ldr	r2, [pc, #344]	; (8003f10 <HAL_DMA_Init+0x1e4>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d013      	beq.n	8003de4 <HAL_DMA_Init+0xb8>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4a54      	ldr	r2, [pc, #336]	; (8003f14 <HAL_DMA_Init+0x1e8>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d00e      	beq.n	8003de4 <HAL_DMA_Init+0xb8>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a53      	ldr	r2, [pc, #332]	; (8003f18 <HAL_DMA_Init+0x1ec>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d009      	beq.n	8003de4 <HAL_DMA_Init+0xb8>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a51      	ldr	r2, [pc, #324]	; (8003f1c <HAL_DMA_Init+0x1f0>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d004      	beq.n	8003de4 <HAL_DMA_Init+0xb8>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a50      	ldr	r2, [pc, #320]	; (8003f20 <HAL_DMA_Init+0x1f4>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d101      	bne.n	8003de8 <HAL_DMA_Init+0xbc>
 8003de4:	2301      	movs	r3, #1
 8003de6:	e000      	b.n	8003dea <HAL_DMA_Init+0xbe>
 8003de8:	2300      	movs	r3, #0
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	f000 813b 	beq.w	8004066 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2202      	movs	r2, #2
 8003df4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a37      	ldr	r2, [pc, #220]	; (8003ee4 <HAL_DMA_Init+0x1b8>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d04a      	beq.n	8003ea0 <HAL_DMA_Init+0x174>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a36      	ldr	r2, [pc, #216]	; (8003ee8 <HAL_DMA_Init+0x1bc>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d045      	beq.n	8003ea0 <HAL_DMA_Init+0x174>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a34      	ldr	r2, [pc, #208]	; (8003eec <HAL_DMA_Init+0x1c0>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d040      	beq.n	8003ea0 <HAL_DMA_Init+0x174>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a33      	ldr	r2, [pc, #204]	; (8003ef0 <HAL_DMA_Init+0x1c4>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d03b      	beq.n	8003ea0 <HAL_DMA_Init+0x174>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a31      	ldr	r2, [pc, #196]	; (8003ef4 <HAL_DMA_Init+0x1c8>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d036      	beq.n	8003ea0 <HAL_DMA_Init+0x174>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a30      	ldr	r2, [pc, #192]	; (8003ef8 <HAL_DMA_Init+0x1cc>)
 8003e38:	4293      	cmp	r3, r2
 8003e3a:	d031      	beq.n	8003ea0 <HAL_DMA_Init+0x174>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a2e      	ldr	r2, [pc, #184]	; (8003efc <HAL_DMA_Init+0x1d0>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d02c      	beq.n	8003ea0 <HAL_DMA_Init+0x174>
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a2d      	ldr	r2, [pc, #180]	; (8003f00 <HAL_DMA_Init+0x1d4>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d027      	beq.n	8003ea0 <HAL_DMA_Init+0x174>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a2b      	ldr	r2, [pc, #172]	; (8003f04 <HAL_DMA_Init+0x1d8>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d022      	beq.n	8003ea0 <HAL_DMA_Init+0x174>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4a2a      	ldr	r2, [pc, #168]	; (8003f08 <HAL_DMA_Init+0x1dc>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d01d      	beq.n	8003ea0 <HAL_DMA_Init+0x174>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a28      	ldr	r2, [pc, #160]	; (8003f0c <HAL_DMA_Init+0x1e0>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d018      	beq.n	8003ea0 <HAL_DMA_Init+0x174>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a27      	ldr	r2, [pc, #156]	; (8003f10 <HAL_DMA_Init+0x1e4>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d013      	beq.n	8003ea0 <HAL_DMA_Init+0x174>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a25      	ldr	r2, [pc, #148]	; (8003f14 <HAL_DMA_Init+0x1e8>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d00e      	beq.n	8003ea0 <HAL_DMA_Init+0x174>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a24      	ldr	r2, [pc, #144]	; (8003f18 <HAL_DMA_Init+0x1ec>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d009      	beq.n	8003ea0 <HAL_DMA_Init+0x174>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a22      	ldr	r2, [pc, #136]	; (8003f1c <HAL_DMA_Init+0x1f0>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d004      	beq.n	8003ea0 <HAL_DMA_Init+0x174>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a21      	ldr	r2, [pc, #132]	; (8003f20 <HAL_DMA_Init+0x1f4>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d108      	bne.n	8003eb2 <HAL_DMA_Init+0x186>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f022 0201 	bic.w	r2, r2, #1
 8003eae:	601a      	str	r2, [r3, #0]
 8003eb0:	e007      	b.n	8003ec2 <HAL_DMA_Init+0x196>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f022 0201 	bic.w	r2, r2, #1
 8003ec0:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003ec2:	e02f      	b.n	8003f24 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003ec4:	f7fd f8ce 	bl	8001064 <HAL_GetTick>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	693b      	ldr	r3, [r7, #16]
 8003ecc:	1ad3      	subs	r3, r2, r3
 8003ece:	2b05      	cmp	r3, #5
 8003ed0:	d928      	bls.n	8003f24 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2220      	movs	r2, #32
 8003ed6:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2203      	movs	r2, #3
 8003edc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	e246      	b.n	8004372 <HAL_DMA_Init+0x646>
 8003ee4:	40020010 	.word	0x40020010
 8003ee8:	40020028 	.word	0x40020028
 8003eec:	40020040 	.word	0x40020040
 8003ef0:	40020058 	.word	0x40020058
 8003ef4:	40020070 	.word	0x40020070
 8003ef8:	40020088 	.word	0x40020088
 8003efc:	400200a0 	.word	0x400200a0
 8003f00:	400200b8 	.word	0x400200b8
 8003f04:	40020410 	.word	0x40020410
 8003f08:	40020428 	.word	0x40020428
 8003f0c:	40020440 	.word	0x40020440
 8003f10:	40020458 	.word	0x40020458
 8003f14:	40020470 	.word	0x40020470
 8003f18:	40020488 	.word	0x40020488
 8003f1c:	400204a0 	.word	0x400204a0
 8003f20:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 0301 	and.w	r3, r3, #1
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d1c8      	bne.n	8003ec4 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003f3a:	697a      	ldr	r2, [r7, #20]
 8003f3c:	4b83      	ldr	r3, [pc, #524]	; (800414c <HAL_DMA_Init+0x420>)
 8003f3e:	4013      	ands	r3, r2
 8003f40:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8003f4a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	691b      	ldr	r3, [r3, #16]
 8003f50:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f56:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	699b      	ldr	r3, [r3, #24]
 8003f5c:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f62:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6a1b      	ldr	r3, [r3, #32]
 8003f68:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8003f6a:	697a      	ldr	r2, [r7, #20]
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f74:	2b04      	cmp	r3, #4
 8003f76:	d107      	bne.n	8003f88 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f80:	4313      	orrs	r3, r2
 8003f82:	697a      	ldr	r2, [r7, #20]
 8003f84:	4313      	orrs	r3, r2
 8003f86:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003f88:	4b71      	ldr	r3, [pc, #452]	; (8004150 <HAL_DMA_Init+0x424>)
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	4b71      	ldr	r3, [pc, #452]	; (8004154 <HAL_DMA_Init+0x428>)
 8003f8e:	4013      	ands	r3, r2
 8003f90:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003f94:	d328      	bcc.n	8003fe8 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	2b28      	cmp	r3, #40	; 0x28
 8003f9c:	d903      	bls.n	8003fa6 <HAL_DMA_Init+0x27a>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	2b2e      	cmp	r3, #46	; 0x2e
 8003fa4:	d917      	bls.n	8003fd6 <HAL_DMA_Init+0x2aa>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	2b3e      	cmp	r3, #62	; 0x3e
 8003fac:	d903      	bls.n	8003fb6 <HAL_DMA_Init+0x28a>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	2b42      	cmp	r3, #66	; 0x42
 8003fb4:	d90f      	bls.n	8003fd6 <HAL_DMA_Init+0x2aa>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	2b46      	cmp	r3, #70	; 0x46
 8003fbc:	d903      	bls.n	8003fc6 <HAL_DMA_Init+0x29a>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	2b48      	cmp	r3, #72	; 0x48
 8003fc4:	d907      	bls.n	8003fd6 <HAL_DMA_Init+0x2aa>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	2b4e      	cmp	r3, #78	; 0x4e
 8003fcc:	d905      	bls.n	8003fda <HAL_DMA_Init+0x2ae>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	2b52      	cmp	r3, #82	; 0x52
 8003fd4:	d801      	bhi.n	8003fda <HAL_DMA_Init+0x2ae>
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e000      	b.n	8003fdc <HAL_DMA_Init+0x2b0>
 8003fda:	2300      	movs	r3, #0
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d003      	beq.n	8003fe8 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003fe6:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	697a      	ldr	r2, [r7, #20]
 8003fee:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	695b      	ldr	r3, [r3, #20]
 8003ff6:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003ff8:	697b      	ldr	r3, [r7, #20]
 8003ffa:	f023 0307 	bic.w	r3, r3, #7
 8003ffe:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004004:	697a      	ldr	r2, [r7, #20]
 8004006:	4313      	orrs	r3, r2
 8004008:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800400e:	2b04      	cmp	r3, #4
 8004010:	d117      	bne.n	8004042 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004016:	697a      	ldr	r2, [r7, #20]
 8004018:	4313      	orrs	r3, r2
 800401a:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004020:	2b00      	cmp	r3, #0
 8004022:	d00e      	beq.n	8004042 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004024:	6878      	ldr	r0, [r7, #4]
 8004026:	f001 fdcf 	bl	8005bc8 <DMA_CheckFifoParam>
 800402a:	4603      	mov	r3, r0
 800402c:	2b00      	cmp	r3, #0
 800402e:	d008      	beq.n	8004042 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2240      	movs	r2, #64	; 0x40
 8004034:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2201      	movs	r2, #1
 800403a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e197      	b.n	8004372 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	697a      	ldr	r2, [r7, #20]
 8004048:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f001 fd0a 	bl	8005a64 <DMA_CalcBaseAndBitshift>
 8004050:	4603      	mov	r3, r0
 8004052:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004058:	f003 031f 	and.w	r3, r3, #31
 800405c:	223f      	movs	r2, #63	; 0x3f
 800405e:	409a      	lsls	r2, r3
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	609a      	str	r2, [r3, #8]
 8004064:	e0cd      	b.n	8004202 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4a3b      	ldr	r2, [pc, #236]	; (8004158 <HAL_DMA_Init+0x42c>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d022      	beq.n	80040b6 <HAL_DMA_Init+0x38a>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4a39      	ldr	r2, [pc, #228]	; (800415c <HAL_DMA_Init+0x430>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d01d      	beq.n	80040b6 <HAL_DMA_Init+0x38a>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a38      	ldr	r2, [pc, #224]	; (8004160 <HAL_DMA_Init+0x434>)
 8004080:	4293      	cmp	r3, r2
 8004082:	d018      	beq.n	80040b6 <HAL_DMA_Init+0x38a>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a36      	ldr	r2, [pc, #216]	; (8004164 <HAL_DMA_Init+0x438>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d013      	beq.n	80040b6 <HAL_DMA_Init+0x38a>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a35      	ldr	r2, [pc, #212]	; (8004168 <HAL_DMA_Init+0x43c>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d00e      	beq.n	80040b6 <HAL_DMA_Init+0x38a>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a33      	ldr	r2, [pc, #204]	; (800416c <HAL_DMA_Init+0x440>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d009      	beq.n	80040b6 <HAL_DMA_Init+0x38a>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a32      	ldr	r2, [pc, #200]	; (8004170 <HAL_DMA_Init+0x444>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d004      	beq.n	80040b6 <HAL_DMA_Init+0x38a>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a30      	ldr	r2, [pc, #192]	; (8004174 <HAL_DMA_Init+0x448>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d101      	bne.n	80040ba <HAL_DMA_Init+0x38e>
 80040b6:	2301      	movs	r3, #1
 80040b8:	e000      	b.n	80040bc <HAL_DMA_Init+0x390>
 80040ba:	2300      	movs	r3, #0
 80040bc:	2b00      	cmp	r3, #0
 80040be:	f000 8097 	beq.w	80041f0 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4a24      	ldr	r2, [pc, #144]	; (8004158 <HAL_DMA_Init+0x42c>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d021      	beq.n	8004110 <HAL_DMA_Init+0x3e4>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a22      	ldr	r2, [pc, #136]	; (800415c <HAL_DMA_Init+0x430>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d01c      	beq.n	8004110 <HAL_DMA_Init+0x3e4>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4a21      	ldr	r2, [pc, #132]	; (8004160 <HAL_DMA_Init+0x434>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d017      	beq.n	8004110 <HAL_DMA_Init+0x3e4>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a1f      	ldr	r2, [pc, #124]	; (8004164 <HAL_DMA_Init+0x438>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d012      	beq.n	8004110 <HAL_DMA_Init+0x3e4>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a1e      	ldr	r2, [pc, #120]	; (8004168 <HAL_DMA_Init+0x43c>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d00d      	beq.n	8004110 <HAL_DMA_Init+0x3e4>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4a1c      	ldr	r2, [pc, #112]	; (800416c <HAL_DMA_Init+0x440>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d008      	beq.n	8004110 <HAL_DMA_Init+0x3e4>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4a1b      	ldr	r2, [pc, #108]	; (8004170 <HAL_DMA_Init+0x444>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d003      	beq.n	8004110 <HAL_DMA_Init+0x3e4>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4a19      	ldr	r2, [pc, #100]	; (8004174 <HAL_DMA_Init+0x448>)
 800410e:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2202      	movs	r2, #2
 8004114:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2200      	movs	r2, #0
 800411c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8004128:	697a      	ldr	r2, [r7, #20]
 800412a:	4b13      	ldr	r3, [pc, #76]	; (8004178 <HAL_DMA_Init+0x44c>)
 800412c:	4013      	ands	r3, r2
 800412e:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	2b40      	cmp	r3, #64	; 0x40
 8004136:	d021      	beq.n	800417c <HAL_DMA_Init+0x450>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	689b      	ldr	r3, [r3, #8]
 800413c:	2b80      	cmp	r3, #128	; 0x80
 800413e:	d102      	bne.n	8004146 <HAL_DMA_Init+0x41a>
 8004140:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004144:	e01b      	b.n	800417e <HAL_DMA_Init+0x452>
 8004146:	2300      	movs	r3, #0
 8004148:	e019      	b.n	800417e <HAL_DMA_Init+0x452>
 800414a:	bf00      	nop
 800414c:	fe10803f 	.word	0xfe10803f
 8004150:	5c001000 	.word	0x5c001000
 8004154:	ffff0000 	.word	0xffff0000
 8004158:	58025408 	.word	0x58025408
 800415c:	5802541c 	.word	0x5802541c
 8004160:	58025430 	.word	0x58025430
 8004164:	58025444 	.word	0x58025444
 8004168:	58025458 	.word	0x58025458
 800416c:	5802546c 	.word	0x5802546c
 8004170:	58025480 	.word	0x58025480
 8004174:	58025494 	.word	0x58025494
 8004178:	fffe000f 	.word	0xfffe000f
 800417c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800417e:	687a      	ldr	r2, [r7, #4]
 8004180:	68d2      	ldr	r2, [r2, #12]
 8004182:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004184:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	691b      	ldr	r3, [r3, #16]
 800418a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800418c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	695b      	ldr	r3, [r3, #20]
 8004192:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004194:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	699b      	ldr	r3, [r3, #24]
 800419a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800419c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	69db      	ldr	r3, [r3, #28]
 80041a2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80041a4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6a1b      	ldr	r3, [r3, #32]
 80041aa:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80041ac:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80041ae:	697a      	ldr	r2, [r7, #20]
 80041b0:	4313      	orrs	r3, r2
 80041b2:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	697a      	ldr	r2, [r7, #20]
 80041ba:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	461a      	mov	r2, r3
 80041c2:	4b6e      	ldr	r3, [pc, #440]	; (800437c <HAL_DMA_Init+0x650>)
 80041c4:	4413      	add	r3, r2
 80041c6:	4a6e      	ldr	r2, [pc, #440]	; (8004380 <HAL_DMA_Init+0x654>)
 80041c8:	fba2 2303 	umull	r2, r3, r2, r3
 80041cc:	091b      	lsrs	r3, r3, #4
 80041ce:	009a      	lsls	r2, r3, #2
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80041d4:	6878      	ldr	r0, [r7, #4]
 80041d6:	f001 fc45 	bl	8005a64 <DMA_CalcBaseAndBitshift>
 80041da:	4603      	mov	r3, r0
 80041dc:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041e2:	f003 031f 	and.w	r3, r3, #31
 80041e6:	2201      	movs	r2, #1
 80041e8:	409a      	lsls	r2, r3
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	605a      	str	r2, [r3, #4]
 80041ee:	e008      	b.n	8004202 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2240      	movs	r2, #64	; 0x40
 80041f4:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2203      	movs	r2, #3
 80041fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	e0b7      	b.n	8004372 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4a5f      	ldr	r2, [pc, #380]	; (8004384 <HAL_DMA_Init+0x658>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d072      	beq.n	80042f2 <HAL_DMA_Init+0x5c6>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a5d      	ldr	r2, [pc, #372]	; (8004388 <HAL_DMA_Init+0x65c>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d06d      	beq.n	80042f2 <HAL_DMA_Init+0x5c6>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a5c      	ldr	r2, [pc, #368]	; (800438c <HAL_DMA_Init+0x660>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d068      	beq.n	80042f2 <HAL_DMA_Init+0x5c6>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a5a      	ldr	r2, [pc, #360]	; (8004390 <HAL_DMA_Init+0x664>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d063      	beq.n	80042f2 <HAL_DMA_Init+0x5c6>
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a59      	ldr	r2, [pc, #356]	; (8004394 <HAL_DMA_Init+0x668>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d05e      	beq.n	80042f2 <HAL_DMA_Init+0x5c6>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a57      	ldr	r2, [pc, #348]	; (8004398 <HAL_DMA_Init+0x66c>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d059      	beq.n	80042f2 <HAL_DMA_Init+0x5c6>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a56      	ldr	r2, [pc, #344]	; (800439c <HAL_DMA_Init+0x670>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d054      	beq.n	80042f2 <HAL_DMA_Init+0x5c6>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a54      	ldr	r2, [pc, #336]	; (80043a0 <HAL_DMA_Init+0x674>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d04f      	beq.n	80042f2 <HAL_DMA_Init+0x5c6>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4a53      	ldr	r2, [pc, #332]	; (80043a4 <HAL_DMA_Init+0x678>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d04a      	beq.n	80042f2 <HAL_DMA_Init+0x5c6>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a51      	ldr	r2, [pc, #324]	; (80043a8 <HAL_DMA_Init+0x67c>)
 8004262:	4293      	cmp	r3, r2
 8004264:	d045      	beq.n	80042f2 <HAL_DMA_Init+0x5c6>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a50      	ldr	r2, [pc, #320]	; (80043ac <HAL_DMA_Init+0x680>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d040      	beq.n	80042f2 <HAL_DMA_Init+0x5c6>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a4e      	ldr	r2, [pc, #312]	; (80043b0 <HAL_DMA_Init+0x684>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d03b      	beq.n	80042f2 <HAL_DMA_Init+0x5c6>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a4d      	ldr	r2, [pc, #308]	; (80043b4 <HAL_DMA_Init+0x688>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d036      	beq.n	80042f2 <HAL_DMA_Init+0x5c6>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a4b      	ldr	r2, [pc, #300]	; (80043b8 <HAL_DMA_Init+0x68c>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d031      	beq.n	80042f2 <HAL_DMA_Init+0x5c6>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a4a      	ldr	r2, [pc, #296]	; (80043bc <HAL_DMA_Init+0x690>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d02c      	beq.n	80042f2 <HAL_DMA_Init+0x5c6>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a48      	ldr	r2, [pc, #288]	; (80043c0 <HAL_DMA_Init+0x694>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d027      	beq.n	80042f2 <HAL_DMA_Init+0x5c6>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4a47      	ldr	r2, [pc, #284]	; (80043c4 <HAL_DMA_Init+0x698>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d022      	beq.n	80042f2 <HAL_DMA_Init+0x5c6>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4a45      	ldr	r2, [pc, #276]	; (80043c8 <HAL_DMA_Init+0x69c>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d01d      	beq.n	80042f2 <HAL_DMA_Init+0x5c6>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a44      	ldr	r2, [pc, #272]	; (80043cc <HAL_DMA_Init+0x6a0>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d018      	beq.n	80042f2 <HAL_DMA_Init+0x5c6>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a42      	ldr	r2, [pc, #264]	; (80043d0 <HAL_DMA_Init+0x6a4>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d013      	beq.n	80042f2 <HAL_DMA_Init+0x5c6>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4a41      	ldr	r2, [pc, #260]	; (80043d4 <HAL_DMA_Init+0x6a8>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d00e      	beq.n	80042f2 <HAL_DMA_Init+0x5c6>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	4a3f      	ldr	r2, [pc, #252]	; (80043d8 <HAL_DMA_Init+0x6ac>)
 80042da:	4293      	cmp	r3, r2
 80042dc:	d009      	beq.n	80042f2 <HAL_DMA_Init+0x5c6>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a3e      	ldr	r2, [pc, #248]	; (80043dc <HAL_DMA_Init+0x6b0>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d004      	beq.n	80042f2 <HAL_DMA_Init+0x5c6>
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a3c      	ldr	r2, [pc, #240]	; (80043e0 <HAL_DMA_Init+0x6b4>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d101      	bne.n	80042f6 <HAL_DMA_Init+0x5ca>
 80042f2:	2301      	movs	r3, #1
 80042f4:	e000      	b.n	80042f8 <HAL_DMA_Init+0x5cc>
 80042f6:	2300      	movs	r3, #0
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d032      	beq.n	8004362 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80042fc:	6878      	ldr	r0, [r7, #4]
 80042fe:	f001 fcdf 	bl	8005cc0 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	2b80      	cmp	r3, #128	; 0x80
 8004308:	d102      	bne.n	8004310 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2200      	movs	r2, #0
 800430e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	685a      	ldr	r2, [r3, #4]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004318:	b2d2      	uxtb	r2, r2
 800431a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004320:	687a      	ldr	r2, [r7, #4]
 8004322:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004324:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d010      	beq.n	8004350 <HAL_DMA_Init+0x624>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	2b08      	cmp	r3, #8
 8004334:	d80c      	bhi.n	8004350 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	f001 fd5c 	bl	8005df4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004340:	2200      	movs	r2, #0
 8004342:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004348:	687a      	ldr	r2, [r7, #4]
 800434a:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800434c:	605a      	str	r2, [r3, #4]
 800434e:	e008      	b.n	8004362 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2200      	movs	r2, #0
 8004354:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2200      	movs	r2, #0
 800435a:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2200      	movs	r2, #0
 8004360:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2200      	movs	r2, #0
 8004366:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2201      	movs	r2, #1
 800436c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004370:	2300      	movs	r3, #0
}
 8004372:	4618      	mov	r0, r3
 8004374:	3718      	adds	r7, #24
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}
 800437a:	bf00      	nop
 800437c:	a7fdabf8 	.word	0xa7fdabf8
 8004380:	cccccccd 	.word	0xcccccccd
 8004384:	40020010 	.word	0x40020010
 8004388:	40020028 	.word	0x40020028
 800438c:	40020040 	.word	0x40020040
 8004390:	40020058 	.word	0x40020058
 8004394:	40020070 	.word	0x40020070
 8004398:	40020088 	.word	0x40020088
 800439c:	400200a0 	.word	0x400200a0
 80043a0:	400200b8 	.word	0x400200b8
 80043a4:	40020410 	.word	0x40020410
 80043a8:	40020428 	.word	0x40020428
 80043ac:	40020440 	.word	0x40020440
 80043b0:	40020458 	.word	0x40020458
 80043b4:	40020470 	.word	0x40020470
 80043b8:	40020488 	.word	0x40020488
 80043bc:	400204a0 	.word	0x400204a0
 80043c0:	400204b8 	.word	0x400204b8
 80043c4:	58025408 	.word	0x58025408
 80043c8:	5802541c 	.word	0x5802541c
 80043cc:	58025430 	.word	0x58025430
 80043d0:	58025444 	.word	0x58025444
 80043d4:	58025458 	.word	0x58025458
 80043d8:	5802546c 	.word	0x5802546c
 80043dc:	58025480 	.word	0x58025480
 80043e0:	58025494 	.word	0x58025494

080043e4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b086      	sub	sp, #24
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	60f8      	str	r0, [r7, #12]
 80043ec:	60b9      	str	r1, [r7, #8]
 80043ee:	607a      	str	r2, [r7, #4]
 80043f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80043f2:	2300      	movs	r3, #0
 80043f4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d101      	bne.n	8004400 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
 80043fe:	e226      	b.n	800484e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004406:	2b01      	cmp	r3, #1
 8004408:	d101      	bne.n	800440e <HAL_DMA_Start_IT+0x2a>
 800440a:	2302      	movs	r3, #2
 800440c:	e21f      	b.n	800484e <HAL_DMA_Start_IT+0x46a>
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2201      	movs	r2, #1
 8004412:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800441c:	b2db      	uxtb	r3, r3
 800441e:	2b01      	cmp	r3, #1
 8004420:	f040 820a 	bne.w	8004838 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2202      	movs	r2, #2
 8004428:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2200      	movs	r2, #0
 8004430:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a68      	ldr	r2, [pc, #416]	; (80045d8 <HAL_DMA_Start_IT+0x1f4>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d04a      	beq.n	80044d2 <HAL_DMA_Start_IT+0xee>
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a66      	ldr	r2, [pc, #408]	; (80045dc <HAL_DMA_Start_IT+0x1f8>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d045      	beq.n	80044d2 <HAL_DMA_Start_IT+0xee>
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4a65      	ldr	r2, [pc, #404]	; (80045e0 <HAL_DMA_Start_IT+0x1fc>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d040      	beq.n	80044d2 <HAL_DMA_Start_IT+0xee>
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	4a63      	ldr	r2, [pc, #396]	; (80045e4 <HAL_DMA_Start_IT+0x200>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d03b      	beq.n	80044d2 <HAL_DMA_Start_IT+0xee>
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	4a62      	ldr	r2, [pc, #392]	; (80045e8 <HAL_DMA_Start_IT+0x204>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d036      	beq.n	80044d2 <HAL_DMA_Start_IT+0xee>
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a60      	ldr	r2, [pc, #384]	; (80045ec <HAL_DMA_Start_IT+0x208>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d031      	beq.n	80044d2 <HAL_DMA_Start_IT+0xee>
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a5f      	ldr	r2, [pc, #380]	; (80045f0 <HAL_DMA_Start_IT+0x20c>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d02c      	beq.n	80044d2 <HAL_DMA_Start_IT+0xee>
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a5d      	ldr	r2, [pc, #372]	; (80045f4 <HAL_DMA_Start_IT+0x210>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d027      	beq.n	80044d2 <HAL_DMA_Start_IT+0xee>
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a5c      	ldr	r2, [pc, #368]	; (80045f8 <HAL_DMA_Start_IT+0x214>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d022      	beq.n	80044d2 <HAL_DMA_Start_IT+0xee>
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a5a      	ldr	r2, [pc, #360]	; (80045fc <HAL_DMA_Start_IT+0x218>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d01d      	beq.n	80044d2 <HAL_DMA_Start_IT+0xee>
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4a59      	ldr	r2, [pc, #356]	; (8004600 <HAL_DMA_Start_IT+0x21c>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d018      	beq.n	80044d2 <HAL_DMA_Start_IT+0xee>
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4a57      	ldr	r2, [pc, #348]	; (8004604 <HAL_DMA_Start_IT+0x220>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d013      	beq.n	80044d2 <HAL_DMA_Start_IT+0xee>
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a56      	ldr	r2, [pc, #344]	; (8004608 <HAL_DMA_Start_IT+0x224>)
 80044b0:	4293      	cmp	r3, r2
 80044b2:	d00e      	beq.n	80044d2 <HAL_DMA_Start_IT+0xee>
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a54      	ldr	r2, [pc, #336]	; (800460c <HAL_DMA_Start_IT+0x228>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d009      	beq.n	80044d2 <HAL_DMA_Start_IT+0xee>
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	4a53      	ldr	r2, [pc, #332]	; (8004610 <HAL_DMA_Start_IT+0x22c>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d004      	beq.n	80044d2 <HAL_DMA_Start_IT+0xee>
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a51      	ldr	r2, [pc, #324]	; (8004614 <HAL_DMA_Start_IT+0x230>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d108      	bne.n	80044e4 <HAL_DMA_Start_IT+0x100>
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f022 0201 	bic.w	r2, r2, #1
 80044e0:	601a      	str	r2, [r3, #0]
 80044e2:	e007      	b.n	80044f4 <HAL_DMA_Start_IT+0x110>
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f022 0201 	bic.w	r2, r2, #1
 80044f2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	687a      	ldr	r2, [r7, #4]
 80044f8:	68b9      	ldr	r1, [r7, #8]
 80044fa:	68f8      	ldr	r0, [r7, #12]
 80044fc:	f001 f906 	bl	800570c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a34      	ldr	r2, [pc, #208]	; (80045d8 <HAL_DMA_Start_IT+0x1f4>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d04a      	beq.n	80045a0 <HAL_DMA_Start_IT+0x1bc>
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a33      	ldr	r2, [pc, #204]	; (80045dc <HAL_DMA_Start_IT+0x1f8>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d045      	beq.n	80045a0 <HAL_DMA_Start_IT+0x1bc>
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a31      	ldr	r2, [pc, #196]	; (80045e0 <HAL_DMA_Start_IT+0x1fc>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d040      	beq.n	80045a0 <HAL_DMA_Start_IT+0x1bc>
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a30      	ldr	r2, [pc, #192]	; (80045e4 <HAL_DMA_Start_IT+0x200>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d03b      	beq.n	80045a0 <HAL_DMA_Start_IT+0x1bc>
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a2e      	ldr	r2, [pc, #184]	; (80045e8 <HAL_DMA_Start_IT+0x204>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d036      	beq.n	80045a0 <HAL_DMA_Start_IT+0x1bc>
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a2d      	ldr	r2, [pc, #180]	; (80045ec <HAL_DMA_Start_IT+0x208>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d031      	beq.n	80045a0 <HAL_DMA_Start_IT+0x1bc>
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a2b      	ldr	r2, [pc, #172]	; (80045f0 <HAL_DMA_Start_IT+0x20c>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d02c      	beq.n	80045a0 <HAL_DMA_Start_IT+0x1bc>
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a2a      	ldr	r2, [pc, #168]	; (80045f4 <HAL_DMA_Start_IT+0x210>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d027      	beq.n	80045a0 <HAL_DMA_Start_IT+0x1bc>
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a28      	ldr	r2, [pc, #160]	; (80045f8 <HAL_DMA_Start_IT+0x214>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d022      	beq.n	80045a0 <HAL_DMA_Start_IT+0x1bc>
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4a27      	ldr	r2, [pc, #156]	; (80045fc <HAL_DMA_Start_IT+0x218>)
 8004560:	4293      	cmp	r3, r2
 8004562:	d01d      	beq.n	80045a0 <HAL_DMA_Start_IT+0x1bc>
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a25      	ldr	r2, [pc, #148]	; (8004600 <HAL_DMA_Start_IT+0x21c>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d018      	beq.n	80045a0 <HAL_DMA_Start_IT+0x1bc>
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a24      	ldr	r2, [pc, #144]	; (8004604 <HAL_DMA_Start_IT+0x220>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d013      	beq.n	80045a0 <HAL_DMA_Start_IT+0x1bc>
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a22      	ldr	r2, [pc, #136]	; (8004608 <HAL_DMA_Start_IT+0x224>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d00e      	beq.n	80045a0 <HAL_DMA_Start_IT+0x1bc>
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a21      	ldr	r2, [pc, #132]	; (800460c <HAL_DMA_Start_IT+0x228>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d009      	beq.n	80045a0 <HAL_DMA_Start_IT+0x1bc>
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a1f      	ldr	r2, [pc, #124]	; (8004610 <HAL_DMA_Start_IT+0x22c>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d004      	beq.n	80045a0 <HAL_DMA_Start_IT+0x1bc>
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4a1e      	ldr	r2, [pc, #120]	; (8004614 <HAL_DMA_Start_IT+0x230>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d101      	bne.n	80045a4 <HAL_DMA_Start_IT+0x1c0>
 80045a0:	2301      	movs	r3, #1
 80045a2:	e000      	b.n	80045a6 <HAL_DMA_Start_IT+0x1c2>
 80045a4:	2300      	movs	r3, #0
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d036      	beq.n	8004618 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f023 021e 	bic.w	r2, r3, #30
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f042 0216 	orr.w	r2, r2, #22
 80045bc:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d03e      	beq.n	8004644 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	681a      	ldr	r2, [r3, #0]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f042 0208 	orr.w	r2, r2, #8
 80045d4:	601a      	str	r2, [r3, #0]
 80045d6:	e035      	b.n	8004644 <HAL_DMA_Start_IT+0x260>
 80045d8:	40020010 	.word	0x40020010
 80045dc:	40020028 	.word	0x40020028
 80045e0:	40020040 	.word	0x40020040
 80045e4:	40020058 	.word	0x40020058
 80045e8:	40020070 	.word	0x40020070
 80045ec:	40020088 	.word	0x40020088
 80045f0:	400200a0 	.word	0x400200a0
 80045f4:	400200b8 	.word	0x400200b8
 80045f8:	40020410 	.word	0x40020410
 80045fc:	40020428 	.word	0x40020428
 8004600:	40020440 	.word	0x40020440
 8004604:	40020458 	.word	0x40020458
 8004608:	40020470 	.word	0x40020470
 800460c:	40020488 	.word	0x40020488
 8004610:	400204a0 	.word	0x400204a0
 8004614:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f023 020e 	bic.w	r2, r3, #14
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f042 020a 	orr.w	r2, r2, #10
 800462a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004630:	2b00      	cmp	r3, #0
 8004632:	d007      	beq.n	8004644 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	681a      	ldr	r2, [r3, #0]
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f042 0204 	orr.w	r2, r2, #4
 8004642:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4a83      	ldr	r2, [pc, #524]	; (8004858 <HAL_DMA_Start_IT+0x474>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d072      	beq.n	8004734 <HAL_DMA_Start_IT+0x350>
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a82      	ldr	r2, [pc, #520]	; (800485c <HAL_DMA_Start_IT+0x478>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d06d      	beq.n	8004734 <HAL_DMA_Start_IT+0x350>
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a80      	ldr	r2, [pc, #512]	; (8004860 <HAL_DMA_Start_IT+0x47c>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d068      	beq.n	8004734 <HAL_DMA_Start_IT+0x350>
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a7f      	ldr	r2, [pc, #508]	; (8004864 <HAL_DMA_Start_IT+0x480>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d063      	beq.n	8004734 <HAL_DMA_Start_IT+0x350>
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4a7d      	ldr	r2, [pc, #500]	; (8004868 <HAL_DMA_Start_IT+0x484>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d05e      	beq.n	8004734 <HAL_DMA_Start_IT+0x350>
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	4a7c      	ldr	r2, [pc, #496]	; (800486c <HAL_DMA_Start_IT+0x488>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d059      	beq.n	8004734 <HAL_DMA_Start_IT+0x350>
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a7a      	ldr	r2, [pc, #488]	; (8004870 <HAL_DMA_Start_IT+0x48c>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d054      	beq.n	8004734 <HAL_DMA_Start_IT+0x350>
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a79      	ldr	r2, [pc, #484]	; (8004874 <HAL_DMA_Start_IT+0x490>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d04f      	beq.n	8004734 <HAL_DMA_Start_IT+0x350>
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4a77      	ldr	r2, [pc, #476]	; (8004878 <HAL_DMA_Start_IT+0x494>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d04a      	beq.n	8004734 <HAL_DMA_Start_IT+0x350>
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a76      	ldr	r2, [pc, #472]	; (800487c <HAL_DMA_Start_IT+0x498>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d045      	beq.n	8004734 <HAL_DMA_Start_IT+0x350>
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a74      	ldr	r2, [pc, #464]	; (8004880 <HAL_DMA_Start_IT+0x49c>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d040      	beq.n	8004734 <HAL_DMA_Start_IT+0x350>
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a73      	ldr	r2, [pc, #460]	; (8004884 <HAL_DMA_Start_IT+0x4a0>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d03b      	beq.n	8004734 <HAL_DMA_Start_IT+0x350>
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a71      	ldr	r2, [pc, #452]	; (8004888 <HAL_DMA_Start_IT+0x4a4>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d036      	beq.n	8004734 <HAL_DMA_Start_IT+0x350>
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a70      	ldr	r2, [pc, #448]	; (800488c <HAL_DMA_Start_IT+0x4a8>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d031      	beq.n	8004734 <HAL_DMA_Start_IT+0x350>
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a6e      	ldr	r2, [pc, #440]	; (8004890 <HAL_DMA_Start_IT+0x4ac>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d02c      	beq.n	8004734 <HAL_DMA_Start_IT+0x350>
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a6d      	ldr	r2, [pc, #436]	; (8004894 <HAL_DMA_Start_IT+0x4b0>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d027      	beq.n	8004734 <HAL_DMA_Start_IT+0x350>
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a6b      	ldr	r2, [pc, #428]	; (8004898 <HAL_DMA_Start_IT+0x4b4>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d022      	beq.n	8004734 <HAL_DMA_Start_IT+0x350>
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a6a      	ldr	r2, [pc, #424]	; (800489c <HAL_DMA_Start_IT+0x4b8>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d01d      	beq.n	8004734 <HAL_DMA_Start_IT+0x350>
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a68      	ldr	r2, [pc, #416]	; (80048a0 <HAL_DMA_Start_IT+0x4bc>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d018      	beq.n	8004734 <HAL_DMA_Start_IT+0x350>
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4a67      	ldr	r2, [pc, #412]	; (80048a4 <HAL_DMA_Start_IT+0x4c0>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d013      	beq.n	8004734 <HAL_DMA_Start_IT+0x350>
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a65      	ldr	r2, [pc, #404]	; (80048a8 <HAL_DMA_Start_IT+0x4c4>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d00e      	beq.n	8004734 <HAL_DMA_Start_IT+0x350>
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a64      	ldr	r2, [pc, #400]	; (80048ac <HAL_DMA_Start_IT+0x4c8>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d009      	beq.n	8004734 <HAL_DMA_Start_IT+0x350>
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a62      	ldr	r2, [pc, #392]	; (80048b0 <HAL_DMA_Start_IT+0x4cc>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d004      	beq.n	8004734 <HAL_DMA_Start_IT+0x350>
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a61      	ldr	r2, [pc, #388]	; (80048b4 <HAL_DMA_Start_IT+0x4d0>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d101      	bne.n	8004738 <HAL_DMA_Start_IT+0x354>
 8004734:	2301      	movs	r3, #1
 8004736:	e000      	b.n	800473a <HAL_DMA_Start_IT+0x356>
 8004738:	2300      	movs	r3, #0
 800473a:	2b00      	cmp	r3, #0
 800473c:	d01a      	beq.n	8004774 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004748:	2b00      	cmp	r3, #0
 800474a:	d007      	beq.n	800475c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004756:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800475a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004760:	2b00      	cmp	r3, #0
 8004762:	d007      	beq.n	8004774 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800476e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004772:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a37      	ldr	r2, [pc, #220]	; (8004858 <HAL_DMA_Start_IT+0x474>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d04a      	beq.n	8004814 <HAL_DMA_Start_IT+0x430>
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a36      	ldr	r2, [pc, #216]	; (800485c <HAL_DMA_Start_IT+0x478>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d045      	beq.n	8004814 <HAL_DMA_Start_IT+0x430>
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a34      	ldr	r2, [pc, #208]	; (8004860 <HAL_DMA_Start_IT+0x47c>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d040      	beq.n	8004814 <HAL_DMA_Start_IT+0x430>
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a33      	ldr	r2, [pc, #204]	; (8004864 <HAL_DMA_Start_IT+0x480>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d03b      	beq.n	8004814 <HAL_DMA_Start_IT+0x430>
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a31      	ldr	r2, [pc, #196]	; (8004868 <HAL_DMA_Start_IT+0x484>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d036      	beq.n	8004814 <HAL_DMA_Start_IT+0x430>
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a30      	ldr	r2, [pc, #192]	; (800486c <HAL_DMA_Start_IT+0x488>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d031      	beq.n	8004814 <HAL_DMA_Start_IT+0x430>
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a2e      	ldr	r2, [pc, #184]	; (8004870 <HAL_DMA_Start_IT+0x48c>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d02c      	beq.n	8004814 <HAL_DMA_Start_IT+0x430>
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a2d      	ldr	r2, [pc, #180]	; (8004874 <HAL_DMA_Start_IT+0x490>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d027      	beq.n	8004814 <HAL_DMA_Start_IT+0x430>
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a2b      	ldr	r2, [pc, #172]	; (8004878 <HAL_DMA_Start_IT+0x494>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d022      	beq.n	8004814 <HAL_DMA_Start_IT+0x430>
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a2a      	ldr	r2, [pc, #168]	; (800487c <HAL_DMA_Start_IT+0x498>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d01d      	beq.n	8004814 <HAL_DMA_Start_IT+0x430>
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a28      	ldr	r2, [pc, #160]	; (8004880 <HAL_DMA_Start_IT+0x49c>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d018      	beq.n	8004814 <HAL_DMA_Start_IT+0x430>
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a27      	ldr	r2, [pc, #156]	; (8004884 <HAL_DMA_Start_IT+0x4a0>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d013      	beq.n	8004814 <HAL_DMA_Start_IT+0x430>
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a25      	ldr	r2, [pc, #148]	; (8004888 <HAL_DMA_Start_IT+0x4a4>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d00e      	beq.n	8004814 <HAL_DMA_Start_IT+0x430>
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a24      	ldr	r2, [pc, #144]	; (800488c <HAL_DMA_Start_IT+0x4a8>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d009      	beq.n	8004814 <HAL_DMA_Start_IT+0x430>
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a22      	ldr	r2, [pc, #136]	; (8004890 <HAL_DMA_Start_IT+0x4ac>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d004      	beq.n	8004814 <HAL_DMA_Start_IT+0x430>
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a21      	ldr	r2, [pc, #132]	; (8004894 <HAL_DMA_Start_IT+0x4b0>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d108      	bne.n	8004826 <HAL_DMA_Start_IT+0x442>
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	681a      	ldr	r2, [r3, #0]
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f042 0201 	orr.w	r2, r2, #1
 8004822:	601a      	str	r2, [r3, #0]
 8004824:	e012      	b.n	800484c <HAL_DMA_Start_IT+0x468>
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f042 0201 	orr.w	r2, r2, #1
 8004834:	601a      	str	r2, [r3, #0]
 8004836:	e009      	b.n	800484c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800483e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2200      	movs	r2, #0
 8004844:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8004848:	2301      	movs	r3, #1
 800484a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800484c:	7dfb      	ldrb	r3, [r7, #23]
}
 800484e:	4618      	mov	r0, r3
 8004850:	3718      	adds	r7, #24
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}
 8004856:	bf00      	nop
 8004858:	40020010 	.word	0x40020010
 800485c:	40020028 	.word	0x40020028
 8004860:	40020040 	.word	0x40020040
 8004864:	40020058 	.word	0x40020058
 8004868:	40020070 	.word	0x40020070
 800486c:	40020088 	.word	0x40020088
 8004870:	400200a0 	.word	0x400200a0
 8004874:	400200b8 	.word	0x400200b8
 8004878:	40020410 	.word	0x40020410
 800487c:	40020428 	.word	0x40020428
 8004880:	40020440 	.word	0x40020440
 8004884:	40020458 	.word	0x40020458
 8004888:	40020470 	.word	0x40020470
 800488c:	40020488 	.word	0x40020488
 8004890:	400204a0 	.word	0x400204a0
 8004894:	400204b8 	.word	0x400204b8
 8004898:	58025408 	.word	0x58025408
 800489c:	5802541c 	.word	0x5802541c
 80048a0:	58025430 	.word	0x58025430
 80048a4:	58025444 	.word	0x58025444
 80048a8:	58025458 	.word	0x58025458
 80048ac:	5802546c 	.word	0x5802546c
 80048b0:	58025480 	.word	0x58025480
 80048b4:	58025494 	.word	0x58025494

080048b8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b08a      	sub	sp, #40	; 0x28
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80048c0:	2300      	movs	r3, #0
 80048c2:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80048c4:	4b67      	ldr	r3, [pc, #412]	; (8004a64 <HAL_DMA_IRQHandler+0x1ac>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a67      	ldr	r2, [pc, #412]	; (8004a68 <HAL_DMA_IRQHandler+0x1b0>)
 80048ca:	fba2 2303 	umull	r2, r3, r2, r3
 80048ce:	0a9b      	lsrs	r3, r3, #10
 80048d0:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048d6:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048dc:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80048de:	6a3b      	ldr	r3, [r7, #32]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80048e4:	69fb      	ldr	r3, [r7, #28]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a5f      	ldr	r2, [pc, #380]	; (8004a6c <HAL_DMA_IRQHandler+0x1b4>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d04a      	beq.n	800498a <HAL_DMA_IRQHandler+0xd2>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a5d      	ldr	r2, [pc, #372]	; (8004a70 <HAL_DMA_IRQHandler+0x1b8>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d045      	beq.n	800498a <HAL_DMA_IRQHandler+0xd2>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a5c      	ldr	r2, [pc, #368]	; (8004a74 <HAL_DMA_IRQHandler+0x1bc>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d040      	beq.n	800498a <HAL_DMA_IRQHandler+0xd2>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a5a      	ldr	r2, [pc, #360]	; (8004a78 <HAL_DMA_IRQHandler+0x1c0>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d03b      	beq.n	800498a <HAL_DMA_IRQHandler+0xd2>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a59      	ldr	r2, [pc, #356]	; (8004a7c <HAL_DMA_IRQHandler+0x1c4>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d036      	beq.n	800498a <HAL_DMA_IRQHandler+0xd2>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a57      	ldr	r2, [pc, #348]	; (8004a80 <HAL_DMA_IRQHandler+0x1c8>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d031      	beq.n	800498a <HAL_DMA_IRQHandler+0xd2>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a56      	ldr	r2, [pc, #344]	; (8004a84 <HAL_DMA_IRQHandler+0x1cc>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d02c      	beq.n	800498a <HAL_DMA_IRQHandler+0xd2>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a54      	ldr	r2, [pc, #336]	; (8004a88 <HAL_DMA_IRQHandler+0x1d0>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d027      	beq.n	800498a <HAL_DMA_IRQHandler+0xd2>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4a53      	ldr	r2, [pc, #332]	; (8004a8c <HAL_DMA_IRQHandler+0x1d4>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d022      	beq.n	800498a <HAL_DMA_IRQHandler+0xd2>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a51      	ldr	r2, [pc, #324]	; (8004a90 <HAL_DMA_IRQHandler+0x1d8>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d01d      	beq.n	800498a <HAL_DMA_IRQHandler+0xd2>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a50      	ldr	r2, [pc, #320]	; (8004a94 <HAL_DMA_IRQHandler+0x1dc>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d018      	beq.n	800498a <HAL_DMA_IRQHandler+0xd2>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4a4e      	ldr	r2, [pc, #312]	; (8004a98 <HAL_DMA_IRQHandler+0x1e0>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d013      	beq.n	800498a <HAL_DMA_IRQHandler+0xd2>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a4d      	ldr	r2, [pc, #308]	; (8004a9c <HAL_DMA_IRQHandler+0x1e4>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d00e      	beq.n	800498a <HAL_DMA_IRQHandler+0xd2>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a4b      	ldr	r2, [pc, #300]	; (8004aa0 <HAL_DMA_IRQHandler+0x1e8>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d009      	beq.n	800498a <HAL_DMA_IRQHandler+0xd2>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4a4a      	ldr	r2, [pc, #296]	; (8004aa4 <HAL_DMA_IRQHandler+0x1ec>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d004      	beq.n	800498a <HAL_DMA_IRQHandler+0xd2>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a48      	ldr	r2, [pc, #288]	; (8004aa8 <HAL_DMA_IRQHandler+0x1f0>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d101      	bne.n	800498e <HAL_DMA_IRQHandler+0xd6>
 800498a:	2301      	movs	r3, #1
 800498c:	e000      	b.n	8004990 <HAL_DMA_IRQHandler+0xd8>
 800498e:	2300      	movs	r3, #0
 8004990:	2b00      	cmp	r3, #0
 8004992:	f000 842b 	beq.w	80051ec <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800499a:	f003 031f 	and.w	r3, r3, #31
 800499e:	2208      	movs	r2, #8
 80049a0:	409a      	lsls	r2, r3
 80049a2:	69bb      	ldr	r3, [r7, #24]
 80049a4:	4013      	ands	r3, r2
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	f000 80a2 	beq.w	8004af0 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a2e      	ldr	r2, [pc, #184]	; (8004a6c <HAL_DMA_IRQHandler+0x1b4>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d04a      	beq.n	8004a4c <HAL_DMA_IRQHandler+0x194>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a2d      	ldr	r2, [pc, #180]	; (8004a70 <HAL_DMA_IRQHandler+0x1b8>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d045      	beq.n	8004a4c <HAL_DMA_IRQHandler+0x194>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a2b      	ldr	r2, [pc, #172]	; (8004a74 <HAL_DMA_IRQHandler+0x1bc>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d040      	beq.n	8004a4c <HAL_DMA_IRQHandler+0x194>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a2a      	ldr	r2, [pc, #168]	; (8004a78 <HAL_DMA_IRQHandler+0x1c0>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d03b      	beq.n	8004a4c <HAL_DMA_IRQHandler+0x194>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a28      	ldr	r2, [pc, #160]	; (8004a7c <HAL_DMA_IRQHandler+0x1c4>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d036      	beq.n	8004a4c <HAL_DMA_IRQHandler+0x194>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a27      	ldr	r2, [pc, #156]	; (8004a80 <HAL_DMA_IRQHandler+0x1c8>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d031      	beq.n	8004a4c <HAL_DMA_IRQHandler+0x194>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a25      	ldr	r2, [pc, #148]	; (8004a84 <HAL_DMA_IRQHandler+0x1cc>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d02c      	beq.n	8004a4c <HAL_DMA_IRQHandler+0x194>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a24      	ldr	r2, [pc, #144]	; (8004a88 <HAL_DMA_IRQHandler+0x1d0>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d027      	beq.n	8004a4c <HAL_DMA_IRQHandler+0x194>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a22      	ldr	r2, [pc, #136]	; (8004a8c <HAL_DMA_IRQHandler+0x1d4>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d022      	beq.n	8004a4c <HAL_DMA_IRQHandler+0x194>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a21      	ldr	r2, [pc, #132]	; (8004a90 <HAL_DMA_IRQHandler+0x1d8>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d01d      	beq.n	8004a4c <HAL_DMA_IRQHandler+0x194>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a1f      	ldr	r2, [pc, #124]	; (8004a94 <HAL_DMA_IRQHandler+0x1dc>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d018      	beq.n	8004a4c <HAL_DMA_IRQHandler+0x194>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a1e      	ldr	r2, [pc, #120]	; (8004a98 <HAL_DMA_IRQHandler+0x1e0>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d013      	beq.n	8004a4c <HAL_DMA_IRQHandler+0x194>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a1c      	ldr	r2, [pc, #112]	; (8004a9c <HAL_DMA_IRQHandler+0x1e4>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d00e      	beq.n	8004a4c <HAL_DMA_IRQHandler+0x194>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a1b      	ldr	r2, [pc, #108]	; (8004aa0 <HAL_DMA_IRQHandler+0x1e8>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d009      	beq.n	8004a4c <HAL_DMA_IRQHandler+0x194>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a19      	ldr	r2, [pc, #100]	; (8004aa4 <HAL_DMA_IRQHandler+0x1ec>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d004      	beq.n	8004a4c <HAL_DMA_IRQHandler+0x194>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a18      	ldr	r2, [pc, #96]	; (8004aa8 <HAL_DMA_IRQHandler+0x1f0>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d12f      	bne.n	8004aac <HAL_DMA_IRQHandler+0x1f4>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f003 0304 	and.w	r3, r3, #4
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	bf14      	ite	ne
 8004a5a:	2301      	movne	r3, #1
 8004a5c:	2300      	moveq	r3, #0
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	e02e      	b.n	8004ac0 <HAL_DMA_IRQHandler+0x208>
 8004a62:	bf00      	nop
 8004a64:	24000000 	.word	0x24000000
 8004a68:	1b4e81b5 	.word	0x1b4e81b5
 8004a6c:	40020010 	.word	0x40020010
 8004a70:	40020028 	.word	0x40020028
 8004a74:	40020040 	.word	0x40020040
 8004a78:	40020058 	.word	0x40020058
 8004a7c:	40020070 	.word	0x40020070
 8004a80:	40020088 	.word	0x40020088
 8004a84:	400200a0 	.word	0x400200a0
 8004a88:	400200b8 	.word	0x400200b8
 8004a8c:	40020410 	.word	0x40020410
 8004a90:	40020428 	.word	0x40020428
 8004a94:	40020440 	.word	0x40020440
 8004a98:	40020458 	.word	0x40020458
 8004a9c:	40020470 	.word	0x40020470
 8004aa0:	40020488 	.word	0x40020488
 8004aa4:	400204a0 	.word	0x400204a0
 8004aa8:	400204b8 	.word	0x400204b8
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f003 0308 	and.w	r3, r3, #8
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	bf14      	ite	ne
 8004aba:	2301      	movne	r3, #1
 8004abc:	2300      	moveq	r3, #0
 8004abe:	b2db      	uxtb	r3, r3
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d015      	beq.n	8004af0 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	681a      	ldr	r2, [r3, #0]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f022 0204 	bic.w	r2, r2, #4
 8004ad2:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ad8:	f003 031f 	and.w	r3, r3, #31
 8004adc:	2208      	movs	r2, #8
 8004ade:	409a      	lsls	r2, r3
 8004ae0:	6a3b      	ldr	r3, [r7, #32]
 8004ae2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ae8:	f043 0201 	orr.w	r2, r3, #1
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004af4:	f003 031f 	and.w	r3, r3, #31
 8004af8:	69ba      	ldr	r2, [r7, #24]
 8004afa:	fa22 f303 	lsr.w	r3, r2, r3
 8004afe:	f003 0301 	and.w	r3, r3, #1
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d06e      	beq.n	8004be4 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a69      	ldr	r2, [pc, #420]	; (8004cb0 <HAL_DMA_IRQHandler+0x3f8>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d04a      	beq.n	8004ba6 <HAL_DMA_IRQHandler+0x2ee>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a67      	ldr	r2, [pc, #412]	; (8004cb4 <HAL_DMA_IRQHandler+0x3fc>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d045      	beq.n	8004ba6 <HAL_DMA_IRQHandler+0x2ee>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a66      	ldr	r2, [pc, #408]	; (8004cb8 <HAL_DMA_IRQHandler+0x400>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d040      	beq.n	8004ba6 <HAL_DMA_IRQHandler+0x2ee>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4a64      	ldr	r2, [pc, #400]	; (8004cbc <HAL_DMA_IRQHandler+0x404>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d03b      	beq.n	8004ba6 <HAL_DMA_IRQHandler+0x2ee>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4a63      	ldr	r2, [pc, #396]	; (8004cc0 <HAL_DMA_IRQHandler+0x408>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d036      	beq.n	8004ba6 <HAL_DMA_IRQHandler+0x2ee>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a61      	ldr	r2, [pc, #388]	; (8004cc4 <HAL_DMA_IRQHandler+0x40c>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d031      	beq.n	8004ba6 <HAL_DMA_IRQHandler+0x2ee>
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4a60      	ldr	r2, [pc, #384]	; (8004cc8 <HAL_DMA_IRQHandler+0x410>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d02c      	beq.n	8004ba6 <HAL_DMA_IRQHandler+0x2ee>
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4a5e      	ldr	r2, [pc, #376]	; (8004ccc <HAL_DMA_IRQHandler+0x414>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d027      	beq.n	8004ba6 <HAL_DMA_IRQHandler+0x2ee>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	4a5d      	ldr	r2, [pc, #372]	; (8004cd0 <HAL_DMA_IRQHandler+0x418>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d022      	beq.n	8004ba6 <HAL_DMA_IRQHandler+0x2ee>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a5b      	ldr	r2, [pc, #364]	; (8004cd4 <HAL_DMA_IRQHandler+0x41c>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d01d      	beq.n	8004ba6 <HAL_DMA_IRQHandler+0x2ee>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4a5a      	ldr	r2, [pc, #360]	; (8004cd8 <HAL_DMA_IRQHandler+0x420>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d018      	beq.n	8004ba6 <HAL_DMA_IRQHandler+0x2ee>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a58      	ldr	r2, [pc, #352]	; (8004cdc <HAL_DMA_IRQHandler+0x424>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d013      	beq.n	8004ba6 <HAL_DMA_IRQHandler+0x2ee>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a57      	ldr	r2, [pc, #348]	; (8004ce0 <HAL_DMA_IRQHandler+0x428>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d00e      	beq.n	8004ba6 <HAL_DMA_IRQHandler+0x2ee>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a55      	ldr	r2, [pc, #340]	; (8004ce4 <HAL_DMA_IRQHandler+0x42c>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d009      	beq.n	8004ba6 <HAL_DMA_IRQHandler+0x2ee>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a54      	ldr	r2, [pc, #336]	; (8004ce8 <HAL_DMA_IRQHandler+0x430>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d004      	beq.n	8004ba6 <HAL_DMA_IRQHandler+0x2ee>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a52      	ldr	r2, [pc, #328]	; (8004cec <HAL_DMA_IRQHandler+0x434>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d10a      	bne.n	8004bbc <HAL_DMA_IRQHandler+0x304>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	695b      	ldr	r3, [r3, #20]
 8004bac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	bf14      	ite	ne
 8004bb4:	2301      	movne	r3, #1
 8004bb6:	2300      	moveq	r3, #0
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	e003      	b.n	8004bc4 <HAL_DMA_IRQHandler+0x30c>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d00d      	beq.n	8004be4 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bcc:	f003 031f 	and.w	r3, r3, #31
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	409a      	lsls	r2, r3
 8004bd4:	6a3b      	ldr	r3, [r7, #32]
 8004bd6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bdc:	f043 0202 	orr.w	r2, r3, #2
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004be8:	f003 031f 	and.w	r3, r3, #31
 8004bec:	2204      	movs	r2, #4
 8004bee:	409a      	lsls	r2, r3
 8004bf0:	69bb      	ldr	r3, [r7, #24]
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	f000 808f 	beq.w	8004d18 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a2c      	ldr	r2, [pc, #176]	; (8004cb0 <HAL_DMA_IRQHandler+0x3f8>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d04a      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x3e2>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a2a      	ldr	r2, [pc, #168]	; (8004cb4 <HAL_DMA_IRQHandler+0x3fc>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d045      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x3e2>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a29      	ldr	r2, [pc, #164]	; (8004cb8 <HAL_DMA_IRQHandler+0x400>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d040      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x3e2>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a27      	ldr	r2, [pc, #156]	; (8004cbc <HAL_DMA_IRQHandler+0x404>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d03b      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x3e2>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a26      	ldr	r2, [pc, #152]	; (8004cc0 <HAL_DMA_IRQHandler+0x408>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d036      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x3e2>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	4a24      	ldr	r2, [pc, #144]	; (8004cc4 <HAL_DMA_IRQHandler+0x40c>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d031      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x3e2>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a23      	ldr	r2, [pc, #140]	; (8004cc8 <HAL_DMA_IRQHandler+0x410>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d02c      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x3e2>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a21      	ldr	r2, [pc, #132]	; (8004ccc <HAL_DMA_IRQHandler+0x414>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d027      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x3e2>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a20      	ldr	r2, [pc, #128]	; (8004cd0 <HAL_DMA_IRQHandler+0x418>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d022      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x3e2>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a1e      	ldr	r2, [pc, #120]	; (8004cd4 <HAL_DMA_IRQHandler+0x41c>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d01d      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x3e2>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a1d      	ldr	r2, [pc, #116]	; (8004cd8 <HAL_DMA_IRQHandler+0x420>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d018      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x3e2>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a1b      	ldr	r2, [pc, #108]	; (8004cdc <HAL_DMA_IRQHandler+0x424>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d013      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x3e2>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a1a      	ldr	r2, [pc, #104]	; (8004ce0 <HAL_DMA_IRQHandler+0x428>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d00e      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x3e2>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a18      	ldr	r2, [pc, #96]	; (8004ce4 <HAL_DMA_IRQHandler+0x42c>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d009      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x3e2>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a17      	ldr	r2, [pc, #92]	; (8004ce8 <HAL_DMA_IRQHandler+0x430>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d004      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x3e2>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a15      	ldr	r2, [pc, #84]	; (8004cec <HAL_DMA_IRQHandler+0x434>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d12a      	bne.n	8004cf0 <HAL_DMA_IRQHandler+0x438>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f003 0302 	and.w	r3, r3, #2
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	bf14      	ite	ne
 8004ca8:	2301      	movne	r3, #1
 8004caa:	2300      	moveq	r3, #0
 8004cac:	b2db      	uxtb	r3, r3
 8004cae:	e023      	b.n	8004cf8 <HAL_DMA_IRQHandler+0x440>
 8004cb0:	40020010 	.word	0x40020010
 8004cb4:	40020028 	.word	0x40020028
 8004cb8:	40020040 	.word	0x40020040
 8004cbc:	40020058 	.word	0x40020058
 8004cc0:	40020070 	.word	0x40020070
 8004cc4:	40020088 	.word	0x40020088
 8004cc8:	400200a0 	.word	0x400200a0
 8004ccc:	400200b8 	.word	0x400200b8
 8004cd0:	40020410 	.word	0x40020410
 8004cd4:	40020428 	.word	0x40020428
 8004cd8:	40020440 	.word	0x40020440
 8004cdc:	40020458 	.word	0x40020458
 8004ce0:	40020470 	.word	0x40020470
 8004ce4:	40020488 	.word	0x40020488
 8004ce8:	400204a0 	.word	0x400204a0
 8004cec:	400204b8 	.word	0x400204b8
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d00d      	beq.n	8004d18 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d00:	f003 031f 	and.w	r3, r3, #31
 8004d04:	2204      	movs	r2, #4
 8004d06:	409a      	lsls	r2, r3
 8004d08:	6a3b      	ldr	r3, [r7, #32]
 8004d0a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d10:	f043 0204 	orr.w	r2, r3, #4
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d1c:	f003 031f 	and.w	r3, r3, #31
 8004d20:	2210      	movs	r2, #16
 8004d22:	409a      	lsls	r2, r3
 8004d24:	69bb      	ldr	r3, [r7, #24]
 8004d26:	4013      	ands	r3, r2
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	f000 80a6 	beq.w	8004e7a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a85      	ldr	r2, [pc, #532]	; (8004f48 <HAL_DMA_IRQHandler+0x690>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d04a      	beq.n	8004dce <HAL_DMA_IRQHandler+0x516>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a83      	ldr	r2, [pc, #524]	; (8004f4c <HAL_DMA_IRQHandler+0x694>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d045      	beq.n	8004dce <HAL_DMA_IRQHandler+0x516>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a82      	ldr	r2, [pc, #520]	; (8004f50 <HAL_DMA_IRQHandler+0x698>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d040      	beq.n	8004dce <HAL_DMA_IRQHandler+0x516>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a80      	ldr	r2, [pc, #512]	; (8004f54 <HAL_DMA_IRQHandler+0x69c>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d03b      	beq.n	8004dce <HAL_DMA_IRQHandler+0x516>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a7f      	ldr	r2, [pc, #508]	; (8004f58 <HAL_DMA_IRQHandler+0x6a0>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d036      	beq.n	8004dce <HAL_DMA_IRQHandler+0x516>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a7d      	ldr	r2, [pc, #500]	; (8004f5c <HAL_DMA_IRQHandler+0x6a4>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d031      	beq.n	8004dce <HAL_DMA_IRQHandler+0x516>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a7c      	ldr	r2, [pc, #496]	; (8004f60 <HAL_DMA_IRQHandler+0x6a8>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d02c      	beq.n	8004dce <HAL_DMA_IRQHandler+0x516>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a7a      	ldr	r2, [pc, #488]	; (8004f64 <HAL_DMA_IRQHandler+0x6ac>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d027      	beq.n	8004dce <HAL_DMA_IRQHandler+0x516>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a79      	ldr	r2, [pc, #484]	; (8004f68 <HAL_DMA_IRQHandler+0x6b0>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d022      	beq.n	8004dce <HAL_DMA_IRQHandler+0x516>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a77      	ldr	r2, [pc, #476]	; (8004f6c <HAL_DMA_IRQHandler+0x6b4>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d01d      	beq.n	8004dce <HAL_DMA_IRQHandler+0x516>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a76      	ldr	r2, [pc, #472]	; (8004f70 <HAL_DMA_IRQHandler+0x6b8>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d018      	beq.n	8004dce <HAL_DMA_IRQHandler+0x516>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a74      	ldr	r2, [pc, #464]	; (8004f74 <HAL_DMA_IRQHandler+0x6bc>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d013      	beq.n	8004dce <HAL_DMA_IRQHandler+0x516>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a73      	ldr	r2, [pc, #460]	; (8004f78 <HAL_DMA_IRQHandler+0x6c0>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d00e      	beq.n	8004dce <HAL_DMA_IRQHandler+0x516>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a71      	ldr	r2, [pc, #452]	; (8004f7c <HAL_DMA_IRQHandler+0x6c4>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d009      	beq.n	8004dce <HAL_DMA_IRQHandler+0x516>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a70      	ldr	r2, [pc, #448]	; (8004f80 <HAL_DMA_IRQHandler+0x6c8>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d004      	beq.n	8004dce <HAL_DMA_IRQHandler+0x516>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	4a6e      	ldr	r2, [pc, #440]	; (8004f84 <HAL_DMA_IRQHandler+0x6cc>)
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d10a      	bne.n	8004de4 <HAL_DMA_IRQHandler+0x52c>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f003 0308 	and.w	r3, r3, #8
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	bf14      	ite	ne
 8004ddc:	2301      	movne	r3, #1
 8004dde:	2300      	moveq	r3, #0
 8004de0:	b2db      	uxtb	r3, r3
 8004de2:	e009      	b.n	8004df8 <HAL_DMA_IRQHandler+0x540>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f003 0304 	and.w	r3, r3, #4
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	bf14      	ite	ne
 8004df2:	2301      	movne	r3, #1
 8004df4:	2300      	moveq	r3, #0
 8004df6:	b2db      	uxtb	r3, r3
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d03e      	beq.n	8004e7a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e00:	f003 031f 	and.w	r3, r3, #31
 8004e04:	2210      	movs	r2, #16
 8004e06:	409a      	lsls	r2, r3
 8004e08:	6a3b      	ldr	r3, [r7, #32]
 8004e0a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d018      	beq.n	8004e4c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d108      	bne.n	8004e3a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d024      	beq.n	8004e7a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	4798      	blx	r3
 8004e38:	e01f      	b.n	8004e7a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d01b      	beq.n	8004e7a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	4798      	blx	r3
 8004e4a:	e016      	b.n	8004e7a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d107      	bne.n	8004e6a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	681a      	ldr	r2, [r3, #0]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f022 0208 	bic.w	r2, r2, #8
 8004e68:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d003      	beq.n	8004e7a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e76:	6878      	ldr	r0, [r7, #4]
 8004e78:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e7e:	f003 031f 	and.w	r3, r3, #31
 8004e82:	2220      	movs	r2, #32
 8004e84:	409a      	lsls	r2, r3
 8004e86:	69bb      	ldr	r3, [r7, #24]
 8004e88:	4013      	ands	r3, r2
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	f000 8110 	beq.w	80050b0 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a2c      	ldr	r2, [pc, #176]	; (8004f48 <HAL_DMA_IRQHandler+0x690>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d04a      	beq.n	8004f30 <HAL_DMA_IRQHandler+0x678>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a2b      	ldr	r2, [pc, #172]	; (8004f4c <HAL_DMA_IRQHandler+0x694>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d045      	beq.n	8004f30 <HAL_DMA_IRQHandler+0x678>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a29      	ldr	r2, [pc, #164]	; (8004f50 <HAL_DMA_IRQHandler+0x698>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d040      	beq.n	8004f30 <HAL_DMA_IRQHandler+0x678>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a28      	ldr	r2, [pc, #160]	; (8004f54 <HAL_DMA_IRQHandler+0x69c>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d03b      	beq.n	8004f30 <HAL_DMA_IRQHandler+0x678>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a26      	ldr	r2, [pc, #152]	; (8004f58 <HAL_DMA_IRQHandler+0x6a0>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d036      	beq.n	8004f30 <HAL_DMA_IRQHandler+0x678>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a25      	ldr	r2, [pc, #148]	; (8004f5c <HAL_DMA_IRQHandler+0x6a4>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d031      	beq.n	8004f30 <HAL_DMA_IRQHandler+0x678>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a23      	ldr	r2, [pc, #140]	; (8004f60 <HAL_DMA_IRQHandler+0x6a8>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d02c      	beq.n	8004f30 <HAL_DMA_IRQHandler+0x678>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a22      	ldr	r2, [pc, #136]	; (8004f64 <HAL_DMA_IRQHandler+0x6ac>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d027      	beq.n	8004f30 <HAL_DMA_IRQHandler+0x678>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a20      	ldr	r2, [pc, #128]	; (8004f68 <HAL_DMA_IRQHandler+0x6b0>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d022      	beq.n	8004f30 <HAL_DMA_IRQHandler+0x678>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a1f      	ldr	r2, [pc, #124]	; (8004f6c <HAL_DMA_IRQHandler+0x6b4>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d01d      	beq.n	8004f30 <HAL_DMA_IRQHandler+0x678>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a1d      	ldr	r2, [pc, #116]	; (8004f70 <HAL_DMA_IRQHandler+0x6b8>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d018      	beq.n	8004f30 <HAL_DMA_IRQHandler+0x678>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a1c      	ldr	r2, [pc, #112]	; (8004f74 <HAL_DMA_IRQHandler+0x6bc>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d013      	beq.n	8004f30 <HAL_DMA_IRQHandler+0x678>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a1a      	ldr	r2, [pc, #104]	; (8004f78 <HAL_DMA_IRQHandler+0x6c0>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d00e      	beq.n	8004f30 <HAL_DMA_IRQHandler+0x678>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a19      	ldr	r2, [pc, #100]	; (8004f7c <HAL_DMA_IRQHandler+0x6c4>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d009      	beq.n	8004f30 <HAL_DMA_IRQHandler+0x678>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a17      	ldr	r2, [pc, #92]	; (8004f80 <HAL_DMA_IRQHandler+0x6c8>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d004      	beq.n	8004f30 <HAL_DMA_IRQHandler+0x678>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a16      	ldr	r2, [pc, #88]	; (8004f84 <HAL_DMA_IRQHandler+0x6cc>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d12b      	bne.n	8004f88 <HAL_DMA_IRQHandler+0x6d0>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f003 0310 	and.w	r3, r3, #16
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	bf14      	ite	ne
 8004f3e:	2301      	movne	r3, #1
 8004f40:	2300      	moveq	r3, #0
 8004f42:	b2db      	uxtb	r3, r3
 8004f44:	e02a      	b.n	8004f9c <HAL_DMA_IRQHandler+0x6e4>
 8004f46:	bf00      	nop
 8004f48:	40020010 	.word	0x40020010
 8004f4c:	40020028 	.word	0x40020028
 8004f50:	40020040 	.word	0x40020040
 8004f54:	40020058 	.word	0x40020058
 8004f58:	40020070 	.word	0x40020070
 8004f5c:	40020088 	.word	0x40020088
 8004f60:	400200a0 	.word	0x400200a0
 8004f64:	400200b8 	.word	0x400200b8
 8004f68:	40020410 	.word	0x40020410
 8004f6c:	40020428 	.word	0x40020428
 8004f70:	40020440 	.word	0x40020440
 8004f74:	40020458 	.word	0x40020458
 8004f78:	40020470 	.word	0x40020470
 8004f7c:	40020488 	.word	0x40020488
 8004f80:	400204a0 	.word	0x400204a0
 8004f84:	400204b8 	.word	0x400204b8
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f003 0302 	and.w	r3, r3, #2
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	bf14      	ite	ne
 8004f96:	2301      	movne	r3, #1
 8004f98:	2300      	moveq	r3, #0
 8004f9a:	b2db      	uxtb	r3, r3
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	f000 8087 	beq.w	80050b0 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fa6:	f003 031f 	and.w	r3, r3, #31
 8004faa:	2220      	movs	r2, #32
 8004fac:	409a      	lsls	r2, r3
 8004fae:	6a3b      	ldr	r3, [r7, #32]
 8004fb0:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004fb8:	b2db      	uxtb	r3, r3
 8004fba:	2b04      	cmp	r3, #4
 8004fbc:	d139      	bne.n	8005032 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	681a      	ldr	r2, [r3, #0]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f022 0216 	bic.w	r2, r2, #22
 8004fcc:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	695a      	ldr	r2, [r3, #20]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004fdc:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d103      	bne.n	8004fee <HAL_DMA_IRQHandler+0x736>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d007      	beq.n	8004ffe <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	681a      	ldr	r2, [r3, #0]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f022 0208 	bic.w	r2, r2, #8
 8004ffc:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005002:	f003 031f 	and.w	r3, r3, #31
 8005006:	223f      	movs	r2, #63	; 0x3f
 8005008:	409a      	lsls	r2, r3
 800500a:	6a3b      	ldr	r3, [r7, #32]
 800500c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2201      	movs	r2, #1
 8005012:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2200      	movs	r2, #0
 800501a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005022:	2b00      	cmp	r3, #0
 8005024:	f000 834a 	beq.w	80056bc <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800502c:	6878      	ldr	r0, [r7, #4]
 800502e:	4798      	blx	r3
          }
          return;
 8005030:	e344      	b.n	80056bc <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800503c:	2b00      	cmp	r3, #0
 800503e:	d018      	beq.n	8005072 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800504a:	2b00      	cmp	r3, #0
 800504c:	d108      	bne.n	8005060 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005052:	2b00      	cmp	r3, #0
 8005054:	d02c      	beq.n	80050b0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800505a:	6878      	ldr	r0, [r7, #4]
 800505c:	4798      	blx	r3
 800505e:	e027      	b.n	80050b0 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005064:	2b00      	cmp	r3, #0
 8005066:	d023      	beq.n	80050b0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800506c:	6878      	ldr	r0, [r7, #4]
 800506e:	4798      	blx	r3
 8005070:	e01e      	b.n	80050b0 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800507c:	2b00      	cmp	r3, #0
 800507e:	d10f      	bne.n	80050a0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f022 0210 	bic.w	r2, r2, #16
 800508e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2201      	movs	r2, #1
 8005094:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2200      	movs	r2, #0
 800509c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d003      	beq.n	80050b0 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050ac:	6878      	ldr	r0, [r7, #4]
 80050ae:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	f000 8306 	beq.w	80056c6 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050be:	f003 0301 	and.w	r3, r3, #1
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	f000 8088 	beq.w	80051d8 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2204      	movs	r2, #4
 80050cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4a7a      	ldr	r2, [pc, #488]	; (80052c0 <HAL_DMA_IRQHandler+0xa08>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d04a      	beq.n	8005170 <HAL_DMA_IRQHandler+0x8b8>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a79      	ldr	r2, [pc, #484]	; (80052c4 <HAL_DMA_IRQHandler+0xa0c>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d045      	beq.n	8005170 <HAL_DMA_IRQHandler+0x8b8>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a77      	ldr	r2, [pc, #476]	; (80052c8 <HAL_DMA_IRQHandler+0xa10>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d040      	beq.n	8005170 <HAL_DMA_IRQHandler+0x8b8>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	4a76      	ldr	r2, [pc, #472]	; (80052cc <HAL_DMA_IRQHandler+0xa14>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d03b      	beq.n	8005170 <HAL_DMA_IRQHandler+0x8b8>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4a74      	ldr	r2, [pc, #464]	; (80052d0 <HAL_DMA_IRQHandler+0xa18>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d036      	beq.n	8005170 <HAL_DMA_IRQHandler+0x8b8>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4a73      	ldr	r2, [pc, #460]	; (80052d4 <HAL_DMA_IRQHandler+0xa1c>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d031      	beq.n	8005170 <HAL_DMA_IRQHandler+0x8b8>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	4a71      	ldr	r2, [pc, #452]	; (80052d8 <HAL_DMA_IRQHandler+0xa20>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d02c      	beq.n	8005170 <HAL_DMA_IRQHandler+0x8b8>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a70      	ldr	r2, [pc, #448]	; (80052dc <HAL_DMA_IRQHandler+0xa24>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d027      	beq.n	8005170 <HAL_DMA_IRQHandler+0x8b8>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	4a6e      	ldr	r2, [pc, #440]	; (80052e0 <HAL_DMA_IRQHandler+0xa28>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d022      	beq.n	8005170 <HAL_DMA_IRQHandler+0x8b8>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a6d      	ldr	r2, [pc, #436]	; (80052e4 <HAL_DMA_IRQHandler+0xa2c>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d01d      	beq.n	8005170 <HAL_DMA_IRQHandler+0x8b8>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a6b      	ldr	r2, [pc, #428]	; (80052e8 <HAL_DMA_IRQHandler+0xa30>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d018      	beq.n	8005170 <HAL_DMA_IRQHandler+0x8b8>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a6a      	ldr	r2, [pc, #424]	; (80052ec <HAL_DMA_IRQHandler+0xa34>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d013      	beq.n	8005170 <HAL_DMA_IRQHandler+0x8b8>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a68      	ldr	r2, [pc, #416]	; (80052f0 <HAL_DMA_IRQHandler+0xa38>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d00e      	beq.n	8005170 <HAL_DMA_IRQHandler+0x8b8>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4a67      	ldr	r2, [pc, #412]	; (80052f4 <HAL_DMA_IRQHandler+0xa3c>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d009      	beq.n	8005170 <HAL_DMA_IRQHandler+0x8b8>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a65      	ldr	r2, [pc, #404]	; (80052f8 <HAL_DMA_IRQHandler+0xa40>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d004      	beq.n	8005170 <HAL_DMA_IRQHandler+0x8b8>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a64      	ldr	r2, [pc, #400]	; (80052fc <HAL_DMA_IRQHandler+0xa44>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d108      	bne.n	8005182 <HAL_DMA_IRQHandler+0x8ca>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	681a      	ldr	r2, [r3, #0]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f022 0201 	bic.w	r2, r2, #1
 800517e:	601a      	str	r2, [r3, #0]
 8005180:	e007      	b.n	8005192 <HAL_DMA_IRQHandler+0x8da>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	681a      	ldr	r2, [r3, #0]
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f022 0201 	bic.w	r2, r2, #1
 8005190:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	3301      	adds	r3, #1
 8005196:	60fb      	str	r3, [r7, #12]
 8005198:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800519a:	429a      	cmp	r2, r3
 800519c:	d307      	bcc.n	80051ae <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f003 0301 	and.w	r3, r3, #1
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d1f2      	bne.n	8005192 <HAL_DMA_IRQHandler+0x8da>
 80051ac:	e000      	b.n	80051b0 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80051ae:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f003 0301 	and.w	r3, r3, #1
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d004      	beq.n	80051c8 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2203      	movs	r2, #3
 80051c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80051c6:	e003      	b.n	80051d0 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2200      	movs	r2, #0
 80051d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051dc:	2b00      	cmp	r3, #0
 80051de:	f000 8272 	beq.w	80056c6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	4798      	blx	r3
 80051ea:	e26c      	b.n	80056c6 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a43      	ldr	r2, [pc, #268]	; (8005300 <HAL_DMA_IRQHandler+0xa48>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d022      	beq.n	800523c <HAL_DMA_IRQHandler+0x984>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a42      	ldr	r2, [pc, #264]	; (8005304 <HAL_DMA_IRQHandler+0xa4c>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d01d      	beq.n	800523c <HAL_DMA_IRQHandler+0x984>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a40      	ldr	r2, [pc, #256]	; (8005308 <HAL_DMA_IRQHandler+0xa50>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d018      	beq.n	800523c <HAL_DMA_IRQHandler+0x984>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a3f      	ldr	r2, [pc, #252]	; (800530c <HAL_DMA_IRQHandler+0xa54>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d013      	beq.n	800523c <HAL_DMA_IRQHandler+0x984>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a3d      	ldr	r2, [pc, #244]	; (8005310 <HAL_DMA_IRQHandler+0xa58>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d00e      	beq.n	800523c <HAL_DMA_IRQHandler+0x984>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a3c      	ldr	r2, [pc, #240]	; (8005314 <HAL_DMA_IRQHandler+0xa5c>)
 8005224:	4293      	cmp	r3, r2
 8005226:	d009      	beq.n	800523c <HAL_DMA_IRQHandler+0x984>
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a3a      	ldr	r2, [pc, #232]	; (8005318 <HAL_DMA_IRQHandler+0xa60>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d004      	beq.n	800523c <HAL_DMA_IRQHandler+0x984>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4a39      	ldr	r2, [pc, #228]	; (800531c <HAL_DMA_IRQHandler+0xa64>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d101      	bne.n	8005240 <HAL_DMA_IRQHandler+0x988>
 800523c:	2301      	movs	r3, #1
 800523e:	e000      	b.n	8005242 <HAL_DMA_IRQHandler+0x98a>
 8005240:	2300      	movs	r3, #0
 8005242:	2b00      	cmp	r3, #0
 8005244:	f000 823f 	beq.w	80056c6 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005254:	f003 031f 	and.w	r3, r3, #31
 8005258:	2204      	movs	r2, #4
 800525a:	409a      	lsls	r2, r3
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	4013      	ands	r3, r2
 8005260:	2b00      	cmp	r3, #0
 8005262:	f000 80cd 	beq.w	8005400 <HAL_DMA_IRQHandler+0xb48>
 8005266:	693b      	ldr	r3, [r7, #16]
 8005268:	f003 0304 	and.w	r3, r3, #4
 800526c:	2b00      	cmp	r3, #0
 800526e:	f000 80c7 	beq.w	8005400 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005276:	f003 031f 	and.w	r3, r3, #31
 800527a:	2204      	movs	r2, #4
 800527c:	409a      	lsls	r2, r3
 800527e:	69fb      	ldr	r3, [r7, #28]
 8005280:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005288:	2b00      	cmp	r3, #0
 800528a:	d049      	beq.n	8005320 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005292:	2b00      	cmp	r3, #0
 8005294:	d109      	bne.n	80052aa <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800529a:	2b00      	cmp	r3, #0
 800529c:	f000 8210 	beq.w	80056c0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052a4:	6878      	ldr	r0, [r7, #4]
 80052a6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80052a8:	e20a      	b.n	80056c0 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	f000 8206 	beq.w	80056c0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052b8:	6878      	ldr	r0, [r7, #4]
 80052ba:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80052bc:	e200      	b.n	80056c0 <HAL_DMA_IRQHandler+0xe08>
 80052be:	bf00      	nop
 80052c0:	40020010 	.word	0x40020010
 80052c4:	40020028 	.word	0x40020028
 80052c8:	40020040 	.word	0x40020040
 80052cc:	40020058 	.word	0x40020058
 80052d0:	40020070 	.word	0x40020070
 80052d4:	40020088 	.word	0x40020088
 80052d8:	400200a0 	.word	0x400200a0
 80052dc:	400200b8 	.word	0x400200b8
 80052e0:	40020410 	.word	0x40020410
 80052e4:	40020428 	.word	0x40020428
 80052e8:	40020440 	.word	0x40020440
 80052ec:	40020458 	.word	0x40020458
 80052f0:	40020470 	.word	0x40020470
 80052f4:	40020488 	.word	0x40020488
 80052f8:	400204a0 	.word	0x400204a0
 80052fc:	400204b8 	.word	0x400204b8
 8005300:	58025408 	.word	0x58025408
 8005304:	5802541c 	.word	0x5802541c
 8005308:	58025430 	.word	0x58025430
 800530c:	58025444 	.word	0x58025444
 8005310:	58025458 	.word	0x58025458
 8005314:	5802546c 	.word	0x5802546c
 8005318:	58025480 	.word	0x58025480
 800531c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005320:	693b      	ldr	r3, [r7, #16]
 8005322:	f003 0320 	and.w	r3, r3, #32
 8005326:	2b00      	cmp	r3, #0
 8005328:	d160      	bne.n	80053ec <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	4a7f      	ldr	r2, [pc, #508]	; (800552c <HAL_DMA_IRQHandler+0xc74>)
 8005330:	4293      	cmp	r3, r2
 8005332:	d04a      	beq.n	80053ca <HAL_DMA_IRQHandler+0xb12>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a7d      	ldr	r2, [pc, #500]	; (8005530 <HAL_DMA_IRQHandler+0xc78>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d045      	beq.n	80053ca <HAL_DMA_IRQHandler+0xb12>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4a7c      	ldr	r2, [pc, #496]	; (8005534 <HAL_DMA_IRQHandler+0xc7c>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d040      	beq.n	80053ca <HAL_DMA_IRQHandler+0xb12>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a7a      	ldr	r2, [pc, #488]	; (8005538 <HAL_DMA_IRQHandler+0xc80>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d03b      	beq.n	80053ca <HAL_DMA_IRQHandler+0xb12>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	4a79      	ldr	r2, [pc, #484]	; (800553c <HAL_DMA_IRQHandler+0xc84>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d036      	beq.n	80053ca <HAL_DMA_IRQHandler+0xb12>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a77      	ldr	r2, [pc, #476]	; (8005540 <HAL_DMA_IRQHandler+0xc88>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d031      	beq.n	80053ca <HAL_DMA_IRQHandler+0xb12>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a76      	ldr	r2, [pc, #472]	; (8005544 <HAL_DMA_IRQHandler+0xc8c>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d02c      	beq.n	80053ca <HAL_DMA_IRQHandler+0xb12>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a74      	ldr	r2, [pc, #464]	; (8005548 <HAL_DMA_IRQHandler+0xc90>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d027      	beq.n	80053ca <HAL_DMA_IRQHandler+0xb12>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4a73      	ldr	r2, [pc, #460]	; (800554c <HAL_DMA_IRQHandler+0xc94>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d022      	beq.n	80053ca <HAL_DMA_IRQHandler+0xb12>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	4a71      	ldr	r2, [pc, #452]	; (8005550 <HAL_DMA_IRQHandler+0xc98>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d01d      	beq.n	80053ca <HAL_DMA_IRQHandler+0xb12>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4a70      	ldr	r2, [pc, #448]	; (8005554 <HAL_DMA_IRQHandler+0xc9c>)
 8005394:	4293      	cmp	r3, r2
 8005396:	d018      	beq.n	80053ca <HAL_DMA_IRQHandler+0xb12>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4a6e      	ldr	r2, [pc, #440]	; (8005558 <HAL_DMA_IRQHandler+0xca0>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d013      	beq.n	80053ca <HAL_DMA_IRQHandler+0xb12>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	4a6d      	ldr	r2, [pc, #436]	; (800555c <HAL_DMA_IRQHandler+0xca4>)
 80053a8:	4293      	cmp	r3, r2
 80053aa:	d00e      	beq.n	80053ca <HAL_DMA_IRQHandler+0xb12>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	4a6b      	ldr	r2, [pc, #428]	; (8005560 <HAL_DMA_IRQHandler+0xca8>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d009      	beq.n	80053ca <HAL_DMA_IRQHandler+0xb12>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	4a6a      	ldr	r2, [pc, #424]	; (8005564 <HAL_DMA_IRQHandler+0xcac>)
 80053bc:	4293      	cmp	r3, r2
 80053be:	d004      	beq.n	80053ca <HAL_DMA_IRQHandler+0xb12>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4a68      	ldr	r2, [pc, #416]	; (8005568 <HAL_DMA_IRQHandler+0xcb0>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d108      	bne.n	80053dc <HAL_DMA_IRQHandler+0xb24>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f022 0208 	bic.w	r2, r2, #8
 80053d8:	601a      	str	r2, [r3, #0]
 80053da:	e007      	b.n	80053ec <HAL_DMA_IRQHandler+0xb34>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	681a      	ldr	r2, [r3, #0]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f022 0204 	bic.w	r2, r2, #4
 80053ea:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	f000 8165 	beq.w	80056c0 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80053fe:	e15f      	b.n	80056c0 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005404:	f003 031f 	and.w	r3, r3, #31
 8005408:	2202      	movs	r2, #2
 800540a:	409a      	lsls	r2, r3
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	4013      	ands	r3, r2
 8005410:	2b00      	cmp	r3, #0
 8005412:	f000 80c5 	beq.w	80055a0 <HAL_DMA_IRQHandler+0xce8>
 8005416:	693b      	ldr	r3, [r7, #16]
 8005418:	f003 0302 	and.w	r3, r3, #2
 800541c:	2b00      	cmp	r3, #0
 800541e:	f000 80bf 	beq.w	80055a0 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005426:	f003 031f 	and.w	r3, r3, #31
 800542a:	2202      	movs	r2, #2
 800542c:	409a      	lsls	r2, r3
 800542e:	69fb      	ldr	r3, [r7, #28]
 8005430:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005438:	2b00      	cmp	r3, #0
 800543a:	d018      	beq.n	800546e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005442:	2b00      	cmp	r3, #0
 8005444:	d109      	bne.n	800545a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800544a:	2b00      	cmp	r3, #0
 800544c:	f000 813a 	beq.w	80056c4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005454:	6878      	ldr	r0, [r7, #4]
 8005456:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005458:	e134      	b.n	80056c4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800545e:	2b00      	cmp	r3, #0
 8005460:	f000 8130 	beq.w	80056c4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005468:	6878      	ldr	r0, [r7, #4]
 800546a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800546c:	e12a      	b.n	80056c4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	f003 0320 	and.w	r3, r3, #32
 8005474:	2b00      	cmp	r3, #0
 8005476:	f040 8089 	bne.w	800558c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4a2b      	ldr	r2, [pc, #172]	; (800552c <HAL_DMA_IRQHandler+0xc74>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d04a      	beq.n	800551a <HAL_DMA_IRQHandler+0xc62>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4a29      	ldr	r2, [pc, #164]	; (8005530 <HAL_DMA_IRQHandler+0xc78>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d045      	beq.n	800551a <HAL_DMA_IRQHandler+0xc62>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4a28      	ldr	r2, [pc, #160]	; (8005534 <HAL_DMA_IRQHandler+0xc7c>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d040      	beq.n	800551a <HAL_DMA_IRQHandler+0xc62>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a26      	ldr	r2, [pc, #152]	; (8005538 <HAL_DMA_IRQHandler+0xc80>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d03b      	beq.n	800551a <HAL_DMA_IRQHandler+0xc62>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4a25      	ldr	r2, [pc, #148]	; (800553c <HAL_DMA_IRQHandler+0xc84>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d036      	beq.n	800551a <HAL_DMA_IRQHandler+0xc62>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4a23      	ldr	r2, [pc, #140]	; (8005540 <HAL_DMA_IRQHandler+0xc88>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d031      	beq.n	800551a <HAL_DMA_IRQHandler+0xc62>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4a22      	ldr	r2, [pc, #136]	; (8005544 <HAL_DMA_IRQHandler+0xc8c>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d02c      	beq.n	800551a <HAL_DMA_IRQHandler+0xc62>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a20      	ldr	r2, [pc, #128]	; (8005548 <HAL_DMA_IRQHandler+0xc90>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d027      	beq.n	800551a <HAL_DMA_IRQHandler+0xc62>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4a1f      	ldr	r2, [pc, #124]	; (800554c <HAL_DMA_IRQHandler+0xc94>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d022      	beq.n	800551a <HAL_DMA_IRQHandler+0xc62>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a1d      	ldr	r2, [pc, #116]	; (8005550 <HAL_DMA_IRQHandler+0xc98>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d01d      	beq.n	800551a <HAL_DMA_IRQHandler+0xc62>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4a1c      	ldr	r2, [pc, #112]	; (8005554 <HAL_DMA_IRQHandler+0xc9c>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d018      	beq.n	800551a <HAL_DMA_IRQHandler+0xc62>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a1a      	ldr	r2, [pc, #104]	; (8005558 <HAL_DMA_IRQHandler+0xca0>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d013      	beq.n	800551a <HAL_DMA_IRQHandler+0xc62>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a19      	ldr	r2, [pc, #100]	; (800555c <HAL_DMA_IRQHandler+0xca4>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d00e      	beq.n	800551a <HAL_DMA_IRQHandler+0xc62>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a17      	ldr	r2, [pc, #92]	; (8005560 <HAL_DMA_IRQHandler+0xca8>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d009      	beq.n	800551a <HAL_DMA_IRQHandler+0xc62>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4a16      	ldr	r2, [pc, #88]	; (8005564 <HAL_DMA_IRQHandler+0xcac>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d004      	beq.n	800551a <HAL_DMA_IRQHandler+0xc62>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4a14      	ldr	r2, [pc, #80]	; (8005568 <HAL_DMA_IRQHandler+0xcb0>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d128      	bne.n	800556c <HAL_DMA_IRQHandler+0xcb4>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	681a      	ldr	r2, [r3, #0]
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f022 0214 	bic.w	r2, r2, #20
 8005528:	601a      	str	r2, [r3, #0]
 800552a:	e027      	b.n	800557c <HAL_DMA_IRQHandler+0xcc4>
 800552c:	40020010 	.word	0x40020010
 8005530:	40020028 	.word	0x40020028
 8005534:	40020040 	.word	0x40020040
 8005538:	40020058 	.word	0x40020058
 800553c:	40020070 	.word	0x40020070
 8005540:	40020088 	.word	0x40020088
 8005544:	400200a0 	.word	0x400200a0
 8005548:	400200b8 	.word	0x400200b8
 800554c:	40020410 	.word	0x40020410
 8005550:	40020428 	.word	0x40020428
 8005554:	40020440 	.word	0x40020440
 8005558:	40020458 	.word	0x40020458
 800555c:	40020470 	.word	0x40020470
 8005560:	40020488 	.word	0x40020488
 8005564:	400204a0 	.word	0x400204a0
 8005568:	400204b8 	.word	0x400204b8
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	681a      	ldr	r2, [r3, #0]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f022 020a 	bic.w	r2, r2, #10
 800557a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2200      	movs	r2, #0
 8005588:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005590:	2b00      	cmp	r3, #0
 8005592:	f000 8097 	beq.w	80056c4 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800559a:	6878      	ldr	r0, [r7, #4]
 800559c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800559e:	e091      	b.n	80056c4 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055a4:	f003 031f 	and.w	r3, r3, #31
 80055a8:	2208      	movs	r2, #8
 80055aa:	409a      	lsls	r2, r3
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	4013      	ands	r3, r2
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	f000 8088 	beq.w	80056c6 <HAL_DMA_IRQHandler+0xe0e>
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	f003 0308 	and.w	r3, r3, #8
 80055bc:	2b00      	cmp	r3, #0
 80055be:	f000 8082 	beq.w	80056c6 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a41      	ldr	r2, [pc, #260]	; (80056cc <HAL_DMA_IRQHandler+0xe14>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d04a      	beq.n	8005662 <HAL_DMA_IRQHandler+0xdaa>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a3f      	ldr	r2, [pc, #252]	; (80056d0 <HAL_DMA_IRQHandler+0xe18>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d045      	beq.n	8005662 <HAL_DMA_IRQHandler+0xdaa>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4a3e      	ldr	r2, [pc, #248]	; (80056d4 <HAL_DMA_IRQHandler+0xe1c>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d040      	beq.n	8005662 <HAL_DMA_IRQHandler+0xdaa>
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a3c      	ldr	r2, [pc, #240]	; (80056d8 <HAL_DMA_IRQHandler+0xe20>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d03b      	beq.n	8005662 <HAL_DMA_IRQHandler+0xdaa>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	4a3b      	ldr	r2, [pc, #236]	; (80056dc <HAL_DMA_IRQHandler+0xe24>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d036      	beq.n	8005662 <HAL_DMA_IRQHandler+0xdaa>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4a39      	ldr	r2, [pc, #228]	; (80056e0 <HAL_DMA_IRQHandler+0xe28>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d031      	beq.n	8005662 <HAL_DMA_IRQHandler+0xdaa>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4a38      	ldr	r2, [pc, #224]	; (80056e4 <HAL_DMA_IRQHandler+0xe2c>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d02c      	beq.n	8005662 <HAL_DMA_IRQHandler+0xdaa>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a36      	ldr	r2, [pc, #216]	; (80056e8 <HAL_DMA_IRQHandler+0xe30>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d027      	beq.n	8005662 <HAL_DMA_IRQHandler+0xdaa>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a35      	ldr	r2, [pc, #212]	; (80056ec <HAL_DMA_IRQHandler+0xe34>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d022      	beq.n	8005662 <HAL_DMA_IRQHandler+0xdaa>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a33      	ldr	r2, [pc, #204]	; (80056f0 <HAL_DMA_IRQHandler+0xe38>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d01d      	beq.n	8005662 <HAL_DMA_IRQHandler+0xdaa>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a32      	ldr	r2, [pc, #200]	; (80056f4 <HAL_DMA_IRQHandler+0xe3c>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d018      	beq.n	8005662 <HAL_DMA_IRQHandler+0xdaa>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a30      	ldr	r2, [pc, #192]	; (80056f8 <HAL_DMA_IRQHandler+0xe40>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d013      	beq.n	8005662 <HAL_DMA_IRQHandler+0xdaa>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a2f      	ldr	r2, [pc, #188]	; (80056fc <HAL_DMA_IRQHandler+0xe44>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d00e      	beq.n	8005662 <HAL_DMA_IRQHandler+0xdaa>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a2d      	ldr	r2, [pc, #180]	; (8005700 <HAL_DMA_IRQHandler+0xe48>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d009      	beq.n	8005662 <HAL_DMA_IRQHandler+0xdaa>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a2c      	ldr	r2, [pc, #176]	; (8005704 <HAL_DMA_IRQHandler+0xe4c>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d004      	beq.n	8005662 <HAL_DMA_IRQHandler+0xdaa>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4a2a      	ldr	r2, [pc, #168]	; (8005708 <HAL_DMA_IRQHandler+0xe50>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d108      	bne.n	8005674 <HAL_DMA_IRQHandler+0xdbc>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f022 021c 	bic.w	r2, r2, #28
 8005670:	601a      	str	r2, [r3, #0]
 8005672:	e007      	b.n	8005684 <HAL_DMA_IRQHandler+0xdcc>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	681a      	ldr	r2, [r3, #0]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f022 020e 	bic.w	r2, r2, #14
 8005682:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005688:	f003 031f 	and.w	r3, r3, #31
 800568c:	2201      	movs	r2, #1
 800568e:	409a      	lsls	r2, r3
 8005690:	69fb      	ldr	r3, [r7, #28]
 8005692:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2201      	movs	r2, #1
 8005698:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2201      	movs	r2, #1
 800569e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2200      	movs	r2, #0
 80056a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d009      	beq.n	80056c6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	4798      	blx	r3
 80056ba:	e004      	b.n	80056c6 <HAL_DMA_IRQHandler+0xe0e>
          return;
 80056bc:	bf00      	nop
 80056be:	e002      	b.n	80056c6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80056c0:	bf00      	nop
 80056c2:	e000      	b.n	80056c6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80056c4:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80056c6:	3728      	adds	r7, #40	; 0x28
 80056c8:	46bd      	mov	sp, r7
 80056ca:	bd80      	pop	{r7, pc}
 80056cc:	40020010 	.word	0x40020010
 80056d0:	40020028 	.word	0x40020028
 80056d4:	40020040 	.word	0x40020040
 80056d8:	40020058 	.word	0x40020058
 80056dc:	40020070 	.word	0x40020070
 80056e0:	40020088 	.word	0x40020088
 80056e4:	400200a0 	.word	0x400200a0
 80056e8:	400200b8 	.word	0x400200b8
 80056ec:	40020410 	.word	0x40020410
 80056f0:	40020428 	.word	0x40020428
 80056f4:	40020440 	.word	0x40020440
 80056f8:	40020458 	.word	0x40020458
 80056fc:	40020470 	.word	0x40020470
 8005700:	40020488 	.word	0x40020488
 8005704:	400204a0 	.word	0x400204a0
 8005708:	400204b8 	.word	0x400204b8

0800570c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800570c:	b480      	push	{r7}
 800570e:	b087      	sub	sp, #28
 8005710:	af00      	add	r7, sp, #0
 8005712:	60f8      	str	r0, [r7, #12]
 8005714:	60b9      	str	r1, [r7, #8]
 8005716:	607a      	str	r2, [r7, #4]
 8005718:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800571e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005724:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a7f      	ldr	r2, [pc, #508]	; (8005928 <DMA_SetConfig+0x21c>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d072      	beq.n	8005816 <DMA_SetConfig+0x10a>
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a7d      	ldr	r2, [pc, #500]	; (800592c <DMA_SetConfig+0x220>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d06d      	beq.n	8005816 <DMA_SetConfig+0x10a>
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a7c      	ldr	r2, [pc, #496]	; (8005930 <DMA_SetConfig+0x224>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d068      	beq.n	8005816 <DMA_SetConfig+0x10a>
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4a7a      	ldr	r2, [pc, #488]	; (8005934 <DMA_SetConfig+0x228>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d063      	beq.n	8005816 <DMA_SetConfig+0x10a>
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4a79      	ldr	r2, [pc, #484]	; (8005938 <DMA_SetConfig+0x22c>)
 8005754:	4293      	cmp	r3, r2
 8005756:	d05e      	beq.n	8005816 <DMA_SetConfig+0x10a>
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a77      	ldr	r2, [pc, #476]	; (800593c <DMA_SetConfig+0x230>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d059      	beq.n	8005816 <DMA_SetConfig+0x10a>
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4a76      	ldr	r2, [pc, #472]	; (8005940 <DMA_SetConfig+0x234>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d054      	beq.n	8005816 <DMA_SetConfig+0x10a>
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	4a74      	ldr	r2, [pc, #464]	; (8005944 <DMA_SetConfig+0x238>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d04f      	beq.n	8005816 <DMA_SetConfig+0x10a>
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4a73      	ldr	r2, [pc, #460]	; (8005948 <DMA_SetConfig+0x23c>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d04a      	beq.n	8005816 <DMA_SetConfig+0x10a>
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a71      	ldr	r2, [pc, #452]	; (800594c <DMA_SetConfig+0x240>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d045      	beq.n	8005816 <DMA_SetConfig+0x10a>
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4a70      	ldr	r2, [pc, #448]	; (8005950 <DMA_SetConfig+0x244>)
 8005790:	4293      	cmp	r3, r2
 8005792:	d040      	beq.n	8005816 <DMA_SetConfig+0x10a>
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	4a6e      	ldr	r2, [pc, #440]	; (8005954 <DMA_SetConfig+0x248>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d03b      	beq.n	8005816 <DMA_SetConfig+0x10a>
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4a6d      	ldr	r2, [pc, #436]	; (8005958 <DMA_SetConfig+0x24c>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d036      	beq.n	8005816 <DMA_SetConfig+0x10a>
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4a6b      	ldr	r2, [pc, #428]	; (800595c <DMA_SetConfig+0x250>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d031      	beq.n	8005816 <DMA_SetConfig+0x10a>
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4a6a      	ldr	r2, [pc, #424]	; (8005960 <DMA_SetConfig+0x254>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d02c      	beq.n	8005816 <DMA_SetConfig+0x10a>
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4a68      	ldr	r2, [pc, #416]	; (8005964 <DMA_SetConfig+0x258>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d027      	beq.n	8005816 <DMA_SetConfig+0x10a>
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4a67      	ldr	r2, [pc, #412]	; (8005968 <DMA_SetConfig+0x25c>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d022      	beq.n	8005816 <DMA_SetConfig+0x10a>
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a65      	ldr	r2, [pc, #404]	; (800596c <DMA_SetConfig+0x260>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d01d      	beq.n	8005816 <DMA_SetConfig+0x10a>
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	4a64      	ldr	r2, [pc, #400]	; (8005970 <DMA_SetConfig+0x264>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d018      	beq.n	8005816 <DMA_SetConfig+0x10a>
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4a62      	ldr	r2, [pc, #392]	; (8005974 <DMA_SetConfig+0x268>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d013      	beq.n	8005816 <DMA_SetConfig+0x10a>
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4a61      	ldr	r2, [pc, #388]	; (8005978 <DMA_SetConfig+0x26c>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d00e      	beq.n	8005816 <DMA_SetConfig+0x10a>
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a5f      	ldr	r2, [pc, #380]	; (800597c <DMA_SetConfig+0x270>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d009      	beq.n	8005816 <DMA_SetConfig+0x10a>
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	4a5e      	ldr	r2, [pc, #376]	; (8005980 <DMA_SetConfig+0x274>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d004      	beq.n	8005816 <DMA_SetConfig+0x10a>
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a5c      	ldr	r2, [pc, #368]	; (8005984 <DMA_SetConfig+0x278>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d101      	bne.n	800581a <DMA_SetConfig+0x10e>
 8005816:	2301      	movs	r3, #1
 8005818:	e000      	b.n	800581c <DMA_SetConfig+0x110>
 800581a:	2300      	movs	r3, #0
 800581c:	2b00      	cmp	r3, #0
 800581e:	d00d      	beq.n	800583c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005824:	68fa      	ldr	r2, [r7, #12]
 8005826:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005828:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800582e:	2b00      	cmp	r3, #0
 8005830:	d004      	beq.n	800583c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005836:	68fa      	ldr	r2, [r7, #12]
 8005838:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800583a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4a39      	ldr	r2, [pc, #228]	; (8005928 <DMA_SetConfig+0x21c>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d04a      	beq.n	80058dc <DMA_SetConfig+0x1d0>
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4a38      	ldr	r2, [pc, #224]	; (800592c <DMA_SetConfig+0x220>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d045      	beq.n	80058dc <DMA_SetConfig+0x1d0>
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a36      	ldr	r2, [pc, #216]	; (8005930 <DMA_SetConfig+0x224>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d040      	beq.n	80058dc <DMA_SetConfig+0x1d0>
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4a35      	ldr	r2, [pc, #212]	; (8005934 <DMA_SetConfig+0x228>)
 8005860:	4293      	cmp	r3, r2
 8005862:	d03b      	beq.n	80058dc <DMA_SetConfig+0x1d0>
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a33      	ldr	r2, [pc, #204]	; (8005938 <DMA_SetConfig+0x22c>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d036      	beq.n	80058dc <DMA_SetConfig+0x1d0>
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	4a32      	ldr	r2, [pc, #200]	; (800593c <DMA_SetConfig+0x230>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d031      	beq.n	80058dc <DMA_SetConfig+0x1d0>
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4a30      	ldr	r2, [pc, #192]	; (8005940 <DMA_SetConfig+0x234>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d02c      	beq.n	80058dc <DMA_SetConfig+0x1d0>
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4a2f      	ldr	r2, [pc, #188]	; (8005944 <DMA_SetConfig+0x238>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d027      	beq.n	80058dc <DMA_SetConfig+0x1d0>
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a2d      	ldr	r2, [pc, #180]	; (8005948 <DMA_SetConfig+0x23c>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d022      	beq.n	80058dc <DMA_SetConfig+0x1d0>
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a2c      	ldr	r2, [pc, #176]	; (800594c <DMA_SetConfig+0x240>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d01d      	beq.n	80058dc <DMA_SetConfig+0x1d0>
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a2a      	ldr	r2, [pc, #168]	; (8005950 <DMA_SetConfig+0x244>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d018      	beq.n	80058dc <DMA_SetConfig+0x1d0>
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4a29      	ldr	r2, [pc, #164]	; (8005954 <DMA_SetConfig+0x248>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d013      	beq.n	80058dc <DMA_SetConfig+0x1d0>
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a27      	ldr	r2, [pc, #156]	; (8005958 <DMA_SetConfig+0x24c>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d00e      	beq.n	80058dc <DMA_SetConfig+0x1d0>
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a26      	ldr	r2, [pc, #152]	; (800595c <DMA_SetConfig+0x250>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d009      	beq.n	80058dc <DMA_SetConfig+0x1d0>
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4a24      	ldr	r2, [pc, #144]	; (8005960 <DMA_SetConfig+0x254>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d004      	beq.n	80058dc <DMA_SetConfig+0x1d0>
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	4a23      	ldr	r2, [pc, #140]	; (8005964 <DMA_SetConfig+0x258>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d101      	bne.n	80058e0 <DMA_SetConfig+0x1d4>
 80058dc:	2301      	movs	r3, #1
 80058de:	e000      	b.n	80058e2 <DMA_SetConfig+0x1d6>
 80058e0:	2300      	movs	r3, #0
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d059      	beq.n	800599a <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058ea:	f003 031f 	and.w	r3, r3, #31
 80058ee:	223f      	movs	r2, #63	; 0x3f
 80058f0:	409a      	lsls	r2, r3
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005904:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	683a      	ldr	r2, [r7, #0]
 800590c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	689b      	ldr	r3, [r3, #8]
 8005912:	2b40      	cmp	r3, #64	; 0x40
 8005914:	d138      	bne.n	8005988 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	687a      	ldr	r2, [r7, #4]
 800591c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	68ba      	ldr	r2, [r7, #8]
 8005924:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005926:	e086      	b.n	8005a36 <DMA_SetConfig+0x32a>
 8005928:	40020010 	.word	0x40020010
 800592c:	40020028 	.word	0x40020028
 8005930:	40020040 	.word	0x40020040
 8005934:	40020058 	.word	0x40020058
 8005938:	40020070 	.word	0x40020070
 800593c:	40020088 	.word	0x40020088
 8005940:	400200a0 	.word	0x400200a0
 8005944:	400200b8 	.word	0x400200b8
 8005948:	40020410 	.word	0x40020410
 800594c:	40020428 	.word	0x40020428
 8005950:	40020440 	.word	0x40020440
 8005954:	40020458 	.word	0x40020458
 8005958:	40020470 	.word	0x40020470
 800595c:	40020488 	.word	0x40020488
 8005960:	400204a0 	.word	0x400204a0
 8005964:	400204b8 	.word	0x400204b8
 8005968:	58025408 	.word	0x58025408
 800596c:	5802541c 	.word	0x5802541c
 8005970:	58025430 	.word	0x58025430
 8005974:	58025444 	.word	0x58025444
 8005978:	58025458 	.word	0x58025458
 800597c:	5802546c 	.word	0x5802546c
 8005980:	58025480 	.word	0x58025480
 8005984:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	68ba      	ldr	r2, [r7, #8]
 800598e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	687a      	ldr	r2, [r7, #4]
 8005996:	60da      	str	r2, [r3, #12]
}
 8005998:	e04d      	b.n	8005a36 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4a29      	ldr	r2, [pc, #164]	; (8005a44 <DMA_SetConfig+0x338>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d022      	beq.n	80059ea <DMA_SetConfig+0x2de>
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4a27      	ldr	r2, [pc, #156]	; (8005a48 <DMA_SetConfig+0x33c>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d01d      	beq.n	80059ea <DMA_SetConfig+0x2de>
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	4a26      	ldr	r2, [pc, #152]	; (8005a4c <DMA_SetConfig+0x340>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d018      	beq.n	80059ea <DMA_SetConfig+0x2de>
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	4a24      	ldr	r2, [pc, #144]	; (8005a50 <DMA_SetConfig+0x344>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d013      	beq.n	80059ea <DMA_SetConfig+0x2de>
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4a23      	ldr	r2, [pc, #140]	; (8005a54 <DMA_SetConfig+0x348>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d00e      	beq.n	80059ea <DMA_SetConfig+0x2de>
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a21      	ldr	r2, [pc, #132]	; (8005a58 <DMA_SetConfig+0x34c>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d009      	beq.n	80059ea <DMA_SetConfig+0x2de>
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4a20      	ldr	r2, [pc, #128]	; (8005a5c <DMA_SetConfig+0x350>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d004      	beq.n	80059ea <DMA_SetConfig+0x2de>
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a1e      	ldr	r2, [pc, #120]	; (8005a60 <DMA_SetConfig+0x354>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d101      	bne.n	80059ee <DMA_SetConfig+0x2e2>
 80059ea:	2301      	movs	r3, #1
 80059ec:	e000      	b.n	80059f0 <DMA_SetConfig+0x2e4>
 80059ee:	2300      	movs	r3, #0
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d020      	beq.n	8005a36 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059f8:	f003 031f 	and.w	r3, r3, #31
 80059fc:	2201      	movs	r2, #1
 80059fe:	409a      	lsls	r2, r3
 8005a00:	693b      	ldr	r3, [r7, #16]
 8005a02:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	683a      	ldr	r2, [r7, #0]
 8005a0a:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	689b      	ldr	r3, [r3, #8]
 8005a10:	2b40      	cmp	r3, #64	; 0x40
 8005a12:	d108      	bne.n	8005a26 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	687a      	ldr	r2, [r7, #4]
 8005a1a:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	68ba      	ldr	r2, [r7, #8]
 8005a22:	60da      	str	r2, [r3, #12]
}
 8005a24:	e007      	b.n	8005a36 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	68ba      	ldr	r2, [r7, #8]
 8005a2c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	687a      	ldr	r2, [r7, #4]
 8005a34:	60da      	str	r2, [r3, #12]
}
 8005a36:	bf00      	nop
 8005a38:	371c      	adds	r7, #28
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a40:	4770      	bx	lr
 8005a42:	bf00      	nop
 8005a44:	58025408 	.word	0x58025408
 8005a48:	5802541c 	.word	0x5802541c
 8005a4c:	58025430 	.word	0x58025430
 8005a50:	58025444 	.word	0x58025444
 8005a54:	58025458 	.word	0x58025458
 8005a58:	5802546c 	.word	0x5802546c
 8005a5c:	58025480 	.word	0x58025480
 8005a60:	58025494 	.word	0x58025494

08005a64 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005a64:	b480      	push	{r7}
 8005a66:	b085      	sub	sp, #20
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a42      	ldr	r2, [pc, #264]	; (8005b7c <DMA_CalcBaseAndBitshift+0x118>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d04a      	beq.n	8005b0c <DMA_CalcBaseAndBitshift+0xa8>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4a41      	ldr	r2, [pc, #260]	; (8005b80 <DMA_CalcBaseAndBitshift+0x11c>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d045      	beq.n	8005b0c <DMA_CalcBaseAndBitshift+0xa8>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a3f      	ldr	r2, [pc, #252]	; (8005b84 <DMA_CalcBaseAndBitshift+0x120>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d040      	beq.n	8005b0c <DMA_CalcBaseAndBitshift+0xa8>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4a3e      	ldr	r2, [pc, #248]	; (8005b88 <DMA_CalcBaseAndBitshift+0x124>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d03b      	beq.n	8005b0c <DMA_CalcBaseAndBitshift+0xa8>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4a3c      	ldr	r2, [pc, #240]	; (8005b8c <DMA_CalcBaseAndBitshift+0x128>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d036      	beq.n	8005b0c <DMA_CalcBaseAndBitshift+0xa8>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4a3b      	ldr	r2, [pc, #236]	; (8005b90 <DMA_CalcBaseAndBitshift+0x12c>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d031      	beq.n	8005b0c <DMA_CalcBaseAndBitshift+0xa8>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4a39      	ldr	r2, [pc, #228]	; (8005b94 <DMA_CalcBaseAndBitshift+0x130>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d02c      	beq.n	8005b0c <DMA_CalcBaseAndBitshift+0xa8>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4a38      	ldr	r2, [pc, #224]	; (8005b98 <DMA_CalcBaseAndBitshift+0x134>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d027      	beq.n	8005b0c <DMA_CalcBaseAndBitshift+0xa8>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4a36      	ldr	r2, [pc, #216]	; (8005b9c <DMA_CalcBaseAndBitshift+0x138>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d022      	beq.n	8005b0c <DMA_CalcBaseAndBitshift+0xa8>
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4a35      	ldr	r2, [pc, #212]	; (8005ba0 <DMA_CalcBaseAndBitshift+0x13c>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d01d      	beq.n	8005b0c <DMA_CalcBaseAndBitshift+0xa8>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a33      	ldr	r2, [pc, #204]	; (8005ba4 <DMA_CalcBaseAndBitshift+0x140>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d018      	beq.n	8005b0c <DMA_CalcBaseAndBitshift+0xa8>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4a32      	ldr	r2, [pc, #200]	; (8005ba8 <DMA_CalcBaseAndBitshift+0x144>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	d013      	beq.n	8005b0c <DMA_CalcBaseAndBitshift+0xa8>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a30      	ldr	r2, [pc, #192]	; (8005bac <DMA_CalcBaseAndBitshift+0x148>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d00e      	beq.n	8005b0c <DMA_CalcBaseAndBitshift+0xa8>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4a2f      	ldr	r2, [pc, #188]	; (8005bb0 <DMA_CalcBaseAndBitshift+0x14c>)
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d009      	beq.n	8005b0c <DMA_CalcBaseAndBitshift+0xa8>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a2d      	ldr	r2, [pc, #180]	; (8005bb4 <DMA_CalcBaseAndBitshift+0x150>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d004      	beq.n	8005b0c <DMA_CalcBaseAndBitshift+0xa8>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4a2c      	ldr	r2, [pc, #176]	; (8005bb8 <DMA_CalcBaseAndBitshift+0x154>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d101      	bne.n	8005b10 <DMA_CalcBaseAndBitshift+0xac>
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	e000      	b.n	8005b12 <DMA_CalcBaseAndBitshift+0xae>
 8005b10:	2300      	movs	r3, #0
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d024      	beq.n	8005b60 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	b2db      	uxtb	r3, r3
 8005b1c:	3b10      	subs	r3, #16
 8005b1e:	4a27      	ldr	r2, [pc, #156]	; (8005bbc <DMA_CalcBaseAndBitshift+0x158>)
 8005b20:	fba2 2303 	umull	r2, r3, r2, r3
 8005b24:	091b      	lsrs	r3, r3, #4
 8005b26:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	f003 0307 	and.w	r3, r3, #7
 8005b2e:	4a24      	ldr	r2, [pc, #144]	; (8005bc0 <DMA_CalcBaseAndBitshift+0x15c>)
 8005b30:	5cd3      	ldrb	r3, [r2, r3]
 8005b32:	461a      	mov	r2, r3
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	2b03      	cmp	r3, #3
 8005b3c:	d908      	bls.n	8005b50 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	461a      	mov	r2, r3
 8005b44:	4b1f      	ldr	r3, [pc, #124]	; (8005bc4 <DMA_CalcBaseAndBitshift+0x160>)
 8005b46:	4013      	ands	r3, r2
 8005b48:	1d1a      	adds	r2, r3, #4
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	659a      	str	r2, [r3, #88]	; 0x58
 8005b4e:	e00d      	b.n	8005b6c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	461a      	mov	r2, r3
 8005b56:	4b1b      	ldr	r3, [pc, #108]	; (8005bc4 <DMA_CalcBaseAndBitshift+0x160>)
 8005b58:	4013      	ands	r3, r2
 8005b5a:	687a      	ldr	r2, [r7, #4]
 8005b5c:	6593      	str	r3, [r2, #88]	; 0x58
 8005b5e:	e005      	b.n	8005b6c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005b70:	4618      	mov	r0, r3
 8005b72:	3714      	adds	r7, #20
 8005b74:	46bd      	mov	sp, r7
 8005b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7a:	4770      	bx	lr
 8005b7c:	40020010 	.word	0x40020010
 8005b80:	40020028 	.word	0x40020028
 8005b84:	40020040 	.word	0x40020040
 8005b88:	40020058 	.word	0x40020058
 8005b8c:	40020070 	.word	0x40020070
 8005b90:	40020088 	.word	0x40020088
 8005b94:	400200a0 	.word	0x400200a0
 8005b98:	400200b8 	.word	0x400200b8
 8005b9c:	40020410 	.word	0x40020410
 8005ba0:	40020428 	.word	0x40020428
 8005ba4:	40020440 	.word	0x40020440
 8005ba8:	40020458 	.word	0x40020458
 8005bac:	40020470 	.word	0x40020470
 8005bb0:	40020488 	.word	0x40020488
 8005bb4:	400204a0 	.word	0x400204a0
 8005bb8:	400204b8 	.word	0x400204b8
 8005bbc:	aaaaaaab 	.word	0xaaaaaaab
 8005bc0:	0800a400 	.word	0x0800a400
 8005bc4:	fffffc00 	.word	0xfffffc00

08005bc8 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8005bc8:	b480      	push	{r7}
 8005bca:	b085      	sub	sp, #20
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	699b      	ldr	r3, [r3, #24]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d120      	bne.n	8005c1e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005be0:	2b03      	cmp	r3, #3
 8005be2:	d858      	bhi.n	8005c96 <DMA_CheckFifoParam+0xce>
 8005be4:	a201      	add	r2, pc, #4	; (adr r2, 8005bec <DMA_CheckFifoParam+0x24>)
 8005be6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bea:	bf00      	nop
 8005bec:	08005bfd 	.word	0x08005bfd
 8005bf0:	08005c0f 	.word	0x08005c0f
 8005bf4:	08005bfd 	.word	0x08005bfd
 8005bf8:	08005c97 	.word	0x08005c97
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c00:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d048      	beq.n	8005c9a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8005c08:	2301      	movs	r3, #1
 8005c0a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005c0c:	e045      	b.n	8005c9a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c12:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005c16:	d142      	bne.n	8005c9e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005c1c:	e03f      	b.n	8005c9e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	699b      	ldr	r3, [r3, #24]
 8005c22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c26:	d123      	bne.n	8005c70 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c2c:	2b03      	cmp	r3, #3
 8005c2e:	d838      	bhi.n	8005ca2 <DMA_CheckFifoParam+0xda>
 8005c30:	a201      	add	r2, pc, #4	; (adr r2, 8005c38 <DMA_CheckFifoParam+0x70>)
 8005c32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c36:	bf00      	nop
 8005c38:	08005c49 	.word	0x08005c49
 8005c3c:	08005c4f 	.word	0x08005c4f
 8005c40:	08005c49 	.word	0x08005c49
 8005c44:	08005c61 	.word	0x08005c61
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	73fb      	strb	r3, [r7, #15]
        break;
 8005c4c:	e030      	b.n	8005cb0 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c52:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d025      	beq.n	8005ca6 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005c5e:	e022      	b.n	8005ca6 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c64:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005c68:	d11f      	bne.n	8005caa <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005c6e:	e01c      	b.n	8005caa <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c74:	2b02      	cmp	r3, #2
 8005c76:	d902      	bls.n	8005c7e <DMA_CheckFifoParam+0xb6>
 8005c78:	2b03      	cmp	r3, #3
 8005c7a:	d003      	beq.n	8005c84 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8005c7c:	e018      	b.n	8005cb0 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8005c7e:	2301      	movs	r3, #1
 8005c80:	73fb      	strb	r3, [r7, #15]
        break;
 8005c82:	e015      	b.n	8005cb0 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c88:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d00e      	beq.n	8005cae <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8005c90:	2301      	movs	r3, #1
 8005c92:	73fb      	strb	r3, [r7, #15]
    break;
 8005c94:	e00b      	b.n	8005cae <DMA_CheckFifoParam+0xe6>
        break;
 8005c96:	bf00      	nop
 8005c98:	e00a      	b.n	8005cb0 <DMA_CheckFifoParam+0xe8>
        break;
 8005c9a:	bf00      	nop
 8005c9c:	e008      	b.n	8005cb0 <DMA_CheckFifoParam+0xe8>
        break;
 8005c9e:	bf00      	nop
 8005ca0:	e006      	b.n	8005cb0 <DMA_CheckFifoParam+0xe8>
        break;
 8005ca2:	bf00      	nop
 8005ca4:	e004      	b.n	8005cb0 <DMA_CheckFifoParam+0xe8>
        break;
 8005ca6:	bf00      	nop
 8005ca8:	e002      	b.n	8005cb0 <DMA_CheckFifoParam+0xe8>
        break;
 8005caa:	bf00      	nop
 8005cac:	e000      	b.n	8005cb0 <DMA_CheckFifoParam+0xe8>
    break;
 8005cae:	bf00      	nop
    }
  }

  return status;
 8005cb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	3714      	adds	r7, #20
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbc:	4770      	bx	lr
 8005cbe:	bf00      	nop

08005cc0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b085      	sub	sp, #20
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a38      	ldr	r2, [pc, #224]	; (8005db4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d022      	beq.n	8005d1e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a36      	ldr	r2, [pc, #216]	; (8005db8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d01d      	beq.n	8005d1e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	4a35      	ldr	r2, [pc, #212]	; (8005dbc <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d018      	beq.n	8005d1e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4a33      	ldr	r2, [pc, #204]	; (8005dc0 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d013      	beq.n	8005d1e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	4a32      	ldr	r2, [pc, #200]	; (8005dc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d00e      	beq.n	8005d1e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4a30      	ldr	r2, [pc, #192]	; (8005dc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d009      	beq.n	8005d1e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4a2f      	ldr	r2, [pc, #188]	; (8005dcc <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d004      	beq.n	8005d1e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	4a2d      	ldr	r2, [pc, #180]	; (8005dd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d101      	bne.n	8005d22 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e000      	b.n	8005d24 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8005d22:	2300      	movs	r3, #0
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d01a      	beq.n	8005d5e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	b2db      	uxtb	r3, r3
 8005d2e:	3b08      	subs	r3, #8
 8005d30:	4a28      	ldr	r2, [pc, #160]	; (8005dd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8005d32:	fba2 2303 	umull	r2, r3, r2, r3
 8005d36:	091b      	lsrs	r3, r3, #4
 8005d38:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005d3a:	68fa      	ldr	r2, [r7, #12]
 8005d3c:	4b26      	ldr	r3, [pc, #152]	; (8005dd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8005d3e:	4413      	add	r3, r2
 8005d40:	009b      	lsls	r3, r3, #2
 8005d42:	461a      	mov	r2, r3
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	4a24      	ldr	r2, [pc, #144]	; (8005ddc <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8005d4c:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	f003 031f 	and.w	r3, r3, #31
 8005d54:	2201      	movs	r2, #1
 8005d56:	409a      	lsls	r2, r3
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005d5c:	e024      	b.n	8005da8 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	b2db      	uxtb	r3, r3
 8005d64:	3b10      	subs	r3, #16
 8005d66:	4a1e      	ldr	r2, [pc, #120]	; (8005de0 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8005d68:	fba2 2303 	umull	r2, r3, r2, r3
 8005d6c:	091b      	lsrs	r3, r3, #4
 8005d6e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	4a1c      	ldr	r2, [pc, #112]	; (8005de4 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d806      	bhi.n	8005d86 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8005d78:	68bb      	ldr	r3, [r7, #8]
 8005d7a:	4a1b      	ldr	r2, [pc, #108]	; (8005de8 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d902      	bls.n	8005d86 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	3308      	adds	r3, #8
 8005d84:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005d86:	68fa      	ldr	r2, [r7, #12]
 8005d88:	4b18      	ldr	r3, [pc, #96]	; (8005dec <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8005d8a:	4413      	add	r3, r2
 8005d8c:	009b      	lsls	r3, r3, #2
 8005d8e:	461a      	mov	r2, r3
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	4a16      	ldr	r2, [pc, #88]	; (8005df0 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8005d98:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	f003 031f 	and.w	r3, r3, #31
 8005da0:	2201      	movs	r2, #1
 8005da2:	409a      	lsls	r2, r3
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005da8:	bf00      	nop
 8005daa:	3714      	adds	r7, #20
 8005dac:	46bd      	mov	sp, r7
 8005dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db2:	4770      	bx	lr
 8005db4:	58025408 	.word	0x58025408
 8005db8:	5802541c 	.word	0x5802541c
 8005dbc:	58025430 	.word	0x58025430
 8005dc0:	58025444 	.word	0x58025444
 8005dc4:	58025458 	.word	0x58025458
 8005dc8:	5802546c 	.word	0x5802546c
 8005dcc:	58025480 	.word	0x58025480
 8005dd0:	58025494 	.word	0x58025494
 8005dd4:	cccccccd 	.word	0xcccccccd
 8005dd8:	16009600 	.word	0x16009600
 8005ddc:	58025880 	.word	0x58025880
 8005de0:	aaaaaaab 	.word	0xaaaaaaab
 8005de4:	400204b8 	.word	0x400204b8
 8005de8:	4002040f 	.word	0x4002040f
 8005dec:	10008200 	.word	0x10008200
 8005df0:	40020880 	.word	0x40020880

08005df4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005df4:	b480      	push	{r7}
 8005df6:	b085      	sub	sp, #20
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	b2db      	uxtb	r3, r3
 8005e02:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d04a      	beq.n	8005ea0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	2b08      	cmp	r3, #8
 8005e0e:	d847      	bhi.n	8005ea0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4a25      	ldr	r2, [pc, #148]	; (8005eac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d022      	beq.n	8005e60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4a24      	ldr	r2, [pc, #144]	; (8005eb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d01d      	beq.n	8005e60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	4a22      	ldr	r2, [pc, #136]	; (8005eb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d018      	beq.n	8005e60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4a21      	ldr	r2, [pc, #132]	; (8005eb8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d013      	beq.n	8005e60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4a1f      	ldr	r2, [pc, #124]	; (8005ebc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d00e      	beq.n	8005e60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	4a1e      	ldr	r2, [pc, #120]	; (8005ec0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d009      	beq.n	8005e60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4a1c      	ldr	r2, [pc, #112]	; (8005ec4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d004      	beq.n	8005e60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a1b      	ldr	r2, [pc, #108]	; (8005ec8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d101      	bne.n	8005e64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8005e60:	2301      	movs	r3, #1
 8005e62:	e000      	b.n	8005e66 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8005e64:	2300      	movs	r3, #0
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d00a      	beq.n	8005e80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8005e6a:	68fa      	ldr	r2, [r7, #12]
 8005e6c:	4b17      	ldr	r3, [pc, #92]	; (8005ecc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8005e6e:	4413      	add	r3, r2
 8005e70:	009b      	lsls	r3, r3, #2
 8005e72:	461a      	mov	r2, r3
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	4a15      	ldr	r2, [pc, #84]	; (8005ed0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8005e7c:	671a      	str	r2, [r3, #112]	; 0x70
 8005e7e:	e009      	b.n	8005e94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005e80:	68fa      	ldr	r2, [r7, #12]
 8005e82:	4b14      	ldr	r3, [pc, #80]	; (8005ed4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8005e84:	4413      	add	r3, r2
 8005e86:	009b      	lsls	r3, r3, #2
 8005e88:	461a      	mov	r2, r3
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	4a11      	ldr	r2, [pc, #68]	; (8005ed8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8005e92:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	3b01      	subs	r3, #1
 8005e98:	2201      	movs	r2, #1
 8005e9a:	409a      	lsls	r2, r3
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8005ea0:	bf00      	nop
 8005ea2:	3714      	adds	r7, #20
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eaa:	4770      	bx	lr
 8005eac:	58025408 	.word	0x58025408
 8005eb0:	5802541c 	.word	0x5802541c
 8005eb4:	58025430 	.word	0x58025430
 8005eb8:	58025444 	.word	0x58025444
 8005ebc:	58025458 	.word	0x58025458
 8005ec0:	5802546c 	.word	0x5802546c
 8005ec4:	58025480 	.word	0x58025480
 8005ec8:	58025494 	.word	0x58025494
 8005ecc:	1600963f 	.word	0x1600963f
 8005ed0:	58025940 	.word	0x58025940
 8005ed4:	1000823f 	.word	0x1000823f
 8005ed8:	40020940 	.word	0x40020940

08005edc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b089      	sub	sp, #36	; 0x24
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
 8005ee4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005eea:	4b89      	ldr	r3, [pc, #548]	; (8006110 <HAL_GPIO_Init+0x234>)
 8005eec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005eee:	e194      	b.n	800621a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	681a      	ldr	r2, [r3, #0]
 8005ef4:	2101      	movs	r1, #1
 8005ef6:	69fb      	ldr	r3, [r7, #28]
 8005ef8:	fa01 f303 	lsl.w	r3, r1, r3
 8005efc:	4013      	ands	r3, r2
 8005efe:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005f00:	693b      	ldr	r3, [r7, #16]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	f000 8186 	beq.w	8006214 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	f003 0303 	and.w	r3, r3, #3
 8005f10:	2b01      	cmp	r3, #1
 8005f12:	d005      	beq.n	8005f20 <HAL_GPIO_Init+0x44>
 8005f14:	683b      	ldr	r3, [r7, #0]
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	f003 0303 	and.w	r3, r3, #3
 8005f1c:	2b02      	cmp	r3, #2
 8005f1e:	d130      	bne.n	8005f82 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	689b      	ldr	r3, [r3, #8]
 8005f24:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005f26:	69fb      	ldr	r3, [r7, #28]
 8005f28:	005b      	lsls	r3, r3, #1
 8005f2a:	2203      	movs	r2, #3
 8005f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f30:	43db      	mvns	r3, r3
 8005f32:	69ba      	ldr	r2, [r7, #24]
 8005f34:	4013      	ands	r3, r2
 8005f36:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	68da      	ldr	r2, [r3, #12]
 8005f3c:	69fb      	ldr	r3, [r7, #28]
 8005f3e:	005b      	lsls	r3, r3, #1
 8005f40:	fa02 f303 	lsl.w	r3, r2, r3
 8005f44:	69ba      	ldr	r2, [r7, #24]
 8005f46:	4313      	orrs	r3, r2
 8005f48:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	69ba      	ldr	r2, [r7, #24]
 8005f4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005f56:	2201      	movs	r2, #1
 8005f58:	69fb      	ldr	r3, [r7, #28]
 8005f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f5e:	43db      	mvns	r3, r3
 8005f60:	69ba      	ldr	r2, [r7, #24]
 8005f62:	4013      	ands	r3, r2
 8005f64:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	685b      	ldr	r3, [r3, #4]
 8005f6a:	091b      	lsrs	r3, r3, #4
 8005f6c:	f003 0201 	and.w	r2, r3, #1
 8005f70:	69fb      	ldr	r3, [r7, #28]
 8005f72:	fa02 f303 	lsl.w	r3, r2, r3
 8005f76:	69ba      	ldr	r2, [r7, #24]
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	69ba      	ldr	r2, [r7, #24]
 8005f80:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	f003 0303 	and.w	r3, r3, #3
 8005f8a:	2b03      	cmp	r3, #3
 8005f8c:	d017      	beq.n	8005fbe <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	68db      	ldr	r3, [r3, #12]
 8005f92:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005f94:	69fb      	ldr	r3, [r7, #28]
 8005f96:	005b      	lsls	r3, r3, #1
 8005f98:	2203      	movs	r2, #3
 8005f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8005f9e:	43db      	mvns	r3, r3
 8005fa0:	69ba      	ldr	r2, [r7, #24]
 8005fa2:	4013      	ands	r3, r2
 8005fa4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	689a      	ldr	r2, [r3, #8]
 8005faa:	69fb      	ldr	r3, [r7, #28]
 8005fac:	005b      	lsls	r3, r3, #1
 8005fae:	fa02 f303 	lsl.w	r3, r2, r3
 8005fb2:	69ba      	ldr	r2, [r7, #24]
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	69ba      	ldr	r2, [r7, #24]
 8005fbc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	f003 0303 	and.w	r3, r3, #3
 8005fc6:	2b02      	cmp	r3, #2
 8005fc8:	d123      	bne.n	8006012 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005fca:	69fb      	ldr	r3, [r7, #28]
 8005fcc:	08da      	lsrs	r2, r3, #3
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	3208      	adds	r2, #8
 8005fd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005fd8:	69fb      	ldr	r3, [r7, #28]
 8005fda:	f003 0307 	and.w	r3, r3, #7
 8005fde:	009b      	lsls	r3, r3, #2
 8005fe0:	220f      	movs	r2, #15
 8005fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8005fe6:	43db      	mvns	r3, r3
 8005fe8:	69ba      	ldr	r2, [r7, #24]
 8005fea:	4013      	ands	r3, r2
 8005fec:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	691a      	ldr	r2, [r3, #16]
 8005ff2:	69fb      	ldr	r3, [r7, #28]
 8005ff4:	f003 0307 	and.w	r3, r3, #7
 8005ff8:	009b      	lsls	r3, r3, #2
 8005ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8005ffe:	69ba      	ldr	r2, [r7, #24]
 8006000:	4313      	orrs	r3, r2
 8006002:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006004:	69fb      	ldr	r3, [r7, #28]
 8006006:	08da      	lsrs	r2, r3, #3
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	3208      	adds	r2, #8
 800600c:	69b9      	ldr	r1, [r7, #24]
 800600e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006018:	69fb      	ldr	r3, [r7, #28]
 800601a:	005b      	lsls	r3, r3, #1
 800601c:	2203      	movs	r2, #3
 800601e:	fa02 f303 	lsl.w	r3, r2, r3
 8006022:	43db      	mvns	r3, r3
 8006024:	69ba      	ldr	r2, [r7, #24]
 8006026:	4013      	ands	r3, r2
 8006028:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	685b      	ldr	r3, [r3, #4]
 800602e:	f003 0203 	and.w	r2, r3, #3
 8006032:	69fb      	ldr	r3, [r7, #28]
 8006034:	005b      	lsls	r3, r3, #1
 8006036:	fa02 f303 	lsl.w	r3, r2, r3
 800603a:	69ba      	ldr	r2, [r7, #24]
 800603c:	4313      	orrs	r3, r2
 800603e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	69ba      	ldr	r2, [r7, #24]
 8006044:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	685b      	ldr	r3, [r3, #4]
 800604a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800604e:	2b00      	cmp	r3, #0
 8006050:	f000 80e0 	beq.w	8006214 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006054:	4b2f      	ldr	r3, [pc, #188]	; (8006114 <HAL_GPIO_Init+0x238>)
 8006056:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800605a:	4a2e      	ldr	r2, [pc, #184]	; (8006114 <HAL_GPIO_Init+0x238>)
 800605c:	f043 0302 	orr.w	r3, r3, #2
 8006060:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8006064:	4b2b      	ldr	r3, [pc, #172]	; (8006114 <HAL_GPIO_Init+0x238>)
 8006066:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800606a:	f003 0302 	and.w	r3, r3, #2
 800606e:	60fb      	str	r3, [r7, #12]
 8006070:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006072:	4a29      	ldr	r2, [pc, #164]	; (8006118 <HAL_GPIO_Init+0x23c>)
 8006074:	69fb      	ldr	r3, [r7, #28]
 8006076:	089b      	lsrs	r3, r3, #2
 8006078:	3302      	adds	r3, #2
 800607a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800607e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006080:	69fb      	ldr	r3, [r7, #28]
 8006082:	f003 0303 	and.w	r3, r3, #3
 8006086:	009b      	lsls	r3, r3, #2
 8006088:	220f      	movs	r2, #15
 800608a:	fa02 f303 	lsl.w	r3, r2, r3
 800608e:	43db      	mvns	r3, r3
 8006090:	69ba      	ldr	r2, [r7, #24]
 8006092:	4013      	ands	r3, r2
 8006094:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	4a20      	ldr	r2, [pc, #128]	; (800611c <HAL_GPIO_Init+0x240>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d052      	beq.n	8006144 <HAL_GPIO_Init+0x268>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	4a1f      	ldr	r2, [pc, #124]	; (8006120 <HAL_GPIO_Init+0x244>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d031      	beq.n	800610a <HAL_GPIO_Init+0x22e>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	4a1e      	ldr	r2, [pc, #120]	; (8006124 <HAL_GPIO_Init+0x248>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d02b      	beq.n	8006106 <HAL_GPIO_Init+0x22a>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	4a1d      	ldr	r2, [pc, #116]	; (8006128 <HAL_GPIO_Init+0x24c>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d025      	beq.n	8006102 <HAL_GPIO_Init+0x226>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	4a1c      	ldr	r2, [pc, #112]	; (800612c <HAL_GPIO_Init+0x250>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d01f      	beq.n	80060fe <HAL_GPIO_Init+0x222>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	4a1b      	ldr	r2, [pc, #108]	; (8006130 <HAL_GPIO_Init+0x254>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d019      	beq.n	80060fa <HAL_GPIO_Init+0x21e>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	4a1a      	ldr	r2, [pc, #104]	; (8006134 <HAL_GPIO_Init+0x258>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d013      	beq.n	80060f6 <HAL_GPIO_Init+0x21a>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	4a19      	ldr	r2, [pc, #100]	; (8006138 <HAL_GPIO_Init+0x25c>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d00d      	beq.n	80060f2 <HAL_GPIO_Init+0x216>
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	4a18      	ldr	r2, [pc, #96]	; (800613c <HAL_GPIO_Init+0x260>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d007      	beq.n	80060ee <HAL_GPIO_Init+0x212>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	4a17      	ldr	r2, [pc, #92]	; (8006140 <HAL_GPIO_Init+0x264>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d101      	bne.n	80060ea <HAL_GPIO_Init+0x20e>
 80060e6:	2309      	movs	r3, #9
 80060e8:	e02d      	b.n	8006146 <HAL_GPIO_Init+0x26a>
 80060ea:	230a      	movs	r3, #10
 80060ec:	e02b      	b.n	8006146 <HAL_GPIO_Init+0x26a>
 80060ee:	2308      	movs	r3, #8
 80060f0:	e029      	b.n	8006146 <HAL_GPIO_Init+0x26a>
 80060f2:	2307      	movs	r3, #7
 80060f4:	e027      	b.n	8006146 <HAL_GPIO_Init+0x26a>
 80060f6:	2306      	movs	r3, #6
 80060f8:	e025      	b.n	8006146 <HAL_GPIO_Init+0x26a>
 80060fa:	2305      	movs	r3, #5
 80060fc:	e023      	b.n	8006146 <HAL_GPIO_Init+0x26a>
 80060fe:	2304      	movs	r3, #4
 8006100:	e021      	b.n	8006146 <HAL_GPIO_Init+0x26a>
 8006102:	2303      	movs	r3, #3
 8006104:	e01f      	b.n	8006146 <HAL_GPIO_Init+0x26a>
 8006106:	2302      	movs	r3, #2
 8006108:	e01d      	b.n	8006146 <HAL_GPIO_Init+0x26a>
 800610a:	2301      	movs	r3, #1
 800610c:	e01b      	b.n	8006146 <HAL_GPIO_Init+0x26a>
 800610e:	bf00      	nop
 8006110:	58000080 	.word	0x58000080
 8006114:	58024400 	.word	0x58024400
 8006118:	58000400 	.word	0x58000400
 800611c:	58020000 	.word	0x58020000
 8006120:	58020400 	.word	0x58020400
 8006124:	58020800 	.word	0x58020800
 8006128:	58020c00 	.word	0x58020c00
 800612c:	58021000 	.word	0x58021000
 8006130:	58021400 	.word	0x58021400
 8006134:	58021800 	.word	0x58021800
 8006138:	58021c00 	.word	0x58021c00
 800613c:	58022000 	.word	0x58022000
 8006140:	58022400 	.word	0x58022400
 8006144:	2300      	movs	r3, #0
 8006146:	69fa      	ldr	r2, [r7, #28]
 8006148:	f002 0203 	and.w	r2, r2, #3
 800614c:	0092      	lsls	r2, r2, #2
 800614e:	4093      	lsls	r3, r2
 8006150:	69ba      	ldr	r2, [r7, #24]
 8006152:	4313      	orrs	r3, r2
 8006154:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006156:	4938      	ldr	r1, [pc, #224]	; (8006238 <HAL_GPIO_Init+0x35c>)
 8006158:	69fb      	ldr	r3, [r7, #28]
 800615a:	089b      	lsrs	r3, r3, #2
 800615c:	3302      	adds	r3, #2
 800615e:	69ba      	ldr	r2, [r7, #24]
 8006160:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006164:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800616c:	693b      	ldr	r3, [r7, #16]
 800616e:	43db      	mvns	r3, r3
 8006170:	69ba      	ldr	r2, [r7, #24]
 8006172:	4013      	ands	r3, r2
 8006174:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006176:	683b      	ldr	r3, [r7, #0]
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800617e:	2b00      	cmp	r3, #0
 8006180:	d003      	beq.n	800618a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8006182:	69ba      	ldr	r2, [r7, #24]
 8006184:	693b      	ldr	r3, [r7, #16]
 8006186:	4313      	orrs	r3, r2
 8006188:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800618a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800618e:	69bb      	ldr	r3, [r7, #24]
 8006190:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006192:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006196:	685b      	ldr	r3, [r3, #4]
 8006198:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800619a:	693b      	ldr	r3, [r7, #16]
 800619c:	43db      	mvns	r3, r3
 800619e:	69ba      	ldr	r2, [r7, #24]
 80061a0:	4013      	ands	r3, r2
 80061a2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	685b      	ldr	r3, [r3, #4]
 80061a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d003      	beq.n	80061b8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80061b0:	69ba      	ldr	r2, [r7, #24]
 80061b2:	693b      	ldr	r3, [r7, #16]
 80061b4:	4313      	orrs	r3, r2
 80061b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80061b8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80061bc:	69bb      	ldr	r3, [r7, #24]
 80061be:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80061c0:	697b      	ldr	r3, [r7, #20]
 80061c2:	685b      	ldr	r3, [r3, #4]
 80061c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80061c6:	693b      	ldr	r3, [r7, #16]
 80061c8:	43db      	mvns	r3, r3
 80061ca:	69ba      	ldr	r2, [r7, #24]
 80061cc:	4013      	ands	r3, r2
 80061ce:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d003      	beq.n	80061e4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80061dc:	69ba      	ldr	r2, [r7, #24]
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	4313      	orrs	r3, r2
 80061e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80061e4:	697b      	ldr	r3, [r7, #20]
 80061e6:	69ba      	ldr	r2, [r7, #24]
 80061e8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80061ea:	697b      	ldr	r3, [r7, #20]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80061f0:	693b      	ldr	r3, [r7, #16]
 80061f2:	43db      	mvns	r3, r3
 80061f4:	69ba      	ldr	r2, [r7, #24]
 80061f6:	4013      	ands	r3, r2
 80061f8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	685b      	ldr	r3, [r3, #4]
 80061fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006202:	2b00      	cmp	r3, #0
 8006204:	d003      	beq.n	800620e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8006206:	69ba      	ldr	r2, [r7, #24]
 8006208:	693b      	ldr	r3, [r7, #16]
 800620a:	4313      	orrs	r3, r2
 800620c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800620e:	697b      	ldr	r3, [r7, #20]
 8006210:	69ba      	ldr	r2, [r7, #24]
 8006212:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8006214:	69fb      	ldr	r3, [r7, #28]
 8006216:	3301      	adds	r3, #1
 8006218:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	681a      	ldr	r2, [r3, #0]
 800621e:	69fb      	ldr	r3, [r7, #28]
 8006220:	fa22 f303 	lsr.w	r3, r2, r3
 8006224:	2b00      	cmp	r3, #0
 8006226:	f47f ae63 	bne.w	8005ef0 <HAL_GPIO_Init+0x14>
  }
}
 800622a:	bf00      	nop
 800622c:	bf00      	nop
 800622e:	3724      	adds	r7, #36	; 0x24
 8006230:	46bd      	mov	sp, r7
 8006232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006236:	4770      	bx	lr
 8006238:	58000400 	.word	0x58000400

0800623c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b084      	sub	sp, #16
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8006244:	4b19      	ldr	r3, [pc, #100]	; (80062ac <HAL_PWREx_ConfigSupply+0x70>)
 8006246:	68db      	ldr	r3, [r3, #12]
 8006248:	f003 0304 	and.w	r3, r3, #4
 800624c:	2b04      	cmp	r3, #4
 800624e:	d00a      	beq.n	8006266 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006250:	4b16      	ldr	r3, [pc, #88]	; (80062ac <HAL_PWREx_ConfigSupply+0x70>)
 8006252:	68db      	ldr	r3, [r3, #12]
 8006254:	f003 0307 	and.w	r3, r3, #7
 8006258:	687a      	ldr	r2, [r7, #4]
 800625a:	429a      	cmp	r2, r3
 800625c:	d001      	beq.n	8006262 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800625e:	2301      	movs	r3, #1
 8006260:	e01f      	b.n	80062a2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8006262:	2300      	movs	r3, #0
 8006264:	e01d      	b.n	80062a2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006266:	4b11      	ldr	r3, [pc, #68]	; (80062ac <HAL_PWREx_ConfigSupply+0x70>)
 8006268:	68db      	ldr	r3, [r3, #12]
 800626a:	f023 0207 	bic.w	r2, r3, #7
 800626e:	490f      	ldr	r1, [pc, #60]	; (80062ac <HAL_PWREx_ConfigSupply+0x70>)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	4313      	orrs	r3, r2
 8006274:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8006276:	f7fa fef5 	bl	8001064 <HAL_GetTick>
 800627a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800627c:	e009      	b.n	8006292 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800627e:	f7fa fef1 	bl	8001064 <HAL_GetTick>
 8006282:	4602      	mov	r2, r0
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	1ad3      	subs	r3, r2, r3
 8006288:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800628c:	d901      	bls.n	8006292 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800628e:	2301      	movs	r3, #1
 8006290:	e007      	b.n	80062a2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006292:	4b06      	ldr	r3, [pc, #24]	; (80062ac <HAL_PWREx_ConfigSupply+0x70>)
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800629a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800629e:	d1ee      	bne.n	800627e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80062a0:	2300      	movs	r3, #0
}
 80062a2:	4618      	mov	r0, r3
 80062a4:	3710      	adds	r7, #16
 80062a6:	46bd      	mov	sp, r7
 80062a8:	bd80      	pop	{r7, pc}
 80062aa:	bf00      	nop
 80062ac:	58024800 	.word	0x58024800

080062b0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b08c      	sub	sp, #48	; 0x30
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d102      	bne.n	80062c4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80062be:	2301      	movs	r3, #1
 80062c0:	f000 bc48 	b.w	8006b54 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f003 0301 	and.w	r3, r3, #1
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	f000 8088 	beq.w	80063e2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80062d2:	4b99      	ldr	r3, [pc, #612]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 80062d4:	691b      	ldr	r3, [r3, #16]
 80062d6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80062da:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80062dc:	4b96      	ldr	r3, [pc, #600]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 80062de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062e0:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80062e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062e4:	2b10      	cmp	r3, #16
 80062e6:	d007      	beq.n	80062f8 <HAL_RCC_OscConfig+0x48>
 80062e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062ea:	2b18      	cmp	r3, #24
 80062ec:	d111      	bne.n	8006312 <HAL_RCC_OscConfig+0x62>
 80062ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062f0:	f003 0303 	and.w	r3, r3, #3
 80062f4:	2b02      	cmp	r3, #2
 80062f6:	d10c      	bne.n	8006312 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062f8:	4b8f      	ldr	r3, [pc, #572]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006300:	2b00      	cmp	r3, #0
 8006302:	d06d      	beq.n	80063e0 <HAL_RCC_OscConfig+0x130>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	685b      	ldr	r3, [r3, #4]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d169      	bne.n	80063e0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800630c:	2301      	movs	r3, #1
 800630e:	f000 bc21 	b.w	8006b54 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	685b      	ldr	r3, [r3, #4]
 8006316:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800631a:	d106      	bne.n	800632a <HAL_RCC_OscConfig+0x7a>
 800631c:	4b86      	ldr	r3, [pc, #536]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4a85      	ldr	r2, [pc, #532]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 8006322:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006326:	6013      	str	r3, [r2, #0]
 8006328:	e02e      	b.n	8006388 <HAL_RCC_OscConfig+0xd8>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	685b      	ldr	r3, [r3, #4]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d10c      	bne.n	800634c <HAL_RCC_OscConfig+0x9c>
 8006332:	4b81      	ldr	r3, [pc, #516]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4a80      	ldr	r2, [pc, #512]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 8006338:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800633c:	6013      	str	r3, [r2, #0]
 800633e:	4b7e      	ldr	r3, [pc, #504]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4a7d      	ldr	r2, [pc, #500]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 8006344:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006348:	6013      	str	r3, [r2, #0]
 800634a:	e01d      	b.n	8006388 <HAL_RCC_OscConfig+0xd8>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	685b      	ldr	r3, [r3, #4]
 8006350:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006354:	d10c      	bne.n	8006370 <HAL_RCC_OscConfig+0xc0>
 8006356:	4b78      	ldr	r3, [pc, #480]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	4a77      	ldr	r2, [pc, #476]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 800635c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006360:	6013      	str	r3, [r2, #0]
 8006362:	4b75      	ldr	r3, [pc, #468]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	4a74      	ldr	r2, [pc, #464]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 8006368:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800636c:	6013      	str	r3, [r2, #0]
 800636e:	e00b      	b.n	8006388 <HAL_RCC_OscConfig+0xd8>
 8006370:	4b71      	ldr	r3, [pc, #452]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4a70      	ldr	r2, [pc, #448]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 8006376:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800637a:	6013      	str	r3, [r2, #0]
 800637c:	4b6e      	ldr	r3, [pc, #440]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4a6d      	ldr	r2, [pc, #436]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 8006382:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006386:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	685b      	ldr	r3, [r3, #4]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d013      	beq.n	80063b8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006390:	f7fa fe68 	bl	8001064 <HAL_GetTick>
 8006394:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006396:	e008      	b.n	80063aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006398:	f7fa fe64 	bl	8001064 <HAL_GetTick>
 800639c:	4602      	mov	r2, r0
 800639e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063a0:	1ad3      	subs	r3, r2, r3
 80063a2:	2b64      	cmp	r3, #100	; 0x64
 80063a4:	d901      	bls.n	80063aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80063a6:	2303      	movs	r3, #3
 80063a8:	e3d4      	b.n	8006b54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80063aa:	4b63      	ldr	r3, [pc, #396]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d0f0      	beq.n	8006398 <HAL_RCC_OscConfig+0xe8>
 80063b6:	e014      	b.n	80063e2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063b8:	f7fa fe54 	bl	8001064 <HAL_GetTick>
 80063bc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80063be:	e008      	b.n	80063d2 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80063c0:	f7fa fe50 	bl	8001064 <HAL_GetTick>
 80063c4:	4602      	mov	r2, r0
 80063c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063c8:	1ad3      	subs	r3, r2, r3
 80063ca:	2b64      	cmp	r3, #100	; 0x64
 80063cc:	d901      	bls.n	80063d2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80063ce:	2303      	movs	r3, #3
 80063d0:	e3c0      	b.n	8006b54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80063d2:	4b59      	ldr	r3, [pc, #356]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d1f0      	bne.n	80063c0 <HAL_RCC_OscConfig+0x110>
 80063de:	e000      	b.n	80063e2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80063e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f003 0302 	and.w	r3, r3, #2
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	f000 80ca 	beq.w	8006584 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80063f0:	4b51      	ldr	r3, [pc, #324]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 80063f2:	691b      	ldr	r3, [r3, #16]
 80063f4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80063f8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80063fa:	4b4f      	ldr	r3, [pc, #316]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 80063fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063fe:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006400:	6a3b      	ldr	r3, [r7, #32]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d007      	beq.n	8006416 <HAL_RCC_OscConfig+0x166>
 8006406:	6a3b      	ldr	r3, [r7, #32]
 8006408:	2b18      	cmp	r3, #24
 800640a:	d156      	bne.n	80064ba <HAL_RCC_OscConfig+0x20a>
 800640c:	69fb      	ldr	r3, [r7, #28]
 800640e:	f003 0303 	and.w	r3, r3, #3
 8006412:	2b00      	cmp	r3, #0
 8006414:	d151      	bne.n	80064ba <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006416:	4b48      	ldr	r3, [pc, #288]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f003 0304 	and.w	r3, r3, #4
 800641e:	2b00      	cmp	r3, #0
 8006420:	d005      	beq.n	800642e <HAL_RCC_OscConfig+0x17e>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	68db      	ldr	r3, [r3, #12]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d101      	bne.n	800642e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800642a:	2301      	movs	r3, #1
 800642c:	e392      	b.n	8006b54 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800642e:	4b42      	ldr	r3, [pc, #264]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f023 0219 	bic.w	r2, r3, #25
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	68db      	ldr	r3, [r3, #12]
 800643a:	493f      	ldr	r1, [pc, #252]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 800643c:	4313      	orrs	r3, r2
 800643e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006440:	f7fa fe10 	bl	8001064 <HAL_GetTick>
 8006444:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006446:	e008      	b.n	800645a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006448:	f7fa fe0c 	bl	8001064 <HAL_GetTick>
 800644c:	4602      	mov	r2, r0
 800644e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006450:	1ad3      	subs	r3, r2, r3
 8006452:	2b02      	cmp	r3, #2
 8006454:	d901      	bls.n	800645a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006456:	2303      	movs	r3, #3
 8006458:	e37c      	b.n	8006b54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800645a:	4b37      	ldr	r3, [pc, #220]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f003 0304 	and.w	r3, r3, #4
 8006462:	2b00      	cmp	r3, #0
 8006464:	d0f0      	beq.n	8006448 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006466:	f7fa fe09 	bl	800107c <HAL_GetREVID>
 800646a:	4603      	mov	r3, r0
 800646c:	f241 0203 	movw	r2, #4099	; 0x1003
 8006470:	4293      	cmp	r3, r2
 8006472:	d817      	bhi.n	80064a4 <HAL_RCC_OscConfig+0x1f4>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	691b      	ldr	r3, [r3, #16]
 8006478:	2b40      	cmp	r3, #64	; 0x40
 800647a:	d108      	bne.n	800648e <HAL_RCC_OscConfig+0x1de>
 800647c:	4b2e      	ldr	r3, [pc, #184]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8006484:	4a2c      	ldr	r2, [pc, #176]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 8006486:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800648a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800648c:	e07a      	b.n	8006584 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800648e:	4b2a      	ldr	r3, [pc, #168]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 8006490:	685b      	ldr	r3, [r3, #4]
 8006492:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	691b      	ldr	r3, [r3, #16]
 800649a:	031b      	lsls	r3, r3, #12
 800649c:	4926      	ldr	r1, [pc, #152]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 800649e:	4313      	orrs	r3, r2
 80064a0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80064a2:	e06f      	b.n	8006584 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064a4:	4b24      	ldr	r3, [pc, #144]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 80064a6:	685b      	ldr	r3, [r3, #4]
 80064a8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	691b      	ldr	r3, [r3, #16]
 80064b0:	061b      	lsls	r3, r3, #24
 80064b2:	4921      	ldr	r1, [pc, #132]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 80064b4:	4313      	orrs	r3, r2
 80064b6:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80064b8:	e064      	b.n	8006584 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	68db      	ldr	r3, [r3, #12]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d047      	beq.n	8006552 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80064c2:	4b1d      	ldr	r3, [pc, #116]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f023 0219 	bic.w	r2, r3, #25
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	68db      	ldr	r3, [r3, #12]
 80064ce:	491a      	ldr	r1, [pc, #104]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 80064d0:	4313      	orrs	r3, r2
 80064d2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064d4:	f7fa fdc6 	bl	8001064 <HAL_GetTick>
 80064d8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80064da:	e008      	b.n	80064ee <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80064dc:	f7fa fdc2 	bl	8001064 <HAL_GetTick>
 80064e0:	4602      	mov	r2, r0
 80064e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064e4:	1ad3      	subs	r3, r2, r3
 80064e6:	2b02      	cmp	r3, #2
 80064e8:	d901      	bls.n	80064ee <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80064ea:	2303      	movs	r3, #3
 80064ec:	e332      	b.n	8006b54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80064ee:	4b12      	ldr	r3, [pc, #72]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f003 0304 	and.w	r3, r3, #4
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d0f0      	beq.n	80064dc <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064fa:	f7fa fdbf 	bl	800107c <HAL_GetREVID>
 80064fe:	4603      	mov	r3, r0
 8006500:	f241 0203 	movw	r2, #4099	; 0x1003
 8006504:	4293      	cmp	r3, r2
 8006506:	d819      	bhi.n	800653c <HAL_RCC_OscConfig+0x28c>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	691b      	ldr	r3, [r3, #16]
 800650c:	2b40      	cmp	r3, #64	; 0x40
 800650e:	d108      	bne.n	8006522 <HAL_RCC_OscConfig+0x272>
 8006510:	4b09      	ldr	r3, [pc, #36]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 8006512:	685b      	ldr	r3, [r3, #4]
 8006514:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8006518:	4a07      	ldr	r2, [pc, #28]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 800651a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800651e:	6053      	str	r3, [r2, #4]
 8006520:	e030      	b.n	8006584 <HAL_RCC_OscConfig+0x2d4>
 8006522:	4b05      	ldr	r3, [pc, #20]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	691b      	ldr	r3, [r3, #16]
 800652e:	031b      	lsls	r3, r3, #12
 8006530:	4901      	ldr	r1, [pc, #4]	; (8006538 <HAL_RCC_OscConfig+0x288>)
 8006532:	4313      	orrs	r3, r2
 8006534:	604b      	str	r3, [r1, #4]
 8006536:	e025      	b.n	8006584 <HAL_RCC_OscConfig+0x2d4>
 8006538:	58024400 	.word	0x58024400
 800653c:	4b9a      	ldr	r3, [pc, #616]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 800653e:	685b      	ldr	r3, [r3, #4]
 8006540:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	691b      	ldr	r3, [r3, #16]
 8006548:	061b      	lsls	r3, r3, #24
 800654a:	4997      	ldr	r1, [pc, #604]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 800654c:	4313      	orrs	r3, r2
 800654e:	604b      	str	r3, [r1, #4]
 8006550:	e018      	b.n	8006584 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006552:	4b95      	ldr	r3, [pc, #596]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	4a94      	ldr	r2, [pc, #592]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 8006558:	f023 0301 	bic.w	r3, r3, #1
 800655c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800655e:	f7fa fd81 	bl	8001064 <HAL_GetTick>
 8006562:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006564:	e008      	b.n	8006578 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006566:	f7fa fd7d 	bl	8001064 <HAL_GetTick>
 800656a:	4602      	mov	r2, r0
 800656c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800656e:	1ad3      	subs	r3, r2, r3
 8006570:	2b02      	cmp	r3, #2
 8006572:	d901      	bls.n	8006578 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8006574:	2303      	movs	r3, #3
 8006576:	e2ed      	b.n	8006b54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006578:	4b8b      	ldr	r3, [pc, #556]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f003 0304 	and.w	r3, r3, #4
 8006580:	2b00      	cmp	r3, #0
 8006582:	d1f0      	bne.n	8006566 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f003 0310 	and.w	r3, r3, #16
 800658c:	2b00      	cmp	r3, #0
 800658e:	f000 80a9 	beq.w	80066e4 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006592:	4b85      	ldr	r3, [pc, #532]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 8006594:	691b      	ldr	r3, [r3, #16]
 8006596:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800659a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800659c:	4b82      	ldr	r3, [pc, #520]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 800659e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065a0:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80065a2:	69bb      	ldr	r3, [r7, #24]
 80065a4:	2b08      	cmp	r3, #8
 80065a6:	d007      	beq.n	80065b8 <HAL_RCC_OscConfig+0x308>
 80065a8:	69bb      	ldr	r3, [r7, #24]
 80065aa:	2b18      	cmp	r3, #24
 80065ac:	d13a      	bne.n	8006624 <HAL_RCC_OscConfig+0x374>
 80065ae:	697b      	ldr	r3, [r7, #20]
 80065b0:	f003 0303 	and.w	r3, r3, #3
 80065b4:	2b01      	cmp	r3, #1
 80065b6:	d135      	bne.n	8006624 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80065b8:	4b7b      	ldr	r3, [pc, #492]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d005      	beq.n	80065d0 <HAL_RCC_OscConfig+0x320>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	69db      	ldr	r3, [r3, #28]
 80065c8:	2b80      	cmp	r3, #128	; 0x80
 80065ca:	d001      	beq.n	80065d0 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80065cc:	2301      	movs	r3, #1
 80065ce:	e2c1      	b.n	8006b54 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80065d0:	f7fa fd54 	bl	800107c <HAL_GetREVID>
 80065d4:	4603      	mov	r3, r0
 80065d6:	f241 0203 	movw	r2, #4099	; 0x1003
 80065da:	4293      	cmp	r3, r2
 80065dc:	d817      	bhi.n	800660e <HAL_RCC_OscConfig+0x35e>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6a1b      	ldr	r3, [r3, #32]
 80065e2:	2b20      	cmp	r3, #32
 80065e4:	d108      	bne.n	80065f8 <HAL_RCC_OscConfig+0x348>
 80065e6:	4b70      	ldr	r3, [pc, #448]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80065ee:	4a6e      	ldr	r2, [pc, #440]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 80065f0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80065f4:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80065f6:	e075      	b.n	80066e4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80065f8:	4b6b      	ldr	r3, [pc, #428]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 80065fa:	685b      	ldr	r3, [r3, #4]
 80065fc:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6a1b      	ldr	r3, [r3, #32]
 8006604:	069b      	lsls	r3, r3, #26
 8006606:	4968      	ldr	r1, [pc, #416]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 8006608:	4313      	orrs	r3, r2
 800660a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800660c:	e06a      	b.n	80066e4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800660e:	4b66      	ldr	r3, [pc, #408]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 8006610:	68db      	ldr	r3, [r3, #12]
 8006612:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6a1b      	ldr	r3, [r3, #32]
 800661a:	061b      	lsls	r3, r3, #24
 800661c:	4962      	ldr	r1, [pc, #392]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 800661e:	4313      	orrs	r3, r2
 8006620:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006622:	e05f      	b.n	80066e4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	69db      	ldr	r3, [r3, #28]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d042      	beq.n	80066b2 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800662c:	4b5e      	ldr	r3, [pc, #376]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4a5d      	ldr	r2, [pc, #372]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 8006632:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006636:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006638:	f7fa fd14 	bl	8001064 <HAL_GetTick>
 800663c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800663e:	e008      	b.n	8006652 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006640:	f7fa fd10 	bl	8001064 <HAL_GetTick>
 8006644:	4602      	mov	r2, r0
 8006646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006648:	1ad3      	subs	r3, r2, r3
 800664a:	2b02      	cmp	r3, #2
 800664c:	d901      	bls.n	8006652 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800664e:	2303      	movs	r3, #3
 8006650:	e280      	b.n	8006b54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006652:	4b55      	ldr	r3, [pc, #340]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800665a:	2b00      	cmp	r3, #0
 800665c:	d0f0      	beq.n	8006640 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800665e:	f7fa fd0d 	bl	800107c <HAL_GetREVID>
 8006662:	4603      	mov	r3, r0
 8006664:	f241 0203 	movw	r2, #4099	; 0x1003
 8006668:	4293      	cmp	r3, r2
 800666a:	d817      	bhi.n	800669c <HAL_RCC_OscConfig+0x3ec>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6a1b      	ldr	r3, [r3, #32]
 8006670:	2b20      	cmp	r3, #32
 8006672:	d108      	bne.n	8006686 <HAL_RCC_OscConfig+0x3d6>
 8006674:	4b4c      	ldr	r3, [pc, #304]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 8006676:	685b      	ldr	r3, [r3, #4]
 8006678:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800667c:	4a4a      	ldr	r2, [pc, #296]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 800667e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006682:	6053      	str	r3, [r2, #4]
 8006684:	e02e      	b.n	80066e4 <HAL_RCC_OscConfig+0x434>
 8006686:	4b48      	ldr	r3, [pc, #288]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 8006688:	685b      	ldr	r3, [r3, #4]
 800668a:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6a1b      	ldr	r3, [r3, #32]
 8006692:	069b      	lsls	r3, r3, #26
 8006694:	4944      	ldr	r1, [pc, #272]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 8006696:	4313      	orrs	r3, r2
 8006698:	604b      	str	r3, [r1, #4]
 800669a:	e023      	b.n	80066e4 <HAL_RCC_OscConfig+0x434>
 800669c:	4b42      	ldr	r3, [pc, #264]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 800669e:	68db      	ldr	r3, [r3, #12]
 80066a0:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6a1b      	ldr	r3, [r3, #32]
 80066a8:	061b      	lsls	r3, r3, #24
 80066aa:	493f      	ldr	r1, [pc, #252]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 80066ac:	4313      	orrs	r3, r2
 80066ae:	60cb      	str	r3, [r1, #12]
 80066b0:	e018      	b.n	80066e4 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80066b2:	4b3d      	ldr	r3, [pc, #244]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4a3c      	ldr	r2, [pc, #240]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 80066b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80066bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066be:	f7fa fcd1 	bl	8001064 <HAL_GetTick>
 80066c2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80066c4:	e008      	b.n	80066d8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80066c6:	f7fa fccd 	bl	8001064 <HAL_GetTick>
 80066ca:	4602      	mov	r2, r0
 80066cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ce:	1ad3      	subs	r3, r2, r3
 80066d0:	2b02      	cmp	r3, #2
 80066d2:	d901      	bls.n	80066d8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80066d4:	2303      	movs	r3, #3
 80066d6:	e23d      	b.n	8006b54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80066d8:	4b33      	ldr	r3, [pc, #204]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d1f0      	bne.n	80066c6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f003 0308 	and.w	r3, r3, #8
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d036      	beq.n	800675e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	695b      	ldr	r3, [r3, #20]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d019      	beq.n	800672c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80066f8:	4b2b      	ldr	r3, [pc, #172]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 80066fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066fc:	4a2a      	ldr	r2, [pc, #168]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 80066fe:	f043 0301 	orr.w	r3, r3, #1
 8006702:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006704:	f7fa fcae 	bl	8001064 <HAL_GetTick>
 8006708:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800670a:	e008      	b.n	800671e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800670c:	f7fa fcaa 	bl	8001064 <HAL_GetTick>
 8006710:	4602      	mov	r2, r0
 8006712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006714:	1ad3      	subs	r3, r2, r3
 8006716:	2b02      	cmp	r3, #2
 8006718:	d901      	bls.n	800671e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800671a:	2303      	movs	r3, #3
 800671c:	e21a      	b.n	8006b54 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800671e:	4b22      	ldr	r3, [pc, #136]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 8006720:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006722:	f003 0302 	and.w	r3, r3, #2
 8006726:	2b00      	cmp	r3, #0
 8006728:	d0f0      	beq.n	800670c <HAL_RCC_OscConfig+0x45c>
 800672a:	e018      	b.n	800675e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800672c:	4b1e      	ldr	r3, [pc, #120]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 800672e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006730:	4a1d      	ldr	r2, [pc, #116]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 8006732:	f023 0301 	bic.w	r3, r3, #1
 8006736:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006738:	f7fa fc94 	bl	8001064 <HAL_GetTick>
 800673c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800673e:	e008      	b.n	8006752 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006740:	f7fa fc90 	bl	8001064 <HAL_GetTick>
 8006744:	4602      	mov	r2, r0
 8006746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006748:	1ad3      	subs	r3, r2, r3
 800674a:	2b02      	cmp	r3, #2
 800674c:	d901      	bls.n	8006752 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800674e:	2303      	movs	r3, #3
 8006750:	e200      	b.n	8006b54 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006752:	4b15      	ldr	r3, [pc, #84]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 8006754:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006756:	f003 0302 	and.w	r3, r3, #2
 800675a:	2b00      	cmp	r3, #0
 800675c:	d1f0      	bne.n	8006740 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f003 0320 	and.w	r3, r3, #32
 8006766:	2b00      	cmp	r3, #0
 8006768:	d039      	beq.n	80067de <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	699b      	ldr	r3, [r3, #24]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d01c      	beq.n	80067ac <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006772:	4b0d      	ldr	r3, [pc, #52]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	4a0c      	ldr	r2, [pc, #48]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 8006778:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800677c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800677e:	f7fa fc71 	bl	8001064 <HAL_GetTick>
 8006782:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006784:	e008      	b.n	8006798 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006786:	f7fa fc6d 	bl	8001064 <HAL_GetTick>
 800678a:	4602      	mov	r2, r0
 800678c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800678e:	1ad3      	subs	r3, r2, r3
 8006790:	2b02      	cmp	r3, #2
 8006792:	d901      	bls.n	8006798 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8006794:	2303      	movs	r3, #3
 8006796:	e1dd      	b.n	8006b54 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006798:	4b03      	ldr	r3, [pc, #12]	; (80067a8 <HAL_RCC_OscConfig+0x4f8>)
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d0f0      	beq.n	8006786 <HAL_RCC_OscConfig+0x4d6>
 80067a4:	e01b      	b.n	80067de <HAL_RCC_OscConfig+0x52e>
 80067a6:	bf00      	nop
 80067a8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80067ac:	4b9b      	ldr	r3, [pc, #620]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	4a9a      	ldr	r2, [pc, #616]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 80067b2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80067b6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80067b8:	f7fa fc54 	bl	8001064 <HAL_GetTick>
 80067bc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80067be:	e008      	b.n	80067d2 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80067c0:	f7fa fc50 	bl	8001064 <HAL_GetTick>
 80067c4:	4602      	mov	r2, r0
 80067c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067c8:	1ad3      	subs	r3, r2, r3
 80067ca:	2b02      	cmp	r3, #2
 80067cc:	d901      	bls.n	80067d2 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80067ce:	2303      	movs	r3, #3
 80067d0:	e1c0      	b.n	8006b54 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80067d2:	4b92      	ldr	r3, [pc, #584]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d1f0      	bne.n	80067c0 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f003 0304 	and.w	r3, r3, #4
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	f000 8081 	beq.w	80068ee <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80067ec:	4b8c      	ldr	r3, [pc, #560]	; (8006a20 <HAL_RCC_OscConfig+0x770>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a8b      	ldr	r2, [pc, #556]	; (8006a20 <HAL_RCC_OscConfig+0x770>)
 80067f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80067f6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80067f8:	f7fa fc34 	bl	8001064 <HAL_GetTick>
 80067fc:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80067fe:	e008      	b.n	8006812 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006800:	f7fa fc30 	bl	8001064 <HAL_GetTick>
 8006804:	4602      	mov	r2, r0
 8006806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006808:	1ad3      	subs	r3, r2, r3
 800680a:	2b64      	cmp	r3, #100	; 0x64
 800680c:	d901      	bls.n	8006812 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800680e:	2303      	movs	r3, #3
 8006810:	e1a0      	b.n	8006b54 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006812:	4b83      	ldr	r3, [pc, #524]	; (8006a20 <HAL_RCC_OscConfig+0x770>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800681a:	2b00      	cmp	r3, #0
 800681c:	d0f0      	beq.n	8006800 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	689b      	ldr	r3, [r3, #8]
 8006822:	2b01      	cmp	r3, #1
 8006824:	d106      	bne.n	8006834 <HAL_RCC_OscConfig+0x584>
 8006826:	4b7d      	ldr	r3, [pc, #500]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 8006828:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800682a:	4a7c      	ldr	r2, [pc, #496]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 800682c:	f043 0301 	orr.w	r3, r3, #1
 8006830:	6713      	str	r3, [r2, #112]	; 0x70
 8006832:	e02d      	b.n	8006890 <HAL_RCC_OscConfig+0x5e0>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	689b      	ldr	r3, [r3, #8]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d10c      	bne.n	8006856 <HAL_RCC_OscConfig+0x5a6>
 800683c:	4b77      	ldr	r3, [pc, #476]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 800683e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006840:	4a76      	ldr	r2, [pc, #472]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 8006842:	f023 0301 	bic.w	r3, r3, #1
 8006846:	6713      	str	r3, [r2, #112]	; 0x70
 8006848:	4b74      	ldr	r3, [pc, #464]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 800684a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800684c:	4a73      	ldr	r2, [pc, #460]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 800684e:	f023 0304 	bic.w	r3, r3, #4
 8006852:	6713      	str	r3, [r2, #112]	; 0x70
 8006854:	e01c      	b.n	8006890 <HAL_RCC_OscConfig+0x5e0>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	689b      	ldr	r3, [r3, #8]
 800685a:	2b05      	cmp	r3, #5
 800685c:	d10c      	bne.n	8006878 <HAL_RCC_OscConfig+0x5c8>
 800685e:	4b6f      	ldr	r3, [pc, #444]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 8006860:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006862:	4a6e      	ldr	r2, [pc, #440]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 8006864:	f043 0304 	orr.w	r3, r3, #4
 8006868:	6713      	str	r3, [r2, #112]	; 0x70
 800686a:	4b6c      	ldr	r3, [pc, #432]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 800686c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800686e:	4a6b      	ldr	r2, [pc, #428]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 8006870:	f043 0301 	orr.w	r3, r3, #1
 8006874:	6713      	str	r3, [r2, #112]	; 0x70
 8006876:	e00b      	b.n	8006890 <HAL_RCC_OscConfig+0x5e0>
 8006878:	4b68      	ldr	r3, [pc, #416]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 800687a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800687c:	4a67      	ldr	r2, [pc, #412]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 800687e:	f023 0301 	bic.w	r3, r3, #1
 8006882:	6713      	str	r3, [r2, #112]	; 0x70
 8006884:	4b65      	ldr	r3, [pc, #404]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 8006886:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006888:	4a64      	ldr	r2, [pc, #400]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 800688a:	f023 0304 	bic.w	r3, r3, #4
 800688e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	689b      	ldr	r3, [r3, #8]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d015      	beq.n	80068c4 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006898:	f7fa fbe4 	bl	8001064 <HAL_GetTick>
 800689c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800689e:	e00a      	b.n	80068b6 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068a0:	f7fa fbe0 	bl	8001064 <HAL_GetTick>
 80068a4:	4602      	mov	r2, r0
 80068a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068a8:	1ad3      	subs	r3, r2, r3
 80068aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d901      	bls.n	80068b6 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80068b2:	2303      	movs	r3, #3
 80068b4:	e14e      	b.n	8006b54 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80068b6:	4b59      	ldr	r3, [pc, #356]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 80068b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068ba:	f003 0302 	and.w	r3, r3, #2
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d0ee      	beq.n	80068a0 <HAL_RCC_OscConfig+0x5f0>
 80068c2:	e014      	b.n	80068ee <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068c4:	f7fa fbce 	bl	8001064 <HAL_GetTick>
 80068c8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80068ca:	e00a      	b.n	80068e2 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068cc:	f7fa fbca 	bl	8001064 <HAL_GetTick>
 80068d0:	4602      	mov	r2, r0
 80068d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068d4:	1ad3      	subs	r3, r2, r3
 80068d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80068da:	4293      	cmp	r3, r2
 80068dc:	d901      	bls.n	80068e2 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80068de:	2303      	movs	r3, #3
 80068e0:	e138      	b.n	8006b54 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80068e2:	4b4e      	ldr	r3, [pc, #312]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 80068e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068e6:	f003 0302 	and.w	r3, r3, #2
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d1ee      	bne.n	80068cc <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	f000 812d 	beq.w	8006b52 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80068f8:	4b48      	ldr	r3, [pc, #288]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 80068fa:	691b      	ldr	r3, [r3, #16]
 80068fc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006900:	2b18      	cmp	r3, #24
 8006902:	f000 80bd 	beq.w	8006a80 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800690a:	2b02      	cmp	r3, #2
 800690c:	f040 809e 	bne.w	8006a4c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006910:	4b42      	ldr	r3, [pc, #264]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a41      	ldr	r2, [pc, #260]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 8006916:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800691a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800691c:	f7fa fba2 	bl	8001064 <HAL_GetTick>
 8006920:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006922:	e008      	b.n	8006936 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006924:	f7fa fb9e 	bl	8001064 <HAL_GetTick>
 8006928:	4602      	mov	r2, r0
 800692a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800692c:	1ad3      	subs	r3, r2, r3
 800692e:	2b02      	cmp	r3, #2
 8006930:	d901      	bls.n	8006936 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8006932:	2303      	movs	r3, #3
 8006934:	e10e      	b.n	8006b54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006936:	4b39      	ldr	r3, [pc, #228]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800693e:	2b00      	cmp	r3, #0
 8006940:	d1f0      	bne.n	8006924 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006942:	4b36      	ldr	r3, [pc, #216]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 8006944:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006946:	4b37      	ldr	r3, [pc, #220]	; (8006a24 <HAL_RCC_OscConfig+0x774>)
 8006948:	4013      	ands	r3, r2
 800694a:	687a      	ldr	r2, [r7, #4]
 800694c:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800694e:	687a      	ldr	r2, [r7, #4]
 8006950:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006952:	0112      	lsls	r2, r2, #4
 8006954:	430a      	orrs	r2, r1
 8006956:	4931      	ldr	r1, [pc, #196]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 8006958:	4313      	orrs	r3, r2
 800695a:	628b      	str	r3, [r1, #40]	; 0x28
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006960:	3b01      	subs	r3, #1
 8006962:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800696a:	3b01      	subs	r3, #1
 800696c:	025b      	lsls	r3, r3, #9
 800696e:	b29b      	uxth	r3, r3
 8006970:	431a      	orrs	r2, r3
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006976:	3b01      	subs	r3, #1
 8006978:	041b      	lsls	r3, r3, #16
 800697a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800697e:	431a      	orrs	r2, r3
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006984:	3b01      	subs	r3, #1
 8006986:	061b      	lsls	r3, r3, #24
 8006988:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800698c:	4923      	ldr	r1, [pc, #140]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 800698e:	4313      	orrs	r3, r2
 8006990:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8006992:	4b22      	ldr	r3, [pc, #136]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 8006994:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006996:	4a21      	ldr	r2, [pc, #132]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 8006998:	f023 0301 	bic.w	r3, r3, #1
 800699c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800699e:	4b1f      	ldr	r3, [pc, #124]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 80069a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80069a2:	4b21      	ldr	r3, [pc, #132]	; (8006a28 <HAL_RCC_OscConfig+0x778>)
 80069a4:	4013      	ands	r3, r2
 80069a6:	687a      	ldr	r2, [r7, #4]
 80069a8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80069aa:	00d2      	lsls	r2, r2, #3
 80069ac:	491b      	ldr	r1, [pc, #108]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 80069ae:	4313      	orrs	r3, r2
 80069b0:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80069b2:	4b1a      	ldr	r3, [pc, #104]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 80069b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069b6:	f023 020c 	bic.w	r2, r3, #12
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069be:	4917      	ldr	r1, [pc, #92]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 80069c0:	4313      	orrs	r3, r2
 80069c2:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80069c4:	4b15      	ldr	r3, [pc, #84]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 80069c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069c8:	f023 0202 	bic.w	r2, r3, #2
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069d0:	4912      	ldr	r1, [pc, #72]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 80069d2:	4313      	orrs	r3, r2
 80069d4:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80069d6:	4b11      	ldr	r3, [pc, #68]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 80069d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069da:	4a10      	ldr	r2, [pc, #64]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 80069dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80069e0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80069e2:	4b0e      	ldr	r3, [pc, #56]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 80069e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069e6:	4a0d      	ldr	r2, [pc, #52]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 80069e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80069ec:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80069ee:	4b0b      	ldr	r3, [pc, #44]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 80069f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069f2:	4a0a      	ldr	r2, [pc, #40]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 80069f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80069f8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80069fa:	4b08      	ldr	r3, [pc, #32]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 80069fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069fe:	4a07      	ldr	r2, [pc, #28]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 8006a00:	f043 0301 	orr.w	r3, r3, #1
 8006a04:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006a06:	4b05      	ldr	r3, [pc, #20]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	4a04      	ldr	r2, [pc, #16]	; (8006a1c <HAL_RCC_OscConfig+0x76c>)
 8006a0c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006a10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a12:	f7fa fb27 	bl	8001064 <HAL_GetTick>
 8006a16:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006a18:	e011      	b.n	8006a3e <HAL_RCC_OscConfig+0x78e>
 8006a1a:	bf00      	nop
 8006a1c:	58024400 	.word	0x58024400
 8006a20:	58024800 	.word	0x58024800
 8006a24:	fffffc0c 	.word	0xfffffc0c
 8006a28:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a2c:	f7fa fb1a 	bl	8001064 <HAL_GetTick>
 8006a30:	4602      	mov	r2, r0
 8006a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a34:	1ad3      	subs	r3, r2, r3
 8006a36:	2b02      	cmp	r3, #2
 8006a38:	d901      	bls.n	8006a3e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8006a3a:	2303      	movs	r3, #3
 8006a3c:	e08a      	b.n	8006b54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006a3e:	4b47      	ldr	r3, [pc, #284]	; (8006b5c <HAL_RCC_OscConfig+0x8ac>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d0f0      	beq.n	8006a2c <HAL_RCC_OscConfig+0x77c>
 8006a4a:	e082      	b.n	8006b52 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a4c:	4b43      	ldr	r3, [pc, #268]	; (8006b5c <HAL_RCC_OscConfig+0x8ac>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	4a42      	ldr	r2, [pc, #264]	; (8006b5c <HAL_RCC_OscConfig+0x8ac>)
 8006a52:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006a56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a58:	f7fa fb04 	bl	8001064 <HAL_GetTick>
 8006a5c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006a5e:	e008      	b.n	8006a72 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a60:	f7fa fb00 	bl	8001064 <HAL_GetTick>
 8006a64:	4602      	mov	r2, r0
 8006a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a68:	1ad3      	subs	r3, r2, r3
 8006a6a:	2b02      	cmp	r3, #2
 8006a6c:	d901      	bls.n	8006a72 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8006a6e:	2303      	movs	r3, #3
 8006a70:	e070      	b.n	8006b54 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006a72:	4b3a      	ldr	r3, [pc, #232]	; (8006b5c <HAL_RCC_OscConfig+0x8ac>)
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d1f0      	bne.n	8006a60 <HAL_RCC_OscConfig+0x7b0>
 8006a7e:	e068      	b.n	8006b52 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006a80:	4b36      	ldr	r3, [pc, #216]	; (8006b5c <HAL_RCC_OscConfig+0x8ac>)
 8006a82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a84:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006a86:	4b35      	ldr	r3, [pc, #212]	; (8006b5c <HAL_RCC_OscConfig+0x8ac>)
 8006a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a8a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a90:	2b01      	cmp	r3, #1
 8006a92:	d031      	beq.n	8006af8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a94:	693b      	ldr	r3, [r7, #16]
 8006a96:	f003 0203 	and.w	r2, r3, #3
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006a9e:	429a      	cmp	r2, r3
 8006aa0:	d12a      	bne.n	8006af8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006aa2:	693b      	ldr	r3, [r7, #16]
 8006aa4:	091b      	lsrs	r3, r3, #4
 8006aa6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006aae:	429a      	cmp	r2, r3
 8006ab0:	d122      	bne.n	8006af8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006abc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006abe:	429a      	cmp	r2, r3
 8006ac0:	d11a      	bne.n	8006af8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	0a5b      	lsrs	r3, r3, #9
 8006ac6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ace:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006ad0:	429a      	cmp	r2, r3
 8006ad2:	d111      	bne.n	8006af8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	0c1b      	lsrs	r3, r3, #16
 8006ad8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ae0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006ae2:	429a      	cmp	r2, r3
 8006ae4:	d108      	bne.n	8006af8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	0e1b      	lsrs	r3, r3, #24
 8006aea:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006af2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006af4:	429a      	cmp	r2, r3
 8006af6:	d001      	beq.n	8006afc <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8006af8:	2301      	movs	r3, #1
 8006afa:	e02b      	b.n	8006b54 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8006afc:	4b17      	ldr	r3, [pc, #92]	; (8006b5c <HAL_RCC_OscConfig+0x8ac>)
 8006afe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b00:	08db      	lsrs	r3, r3, #3
 8006b02:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006b06:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b0c:	693a      	ldr	r2, [r7, #16]
 8006b0e:	429a      	cmp	r2, r3
 8006b10:	d01f      	beq.n	8006b52 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8006b12:	4b12      	ldr	r3, [pc, #72]	; (8006b5c <HAL_RCC_OscConfig+0x8ac>)
 8006b14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b16:	4a11      	ldr	r2, [pc, #68]	; (8006b5c <HAL_RCC_OscConfig+0x8ac>)
 8006b18:	f023 0301 	bic.w	r3, r3, #1
 8006b1c:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006b1e:	f7fa faa1 	bl	8001064 <HAL_GetTick>
 8006b22:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8006b24:	bf00      	nop
 8006b26:	f7fa fa9d 	bl	8001064 <HAL_GetTick>
 8006b2a:	4602      	mov	r2, r0
 8006b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d0f9      	beq.n	8006b26 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006b32:	4b0a      	ldr	r3, [pc, #40]	; (8006b5c <HAL_RCC_OscConfig+0x8ac>)
 8006b34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006b36:	4b0a      	ldr	r3, [pc, #40]	; (8006b60 <HAL_RCC_OscConfig+0x8b0>)
 8006b38:	4013      	ands	r3, r2
 8006b3a:	687a      	ldr	r2, [r7, #4]
 8006b3c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8006b3e:	00d2      	lsls	r2, r2, #3
 8006b40:	4906      	ldr	r1, [pc, #24]	; (8006b5c <HAL_RCC_OscConfig+0x8ac>)
 8006b42:	4313      	orrs	r3, r2
 8006b44:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8006b46:	4b05      	ldr	r3, [pc, #20]	; (8006b5c <HAL_RCC_OscConfig+0x8ac>)
 8006b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b4a:	4a04      	ldr	r2, [pc, #16]	; (8006b5c <HAL_RCC_OscConfig+0x8ac>)
 8006b4c:	f043 0301 	orr.w	r3, r3, #1
 8006b50:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8006b52:	2300      	movs	r3, #0
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	3730      	adds	r7, #48	; 0x30
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bd80      	pop	{r7, pc}
 8006b5c:	58024400 	.word	0x58024400
 8006b60:	ffff0007 	.word	0xffff0007

08006b64 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b086      	sub	sp, #24
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
 8006b6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d101      	bne.n	8006b78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006b74:	2301      	movs	r3, #1
 8006b76:	e19c      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006b78:	4b8a      	ldr	r3, [pc, #552]	; (8006da4 <HAL_RCC_ClockConfig+0x240>)
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f003 030f 	and.w	r3, r3, #15
 8006b80:	683a      	ldr	r2, [r7, #0]
 8006b82:	429a      	cmp	r2, r3
 8006b84:	d910      	bls.n	8006ba8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b86:	4b87      	ldr	r3, [pc, #540]	; (8006da4 <HAL_RCC_ClockConfig+0x240>)
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f023 020f 	bic.w	r2, r3, #15
 8006b8e:	4985      	ldr	r1, [pc, #532]	; (8006da4 <HAL_RCC_ClockConfig+0x240>)
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	4313      	orrs	r3, r2
 8006b94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b96:	4b83      	ldr	r3, [pc, #524]	; (8006da4 <HAL_RCC_ClockConfig+0x240>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f003 030f 	and.w	r3, r3, #15
 8006b9e:	683a      	ldr	r2, [r7, #0]
 8006ba0:	429a      	cmp	r2, r3
 8006ba2:	d001      	beq.n	8006ba8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	e184      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f003 0304 	and.w	r3, r3, #4
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d010      	beq.n	8006bd6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	691a      	ldr	r2, [r3, #16]
 8006bb8:	4b7b      	ldr	r3, [pc, #492]	; (8006da8 <HAL_RCC_ClockConfig+0x244>)
 8006bba:	699b      	ldr	r3, [r3, #24]
 8006bbc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006bc0:	429a      	cmp	r2, r3
 8006bc2:	d908      	bls.n	8006bd6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006bc4:	4b78      	ldr	r3, [pc, #480]	; (8006da8 <HAL_RCC_ClockConfig+0x244>)
 8006bc6:	699b      	ldr	r3, [r3, #24]
 8006bc8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	691b      	ldr	r3, [r3, #16]
 8006bd0:	4975      	ldr	r1, [pc, #468]	; (8006da8 <HAL_RCC_ClockConfig+0x244>)
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f003 0308 	and.w	r3, r3, #8
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d010      	beq.n	8006c04 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	695a      	ldr	r2, [r3, #20]
 8006be6:	4b70      	ldr	r3, [pc, #448]	; (8006da8 <HAL_RCC_ClockConfig+0x244>)
 8006be8:	69db      	ldr	r3, [r3, #28]
 8006bea:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006bee:	429a      	cmp	r2, r3
 8006bf0:	d908      	bls.n	8006c04 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006bf2:	4b6d      	ldr	r3, [pc, #436]	; (8006da8 <HAL_RCC_ClockConfig+0x244>)
 8006bf4:	69db      	ldr	r3, [r3, #28]
 8006bf6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	695b      	ldr	r3, [r3, #20]
 8006bfe:	496a      	ldr	r1, [pc, #424]	; (8006da8 <HAL_RCC_ClockConfig+0x244>)
 8006c00:	4313      	orrs	r3, r2
 8006c02:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f003 0310 	and.w	r3, r3, #16
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d010      	beq.n	8006c32 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	699a      	ldr	r2, [r3, #24]
 8006c14:	4b64      	ldr	r3, [pc, #400]	; (8006da8 <HAL_RCC_ClockConfig+0x244>)
 8006c16:	69db      	ldr	r3, [r3, #28]
 8006c18:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006c1c:	429a      	cmp	r2, r3
 8006c1e:	d908      	bls.n	8006c32 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006c20:	4b61      	ldr	r3, [pc, #388]	; (8006da8 <HAL_RCC_ClockConfig+0x244>)
 8006c22:	69db      	ldr	r3, [r3, #28]
 8006c24:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	699b      	ldr	r3, [r3, #24]
 8006c2c:	495e      	ldr	r1, [pc, #376]	; (8006da8 <HAL_RCC_ClockConfig+0x244>)
 8006c2e:	4313      	orrs	r3, r2
 8006c30:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f003 0320 	and.w	r3, r3, #32
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d010      	beq.n	8006c60 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	69da      	ldr	r2, [r3, #28]
 8006c42:	4b59      	ldr	r3, [pc, #356]	; (8006da8 <HAL_RCC_ClockConfig+0x244>)
 8006c44:	6a1b      	ldr	r3, [r3, #32]
 8006c46:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006c4a:	429a      	cmp	r2, r3
 8006c4c:	d908      	bls.n	8006c60 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006c4e:	4b56      	ldr	r3, [pc, #344]	; (8006da8 <HAL_RCC_ClockConfig+0x244>)
 8006c50:	6a1b      	ldr	r3, [r3, #32]
 8006c52:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	69db      	ldr	r3, [r3, #28]
 8006c5a:	4953      	ldr	r1, [pc, #332]	; (8006da8 <HAL_RCC_ClockConfig+0x244>)
 8006c5c:	4313      	orrs	r3, r2
 8006c5e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f003 0302 	and.w	r3, r3, #2
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d010      	beq.n	8006c8e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	68da      	ldr	r2, [r3, #12]
 8006c70:	4b4d      	ldr	r3, [pc, #308]	; (8006da8 <HAL_RCC_ClockConfig+0x244>)
 8006c72:	699b      	ldr	r3, [r3, #24]
 8006c74:	f003 030f 	and.w	r3, r3, #15
 8006c78:	429a      	cmp	r2, r3
 8006c7a:	d908      	bls.n	8006c8e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c7c:	4b4a      	ldr	r3, [pc, #296]	; (8006da8 <HAL_RCC_ClockConfig+0x244>)
 8006c7e:	699b      	ldr	r3, [r3, #24]
 8006c80:	f023 020f 	bic.w	r2, r3, #15
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	68db      	ldr	r3, [r3, #12]
 8006c88:	4947      	ldr	r1, [pc, #284]	; (8006da8 <HAL_RCC_ClockConfig+0x244>)
 8006c8a:	4313      	orrs	r3, r2
 8006c8c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f003 0301 	and.w	r3, r3, #1
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d055      	beq.n	8006d46 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006c9a:	4b43      	ldr	r3, [pc, #268]	; (8006da8 <HAL_RCC_ClockConfig+0x244>)
 8006c9c:	699b      	ldr	r3, [r3, #24]
 8006c9e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	689b      	ldr	r3, [r3, #8]
 8006ca6:	4940      	ldr	r1, [pc, #256]	; (8006da8 <HAL_RCC_ClockConfig+0x244>)
 8006ca8:	4313      	orrs	r3, r2
 8006caa:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	685b      	ldr	r3, [r3, #4]
 8006cb0:	2b02      	cmp	r3, #2
 8006cb2:	d107      	bne.n	8006cc4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006cb4:	4b3c      	ldr	r3, [pc, #240]	; (8006da8 <HAL_RCC_ClockConfig+0x244>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d121      	bne.n	8006d04 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006cc0:	2301      	movs	r3, #1
 8006cc2:	e0f6      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	685b      	ldr	r3, [r3, #4]
 8006cc8:	2b03      	cmp	r3, #3
 8006cca:	d107      	bne.n	8006cdc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006ccc:	4b36      	ldr	r3, [pc, #216]	; (8006da8 <HAL_RCC_ClockConfig+0x244>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d115      	bne.n	8006d04 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006cd8:	2301      	movs	r3, #1
 8006cda:	e0ea      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	2b01      	cmp	r3, #1
 8006ce2:	d107      	bne.n	8006cf4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006ce4:	4b30      	ldr	r3, [pc, #192]	; (8006da8 <HAL_RCC_ClockConfig+0x244>)
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d109      	bne.n	8006d04 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	e0de      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006cf4:	4b2c      	ldr	r3, [pc, #176]	; (8006da8 <HAL_RCC_ClockConfig+0x244>)
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f003 0304 	and.w	r3, r3, #4
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d101      	bne.n	8006d04 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006d00:	2301      	movs	r3, #1
 8006d02:	e0d6      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006d04:	4b28      	ldr	r3, [pc, #160]	; (8006da8 <HAL_RCC_ClockConfig+0x244>)
 8006d06:	691b      	ldr	r3, [r3, #16]
 8006d08:	f023 0207 	bic.w	r2, r3, #7
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	685b      	ldr	r3, [r3, #4]
 8006d10:	4925      	ldr	r1, [pc, #148]	; (8006da8 <HAL_RCC_ClockConfig+0x244>)
 8006d12:	4313      	orrs	r3, r2
 8006d14:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d16:	f7fa f9a5 	bl	8001064 <HAL_GetTick>
 8006d1a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d1c:	e00a      	b.n	8006d34 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d1e:	f7fa f9a1 	bl	8001064 <HAL_GetTick>
 8006d22:	4602      	mov	r2, r0
 8006d24:	697b      	ldr	r3, [r7, #20]
 8006d26:	1ad3      	subs	r3, r2, r3
 8006d28:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d901      	bls.n	8006d34 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006d30:	2303      	movs	r3, #3
 8006d32:	e0be      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d34:	4b1c      	ldr	r3, [pc, #112]	; (8006da8 <HAL_RCC_ClockConfig+0x244>)
 8006d36:	691b      	ldr	r3, [r3, #16]
 8006d38:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	685b      	ldr	r3, [r3, #4]
 8006d40:	00db      	lsls	r3, r3, #3
 8006d42:	429a      	cmp	r2, r3
 8006d44:	d1eb      	bne.n	8006d1e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f003 0302 	and.w	r3, r3, #2
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d010      	beq.n	8006d74 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	68da      	ldr	r2, [r3, #12]
 8006d56:	4b14      	ldr	r3, [pc, #80]	; (8006da8 <HAL_RCC_ClockConfig+0x244>)
 8006d58:	699b      	ldr	r3, [r3, #24]
 8006d5a:	f003 030f 	and.w	r3, r3, #15
 8006d5e:	429a      	cmp	r2, r3
 8006d60:	d208      	bcs.n	8006d74 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d62:	4b11      	ldr	r3, [pc, #68]	; (8006da8 <HAL_RCC_ClockConfig+0x244>)
 8006d64:	699b      	ldr	r3, [r3, #24]
 8006d66:	f023 020f 	bic.w	r2, r3, #15
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	68db      	ldr	r3, [r3, #12]
 8006d6e:	490e      	ldr	r1, [pc, #56]	; (8006da8 <HAL_RCC_ClockConfig+0x244>)
 8006d70:	4313      	orrs	r3, r2
 8006d72:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006d74:	4b0b      	ldr	r3, [pc, #44]	; (8006da4 <HAL_RCC_ClockConfig+0x240>)
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f003 030f 	and.w	r3, r3, #15
 8006d7c:	683a      	ldr	r2, [r7, #0]
 8006d7e:	429a      	cmp	r2, r3
 8006d80:	d214      	bcs.n	8006dac <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d82:	4b08      	ldr	r3, [pc, #32]	; (8006da4 <HAL_RCC_ClockConfig+0x240>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	f023 020f 	bic.w	r2, r3, #15
 8006d8a:	4906      	ldr	r1, [pc, #24]	; (8006da4 <HAL_RCC_ClockConfig+0x240>)
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	4313      	orrs	r3, r2
 8006d90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d92:	4b04      	ldr	r3, [pc, #16]	; (8006da4 <HAL_RCC_ClockConfig+0x240>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f003 030f 	and.w	r3, r3, #15
 8006d9a:	683a      	ldr	r2, [r7, #0]
 8006d9c:	429a      	cmp	r2, r3
 8006d9e:	d005      	beq.n	8006dac <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006da0:	2301      	movs	r3, #1
 8006da2:	e086      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x34e>
 8006da4:	52002000 	.word	0x52002000
 8006da8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f003 0304 	and.w	r3, r3, #4
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d010      	beq.n	8006dda <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	691a      	ldr	r2, [r3, #16]
 8006dbc:	4b3f      	ldr	r3, [pc, #252]	; (8006ebc <HAL_RCC_ClockConfig+0x358>)
 8006dbe:	699b      	ldr	r3, [r3, #24]
 8006dc0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006dc4:	429a      	cmp	r2, r3
 8006dc6:	d208      	bcs.n	8006dda <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006dc8:	4b3c      	ldr	r3, [pc, #240]	; (8006ebc <HAL_RCC_ClockConfig+0x358>)
 8006dca:	699b      	ldr	r3, [r3, #24]
 8006dcc:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	691b      	ldr	r3, [r3, #16]
 8006dd4:	4939      	ldr	r1, [pc, #228]	; (8006ebc <HAL_RCC_ClockConfig+0x358>)
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	f003 0308 	and.w	r3, r3, #8
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d010      	beq.n	8006e08 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	695a      	ldr	r2, [r3, #20]
 8006dea:	4b34      	ldr	r3, [pc, #208]	; (8006ebc <HAL_RCC_ClockConfig+0x358>)
 8006dec:	69db      	ldr	r3, [r3, #28]
 8006dee:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006df2:	429a      	cmp	r2, r3
 8006df4:	d208      	bcs.n	8006e08 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006df6:	4b31      	ldr	r3, [pc, #196]	; (8006ebc <HAL_RCC_ClockConfig+0x358>)
 8006df8:	69db      	ldr	r3, [r3, #28]
 8006dfa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	695b      	ldr	r3, [r3, #20]
 8006e02:	492e      	ldr	r1, [pc, #184]	; (8006ebc <HAL_RCC_ClockConfig+0x358>)
 8006e04:	4313      	orrs	r3, r2
 8006e06:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f003 0310 	and.w	r3, r3, #16
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d010      	beq.n	8006e36 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	699a      	ldr	r2, [r3, #24]
 8006e18:	4b28      	ldr	r3, [pc, #160]	; (8006ebc <HAL_RCC_ClockConfig+0x358>)
 8006e1a:	69db      	ldr	r3, [r3, #28]
 8006e1c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006e20:	429a      	cmp	r2, r3
 8006e22:	d208      	bcs.n	8006e36 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006e24:	4b25      	ldr	r3, [pc, #148]	; (8006ebc <HAL_RCC_ClockConfig+0x358>)
 8006e26:	69db      	ldr	r3, [r3, #28]
 8006e28:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	699b      	ldr	r3, [r3, #24]
 8006e30:	4922      	ldr	r1, [pc, #136]	; (8006ebc <HAL_RCC_ClockConfig+0x358>)
 8006e32:	4313      	orrs	r3, r2
 8006e34:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f003 0320 	and.w	r3, r3, #32
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d010      	beq.n	8006e64 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	69da      	ldr	r2, [r3, #28]
 8006e46:	4b1d      	ldr	r3, [pc, #116]	; (8006ebc <HAL_RCC_ClockConfig+0x358>)
 8006e48:	6a1b      	ldr	r3, [r3, #32]
 8006e4a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006e4e:	429a      	cmp	r2, r3
 8006e50:	d208      	bcs.n	8006e64 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006e52:	4b1a      	ldr	r3, [pc, #104]	; (8006ebc <HAL_RCC_ClockConfig+0x358>)
 8006e54:	6a1b      	ldr	r3, [r3, #32]
 8006e56:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	69db      	ldr	r3, [r3, #28]
 8006e5e:	4917      	ldr	r1, [pc, #92]	; (8006ebc <HAL_RCC_ClockConfig+0x358>)
 8006e60:	4313      	orrs	r3, r2
 8006e62:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006e64:	f000 f834 	bl	8006ed0 <HAL_RCC_GetSysClockFreq>
 8006e68:	4602      	mov	r2, r0
 8006e6a:	4b14      	ldr	r3, [pc, #80]	; (8006ebc <HAL_RCC_ClockConfig+0x358>)
 8006e6c:	699b      	ldr	r3, [r3, #24]
 8006e6e:	0a1b      	lsrs	r3, r3, #8
 8006e70:	f003 030f 	and.w	r3, r3, #15
 8006e74:	4912      	ldr	r1, [pc, #72]	; (8006ec0 <HAL_RCC_ClockConfig+0x35c>)
 8006e76:	5ccb      	ldrb	r3, [r1, r3]
 8006e78:	f003 031f 	and.w	r3, r3, #31
 8006e7c:	fa22 f303 	lsr.w	r3, r2, r3
 8006e80:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006e82:	4b0e      	ldr	r3, [pc, #56]	; (8006ebc <HAL_RCC_ClockConfig+0x358>)
 8006e84:	699b      	ldr	r3, [r3, #24]
 8006e86:	f003 030f 	and.w	r3, r3, #15
 8006e8a:	4a0d      	ldr	r2, [pc, #52]	; (8006ec0 <HAL_RCC_ClockConfig+0x35c>)
 8006e8c:	5cd3      	ldrb	r3, [r2, r3]
 8006e8e:	f003 031f 	and.w	r3, r3, #31
 8006e92:	693a      	ldr	r2, [r7, #16]
 8006e94:	fa22 f303 	lsr.w	r3, r2, r3
 8006e98:	4a0a      	ldr	r2, [pc, #40]	; (8006ec4 <HAL_RCC_ClockConfig+0x360>)
 8006e9a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006e9c:	4a0a      	ldr	r2, [pc, #40]	; (8006ec8 <HAL_RCC_ClockConfig+0x364>)
 8006e9e:	693b      	ldr	r3, [r7, #16]
 8006ea0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006ea2:	4b0a      	ldr	r3, [pc, #40]	; (8006ecc <HAL_RCC_ClockConfig+0x368>)
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	f7fa f892 	bl	8000fd0 <HAL_InitTick>
 8006eac:	4603      	mov	r3, r0
 8006eae:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006eb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	3718      	adds	r7, #24
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}
 8006eba:	bf00      	nop
 8006ebc:	58024400 	.word	0x58024400
 8006ec0:	0800a3f0 	.word	0x0800a3f0
 8006ec4:	24000004 	.word	0x24000004
 8006ec8:	24000000 	.word	0x24000000
 8006ecc:	24000008 	.word	0x24000008

08006ed0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ed0:	b480      	push	{r7}
 8006ed2:	b089      	sub	sp, #36	; 0x24
 8006ed4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006ed6:	4bb3      	ldr	r3, [pc, #716]	; (80071a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ed8:	691b      	ldr	r3, [r3, #16]
 8006eda:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006ede:	2b18      	cmp	r3, #24
 8006ee0:	f200 8155 	bhi.w	800718e <HAL_RCC_GetSysClockFreq+0x2be>
 8006ee4:	a201      	add	r2, pc, #4	; (adr r2, 8006eec <HAL_RCC_GetSysClockFreq+0x1c>)
 8006ee6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eea:	bf00      	nop
 8006eec:	08006f51 	.word	0x08006f51
 8006ef0:	0800718f 	.word	0x0800718f
 8006ef4:	0800718f 	.word	0x0800718f
 8006ef8:	0800718f 	.word	0x0800718f
 8006efc:	0800718f 	.word	0x0800718f
 8006f00:	0800718f 	.word	0x0800718f
 8006f04:	0800718f 	.word	0x0800718f
 8006f08:	0800718f 	.word	0x0800718f
 8006f0c:	08006f77 	.word	0x08006f77
 8006f10:	0800718f 	.word	0x0800718f
 8006f14:	0800718f 	.word	0x0800718f
 8006f18:	0800718f 	.word	0x0800718f
 8006f1c:	0800718f 	.word	0x0800718f
 8006f20:	0800718f 	.word	0x0800718f
 8006f24:	0800718f 	.word	0x0800718f
 8006f28:	0800718f 	.word	0x0800718f
 8006f2c:	08006f7d 	.word	0x08006f7d
 8006f30:	0800718f 	.word	0x0800718f
 8006f34:	0800718f 	.word	0x0800718f
 8006f38:	0800718f 	.word	0x0800718f
 8006f3c:	0800718f 	.word	0x0800718f
 8006f40:	0800718f 	.word	0x0800718f
 8006f44:	0800718f 	.word	0x0800718f
 8006f48:	0800718f 	.word	0x0800718f
 8006f4c:	08006f83 	.word	0x08006f83
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006f50:	4b94      	ldr	r3, [pc, #592]	; (80071a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f003 0320 	and.w	r3, r3, #32
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d009      	beq.n	8006f70 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006f5c:	4b91      	ldr	r3, [pc, #580]	; (80071a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	08db      	lsrs	r3, r3, #3
 8006f62:	f003 0303 	and.w	r3, r3, #3
 8006f66:	4a90      	ldr	r2, [pc, #576]	; (80071a8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006f68:	fa22 f303 	lsr.w	r3, r2, r3
 8006f6c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006f6e:	e111      	b.n	8007194 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006f70:	4b8d      	ldr	r3, [pc, #564]	; (80071a8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006f72:	61bb      	str	r3, [r7, #24]
      break;
 8006f74:	e10e      	b.n	8007194 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8006f76:	4b8d      	ldr	r3, [pc, #564]	; (80071ac <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006f78:	61bb      	str	r3, [r7, #24]
      break;
 8006f7a:	e10b      	b.n	8007194 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006f7c:	4b8c      	ldr	r3, [pc, #560]	; (80071b0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006f7e:	61bb      	str	r3, [r7, #24]
      break;
 8006f80:	e108      	b.n	8007194 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006f82:	4b88      	ldr	r3, [pc, #544]	; (80071a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f86:	f003 0303 	and.w	r3, r3, #3
 8006f8a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006f8c:	4b85      	ldr	r3, [pc, #532]	; (80071a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f90:	091b      	lsrs	r3, r3, #4
 8006f92:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006f96:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006f98:	4b82      	ldr	r3, [pc, #520]	; (80071a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f9c:	f003 0301 	and.w	r3, r3, #1
 8006fa0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006fa2:	4b80      	ldr	r3, [pc, #512]	; (80071a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006fa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006fa6:	08db      	lsrs	r3, r3, #3
 8006fa8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006fac:	68fa      	ldr	r2, [r7, #12]
 8006fae:	fb02 f303 	mul.w	r3, r2, r3
 8006fb2:	ee07 3a90 	vmov	s15, r3
 8006fb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fba:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006fbe:	693b      	ldr	r3, [r7, #16]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	f000 80e1 	beq.w	8007188 <HAL_RCC_GetSysClockFreq+0x2b8>
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	2b02      	cmp	r3, #2
 8006fca:	f000 8083 	beq.w	80070d4 <HAL_RCC_GetSysClockFreq+0x204>
 8006fce:	697b      	ldr	r3, [r7, #20]
 8006fd0:	2b02      	cmp	r3, #2
 8006fd2:	f200 80a1 	bhi.w	8007118 <HAL_RCC_GetSysClockFreq+0x248>
 8006fd6:	697b      	ldr	r3, [r7, #20]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d003      	beq.n	8006fe4 <HAL_RCC_GetSysClockFreq+0x114>
 8006fdc:	697b      	ldr	r3, [r7, #20]
 8006fde:	2b01      	cmp	r3, #1
 8006fe0:	d056      	beq.n	8007090 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006fe2:	e099      	b.n	8007118 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006fe4:	4b6f      	ldr	r3, [pc, #444]	; (80071a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f003 0320 	and.w	r3, r3, #32
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d02d      	beq.n	800704c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006ff0:	4b6c      	ldr	r3, [pc, #432]	; (80071a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	08db      	lsrs	r3, r3, #3
 8006ff6:	f003 0303 	and.w	r3, r3, #3
 8006ffa:	4a6b      	ldr	r2, [pc, #428]	; (80071a8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006ffc:	fa22 f303 	lsr.w	r3, r2, r3
 8007000:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	ee07 3a90 	vmov	s15, r3
 8007008:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800700c:	693b      	ldr	r3, [r7, #16]
 800700e:	ee07 3a90 	vmov	s15, r3
 8007012:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007016:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800701a:	4b62      	ldr	r3, [pc, #392]	; (80071a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800701c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800701e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007022:	ee07 3a90 	vmov	s15, r3
 8007026:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800702a:	ed97 6a02 	vldr	s12, [r7, #8]
 800702e:	eddf 5a61 	vldr	s11, [pc, #388]	; 80071b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007032:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007036:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800703a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800703e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007042:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007046:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800704a:	e087      	b.n	800715c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800704c:	693b      	ldr	r3, [r7, #16]
 800704e:	ee07 3a90 	vmov	s15, r3
 8007052:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007056:	eddf 6a58 	vldr	s13, [pc, #352]	; 80071b8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800705a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800705e:	4b51      	ldr	r3, [pc, #324]	; (80071a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007062:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007066:	ee07 3a90 	vmov	s15, r3
 800706a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800706e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007072:	eddf 5a50 	vldr	s11, [pc, #320]	; 80071b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007076:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800707a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800707e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007082:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007086:	ee67 7a27 	vmul.f32	s15, s14, s15
 800708a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800708e:	e065      	b.n	800715c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007090:	693b      	ldr	r3, [r7, #16]
 8007092:	ee07 3a90 	vmov	s15, r3
 8007096:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800709a:	eddf 6a48 	vldr	s13, [pc, #288]	; 80071bc <HAL_RCC_GetSysClockFreq+0x2ec>
 800709e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80070a2:	4b40      	ldr	r3, [pc, #256]	; (80071a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80070a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070aa:	ee07 3a90 	vmov	s15, r3
 80070ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070b2:	ed97 6a02 	vldr	s12, [r7, #8]
 80070b6:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80071b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80070ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80070be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80070c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80070c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80070ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070ce:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80070d2:	e043      	b.n	800715c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80070d4:	693b      	ldr	r3, [r7, #16]
 80070d6:	ee07 3a90 	vmov	s15, r3
 80070da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070de:	eddf 6a38 	vldr	s13, [pc, #224]	; 80071c0 <HAL_RCC_GetSysClockFreq+0x2f0>
 80070e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80070e6:	4b2f      	ldr	r3, [pc, #188]	; (80071a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80070e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070ee:	ee07 3a90 	vmov	s15, r3
 80070f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070f6:	ed97 6a02 	vldr	s12, [r7, #8]
 80070fa:	eddf 5a2e 	vldr	s11, [pc, #184]	; 80071b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80070fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007102:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007106:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800710a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800710e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007112:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007116:	e021      	b.n	800715c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007118:	693b      	ldr	r3, [r7, #16]
 800711a:	ee07 3a90 	vmov	s15, r3
 800711e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007122:	eddf 6a26 	vldr	s13, [pc, #152]	; 80071bc <HAL_RCC_GetSysClockFreq+0x2ec>
 8007126:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800712a:	4b1e      	ldr	r3, [pc, #120]	; (80071a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800712c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800712e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007132:	ee07 3a90 	vmov	s15, r3
 8007136:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800713a:	ed97 6a02 	vldr	s12, [r7, #8]
 800713e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 80071b4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007142:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007146:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800714a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800714e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007152:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007156:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800715a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800715c:	4b11      	ldr	r3, [pc, #68]	; (80071a4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800715e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007160:	0a5b      	lsrs	r3, r3, #9
 8007162:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007166:	3301      	adds	r3, #1
 8007168:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	ee07 3a90 	vmov	s15, r3
 8007170:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007174:	edd7 6a07 	vldr	s13, [r7, #28]
 8007178:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800717c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007180:	ee17 3a90 	vmov	r3, s15
 8007184:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8007186:	e005      	b.n	8007194 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8007188:	2300      	movs	r3, #0
 800718a:	61bb      	str	r3, [r7, #24]
      break;
 800718c:	e002      	b.n	8007194 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800718e:	4b07      	ldr	r3, [pc, #28]	; (80071ac <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007190:	61bb      	str	r3, [r7, #24]
      break;
 8007192:	bf00      	nop
  }

  return sysclockfreq;
 8007194:	69bb      	ldr	r3, [r7, #24]
}
 8007196:	4618      	mov	r0, r3
 8007198:	3724      	adds	r7, #36	; 0x24
 800719a:	46bd      	mov	sp, r7
 800719c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a0:	4770      	bx	lr
 80071a2:	bf00      	nop
 80071a4:	58024400 	.word	0x58024400
 80071a8:	03d09000 	.word	0x03d09000
 80071ac:	003d0900 	.word	0x003d0900
 80071b0:	007a1200 	.word	0x007a1200
 80071b4:	46000000 	.word	0x46000000
 80071b8:	4c742400 	.word	0x4c742400
 80071bc:	4a742400 	.word	0x4a742400
 80071c0:	4af42400 	.word	0x4af42400

080071c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b082      	sub	sp, #8
 80071c8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80071ca:	f7ff fe81 	bl	8006ed0 <HAL_RCC_GetSysClockFreq>
 80071ce:	4602      	mov	r2, r0
 80071d0:	4b10      	ldr	r3, [pc, #64]	; (8007214 <HAL_RCC_GetHCLKFreq+0x50>)
 80071d2:	699b      	ldr	r3, [r3, #24]
 80071d4:	0a1b      	lsrs	r3, r3, #8
 80071d6:	f003 030f 	and.w	r3, r3, #15
 80071da:	490f      	ldr	r1, [pc, #60]	; (8007218 <HAL_RCC_GetHCLKFreq+0x54>)
 80071dc:	5ccb      	ldrb	r3, [r1, r3]
 80071de:	f003 031f 	and.w	r3, r3, #31
 80071e2:	fa22 f303 	lsr.w	r3, r2, r3
 80071e6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80071e8:	4b0a      	ldr	r3, [pc, #40]	; (8007214 <HAL_RCC_GetHCLKFreq+0x50>)
 80071ea:	699b      	ldr	r3, [r3, #24]
 80071ec:	f003 030f 	and.w	r3, r3, #15
 80071f0:	4a09      	ldr	r2, [pc, #36]	; (8007218 <HAL_RCC_GetHCLKFreq+0x54>)
 80071f2:	5cd3      	ldrb	r3, [r2, r3]
 80071f4:	f003 031f 	and.w	r3, r3, #31
 80071f8:	687a      	ldr	r2, [r7, #4]
 80071fa:	fa22 f303 	lsr.w	r3, r2, r3
 80071fe:	4a07      	ldr	r2, [pc, #28]	; (800721c <HAL_RCC_GetHCLKFreq+0x58>)
 8007200:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007202:	4a07      	ldr	r2, [pc, #28]	; (8007220 <HAL_RCC_GetHCLKFreq+0x5c>)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007208:	4b04      	ldr	r3, [pc, #16]	; (800721c <HAL_RCC_GetHCLKFreq+0x58>)
 800720a:	681b      	ldr	r3, [r3, #0]
}
 800720c:	4618      	mov	r0, r3
 800720e:	3708      	adds	r7, #8
 8007210:	46bd      	mov	sp, r7
 8007212:	bd80      	pop	{r7, pc}
 8007214:	58024400 	.word	0x58024400
 8007218:	0800a3f0 	.word	0x0800a3f0
 800721c:	24000004 	.word	0x24000004
 8007220:	24000000 	.word	0x24000000

08007224 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007224:	b580      	push	{r7, lr}
 8007226:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007228:	f7ff ffcc 	bl	80071c4 <HAL_RCC_GetHCLKFreq>
 800722c:	4602      	mov	r2, r0
 800722e:	4b06      	ldr	r3, [pc, #24]	; (8007248 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007230:	69db      	ldr	r3, [r3, #28]
 8007232:	091b      	lsrs	r3, r3, #4
 8007234:	f003 0307 	and.w	r3, r3, #7
 8007238:	4904      	ldr	r1, [pc, #16]	; (800724c <HAL_RCC_GetPCLK1Freq+0x28>)
 800723a:	5ccb      	ldrb	r3, [r1, r3]
 800723c:	f003 031f 	and.w	r3, r3, #31
 8007240:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007244:	4618      	mov	r0, r3
 8007246:	bd80      	pop	{r7, pc}
 8007248:	58024400 	.word	0x58024400
 800724c:	0800a3f0 	.word	0x0800a3f0

08007250 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007250:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007254:	b0ca      	sub	sp, #296	; 0x128
 8007256:	af00      	add	r7, sp, #0
 8007258:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800725c:	2300      	movs	r3, #0
 800725e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007262:	2300      	movs	r3, #0
 8007264:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007268:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800726c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007270:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 8007274:	2500      	movs	r5, #0
 8007276:	ea54 0305 	orrs.w	r3, r4, r5
 800727a:	d049      	beq.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800727c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007280:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007282:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8007286:	d02f      	beq.n	80072e8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8007288:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800728c:	d828      	bhi.n	80072e0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800728e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007292:	d01a      	beq.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007294:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007298:	d822      	bhi.n	80072e0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800729a:	2b00      	cmp	r3, #0
 800729c:	d003      	beq.n	80072a6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800729e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80072a2:	d007      	beq.n	80072b4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80072a4:	e01c      	b.n	80072e0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80072a6:	4bb8      	ldr	r3, [pc, #736]	; (8007588 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80072a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072aa:	4ab7      	ldr	r2, [pc, #732]	; (8007588 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80072ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80072b0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80072b2:	e01a      	b.n	80072ea <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80072b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80072b8:	3308      	adds	r3, #8
 80072ba:	2102      	movs	r1, #2
 80072bc:	4618      	mov	r0, r3
 80072be:	f002 fb61 	bl	8009984 <RCCEx_PLL2_Config>
 80072c2:	4603      	mov	r3, r0
 80072c4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80072c8:	e00f      	b.n	80072ea <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80072ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80072ce:	3328      	adds	r3, #40	; 0x28
 80072d0:	2102      	movs	r1, #2
 80072d2:	4618      	mov	r0, r3
 80072d4:	f002 fc08 	bl	8009ae8 <RCCEx_PLL3_Config>
 80072d8:	4603      	mov	r3, r0
 80072da:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80072de:	e004      	b.n	80072ea <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80072e0:	2301      	movs	r3, #1
 80072e2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80072e6:	e000      	b.n	80072ea <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80072e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072ea:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d10a      	bne.n	8007308 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80072f2:	4ba5      	ldr	r3, [pc, #660]	; (8007588 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80072f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072f6:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 80072fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80072fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007300:	4aa1      	ldr	r2, [pc, #644]	; (8007588 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007302:	430b      	orrs	r3, r1
 8007304:	6513      	str	r3, [r2, #80]	; 0x50
 8007306:	e003      	b.n	8007310 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007308:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800730c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007310:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007318:	f402 7880 	and.w	r8, r2, #256	; 0x100
 800731c:	f04f 0900 	mov.w	r9, #0
 8007320:	ea58 0309 	orrs.w	r3, r8, r9
 8007324:	d047      	beq.n	80073b6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8007326:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800732a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800732c:	2b04      	cmp	r3, #4
 800732e:	d82a      	bhi.n	8007386 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8007330:	a201      	add	r2, pc, #4	; (adr r2, 8007338 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8007332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007336:	bf00      	nop
 8007338:	0800734d 	.word	0x0800734d
 800733c:	0800735b 	.word	0x0800735b
 8007340:	08007371 	.word	0x08007371
 8007344:	0800738f 	.word	0x0800738f
 8007348:	0800738f 	.word	0x0800738f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800734c:	4b8e      	ldr	r3, [pc, #568]	; (8007588 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800734e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007350:	4a8d      	ldr	r2, [pc, #564]	; (8007588 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007352:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007356:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007358:	e01a      	b.n	8007390 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800735a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800735e:	3308      	adds	r3, #8
 8007360:	2100      	movs	r1, #0
 8007362:	4618      	mov	r0, r3
 8007364:	f002 fb0e 	bl	8009984 <RCCEx_PLL2_Config>
 8007368:	4603      	mov	r3, r0
 800736a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800736e:	e00f      	b.n	8007390 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007370:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007374:	3328      	adds	r3, #40	; 0x28
 8007376:	2100      	movs	r1, #0
 8007378:	4618      	mov	r0, r3
 800737a:	f002 fbb5 	bl	8009ae8 <RCCEx_PLL3_Config>
 800737e:	4603      	mov	r3, r0
 8007380:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007384:	e004      	b.n	8007390 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007386:	2301      	movs	r3, #1
 8007388:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800738c:	e000      	b.n	8007390 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800738e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007390:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007394:	2b00      	cmp	r3, #0
 8007396:	d10a      	bne.n	80073ae <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007398:	4b7b      	ldr	r3, [pc, #492]	; (8007588 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800739a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800739c:	f023 0107 	bic.w	r1, r3, #7
 80073a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80073a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073a6:	4a78      	ldr	r2, [pc, #480]	; (8007588 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80073a8:	430b      	orrs	r3, r1
 80073aa:	6513      	str	r3, [r2, #80]	; 0x50
 80073ac:	e003      	b.n	80073b6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073ae:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80073b2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80073b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80073ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073be:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 80073c2:	f04f 0b00 	mov.w	fp, #0
 80073c6:	ea5a 030b 	orrs.w	r3, sl, fp
 80073ca:	d04c      	beq.n	8007466 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80073cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80073d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80073d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073d6:	d030      	beq.n	800743a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80073d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073dc:	d829      	bhi.n	8007432 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80073de:	2bc0      	cmp	r3, #192	; 0xc0
 80073e0:	d02d      	beq.n	800743e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80073e2:	2bc0      	cmp	r3, #192	; 0xc0
 80073e4:	d825      	bhi.n	8007432 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80073e6:	2b80      	cmp	r3, #128	; 0x80
 80073e8:	d018      	beq.n	800741c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80073ea:	2b80      	cmp	r3, #128	; 0x80
 80073ec:	d821      	bhi.n	8007432 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d002      	beq.n	80073f8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80073f2:	2b40      	cmp	r3, #64	; 0x40
 80073f4:	d007      	beq.n	8007406 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80073f6:	e01c      	b.n	8007432 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073f8:	4b63      	ldr	r3, [pc, #396]	; (8007588 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80073fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073fc:	4a62      	ldr	r2, [pc, #392]	; (8007588 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80073fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007402:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007404:	e01c      	b.n	8007440 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007406:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800740a:	3308      	adds	r3, #8
 800740c:	2100      	movs	r1, #0
 800740e:	4618      	mov	r0, r3
 8007410:	f002 fab8 	bl	8009984 <RCCEx_PLL2_Config>
 8007414:	4603      	mov	r3, r0
 8007416:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800741a:	e011      	b.n	8007440 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800741c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007420:	3328      	adds	r3, #40	; 0x28
 8007422:	2100      	movs	r1, #0
 8007424:	4618      	mov	r0, r3
 8007426:	f002 fb5f 	bl	8009ae8 <RCCEx_PLL3_Config>
 800742a:	4603      	mov	r3, r0
 800742c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007430:	e006      	b.n	8007440 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007432:	2301      	movs	r3, #1
 8007434:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007438:	e002      	b.n	8007440 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800743a:	bf00      	nop
 800743c:	e000      	b.n	8007440 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800743e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007440:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007444:	2b00      	cmp	r3, #0
 8007446:	d10a      	bne.n	800745e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8007448:	4b4f      	ldr	r3, [pc, #316]	; (8007588 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800744a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800744c:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 8007450:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007454:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007456:	4a4c      	ldr	r2, [pc, #304]	; (8007588 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007458:	430b      	orrs	r3, r1
 800745a:	6513      	str	r3, [r2, #80]	; 0x50
 800745c:	e003      	b.n	8007466 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800745e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007462:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007466:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800746a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800746e:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 8007472:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8007476:	2300      	movs	r3, #0
 8007478:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800747c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 8007480:	460b      	mov	r3, r1
 8007482:	4313      	orrs	r3, r2
 8007484:	d053      	beq.n	800752e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8007486:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800748a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800748e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007492:	d035      	beq.n	8007500 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8007494:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007498:	d82e      	bhi.n	80074f8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800749a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800749e:	d031      	beq.n	8007504 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80074a0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80074a4:	d828      	bhi.n	80074f8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80074a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80074aa:	d01a      	beq.n	80074e2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80074ac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80074b0:	d822      	bhi.n	80074f8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d003      	beq.n	80074be <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80074b6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80074ba:	d007      	beq.n	80074cc <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80074bc:	e01c      	b.n	80074f8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80074be:	4b32      	ldr	r3, [pc, #200]	; (8007588 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80074c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074c2:	4a31      	ldr	r2, [pc, #196]	; (8007588 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80074c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80074c8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80074ca:	e01c      	b.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80074cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80074d0:	3308      	adds	r3, #8
 80074d2:	2100      	movs	r1, #0
 80074d4:	4618      	mov	r0, r3
 80074d6:	f002 fa55 	bl	8009984 <RCCEx_PLL2_Config>
 80074da:	4603      	mov	r3, r0
 80074dc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80074e0:	e011      	b.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80074e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80074e6:	3328      	adds	r3, #40	; 0x28
 80074e8:	2100      	movs	r1, #0
 80074ea:	4618      	mov	r0, r3
 80074ec:	f002 fafc 	bl	8009ae8 <RCCEx_PLL3_Config>
 80074f0:	4603      	mov	r3, r0
 80074f2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80074f6:	e006      	b.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80074f8:	2301      	movs	r3, #1
 80074fa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80074fe:	e002      	b.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8007500:	bf00      	nop
 8007502:	e000      	b.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8007504:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007506:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800750a:	2b00      	cmp	r3, #0
 800750c:	d10b      	bne.n	8007526 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800750e:	4b1e      	ldr	r3, [pc, #120]	; (8007588 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007510:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007512:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 8007516:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800751a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800751e:	4a1a      	ldr	r2, [pc, #104]	; (8007588 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007520:	430b      	orrs	r3, r1
 8007522:	6593      	str	r3, [r2, #88]	; 0x58
 8007524:	e003      	b.n	800752e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007526:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800752a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800752e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007536:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800753a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800753e:	2300      	movs	r3, #0
 8007540:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007544:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 8007548:	460b      	mov	r3, r1
 800754a:	4313      	orrs	r3, r2
 800754c:	d056      	beq.n	80075fc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800754e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007552:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007556:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800755a:	d038      	beq.n	80075ce <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800755c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007560:	d831      	bhi.n	80075c6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007562:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007566:	d034      	beq.n	80075d2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8007568:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800756c:	d82b      	bhi.n	80075c6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800756e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007572:	d01d      	beq.n	80075b0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8007574:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007578:	d825      	bhi.n	80075c6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800757a:	2b00      	cmp	r3, #0
 800757c:	d006      	beq.n	800758c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800757e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007582:	d00a      	beq.n	800759a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8007584:	e01f      	b.n	80075c6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007586:	bf00      	nop
 8007588:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800758c:	4ba2      	ldr	r3, [pc, #648]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800758e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007590:	4aa1      	ldr	r2, [pc, #644]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007592:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007596:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007598:	e01c      	b.n	80075d4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800759a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800759e:	3308      	adds	r3, #8
 80075a0:	2100      	movs	r1, #0
 80075a2:	4618      	mov	r0, r3
 80075a4:	f002 f9ee 	bl	8009984 <RCCEx_PLL2_Config>
 80075a8:	4603      	mov	r3, r0
 80075aa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80075ae:	e011      	b.n	80075d4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80075b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80075b4:	3328      	adds	r3, #40	; 0x28
 80075b6:	2100      	movs	r1, #0
 80075b8:	4618      	mov	r0, r3
 80075ba:	f002 fa95 	bl	8009ae8 <RCCEx_PLL3_Config>
 80075be:	4603      	mov	r3, r0
 80075c0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80075c4:	e006      	b.n	80075d4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80075c6:	2301      	movs	r3, #1
 80075c8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80075cc:	e002      	b.n	80075d4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80075ce:	bf00      	nop
 80075d0:	e000      	b.n	80075d4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80075d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80075d4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d10b      	bne.n	80075f4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80075dc:	4b8e      	ldr	r3, [pc, #568]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80075de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075e0:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 80075e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80075e8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80075ec:	4a8a      	ldr	r2, [pc, #552]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80075ee:	430b      	orrs	r3, r1
 80075f0:	6593      	str	r3, [r2, #88]	; 0x58
 80075f2:	e003      	b.n	80075fc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075f4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80075f8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80075fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007604:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8007608:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800760c:	2300      	movs	r3, #0
 800760e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8007612:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 8007616:	460b      	mov	r3, r1
 8007618:	4313      	orrs	r3, r2
 800761a:	d03a      	beq.n	8007692 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800761c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007620:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007622:	2b30      	cmp	r3, #48	; 0x30
 8007624:	d01f      	beq.n	8007666 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8007626:	2b30      	cmp	r3, #48	; 0x30
 8007628:	d819      	bhi.n	800765e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800762a:	2b20      	cmp	r3, #32
 800762c:	d00c      	beq.n	8007648 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800762e:	2b20      	cmp	r3, #32
 8007630:	d815      	bhi.n	800765e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8007632:	2b00      	cmp	r3, #0
 8007634:	d019      	beq.n	800766a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8007636:	2b10      	cmp	r3, #16
 8007638:	d111      	bne.n	800765e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800763a:	4b77      	ldr	r3, [pc, #476]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800763c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800763e:	4a76      	ldr	r2, [pc, #472]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007640:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007644:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8007646:	e011      	b.n	800766c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007648:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800764c:	3308      	adds	r3, #8
 800764e:	2102      	movs	r1, #2
 8007650:	4618      	mov	r0, r3
 8007652:	f002 f997 	bl	8009984 <RCCEx_PLL2_Config>
 8007656:	4603      	mov	r3, r0
 8007658:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800765c:	e006      	b.n	800766c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800765e:	2301      	movs	r3, #1
 8007660:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007664:	e002      	b.n	800766c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8007666:	bf00      	nop
 8007668:	e000      	b.n	800766c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800766a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800766c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007670:	2b00      	cmp	r3, #0
 8007672:	d10a      	bne.n	800768a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007674:	4b68      	ldr	r3, [pc, #416]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007676:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007678:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800767c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007680:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007682:	4a65      	ldr	r2, [pc, #404]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007684:	430b      	orrs	r3, r1
 8007686:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007688:	e003      	b.n	8007692 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800768a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800768e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007692:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800769a:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800769e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80076a2:	2300      	movs	r3, #0
 80076a4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80076a8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 80076ac:	460b      	mov	r3, r1
 80076ae:	4313      	orrs	r3, r2
 80076b0:	d051      	beq.n	8007756 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80076b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80076b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80076b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80076bc:	d035      	beq.n	800772a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80076be:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80076c2:	d82e      	bhi.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80076c4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80076c8:	d031      	beq.n	800772e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80076ca:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80076ce:	d828      	bhi.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80076d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076d4:	d01a      	beq.n	800770c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80076d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80076da:	d822      	bhi.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d003      	beq.n	80076e8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80076e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076e4:	d007      	beq.n	80076f6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80076e6:	e01c      	b.n	8007722 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80076e8:	4b4b      	ldr	r3, [pc, #300]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80076ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076ec:	4a4a      	ldr	r2, [pc, #296]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80076ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80076f2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80076f4:	e01c      	b.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80076f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80076fa:	3308      	adds	r3, #8
 80076fc:	2100      	movs	r1, #0
 80076fe:	4618      	mov	r0, r3
 8007700:	f002 f940 	bl	8009984 <RCCEx_PLL2_Config>
 8007704:	4603      	mov	r3, r0
 8007706:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800770a:	e011      	b.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800770c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007710:	3328      	adds	r3, #40	; 0x28
 8007712:	2100      	movs	r1, #0
 8007714:	4618      	mov	r0, r3
 8007716:	f002 f9e7 	bl	8009ae8 <RCCEx_PLL3_Config>
 800771a:	4603      	mov	r3, r0
 800771c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007720:	e006      	b.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007722:	2301      	movs	r3, #1
 8007724:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007728:	e002      	b.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800772a:	bf00      	nop
 800772c:	e000      	b.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800772e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007730:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007734:	2b00      	cmp	r3, #0
 8007736:	d10a      	bne.n	800774e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007738:	4b37      	ldr	r3, [pc, #220]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800773a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800773c:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8007740:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007744:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007746:	4a34      	ldr	r2, [pc, #208]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007748:	430b      	orrs	r3, r1
 800774a:	6513      	str	r3, [r2, #80]	; 0x50
 800774c:	e003      	b.n	8007756 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800774e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007752:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8007756:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800775a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800775e:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8007762:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007766:	2300      	movs	r3, #0
 8007768:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800776c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 8007770:	460b      	mov	r3, r1
 8007772:	4313      	orrs	r3, r2
 8007774:	d056      	beq.n	8007824 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8007776:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800777a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800777c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007780:	d033      	beq.n	80077ea <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8007782:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007786:	d82c      	bhi.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007788:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800778c:	d02f      	beq.n	80077ee <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800778e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8007792:	d826      	bhi.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007794:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007798:	d02b      	beq.n	80077f2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800779a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800779e:	d820      	bhi.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80077a0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80077a4:	d012      	beq.n	80077cc <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80077a6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80077aa:	d81a      	bhi.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d022      	beq.n	80077f6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80077b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80077b4:	d115      	bne.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80077b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80077ba:	3308      	adds	r3, #8
 80077bc:	2101      	movs	r1, #1
 80077be:	4618      	mov	r0, r3
 80077c0:	f002 f8e0 	bl	8009984 <RCCEx_PLL2_Config>
 80077c4:	4603      	mov	r3, r0
 80077c6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80077ca:	e015      	b.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80077cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80077d0:	3328      	adds	r3, #40	; 0x28
 80077d2:	2101      	movs	r1, #1
 80077d4:	4618      	mov	r0, r3
 80077d6:	f002 f987 	bl	8009ae8 <RCCEx_PLL3_Config>
 80077da:	4603      	mov	r3, r0
 80077dc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80077e0:	e00a      	b.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80077e2:	2301      	movs	r3, #1
 80077e4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80077e8:	e006      	b.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80077ea:	bf00      	nop
 80077ec:	e004      	b.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80077ee:	bf00      	nop
 80077f0:	e002      	b.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80077f2:	bf00      	nop
 80077f4:	e000      	b.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80077f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80077f8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d10d      	bne.n	800781c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007800:	4b05      	ldr	r3, [pc, #20]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007802:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007804:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8007808:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800780c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800780e:	4a02      	ldr	r2, [pc, #8]	; (8007818 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007810:	430b      	orrs	r3, r1
 8007812:	6513      	str	r3, [r2, #80]	; 0x50
 8007814:	e006      	b.n	8007824 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8007816:	bf00      	nop
 8007818:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800781c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007820:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007824:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800782c:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 8007830:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007834:	2300      	movs	r3, #0
 8007836:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800783a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 800783e:	460b      	mov	r3, r1
 8007840:	4313      	orrs	r3, r2
 8007842:	d055      	beq.n	80078f0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8007844:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007848:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800784c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007850:	d033      	beq.n	80078ba <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8007852:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007856:	d82c      	bhi.n	80078b2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007858:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800785c:	d02f      	beq.n	80078be <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800785e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007862:	d826      	bhi.n	80078b2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007864:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007868:	d02b      	beq.n	80078c2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800786a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800786e:	d820      	bhi.n	80078b2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007870:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007874:	d012      	beq.n	800789c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8007876:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800787a:	d81a      	bhi.n	80078b2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800787c:	2b00      	cmp	r3, #0
 800787e:	d022      	beq.n	80078c6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8007880:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007884:	d115      	bne.n	80078b2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007886:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800788a:	3308      	adds	r3, #8
 800788c:	2101      	movs	r1, #1
 800788e:	4618      	mov	r0, r3
 8007890:	f002 f878 	bl	8009984 <RCCEx_PLL2_Config>
 8007894:	4603      	mov	r3, r0
 8007896:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800789a:	e015      	b.n	80078c8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800789c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80078a0:	3328      	adds	r3, #40	; 0x28
 80078a2:	2101      	movs	r1, #1
 80078a4:	4618      	mov	r0, r3
 80078a6:	f002 f91f 	bl	8009ae8 <RCCEx_PLL3_Config>
 80078aa:	4603      	mov	r3, r0
 80078ac:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80078b0:	e00a      	b.n	80078c8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80078b2:	2301      	movs	r3, #1
 80078b4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80078b8:	e006      	b.n	80078c8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80078ba:	bf00      	nop
 80078bc:	e004      	b.n	80078c8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80078be:	bf00      	nop
 80078c0:	e002      	b.n	80078c8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80078c2:	bf00      	nop
 80078c4:	e000      	b.n	80078c8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80078c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80078c8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d10b      	bne.n	80078e8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80078d0:	4ba3      	ldr	r3, [pc, #652]	; (8007b60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80078d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078d4:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 80078d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80078dc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80078e0:	4a9f      	ldr	r2, [pc, #636]	; (8007b60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80078e2:	430b      	orrs	r3, r1
 80078e4:	6593      	str	r3, [r2, #88]	; 0x58
 80078e6:	e003      	b.n	80078f0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078e8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80078ec:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80078f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80078f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078f8:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 80078fc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007900:	2300      	movs	r3, #0
 8007902:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007906:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800790a:	460b      	mov	r3, r1
 800790c:	4313      	orrs	r3, r2
 800790e:	d037      	beq.n	8007980 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8007910:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007914:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007916:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800791a:	d00e      	beq.n	800793a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800791c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007920:	d816      	bhi.n	8007950 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8007922:	2b00      	cmp	r3, #0
 8007924:	d018      	beq.n	8007958 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8007926:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800792a:	d111      	bne.n	8007950 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800792c:	4b8c      	ldr	r3, [pc, #560]	; (8007b60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800792e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007930:	4a8b      	ldr	r2, [pc, #556]	; (8007b60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007932:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007936:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007938:	e00f      	b.n	800795a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800793a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800793e:	3308      	adds	r3, #8
 8007940:	2101      	movs	r1, #1
 8007942:	4618      	mov	r0, r3
 8007944:	f002 f81e 	bl	8009984 <RCCEx_PLL2_Config>
 8007948:	4603      	mov	r3, r0
 800794a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800794e:	e004      	b.n	800795a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007950:	2301      	movs	r3, #1
 8007952:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007956:	e000      	b.n	800795a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8007958:	bf00      	nop
    }

    if (ret == HAL_OK)
 800795a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800795e:	2b00      	cmp	r3, #0
 8007960:	d10a      	bne.n	8007978 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007962:	4b7f      	ldr	r3, [pc, #508]	; (8007b60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007964:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007966:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800796a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800796e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007970:	4a7b      	ldr	r2, [pc, #492]	; (8007b60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007972:	430b      	orrs	r3, r1
 8007974:	6513      	str	r3, [r2, #80]	; 0x50
 8007976:	e003      	b.n	8007980 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007978:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800797c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007980:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007988:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800798c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007990:	2300      	movs	r3, #0
 8007992:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8007996:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800799a:	460b      	mov	r3, r1
 800799c:	4313      	orrs	r3, r2
 800799e:	d039      	beq.n	8007a14 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80079a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80079a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80079a6:	2b03      	cmp	r3, #3
 80079a8:	d81c      	bhi.n	80079e4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80079aa:	a201      	add	r2, pc, #4	; (adr r2, 80079b0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80079ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079b0:	080079ed 	.word	0x080079ed
 80079b4:	080079c1 	.word	0x080079c1
 80079b8:	080079cf 	.word	0x080079cf
 80079bc:	080079ed 	.word	0x080079ed
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80079c0:	4b67      	ldr	r3, [pc, #412]	; (8007b60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80079c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079c4:	4a66      	ldr	r2, [pc, #408]	; (8007b60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80079c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80079ca:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80079cc:	e00f      	b.n	80079ee <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80079ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80079d2:	3308      	adds	r3, #8
 80079d4:	2102      	movs	r1, #2
 80079d6:	4618      	mov	r0, r3
 80079d8:	f001 ffd4 	bl	8009984 <RCCEx_PLL2_Config>
 80079dc:	4603      	mov	r3, r0
 80079de:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80079e2:	e004      	b.n	80079ee <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80079e4:	2301      	movs	r3, #1
 80079e6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80079ea:	e000      	b.n	80079ee <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80079ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80079ee:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d10a      	bne.n	8007a0c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80079f6:	4b5a      	ldr	r3, [pc, #360]	; (8007b60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80079f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079fa:	f023 0103 	bic.w	r1, r3, #3
 80079fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007a02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a04:	4a56      	ldr	r2, [pc, #344]	; (8007b60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a06:	430b      	orrs	r3, r1
 8007a08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007a0a:	e003      	b.n	8007a14 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a0c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007a10:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007a14:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a1c:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 8007a20:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007a24:	2300      	movs	r3, #0
 8007a26:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007a2a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8007a2e:	460b      	mov	r3, r1
 8007a30:	4313      	orrs	r3, r2
 8007a32:	f000 809f 	beq.w	8007b74 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007a36:	4b4b      	ldr	r3, [pc, #300]	; (8007b64 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	4a4a      	ldr	r2, [pc, #296]	; (8007b64 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007a3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a40:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007a42:	f7f9 fb0f 	bl	8001064 <HAL_GetTick>
 8007a46:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007a4a:	e00b      	b.n	8007a64 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007a4c:	f7f9 fb0a 	bl	8001064 <HAL_GetTick>
 8007a50:	4602      	mov	r2, r0
 8007a52:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8007a56:	1ad3      	subs	r3, r2, r3
 8007a58:	2b64      	cmp	r3, #100	; 0x64
 8007a5a:	d903      	bls.n	8007a64 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8007a5c:	2303      	movs	r3, #3
 8007a5e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007a62:	e005      	b.n	8007a70 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007a64:	4b3f      	ldr	r3, [pc, #252]	; (8007b64 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d0ed      	beq.n	8007a4c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8007a70:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d179      	bne.n	8007b6c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007a78:	4b39      	ldr	r3, [pc, #228]	; (8007b60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a7a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007a7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007a80:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8007a84:	4053      	eors	r3, r2
 8007a86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d015      	beq.n	8007aba <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007a8e:	4b34      	ldr	r3, [pc, #208]	; (8007b60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a96:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007a9a:	4b31      	ldr	r3, [pc, #196]	; (8007b60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a9e:	4a30      	ldr	r2, [pc, #192]	; (8007b60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007aa0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007aa4:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007aa6:	4b2e      	ldr	r3, [pc, #184]	; (8007b60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007aa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007aaa:	4a2d      	ldr	r2, [pc, #180]	; (8007b60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007aac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007ab0:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8007ab2:	4a2b      	ldr	r2, [pc, #172]	; (8007b60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007ab4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8007ab8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007aba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007abe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8007ac2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ac6:	d118      	bne.n	8007afa <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ac8:	f7f9 facc 	bl	8001064 <HAL_GetTick>
 8007acc:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007ad0:	e00d      	b.n	8007aee <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007ad2:	f7f9 fac7 	bl	8001064 <HAL_GetTick>
 8007ad6:	4602      	mov	r2, r0
 8007ad8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8007adc:	1ad2      	subs	r2, r2, r3
 8007ade:	f241 3388 	movw	r3, #5000	; 0x1388
 8007ae2:	429a      	cmp	r2, r3
 8007ae4:	d903      	bls.n	8007aee <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8007ae6:	2303      	movs	r3, #3
 8007ae8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 8007aec:	e005      	b.n	8007afa <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007aee:	4b1c      	ldr	r3, [pc, #112]	; (8007b60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007af0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007af2:	f003 0302 	and.w	r3, r3, #2
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d0eb      	beq.n	8007ad2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8007afa:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d129      	bne.n	8007b56 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007b02:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007b06:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8007b0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b0e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007b12:	d10e      	bne.n	8007b32 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8007b14:	4b12      	ldr	r3, [pc, #72]	; (8007b60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007b16:	691b      	ldr	r3, [r3, #16]
 8007b18:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 8007b1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007b20:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8007b24:	091a      	lsrs	r2, r3, #4
 8007b26:	4b10      	ldr	r3, [pc, #64]	; (8007b68 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8007b28:	4013      	ands	r3, r2
 8007b2a:	4a0d      	ldr	r2, [pc, #52]	; (8007b60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007b2c:	430b      	orrs	r3, r1
 8007b2e:	6113      	str	r3, [r2, #16]
 8007b30:	e005      	b.n	8007b3e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8007b32:	4b0b      	ldr	r3, [pc, #44]	; (8007b60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007b34:	691b      	ldr	r3, [r3, #16]
 8007b36:	4a0a      	ldr	r2, [pc, #40]	; (8007b60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007b38:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8007b3c:	6113      	str	r3, [r2, #16]
 8007b3e:	4b08      	ldr	r3, [pc, #32]	; (8007b60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007b40:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8007b42:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007b46:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8007b4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007b4e:	4a04      	ldr	r2, [pc, #16]	; (8007b60 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007b50:	430b      	orrs	r3, r1
 8007b52:	6713      	str	r3, [r2, #112]	; 0x70
 8007b54:	e00e      	b.n	8007b74 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007b56:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007b5a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 8007b5e:	e009      	b.n	8007b74 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8007b60:	58024400 	.word	0x58024400
 8007b64:	58024800 	.word	0x58024800
 8007b68:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b6c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007b70:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007b74:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b7c:	f002 0301 	and.w	r3, r2, #1
 8007b80:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007b84:	2300      	movs	r3, #0
 8007b86:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007b8a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007b8e:	460b      	mov	r3, r1
 8007b90:	4313      	orrs	r3, r2
 8007b92:	f000 8089 	beq.w	8007ca8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8007b96:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007b9a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007b9c:	2b28      	cmp	r3, #40	; 0x28
 8007b9e:	d86b      	bhi.n	8007c78 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8007ba0:	a201      	add	r2, pc, #4	; (adr r2, 8007ba8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007ba2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ba6:	bf00      	nop
 8007ba8:	08007c81 	.word	0x08007c81
 8007bac:	08007c79 	.word	0x08007c79
 8007bb0:	08007c79 	.word	0x08007c79
 8007bb4:	08007c79 	.word	0x08007c79
 8007bb8:	08007c79 	.word	0x08007c79
 8007bbc:	08007c79 	.word	0x08007c79
 8007bc0:	08007c79 	.word	0x08007c79
 8007bc4:	08007c79 	.word	0x08007c79
 8007bc8:	08007c4d 	.word	0x08007c4d
 8007bcc:	08007c79 	.word	0x08007c79
 8007bd0:	08007c79 	.word	0x08007c79
 8007bd4:	08007c79 	.word	0x08007c79
 8007bd8:	08007c79 	.word	0x08007c79
 8007bdc:	08007c79 	.word	0x08007c79
 8007be0:	08007c79 	.word	0x08007c79
 8007be4:	08007c79 	.word	0x08007c79
 8007be8:	08007c63 	.word	0x08007c63
 8007bec:	08007c79 	.word	0x08007c79
 8007bf0:	08007c79 	.word	0x08007c79
 8007bf4:	08007c79 	.word	0x08007c79
 8007bf8:	08007c79 	.word	0x08007c79
 8007bfc:	08007c79 	.word	0x08007c79
 8007c00:	08007c79 	.word	0x08007c79
 8007c04:	08007c79 	.word	0x08007c79
 8007c08:	08007c81 	.word	0x08007c81
 8007c0c:	08007c79 	.word	0x08007c79
 8007c10:	08007c79 	.word	0x08007c79
 8007c14:	08007c79 	.word	0x08007c79
 8007c18:	08007c79 	.word	0x08007c79
 8007c1c:	08007c79 	.word	0x08007c79
 8007c20:	08007c79 	.word	0x08007c79
 8007c24:	08007c79 	.word	0x08007c79
 8007c28:	08007c81 	.word	0x08007c81
 8007c2c:	08007c79 	.word	0x08007c79
 8007c30:	08007c79 	.word	0x08007c79
 8007c34:	08007c79 	.word	0x08007c79
 8007c38:	08007c79 	.word	0x08007c79
 8007c3c:	08007c79 	.word	0x08007c79
 8007c40:	08007c79 	.word	0x08007c79
 8007c44:	08007c79 	.word	0x08007c79
 8007c48:	08007c81 	.word	0x08007c81
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007c4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007c50:	3308      	adds	r3, #8
 8007c52:	2101      	movs	r1, #1
 8007c54:	4618      	mov	r0, r3
 8007c56:	f001 fe95 	bl	8009984 <RCCEx_PLL2_Config>
 8007c5a:	4603      	mov	r3, r0
 8007c5c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007c60:	e00f      	b.n	8007c82 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007c62:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007c66:	3328      	adds	r3, #40	; 0x28
 8007c68:	2101      	movs	r1, #1
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	f001 ff3c 	bl	8009ae8 <RCCEx_PLL3_Config>
 8007c70:	4603      	mov	r3, r0
 8007c72:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007c76:	e004      	b.n	8007c82 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c78:	2301      	movs	r3, #1
 8007c7a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007c7e:	e000      	b.n	8007c82 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8007c80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c82:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d10a      	bne.n	8007ca0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007c8a:	4bbf      	ldr	r3, [pc, #764]	; (8007f88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007c8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c8e:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 8007c92:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007c96:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007c98:	4abb      	ldr	r2, [pc, #748]	; (8007f88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007c9a:	430b      	orrs	r3, r1
 8007c9c:	6553      	str	r3, [r2, #84]	; 0x54
 8007c9e:	e003      	b.n	8007ca8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ca0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007ca4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007ca8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cb0:	f002 0302 	and.w	r3, r2, #2
 8007cb4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007cb8:	2300      	movs	r3, #0
 8007cba:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8007cbe:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 8007cc2:	460b      	mov	r3, r1
 8007cc4:	4313      	orrs	r3, r2
 8007cc6:	d041      	beq.n	8007d4c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007cc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007ccc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007cce:	2b05      	cmp	r3, #5
 8007cd0:	d824      	bhi.n	8007d1c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8007cd2:	a201      	add	r2, pc, #4	; (adr r2, 8007cd8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8007cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cd8:	08007d25 	.word	0x08007d25
 8007cdc:	08007cf1 	.word	0x08007cf1
 8007ce0:	08007d07 	.word	0x08007d07
 8007ce4:	08007d25 	.word	0x08007d25
 8007ce8:	08007d25 	.word	0x08007d25
 8007cec:	08007d25 	.word	0x08007d25
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007cf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007cf4:	3308      	adds	r3, #8
 8007cf6:	2101      	movs	r1, #1
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	f001 fe43 	bl	8009984 <RCCEx_PLL2_Config>
 8007cfe:	4603      	mov	r3, r0
 8007d00:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007d04:	e00f      	b.n	8007d26 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007d06:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007d0a:	3328      	adds	r3, #40	; 0x28
 8007d0c:	2101      	movs	r1, #1
 8007d0e:	4618      	mov	r0, r3
 8007d10:	f001 feea 	bl	8009ae8 <RCCEx_PLL3_Config>
 8007d14:	4603      	mov	r3, r0
 8007d16:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007d1a:	e004      	b.n	8007d26 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007d22:	e000      	b.n	8007d26 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8007d24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d26:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d10a      	bne.n	8007d44 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007d2e:	4b96      	ldr	r3, [pc, #600]	; (8007f88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007d30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d32:	f023 0107 	bic.w	r1, r3, #7
 8007d36:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007d3a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007d3c:	4a92      	ldr	r2, [pc, #584]	; (8007f88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007d3e:	430b      	orrs	r3, r1
 8007d40:	6553      	str	r3, [r2, #84]	; 0x54
 8007d42:	e003      	b.n	8007d4c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d44:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007d48:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007d4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d54:	f002 0304 	and.w	r3, r2, #4
 8007d58:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007d62:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8007d66:	460b      	mov	r3, r1
 8007d68:	4313      	orrs	r3, r2
 8007d6a:	d044      	beq.n	8007df6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007d6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007d70:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007d74:	2b05      	cmp	r3, #5
 8007d76:	d825      	bhi.n	8007dc4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8007d78:	a201      	add	r2, pc, #4	; (adr r2, 8007d80 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8007d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d7e:	bf00      	nop
 8007d80:	08007dcd 	.word	0x08007dcd
 8007d84:	08007d99 	.word	0x08007d99
 8007d88:	08007daf 	.word	0x08007daf
 8007d8c:	08007dcd 	.word	0x08007dcd
 8007d90:	08007dcd 	.word	0x08007dcd
 8007d94:	08007dcd 	.word	0x08007dcd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007d98:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007d9c:	3308      	adds	r3, #8
 8007d9e:	2101      	movs	r1, #1
 8007da0:	4618      	mov	r0, r3
 8007da2:	f001 fdef 	bl	8009984 <RCCEx_PLL2_Config>
 8007da6:	4603      	mov	r3, r0
 8007da8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007dac:	e00f      	b.n	8007dce <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007dae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007db2:	3328      	adds	r3, #40	; 0x28
 8007db4:	2101      	movs	r1, #1
 8007db6:	4618      	mov	r0, r3
 8007db8:	f001 fe96 	bl	8009ae8 <RCCEx_PLL3_Config>
 8007dbc:	4603      	mov	r3, r0
 8007dbe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007dc2:	e004      	b.n	8007dce <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007dc4:	2301      	movs	r3, #1
 8007dc6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007dca:	e000      	b.n	8007dce <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8007dcc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007dce:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d10b      	bne.n	8007dee <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007dd6:	4b6c      	ldr	r3, [pc, #432]	; (8007f88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007dd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007dda:	f023 0107 	bic.w	r1, r3, #7
 8007dde:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007de2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007de6:	4a68      	ldr	r2, [pc, #416]	; (8007f88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007de8:	430b      	orrs	r3, r1
 8007dea:	6593      	str	r3, [r2, #88]	; 0x58
 8007dec:	e003      	b.n	8007df6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007dee:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007df2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007df6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dfe:	f002 0320 	and.w	r3, r2, #32
 8007e02:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007e06:	2300      	movs	r3, #0
 8007e08:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007e0c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007e10:	460b      	mov	r3, r1
 8007e12:	4313      	orrs	r3, r2
 8007e14:	d055      	beq.n	8007ec2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007e16:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007e1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007e22:	d033      	beq.n	8007e8c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8007e24:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007e28:	d82c      	bhi.n	8007e84 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007e2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e2e:	d02f      	beq.n	8007e90 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8007e30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e34:	d826      	bhi.n	8007e84 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007e36:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007e3a:	d02b      	beq.n	8007e94 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8007e3c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007e40:	d820      	bhi.n	8007e84 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007e42:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007e46:	d012      	beq.n	8007e6e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8007e48:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007e4c:	d81a      	bhi.n	8007e84 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d022      	beq.n	8007e98 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8007e52:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007e56:	d115      	bne.n	8007e84 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007e58:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007e5c:	3308      	adds	r3, #8
 8007e5e:	2100      	movs	r1, #0
 8007e60:	4618      	mov	r0, r3
 8007e62:	f001 fd8f 	bl	8009984 <RCCEx_PLL2_Config>
 8007e66:	4603      	mov	r3, r0
 8007e68:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007e6c:	e015      	b.n	8007e9a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007e6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007e72:	3328      	adds	r3, #40	; 0x28
 8007e74:	2102      	movs	r1, #2
 8007e76:	4618      	mov	r0, r3
 8007e78:	f001 fe36 	bl	8009ae8 <RCCEx_PLL3_Config>
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007e82:	e00a      	b.n	8007e9a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007e84:	2301      	movs	r3, #1
 8007e86:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007e8a:	e006      	b.n	8007e9a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007e8c:	bf00      	nop
 8007e8e:	e004      	b.n	8007e9a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007e90:	bf00      	nop
 8007e92:	e002      	b.n	8007e9a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007e94:	bf00      	nop
 8007e96:	e000      	b.n	8007e9a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007e98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e9a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d10b      	bne.n	8007eba <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007ea2:	4b39      	ldr	r3, [pc, #228]	; (8007f88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007ea4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ea6:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8007eaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007eae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007eb2:	4a35      	ldr	r2, [pc, #212]	; (8007f88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007eb4:	430b      	orrs	r3, r1
 8007eb6:	6553      	str	r3, [r2, #84]	; 0x54
 8007eb8:	e003      	b.n	8007ec2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007eba:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007ebe:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007ec2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eca:	f002 0340 	and.w	r3, r2, #64	; 0x40
 8007ece:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8007ed8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 8007edc:	460b      	mov	r3, r1
 8007ede:	4313      	orrs	r3, r2
 8007ee0:	d058      	beq.n	8007f94 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007ee2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007ee6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007eea:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007eee:	d033      	beq.n	8007f58 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8007ef0:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007ef4:	d82c      	bhi.n	8007f50 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007ef6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007efa:	d02f      	beq.n	8007f5c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8007efc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f00:	d826      	bhi.n	8007f50 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007f02:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007f06:	d02b      	beq.n	8007f60 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8007f08:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007f0c:	d820      	bhi.n	8007f50 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007f0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f12:	d012      	beq.n	8007f3a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8007f14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f18:	d81a      	bhi.n	8007f50 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d022      	beq.n	8007f64 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8007f1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007f22:	d115      	bne.n	8007f50 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007f24:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007f28:	3308      	adds	r3, #8
 8007f2a:	2100      	movs	r1, #0
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	f001 fd29 	bl	8009984 <RCCEx_PLL2_Config>
 8007f32:	4603      	mov	r3, r0
 8007f34:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007f38:	e015      	b.n	8007f66 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007f3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007f3e:	3328      	adds	r3, #40	; 0x28
 8007f40:	2102      	movs	r1, #2
 8007f42:	4618      	mov	r0, r3
 8007f44:	f001 fdd0 	bl	8009ae8 <RCCEx_PLL3_Config>
 8007f48:	4603      	mov	r3, r0
 8007f4a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007f4e:	e00a      	b.n	8007f66 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f50:	2301      	movs	r3, #1
 8007f52:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8007f56:	e006      	b.n	8007f66 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007f58:	bf00      	nop
 8007f5a:	e004      	b.n	8007f66 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007f5c:	bf00      	nop
 8007f5e:	e002      	b.n	8007f66 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007f60:	bf00      	nop
 8007f62:	e000      	b.n	8007f66 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007f64:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f66:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d10e      	bne.n	8007f8c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007f6e:	4b06      	ldr	r3, [pc, #24]	; (8007f88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007f70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f72:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 8007f76:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007f7a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007f7e:	4a02      	ldr	r2, [pc, #8]	; (8007f88 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007f80:	430b      	orrs	r3, r1
 8007f82:	6593      	str	r3, [r2, #88]	; 0x58
 8007f84:	e006      	b.n	8007f94 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8007f86:	bf00      	nop
 8007f88:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f8c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8007f90:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007f94:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f9c:	f002 0380 	and.w	r3, r2, #128	; 0x80
 8007fa0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007faa:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 8007fae:	460b      	mov	r3, r1
 8007fb0:	4313      	orrs	r3, r2
 8007fb2:	d055      	beq.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007fb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007fb8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007fbc:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8007fc0:	d033      	beq.n	800802a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8007fc2:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8007fc6:	d82c      	bhi.n	8008022 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007fc8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007fcc:	d02f      	beq.n	800802e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8007fce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007fd2:	d826      	bhi.n	8008022 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007fd4:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8007fd8:	d02b      	beq.n	8008032 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8007fda:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8007fde:	d820      	bhi.n	8008022 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007fe0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007fe4:	d012      	beq.n	800800c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8007fe6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007fea:	d81a      	bhi.n	8008022 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d022      	beq.n	8008036 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8007ff0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007ff4:	d115      	bne.n	8008022 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007ff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007ffa:	3308      	adds	r3, #8
 8007ffc:	2100      	movs	r1, #0
 8007ffe:	4618      	mov	r0, r3
 8008000:	f001 fcc0 	bl	8009984 <RCCEx_PLL2_Config>
 8008004:	4603      	mov	r3, r0
 8008006:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800800a:	e015      	b.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800800c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008010:	3328      	adds	r3, #40	; 0x28
 8008012:	2102      	movs	r1, #2
 8008014:	4618      	mov	r0, r3
 8008016:	f001 fd67 	bl	8009ae8 <RCCEx_PLL3_Config>
 800801a:	4603      	mov	r3, r0
 800801c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008020:	e00a      	b.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008022:	2301      	movs	r3, #1
 8008024:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008028:	e006      	b.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800802a:	bf00      	nop
 800802c:	e004      	b.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800802e:	bf00      	nop
 8008030:	e002      	b.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008032:	bf00      	nop
 8008034:	e000      	b.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008036:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008038:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800803c:	2b00      	cmp	r3, #0
 800803e:	d10b      	bne.n	8008058 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8008040:	4ba1      	ldr	r3, [pc, #644]	; (80082c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008042:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008044:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 8008048:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800804c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8008050:	4a9d      	ldr	r2, [pc, #628]	; (80082c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008052:	430b      	orrs	r3, r1
 8008054:	6593      	str	r3, [r2, #88]	; 0x58
 8008056:	e003      	b.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008058:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800805c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8008060:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008068:	f002 0308 	and.w	r3, r2, #8
 800806c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008070:	2300      	movs	r3, #0
 8008072:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8008076:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800807a:	460b      	mov	r3, r1
 800807c:	4313      	orrs	r3, r2
 800807e:	d01e      	beq.n	80080be <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8008080:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008084:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008088:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800808c:	d10c      	bne.n	80080a8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800808e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008092:	3328      	adds	r3, #40	; 0x28
 8008094:	2102      	movs	r1, #2
 8008096:	4618      	mov	r0, r3
 8008098:	f001 fd26 	bl	8009ae8 <RCCEx_PLL3_Config>
 800809c:	4603      	mov	r3, r0
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d002      	beq.n	80080a8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80080a2:	2301      	movs	r3, #1
 80080a4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80080a8:	4b87      	ldr	r3, [pc, #540]	; (80082c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80080aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80080ac:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80080b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80080b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80080b8:	4a83      	ldr	r2, [pc, #524]	; (80082c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80080ba:	430b      	orrs	r3, r1
 80080bc:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80080be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80080c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080c6:	f002 0310 	and.w	r3, r2, #16
 80080ca:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80080ce:	2300      	movs	r3, #0
 80080d0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80080d4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 80080d8:	460b      	mov	r3, r1
 80080da:	4313      	orrs	r3, r2
 80080dc:	d01e      	beq.n	800811c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80080de:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80080e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80080e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80080ea:	d10c      	bne.n	8008106 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80080ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80080f0:	3328      	adds	r3, #40	; 0x28
 80080f2:	2102      	movs	r1, #2
 80080f4:	4618      	mov	r0, r3
 80080f6:	f001 fcf7 	bl	8009ae8 <RCCEx_PLL3_Config>
 80080fa:	4603      	mov	r3, r0
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d002      	beq.n	8008106 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8008100:	2301      	movs	r3, #1
 8008102:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008106:	4b70      	ldr	r3, [pc, #448]	; (80082c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008108:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800810a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800810e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008112:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008116:	4a6c      	ldr	r2, [pc, #432]	; (80082c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008118:	430b      	orrs	r3, r1
 800811a:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800811c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008124:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 8008128:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800812c:	2300      	movs	r3, #0
 800812e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008132:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 8008136:	460b      	mov	r3, r1
 8008138:	4313      	orrs	r3, r2
 800813a:	d03e      	beq.n	80081ba <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800813c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008140:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8008144:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008148:	d022      	beq.n	8008190 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800814a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800814e:	d81b      	bhi.n	8008188 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8008150:	2b00      	cmp	r3, #0
 8008152:	d003      	beq.n	800815c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8008154:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008158:	d00b      	beq.n	8008172 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800815a:	e015      	b.n	8008188 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800815c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008160:	3308      	adds	r3, #8
 8008162:	2100      	movs	r1, #0
 8008164:	4618      	mov	r0, r3
 8008166:	f001 fc0d 	bl	8009984 <RCCEx_PLL2_Config>
 800816a:	4603      	mov	r3, r0
 800816c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008170:	e00f      	b.n	8008192 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008172:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008176:	3328      	adds	r3, #40	; 0x28
 8008178:	2102      	movs	r1, #2
 800817a:	4618      	mov	r0, r3
 800817c:	f001 fcb4 	bl	8009ae8 <RCCEx_PLL3_Config>
 8008180:	4603      	mov	r3, r0
 8008182:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008186:	e004      	b.n	8008192 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008188:	2301      	movs	r3, #1
 800818a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800818e:	e000      	b.n	8008192 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8008190:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008192:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008196:	2b00      	cmp	r3, #0
 8008198:	d10b      	bne.n	80081b2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800819a:	4b4b      	ldr	r3, [pc, #300]	; (80082c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800819c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800819e:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 80081a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80081a6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80081aa:	4a47      	ldr	r2, [pc, #284]	; (80082c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80081ac:	430b      	orrs	r3, r1
 80081ae:	6593      	str	r3, [r2, #88]	; 0x58
 80081b0:	e003      	b.n	80081ba <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081b2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80081b6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80081ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80081be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081c2:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 80081c6:	67bb      	str	r3, [r7, #120]	; 0x78
 80081c8:	2300      	movs	r3, #0
 80081ca:	67fb      	str	r3, [r7, #124]	; 0x7c
 80081cc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 80081d0:	460b      	mov	r3, r1
 80081d2:	4313      	orrs	r3, r2
 80081d4:	d03b      	beq.n	800824e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80081d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80081da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081de:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80081e2:	d01f      	beq.n	8008224 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80081e4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80081e8:	d818      	bhi.n	800821c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80081ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80081ee:	d003      	beq.n	80081f8 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80081f0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80081f4:	d007      	beq.n	8008206 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80081f6:	e011      	b.n	800821c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80081f8:	4b33      	ldr	r3, [pc, #204]	; (80082c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80081fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081fc:	4a32      	ldr	r2, [pc, #200]	; (80082c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80081fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008202:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8008204:	e00f      	b.n	8008226 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008206:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800820a:	3328      	adds	r3, #40	; 0x28
 800820c:	2101      	movs	r1, #1
 800820e:	4618      	mov	r0, r3
 8008210:	f001 fc6a 	bl	8009ae8 <RCCEx_PLL3_Config>
 8008214:	4603      	mov	r3, r0
 8008216:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800821a:	e004      	b.n	8008226 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800821c:	2301      	movs	r3, #1
 800821e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008222:	e000      	b.n	8008226 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8008224:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008226:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800822a:	2b00      	cmp	r3, #0
 800822c:	d10b      	bne.n	8008246 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800822e:	4b26      	ldr	r3, [pc, #152]	; (80082c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008230:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008232:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8008236:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800823a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800823e:	4a22      	ldr	r2, [pc, #136]	; (80082c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008240:	430b      	orrs	r3, r1
 8008242:	6553      	str	r3, [r2, #84]	; 0x54
 8008244:	e003      	b.n	800824e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008246:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800824a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800824e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008256:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800825a:	673b      	str	r3, [r7, #112]	; 0x70
 800825c:	2300      	movs	r3, #0
 800825e:	677b      	str	r3, [r7, #116]	; 0x74
 8008260:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8008264:	460b      	mov	r3, r1
 8008266:	4313      	orrs	r3, r2
 8008268:	d034      	beq.n	80082d4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800826a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800826e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008270:	2b00      	cmp	r3, #0
 8008272:	d003      	beq.n	800827c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8008274:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008278:	d007      	beq.n	800828a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800827a:	e011      	b.n	80082a0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800827c:	4b12      	ldr	r3, [pc, #72]	; (80082c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800827e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008280:	4a11      	ldr	r2, [pc, #68]	; (80082c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008282:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008286:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008288:	e00e      	b.n	80082a8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800828a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800828e:	3308      	adds	r3, #8
 8008290:	2102      	movs	r1, #2
 8008292:	4618      	mov	r0, r3
 8008294:	f001 fb76 	bl	8009984 <RCCEx_PLL2_Config>
 8008298:	4603      	mov	r3, r0
 800829a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800829e:	e003      	b.n	80082a8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80082a0:	2301      	movs	r3, #1
 80082a2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80082a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80082a8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d10d      	bne.n	80082cc <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80082b0:	4b05      	ldr	r3, [pc, #20]	; (80082c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80082b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80082b4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80082b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80082bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082be:	4a02      	ldr	r2, [pc, #8]	; (80082c8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80082c0:	430b      	orrs	r3, r1
 80082c2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80082c4:	e006      	b.n	80082d4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80082c6:	bf00      	nop
 80082c8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082cc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80082d0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80082d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80082d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082dc:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 80082e0:	66bb      	str	r3, [r7, #104]	; 0x68
 80082e2:	2300      	movs	r3, #0
 80082e4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80082e6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 80082ea:	460b      	mov	r3, r1
 80082ec:	4313      	orrs	r3, r2
 80082ee:	d00c      	beq.n	800830a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80082f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80082f4:	3328      	adds	r3, #40	; 0x28
 80082f6:	2102      	movs	r1, #2
 80082f8:	4618      	mov	r0, r3
 80082fa:	f001 fbf5 	bl	8009ae8 <RCCEx_PLL3_Config>
 80082fe:	4603      	mov	r3, r0
 8008300:	2b00      	cmp	r3, #0
 8008302:	d002      	beq.n	800830a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8008304:	2301      	movs	r3, #1
 8008306:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800830a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800830e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008312:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 8008316:	663b      	str	r3, [r7, #96]	; 0x60
 8008318:	2300      	movs	r3, #0
 800831a:	667b      	str	r3, [r7, #100]	; 0x64
 800831c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8008320:	460b      	mov	r3, r1
 8008322:	4313      	orrs	r3, r2
 8008324:	d038      	beq.n	8008398 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8008326:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800832a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800832e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008332:	d018      	beq.n	8008366 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8008334:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008338:	d811      	bhi.n	800835e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800833a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800833e:	d014      	beq.n	800836a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8008340:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008344:	d80b      	bhi.n	800835e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8008346:	2b00      	cmp	r3, #0
 8008348:	d011      	beq.n	800836e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800834a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800834e:	d106      	bne.n	800835e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008350:	4bc3      	ldr	r3, [pc, #780]	; (8008660 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008354:	4ac2      	ldr	r2, [pc, #776]	; (8008660 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008356:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800835a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800835c:	e008      	b.n	8008370 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800835e:	2301      	movs	r3, #1
 8008360:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8008364:	e004      	b.n	8008370 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8008366:	bf00      	nop
 8008368:	e002      	b.n	8008370 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800836a:	bf00      	nop
 800836c:	e000      	b.n	8008370 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800836e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008370:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008374:	2b00      	cmp	r3, #0
 8008376:	d10b      	bne.n	8008390 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008378:	4bb9      	ldr	r3, [pc, #740]	; (8008660 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800837a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800837c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008380:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008384:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008388:	4ab5      	ldr	r2, [pc, #724]	; (8008660 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800838a:	430b      	orrs	r3, r1
 800838c:	6553      	str	r3, [r2, #84]	; 0x54
 800838e:	e003      	b.n	8008398 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008390:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008394:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008398:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800839c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083a0:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 80083a4:	65bb      	str	r3, [r7, #88]	; 0x58
 80083a6:	2300      	movs	r3, #0
 80083a8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80083aa:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 80083ae:	460b      	mov	r3, r1
 80083b0:	4313      	orrs	r3, r2
 80083b2:	d009      	beq.n	80083c8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80083b4:	4baa      	ldr	r3, [pc, #680]	; (8008660 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80083b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083b8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80083bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80083c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80083c2:	4aa7      	ldr	r2, [pc, #668]	; (8008660 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80083c4:	430b      	orrs	r3, r1
 80083c6:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80083c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80083cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083d0:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 80083d4:	653b      	str	r3, [r7, #80]	; 0x50
 80083d6:	2300      	movs	r3, #0
 80083d8:	657b      	str	r3, [r7, #84]	; 0x54
 80083da:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 80083de:	460b      	mov	r3, r1
 80083e0:	4313      	orrs	r3, r2
 80083e2:	d00a      	beq.n	80083fa <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80083e4:	4b9e      	ldr	r3, [pc, #632]	; (8008660 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80083e6:	691b      	ldr	r3, [r3, #16]
 80083e8:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 80083ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80083f0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80083f4:	4a9a      	ldr	r2, [pc, #616]	; (8008660 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80083f6:	430b      	orrs	r3, r1
 80083f8:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80083fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80083fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008402:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 8008406:	64bb      	str	r3, [r7, #72]	; 0x48
 8008408:	2300      	movs	r3, #0
 800840a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800840c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8008410:	460b      	mov	r3, r1
 8008412:	4313      	orrs	r3, r2
 8008414:	d009      	beq.n	800842a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008416:	4b92      	ldr	r3, [pc, #584]	; (8008660 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008418:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800841a:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800841e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008422:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008424:	4a8e      	ldr	r2, [pc, #568]	; (8008660 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008426:	430b      	orrs	r3, r1
 8008428:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800842a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800842e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008432:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 8008436:	643b      	str	r3, [r7, #64]	; 0x40
 8008438:	2300      	movs	r3, #0
 800843a:	647b      	str	r3, [r7, #68]	; 0x44
 800843c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8008440:	460b      	mov	r3, r1
 8008442:	4313      	orrs	r3, r2
 8008444:	d00e      	beq.n	8008464 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008446:	4b86      	ldr	r3, [pc, #536]	; (8008660 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008448:	691b      	ldr	r3, [r3, #16]
 800844a:	4a85      	ldr	r2, [pc, #532]	; (8008660 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800844c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008450:	6113      	str	r3, [r2, #16]
 8008452:	4b83      	ldr	r3, [pc, #524]	; (8008660 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008454:	6919      	ldr	r1, [r3, #16]
 8008456:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800845a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800845e:	4a80      	ldr	r2, [pc, #512]	; (8008660 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008460:	430b      	orrs	r3, r1
 8008462:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008464:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800846c:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 8008470:	63bb      	str	r3, [r7, #56]	; 0x38
 8008472:	2300      	movs	r3, #0
 8008474:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008476:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800847a:	460b      	mov	r3, r1
 800847c:	4313      	orrs	r3, r2
 800847e:	d009      	beq.n	8008494 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008480:	4b77      	ldr	r3, [pc, #476]	; (8008660 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008482:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008484:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8008488:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800848c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800848e:	4a74      	ldr	r2, [pc, #464]	; (8008660 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008490:	430b      	orrs	r3, r1
 8008492:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008494:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800849c:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 80084a0:	633b      	str	r3, [r7, #48]	; 0x30
 80084a2:	2300      	movs	r3, #0
 80084a4:	637b      	str	r3, [r7, #52]	; 0x34
 80084a6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 80084aa:	460b      	mov	r3, r1
 80084ac:	4313      	orrs	r3, r2
 80084ae:	d00a      	beq.n	80084c6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80084b0:	4b6b      	ldr	r3, [pc, #428]	; (8008660 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80084b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80084b4:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 80084b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80084bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80084c0:	4a67      	ldr	r2, [pc, #412]	; (8008660 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80084c2:	430b      	orrs	r3, r1
 80084c4:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80084c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80084ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ce:	2100      	movs	r1, #0
 80084d0:	62b9      	str	r1, [r7, #40]	; 0x28
 80084d2:	f003 0301 	and.w	r3, r3, #1
 80084d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80084d8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 80084dc:	460b      	mov	r3, r1
 80084de:	4313      	orrs	r3, r2
 80084e0:	d011      	beq.n	8008506 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80084e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80084e6:	3308      	adds	r3, #8
 80084e8:	2100      	movs	r1, #0
 80084ea:	4618      	mov	r0, r3
 80084ec:	f001 fa4a 	bl	8009984 <RCCEx_PLL2_Config>
 80084f0:	4603      	mov	r3, r0
 80084f2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 80084f6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d003      	beq.n	8008506 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80084fe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008502:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8008506:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800850a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800850e:	2100      	movs	r1, #0
 8008510:	6239      	str	r1, [r7, #32]
 8008512:	f003 0302 	and.w	r3, r3, #2
 8008516:	627b      	str	r3, [r7, #36]	; 0x24
 8008518:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800851c:	460b      	mov	r3, r1
 800851e:	4313      	orrs	r3, r2
 8008520:	d011      	beq.n	8008546 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008522:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008526:	3308      	adds	r3, #8
 8008528:	2101      	movs	r1, #1
 800852a:	4618      	mov	r0, r3
 800852c:	f001 fa2a 	bl	8009984 <RCCEx_PLL2_Config>
 8008530:	4603      	mov	r3, r0
 8008532:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8008536:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800853a:	2b00      	cmp	r3, #0
 800853c:	d003      	beq.n	8008546 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800853e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008542:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8008546:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800854a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800854e:	2100      	movs	r1, #0
 8008550:	61b9      	str	r1, [r7, #24]
 8008552:	f003 0304 	and.w	r3, r3, #4
 8008556:	61fb      	str	r3, [r7, #28]
 8008558:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800855c:	460b      	mov	r3, r1
 800855e:	4313      	orrs	r3, r2
 8008560:	d011      	beq.n	8008586 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008562:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008566:	3308      	adds	r3, #8
 8008568:	2102      	movs	r1, #2
 800856a:	4618      	mov	r0, r3
 800856c:	f001 fa0a 	bl	8009984 <RCCEx_PLL2_Config>
 8008570:	4603      	mov	r3, r0
 8008572:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8008576:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800857a:	2b00      	cmp	r3, #0
 800857c:	d003      	beq.n	8008586 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800857e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008582:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8008586:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800858a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800858e:	2100      	movs	r1, #0
 8008590:	6139      	str	r1, [r7, #16]
 8008592:	f003 0308 	and.w	r3, r3, #8
 8008596:	617b      	str	r3, [r7, #20]
 8008598:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800859c:	460b      	mov	r3, r1
 800859e:	4313      	orrs	r3, r2
 80085a0:	d011      	beq.n	80085c6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80085a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80085a6:	3328      	adds	r3, #40	; 0x28
 80085a8:	2100      	movs	r1, #0
 80085aa:	4618      	mov	r0, r3
 80085ac:	f001 fa9c 	bl	8009ae8 <RCCEx_PLL3_Config>
 80085b0:	4603      	mov	r3, r0
 80085b2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 80085b6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d003      	beq.n	80085c6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085be:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80085c2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80085c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80085ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085ce:	2100      	movs	r1, #0
 80085d0:	60b9      	str	r1, [r7, #8]
 80085d2:	f003 0310 	and.w	r3, r3, #16
 80085d6:	60fb      	str	r3, [r7, #12]
 80085d8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80085dc:	460b      	mov	r3, r1
 80085de:	4313      	orrs	r3, r2
 80085e0:	d011      	beq.n	8008606 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80085e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80085e6:	3328      	adds	r3, #40	; 0x28
 80085e8:	2101      	movs	r1, #1
 80085ea:	4618      	mov	r0, r3
 80085ec:	f001 fa7c 	bl	8009ae8 <RCCEx_PLL3_Config>
 80085f0:	4603      	mov	r3, r0
 80085f2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 80085f6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d003      	beq.n	8008606 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085fe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008602:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8008606:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800860a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800860e:	2100      	movs	r1, #0
 8008610:	6039      	str	r1, [r7, #0]
 8008612:	f003 0320 	and.w	r3, r3, #32
 8008616:	607b      	str	r3, [r7, #4]
 8008618:	e9d7 1200 	ldrd	r1, r2, [r7]
 800861c:	460b      	mov	r3, r1
 800861e:	4313      	orrs	r3, r2
 8008620:	d011      	beq.n	8008646 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008622:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8008626:	3328      	adds	r3, #40	; 0x28
 8008628:	2102      	movs	r1, #2
 800862a:	4618      	mov	r0, r3
 800862c:	f001 fa5c 	bl	8009ae8 <RCCEx_PLL3_Config>
 8008630:	4603      	mov	r3, r0
 8008632:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8008636:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800863a:	2b00      	cmp	r3, #0
 800863c:	d003      	beq.n	8008646 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800863e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8008642:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 8008646:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 800864a:	2b00      	cmp	r3, #0
 800864c:	d101      	bne.n	8008652 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800864e:	2300      	movs	r3, #0
 8008650:	e000      	b.n	8008654 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8008652:	2301      	movs	r3, #1
}
 8008654:	4618      	mov	r0, r3
 8008656:	f507 7794 	add.w	r7, r7, #296	; 0x128
 800865a:	46bd      	mov	sp, r7
 800865c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008660:	58024400 	.word	0x58024400

08008664 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8008664:	b580      	push	{r7, lr}
 8008666:	b090      	sub	sp, #64	; 0x40
 8008668:	af00      	add	r7, sp, #0
 800866a:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800866e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008672:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 8008676:	430b      	orrs	r3, r1
 8008678:	f040 8094 	bne.w	80087a4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800867c:	4b9e      	ldr	r3, [pc, #632]	; (80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800867e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008680:	f003 0307 	and.w	r3, r3, #7
 8008684:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 8008686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008688:	2b04      	cmp	r3, #4
 800868a:	f200 8087 	bhi.w	800879c <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800868e:	a201      	add	r2, pc, #4	; (adr r2, 8008694 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8008690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008694:	080086a9 	.word	0x080086a9
 8008698:	080086d1 	.word	0x080086d1
 800869c:	080086f9 	.word	0x080086f9
 80086a0:	08008795 	.word	0x08008795
 80086a4:	08008721 	.word	0x08008721
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80086a8:	4b93      	ldr	r3, [pc, #588]	; (80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80086b0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80086b4:	d108      	bne.n	80086c8 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80086b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80086ba:	4618      	mov	r0, r3
 80086bc:	f001 f810 	bl	80096e0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80086c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80086c4:	f000 bd45 	b.w	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80086c8:	2300      	movs	r3, #0
 80086ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80086cc:	f000 bd41 	b.w	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80086d0:	4b89      	ldr	r3, [pc, #548]	; (80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80086d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80086dc:	d108      	bne.n	80086f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80086de:	f107 0318 	add.w	r3, r7, #24
 80086e2:	4618      	mov	r0, r3
 80086e4:	f000 fd54 	bl	8009190 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80086e8:	69bb      	ldr	r3, [r7, #24]
 80086ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80086ec:	f000 bd31 	b.w	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80086f0:	2300      	movs	r3, #0
 80086f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80086f4:	f000 bd2d 	b.w	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80086f8:	4b7f      	ldr	r3, [pc, #508]	; (80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008700:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008704:	d108      	bne.n	8008718 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008706:	f107 030c 	add.w	r3, r7, #12
 800870a:	4618      	mov	r0, r3
 800870c:	f000 fe94 	bl	8009438 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008714:	f000 bd1d 	b.w	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008718:	2300      	movs	r3, #0
 800871a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800871c:	f000 bd19 	b.w	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008720:	4b75      	ldr	r3, [pc, #468]	; (80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008722:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008724:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008728:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800872a:	4b73      	ldr	r3, [pc, #460]	; (80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f003 0304 	and.w	r3, r3, #4
 8008732:	2b04      	cmp	r3, #4
 8008734:	d10c      	bne.n	8008750 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8008736:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008738:	2b00      	cmp	r3, #0
 800873a:	d109      	bne.n	8008750 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800873c:	4b6e      	ldr	r3, [pc, #440]	; (80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	08db      	lsrs	r3, r3, #3
 8008742:	f003 0303 	and.w	r3, r3, #3
 8008746:	4a6d      	ldr	r2, [pc, #436]	; (80088fc <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8008748:	fa22 f303 	lsr.w	r3, r2, r3
 800874c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800874e:	e01f      	b.n	8008790 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008750:	4b69      	ldr	r3, [pc, #420]	; (80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008758:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800875c:	d106      	bne.n	800876c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800875e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008760:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008764:	d102      	bne.n	800876c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008766:	4b66      	ldr	r3, [pc, #408]	; (8008900 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8008768:	63fb      	str	r3, [r7, #60]	; 0x3c
 800876a:	e011      	b.n	8008790 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800876c:	4b62      	ldr	r3, [pc, #392]	; (80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008774:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008778:	d106      	bne.n	8008788 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800877a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800877c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008780:	d102      	bne.n	8008788 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008782:	4b60      	ldr	r3, [pc, #384]	; (8008904 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8008784:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008786:	e003      	b.n	8008790 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008788:	2300      	movs	r3, #0
 800878a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800878c:	f000 bce1 	b.w	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008790:	f000 bcdf 	b.w	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008794:	4b5c      	ldr	r3, [pc, #368]	; (8008908 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8008796:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008798:	f000 bcdb 	b.w	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800879c:	2300      	movs	r3, #0
 800879e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80087a0:	f000 bcd7 	b.w	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80087a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80087a8:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 80087ac:	430b      	orrs	r3, r1
 80087ae:	f040 80ad 	bne.w	800890c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 80087b2:	4b51      	ldr	r3, [pc, #324]	; (80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80087b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80087b6:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 80087ba:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 80087bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80087c2:	d056      	beq.n	8008872 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 80087c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80087ca:	f200 8090 	bhi.w	80088ee <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80087ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087d0:	2bc0      	cmp	r3, #192	; 0xc0
 80087d2:	f000 8088 	beq.w	80088e6 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 80087d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087d8:	2bc0      	cmp	r3, #192	; 0xc0
 80087da:	f200 8088 	bhi.w	80088ee <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80087de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087e0:	2b80      	cmp	r3, #128	; 0x80
 80087e2:	d032      	beq.n	800884a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 80087e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087e6:	2b80      	cmp	r3, #128	; 0x80
 80087e8:	f200 8081 	bhi.w	80088ee <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80087ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d003      	beq.n	80087fa <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 80087f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087f4:	2b40      	cmp	r3, #64	; 0x40
 80087f6:	d014      	beq.n	8008822 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 80087f8:	e079      	b.n	80088ee <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80087fa:	4b3f      	ldr	r3, [pc, #252]	; (80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008802:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008806:	d108      	bne.n	800881a <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008808:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800880c:	4618      	mov	r0, r3
 800880e:	f000 ff67 	bl	80096e0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008814:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008816:	f000 bc9c 	b.w	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800881a:	2300      	movs	r3, #0
 800881c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800881e:	f000 bc98 	b.w	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008822:	4b35      	ldr	r3, [pc, #212]	; (80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800882a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800882e:	d108      	bne.n	8008842 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008830:	f107 0318 	add.w	r3, r7, #24
 8008834:	4618      	mov	r0, r3
 8008836:	f000 fcab 	bl	8009190 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800883a:	69bb      	ldr	r3, [r7, #24]
 800883c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800883e:	f000 bc88 	b.w	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008842:	2300      	movs	r3, #0
 8008844:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008846:	f000 bc84 	b.w	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800884a:	4b2b      	ldr	r3, [pc, #172]	; (80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008852:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008856:	d108      	bne.n	800886a <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008858:	f107 030c 	add.w	r3, r7, #12
 800885c:	4618      	mov	r0, r3
 800885e:	f000 fdeb 	bl	8009438 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008866:	f000 bc74 	b.w	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800886a:	2300      	movs	r3, #0
 800886c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800886e:	f000 bc70 	b.w	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008872:	4b21      	ldr	r3, [pc, #132]	; (80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008874:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008876:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800887a:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800887c:	4b1e      	ldr	r3, [pc, #120]	; (80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	f003 0304 	and.w	r3, r3, #4
 8008884:	2b04      	cmp	r3, #4
 8008886:	d10c      	bne.n	80088a2 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8008888:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800888a:	2b00      	cmp	r3, #0
 800888c:	d109      	bne.n	80088a2 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800888e:	4b1a      	ldr	r3, [pc, #104]	; (80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	08db      	lsrs	r3, r3, #3
 8008894:	f003 0303 	and.w	r3, r3, #3
 8008898:	4a18      	ldr	r2, [pc, #96]	; (80088fc <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800889a:	fa22 f303 	lsr.w	r3, r2, r3
 800889e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80088a0:	e01f      	b.n	80088e2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80088a2:	4b15      	ldr	r3, [pc, #84]	; (80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80088aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80088ae:	d106      	bne.n	80088be <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 80088b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80088b6:	d102      	bne.n	80088be <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80088b8:	4b11      	ldr	r3, [pc, #68]	; (8008900 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80088ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80088bc:	e011      	b.n	80088e2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80088be:	4b0e      	ldr	r3, [pc, #56]	; (80088f8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80088c6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80088ca:	d106      	bne.n	80088da <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 80088cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80088d2:	d102      	bne.n	80088da <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80088d4:	4b0b      	ldr	r3, [pc, #44]	; (8008904 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80088d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80088d8:	e003      	b.n	80088e2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80088da:	2300      	movs	r3, #0
 80088dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 80088de:	f000 bc38 	b.w	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80088e2:	f000 bc36 	b.w	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80088e6:	4b08      	ldr	r3, [pc, #32]	; (8008908 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80088e8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80088ea:	f000 bc32 	b.w	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80088ee:	2300      	movs	r3, #0
 80088f0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80088f2:	f000 bc2e 	b.w	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80088f6:	bf00      	nop
 80088f8:	58024400 	.word	0x58024400
 80088fc:	03d09000 	.word	0x03d09000
 8008900:	003d0900 	.word	0x003d0900
 8008904:	007a1200 	.word	0x007a1200
 8008908:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800890c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008910:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 8008914:	430b      	orrs	r3, r1
 8008916:	f040 809c 	bne.w	8008a52 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800891a:	4b9e      	ldr	r3, [pc, #632]	; (8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800891c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800891e:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 8008922:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 8008924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008926:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800892a:	d054      	beq.n	80089d6 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800892c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800892e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008932:	f200 808b 	bhi.w	8008a4c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8008936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008938:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800893c:	f000 8083 	beq.w	8008a46 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8008940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008942:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8008946:	f200 8081 	bhi.w	8008a4c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800894a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800894c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008950:	d02f      	beq.n	80089b2 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8008952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008954:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008958:	d878      	bhi.n	8008a4c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800895a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800895c:	2b00      	cmp	r3, #0
 800895e:	d004      	beq.n	800896a <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8008960:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008962:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008966:	d012      	beq.n	800898e <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8008968:	e070      	b.n	8008a4c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800896a:	4b8a      	ldr	r3, [pc, #552]	; (8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008972:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008976:	d107      	bne.n	8008988 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008978:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800897c:	4618      	mov	r0, r3
 800897e:	f000 feaf 	bl	80096e0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008984:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008986:	e3e4      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008988:	2300      	movs	r3, #0
 800898a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800898c:	e3e1      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800898e:	4b81      	ldr	r3, [pc, #516]	; (8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008996:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800899a:	d107      	bne.n	80089ac <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800899c:	f107 0318 	add.w	r3, r7, #24
 80089a0:	4618      	mov	r0, r3
 80089a2:	f000 fbf5 	bl	8009190 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80089a6:	69bb      	ldr	r3, [r7, #24]
 80089a8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80089aa:	e3d2      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80089ac:	2300      	movs	r3, #0
 80089ae:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80089b0:	e3cf      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80089b2:	4b78      	ldr	r3, [pc, #480]	; (8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80089ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80089be:	d107      	bne.n	80089d0 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80089c0:	f107 030c 	add.w	r3, r7, #12
 80089c4:	4618      	mov	r0, r3
 80089c6:	f000 fd37 	bl	8009438 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80089ce:	e3c0      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80089d0:	2300      	movs	r3, #0
 80089d2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80089d4:	e3bd      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80089d6:	4b6f      	ldr	r3, [pc, #444]	; (8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80089d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80089da:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80089de:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80089e0:	4b6c      	ldr	r3, [pc, #432]	; (8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	f003 0304 	and.w	r3, r3, #4
 80089e8:	2b04      	cmp	r3, #4
 80089ea:	d10c      	bne.n	8008a06 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 80089ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d109      	bne.n	8008a06 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80089f2:	4b68      	ldr	r3, [pc, #416]	; (8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	08db      	lsrs	r3, r3, #3
 80089f8:	f003 0303 	and.w	r3, r3, #3
 80089fc:	4a66      	ldr	r2, [pc, #408]	; (8008b98 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80089fe:	fa22 f303 	lsr.w	r3, r2, r3
 8008a02:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008a04:	e01e      	b.n	8008a44 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008a06:	4b63      	ldr	r3, [pc, #396]	; (8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008a12:	d106      	bne.n	8008a22 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8008a14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a16:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008a1a:	d102      	bne.n	8008a22 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008a1c:	4b5f      	ldr	r3, [pc, #380]	; (8008b9c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8008a1e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008a20:	e010      	b.n	8008a44 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008a22:	4b5c      	ldr	r3, [pc, #368]	; (8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a2a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008a2e:	d106      	bne.n	8008a3e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8008a30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a32:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008a36:	d102      	bne.n	8008a3e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008a38:	4b59      	ldr	r3, [pc, #356]	; (8008ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8008a3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008a3c:	e002      	b.n	8008a44 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008a3e:	2300      	movs	r3, #0
 8008a40:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8008a42:	e386      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008a44:	e385      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008a46:	4b57      	ldr	r3, [pc, #348]	; (8008ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008a48:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008a4a:	e382      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008a50:	e37f      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8008a52:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a56:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 8008a5a:	430b      	orrs	r3, r1
 8008a5c:	f040 80a7 	bne.w	8008bae <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8008a60:	4b4c      	ldr	r3, [pc, #304]	; (8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008a62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a64:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8008a68:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 8008a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a6c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008a70:	d055      	beq.n	8008b1e <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8008a72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a74:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008a78:	f200 8096 	bhi.w	8008ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8008a7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a7e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8008a82:	f000 8084 	beq.w	8008b8e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8008a86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a88:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8008a8c:	f200 808c 	bhi.w	8008ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8008a90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a92:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008a96:	d030      	beq.n	8008afa <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8008a98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a9a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008a9e:	f200 8083 	bhi.w	8008ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8008aa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d004      	beq.n	8008ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8008aa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008aaa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008aae:	d012      	beq.n	8008ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8008ab0:	e07a      	b.n	8008ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008ab2:	4b38      	ldr	r3, [pc, #224]	; (8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008aba:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008abe:	d107      	bne.n	8008ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008ac0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	f000 fe0b 	bl	80096e0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008aca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008acc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ace:	e340      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008ad4:	e33d      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008ad6:	4b2f      	ldr	r3, [pc, #188]	; (8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008ade:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008ae2:	d107      	bne.n	8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008ae4:	f107 0318 	add.w	r3, r7, #24
 8008ae8:	4618      	mov	r0, r3
 8008aea:	f000 fb51 	bl	8009190 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008aee:	69bb      	ldr	r3, [r7, #24]
 8008af0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008af2:	e32e      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008af4:	2300      	movs	r3, #0
 8008af6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008af8:	e32b      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008afa:	4b26      	ldr	r3, [pc, #152]	; (8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008b02:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008b06:	d107      	bne.n	8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008b08:	f107 030c 	add.w	r3, r7, #12
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	f000 fc93 	bl	8009438 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b16:	e31c      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008b18:	2300      	movs	r3, #0
 8008b1a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008b1c:	e319      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008b1e:	4b1d      	ldr	r3, [pc, #116]	; (8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008b20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b22:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008b26:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008b28:	4b1a      	ldr	r3, [pc, #104]	; (8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	f003 0304 	and.w	r3, r3, #4
 8008b30:	2b04      	cmp	r3, #4
 8008b32:	d10c      	bne.n	8008b4e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8008b34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d109      	bne.n	8008b4e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008b3a:	4b16      	ldr	r3, [pc, #88]	; (8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	08db      	lsrs	r3, r3, #3
 8008b40:	f003 0303 	and.w	r3, r3, #3
 8008b44:	4a14      	ldr	r2, [pc, #80]	; (8008b98 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8008b46:	fa22 f303 	lsr.w	r3, r2, r3
 8008b4a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008b4c:	e01e      	b.n	8008b8c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008b4e:	4b11      	ldr	r3, [pc, #68]	; (8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b56:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008b5a:	d106      	bne.n	8008b6a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8008b5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b5e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008b62:	d102      	bne.n	8008b6a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008b64:	4b0d      	ldr	r3, [pc, #52]	; (8008b9c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8008b66:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008b68:	e010      	b.n	8008b8c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008b6a:	4b0a      	ldr	r3, [pc, #40]	; (8008b94 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008b72:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008b76:	d106      	bne.n	8008b86 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8008b78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b7a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008b7e:	d102      	bne.n	8008b86 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008b80:	4b07      	ldr	r3, [pc, #28]	; (8008ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8008b82:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008b84:	e002      	b.n	8008b8c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008b86:	2300      	movs	r3, #0
 8008b88:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8008b8a:	e2e2      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008b8c:	e2e1      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008b8e:	4b05      	ldr	r3, [pc, #20]	; (8008ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008b90:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008b92:	e2de      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008b94:	58024400 	.word	0x58024400
 8008b98:	03d09000 	.word	0x03d09000
 8008b9c:	003d0900 	.word	0x003d0900
 8008ba0:	007a1200 	.word	0x007a1200
 8008ba4:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8008ba8:	2300      	movs	r3, #0
 8008baa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008bac:	e2d1      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8008bae:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008bb2:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 8008bb6:	430b      	orrs	r3, r1
 8008bb8:	f040 809c 	bne.w	8008cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8008bbc:	4b93      	ldr	r3, [pc, #588]	; (8008e0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008bbe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008bc0:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8008bc4:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8008bc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bc8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008bcc:	d054      	beq.n	8008c78 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8008bce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bd0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008bd4:	f200 808b 	bhi.w	8008cee <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008bd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bda:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008bde:	f000 8083 	beq.w	8008ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8008be2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008be4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008be8:	f200 8081 	bhi.w	8008cee <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008bec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008bf2:	d02f      	beq.n	8008c54 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8008bf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bf6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008bfa:	d878      	bhi.n	8008cee <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008bfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d004      	beq.n	8008c0c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8008c02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c08:	d012      	beq.n	8008c30 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8008c0a:	e070      	b.n	8008cee <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008c0c:	4b7f      	ldr	r3, [pc, #508]	; (8008e0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008c14:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008c18:	d107      	bne.n	8008c2a <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008c1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008c1e:	4618      	mov	r0, r3
 8008c20:	f000 fd5e 	bl	80096e0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008c24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c26:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c28:	e293      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008c2e:	e290      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008c30:	4b76      	ldr	r3, [pc, #472]	; (8008e0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008c38:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008c3c:	d107      	bne.n	8008c4e <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c3e:	f107 0318 	add.w	r3, r7, #24
 8008c42:	4618      	mov	r0, r3
 8008c44:	f000 faa4 	bl	8009190 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008c48:	69bb      	ldr	r3, [r7, #24]
 8008c4a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c4c:	e281      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008c4e:	2300      	movs	r3, #0
 8008c50:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008c52:	e27e      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008c54:	4b6d      	ldr	r3, [pc, #436]	; (8008e0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008c5c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008c60:	d107      	bne.n	8008c72 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008c62:	f107 030c 	add.w	r3, r7, #12
 8008c66:	4618      	mov	r0, r3
 8008c68:	f000 fbe6 	bl	8009438 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c70:	e26f      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008c72:	2300      	movs	r3, #0
 8008c74:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008c76:	e26c      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008c78:	4b64      	ldr	r3, [pc, #400]	; (8008e0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008c7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c7c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008c80:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008c82:	4b62      	ldr	r3, [pc, #392]	; (8008e0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	f003 0304 	and.w	r3, r3, #4
 8008c8a:	2b04      	cmp	r3, #4
 8008c8c:	d10c      	bne.n	8008ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8008c8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d109      	bne.n	8008ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008c94:	4b5d      	ldr	r3, [pc, #372]	; (8008e0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	08db      	lsrs	r3, r3, #3
 8008c9a:	f003 0303 	and.w	r3, r3, #3
 8008c9e:	4a5c      	ldr	r2, [pc, #368]	; (8008e10 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8008ca0:	fa22 f303 	lsr.w	r3, r2, r3
 8008ca4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008ca6:	e01e      	b.n	8008ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008ca8:	4b58      	ldr	r3, [pc, #352]	; (8008e0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008cb0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008cb4:	d106      	bne.n	8008cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8008cb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008cb8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008cbc:	d102      	bne.n	8008cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008cbe:	4b55      	ldr	r3, [pc, #340]	; (8008e14 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008cc0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008cc2:	e010      	b.n	8008ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008cc4:	4b51      	ldr	r3, [pc, #324]	; (8008e0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008ccc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008cd0:	d106      	bne.n	8008ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8008cd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008cd4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008cd8:	d102      	bne.n	8008ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008cda:	4b4f      	ldr	r3, [pc, #316]	; (8008e18 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8008cdc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008cde:	e002      	b.n	8008ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8008ce4:	e235      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008ce6:	e234      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008ce8:	4b4c      	ldr	r3, [pc, #304]	; (8008e1c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8008cea:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008cec:	e231      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008cee:	2300      	movs	r3, #0
 8008cf0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008cf2:	e22e      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8008cf4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008cf8:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 8008cfc:	430b      	orrs	r3, r1
 8008cfe:	f040 808f 	bne.w	8008e20 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8008d02:	4b42      	ldr	r3, [pc, #264]	; (8008e0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008d04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008d06:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 8008d0a:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 8008d0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d0e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008d12:	d06b      	beq.n	8008dec <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8008d14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d16:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008d1a:	d874      	bhi.n	8008e06 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008d1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d1e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008d22:	d056      	beq.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8008d24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d26:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008d2a:	d86c      	bhi.n	8008e06 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008d2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d2e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008d32:	d03b      	beq.n	8008dac <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8008d34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d36:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008d3a:	d864      	bhi.n	8008e06 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008d3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d3e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008d42:	d021      	beq.n	8008d88 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8008d44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d46:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008d4a:	d85c      	bhi.n	8008e06 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008d4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d004      	beq.n	8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8008d52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008d58:	d004      	beq.n	8008d64 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8008d5a:	e054      	b.n	8008e06 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8008d5c:	f7fe fa62 	bl	8007224 <HAL_RCC_GetPCLK1Freq>
 8008d60:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8008d62:	e1f6      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008d64:	4b29      	ldr	r3, [pc, #164]	; (8008e0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008d6c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008d70:	d107      	bne.n	8008d82 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d72:	f107 0318 	add.w	r3, r7, #24
 8008d76:	4618      	mov	r0, r3
 8008d78:	f000 fa0a 	bl	8009190 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008d7c:	69fb      	ldr	r3, [r7, #28]
 8008d7e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d80:	e1e7      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008d82:	2300      	movs	r3, #0
 8008d84:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008d86:	e1e4      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008d88:	4b20      	ldr	r3, [pc, #128]	; (8008e0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008d90:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008d94:	d107      	bne.n	8008da6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008d96:	f107 030c 	add.w	r3, r7, #12
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	f000 fb4c 	bl	8009438 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008da0:	693b      	ldr	r3, [r7, #16]
 8008da2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008da4:	e1d5      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008da6:	2300      	movs	r3, #0
 8008da8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008daa:	e1d2      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008dac:	4b17      	ldr	r3, [pc, #92]	; (8008e0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	f003 0304 	and.w	r3, r3, #4
 8008db4:	2b04      	cmp	r3, #4
 8008db6:	d109      	bne.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008db8:	4b14      	ldr	r3, [pc, #80]	; (8008e0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	08db      	lsrs	r3, r3, #3
 8008dbe:	f003 0303 	and.w	r3, r3, #3
 8008dc2:	4a13      	ldr	r2, [pc, #76]	; (8008e10 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8008dc4:	fa22 f303 	lsr.w	r3, r2, r3
 8008dc8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008dca:	e1c2      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008dcc:	2300      	movs	r3, #0
 8008dce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008dd0:	e1bf      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008dd2:	4b0e      	ldr	r3, [pc, #56]	; (8008e0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008dda:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008dde:	d102      	bne.n	8008de6 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8008de0:	4b0c      	ldr	r3, [pc, #48]	; (8008e14 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008de2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008de4:	e1b5      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008de6:	2300      	movs	r3, #0
 8008de8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008dea:	e1b2      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008dec:	4b07      	ldr	r3, [pc, #28]	; (8008e0c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008df4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008df8:	d102      	bne.n	8008e00 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8008dfa:	4b07      	ldr	r3, [pc, #28]	; (8008e18 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8008dfc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008dfe:	e1a8      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008e00:	2300      	movs	r3, #0
 8008e02:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008e04:	e1a5      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008e06:	2300      	movs	r3, #0
 8008e08:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008e0a:	e1a2      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008e0c:	58024400 	.word	0x58024400
 8008e10:	03d09000 	.word	0x03d09000
 8008e14:	003d0900 	.word	0x003d0900
 8008e18:	007a1200 	.word	0x007a1200
 8008e1c:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8008e20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e24:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 8008e28:	430b      	orrs	r3, r1
 8008e2a:	d173      	bne.n	8008f14 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008e2c:	4b9c      	ldr	r3, [pc, #624]	; (80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008e2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e30:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008e34:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8008e36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e38:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008e3c:	d02f      	beq.n	8008e9e <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8008e3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e40:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008e44:	d863      	bhi.n	8008f0e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8008e46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d004      	beq.n	8008e56 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8008e4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e4e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008e52:	d012      	beq.n	8008e7a <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8008e54:	e05b      	b.n	8008f0e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008e56:	4b92      	ldr	r3, [pc, #584]	; (80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008e5e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008e62:	d107      	bne.n	8008e74 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e64:	f107 0318 	add.w	r3, r7, #24
 8008e68:	4618      	mov	r0, r3
 8008e6a:	f000 f991 	bl	8009190 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008e6e:	69bb      	ldr	r3, [r7, #24]
 8008e70:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e72:	e16e      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008e74:	2300      	movs	r3, #0
 8008e76:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008e78:	e16b      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008e7a:	4b89      	ldr	r3, [pc, #548]	; (80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008e82:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008e86:	d107      	bne.n	8008e98 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008e88:	f107 030c 	add.w	r3, r7, #12
 8008e8c:	4618      	mov	r0, r3
 8008e8e:	f000 fad3 	bl	8009438 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008e92:	697b      	ldr	r3, [r7, #20]
 8008e94:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e96:	e15c      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008e98:	2300      	movs	r3, #0
 8008e9a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008e9c:	e159      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008e9e:	4b80      	ldr	r3, [pc, #512]	; (80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008ea0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008ea2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008ea6:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008ea8:	4b7d      	ldr	r3, [pc, #500]	; (80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	f003 0304 	and.w	r3, r3, #4
 8008eb0:	2b04      	cmp	r3, #4
 8008eb2:	d10c      	bne.n	8008ece <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8008eb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d109      	bne.n	8008ece <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008eba:	4b79      	ldr	r3, [pc, #484]	; (80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	08db      	lsrs	r3, r3, #3
 8008ec0:	f003 0303 	and.w	r3, r3, #3
 8008ec4:	4a77      	ldr	r2, [pc, #476]	; (80090a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8008ec6:	fa22 f303 	lsr.w	r3, r2, r3
 8008eca:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008ecc:	e01e      	b.n	8008f0c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008ece:	4b74      	ldr	r3, [pc, #464]	; (80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ed6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008eda:	d106      	bne.n	8008eea <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8008edc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ede:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008ee2:	d102      	bne.n	8008eea <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008ee4:	4b70      	ldr	r3, [pc, #448]	; (80090a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8008ee6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008ee8:	e010      	b.n	8008f0c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008eea:	4b6d      	ldr	r3, [pc, #436]	; (80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008ef2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008ef6:	d106      	bne.n	8008f06 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8008ef8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008efa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008efe:	d102      	bne.n	8008f06 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008f00:	4b6a      	ldr	r3, [pc, #424]	; (80090ac <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8008f02:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008f04:	e002      	b.n	8008f0c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008f06:	2300      	movs	r3, #0
 8008f08:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8008f0a:	e122      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008f0c:	e121      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008f0e:	2300      	movs	r3, #0
 8008f10:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008f12:	e11e      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8008f14:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f18:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 8008f1c:	430b      	orrs	r3, r1
 8008f1e:	d133      	bne.n	8008f88 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8008f20:	4b5f      	ldr	r3, [pc, #380]	; (80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008f22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008f24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008f28:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8008f2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d004      	beq.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8008f30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008f36:	d012      	beq.n	8008f5e <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8008f38:	e023      	b.n	8008f82 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008f3a:	4b59      	ldr	r3, [pc, #356]	; (80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008f42:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008f46:	d107      	bne.n	8008f58 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008f48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	f000 fbc7 	bl	80096e0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008f52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f54:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008f56:	e0fc      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008f58:	2300      	movs	r3, #0
 8008f5a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008f5c:	e0f9      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008f5e:	4b50      	ldr	r3, [pc, #320]	; (80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008f66:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008f6a:	d107      	bne.n	8008f7c <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008f6c:	f107 0318 	add.w	r3, r7, #24
 8008f70:	4618      	mov	r0, r3
 8008f72:	f000 f90d 	bl	8009190 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008f76:	6a3b      	ldr	r3, [r7, #32]
 8008f78:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008f7a:	e0ea      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008f80:	e0e7      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008f82:	2300      	movs	r3, #0
 8008f84:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008f86:	e0e4      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8008f88:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f8c:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 8008f90:	430b      	orrs	r3, r1
 8008f92:	f040 808d 	bne.w	80090b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8008f96:	4b42      	ldr	r3, [pc, #264]	; (80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008f98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f9a:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8008f9e:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8008fa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fa2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008fa6:	d06b      	beq.n	8009080 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8008fa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008faa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008fae:	d874      	bhi.n	800909a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008fb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008fb6:	d056      	beq.n	8009066 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8008fb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008fbe:	d86c      	bhi.n	800909a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008fc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fc2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008fc6:	d03b      	beq.n	8009040 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8008fc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fca:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008fce:	d864      	bhi.n	800909a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008fd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fd2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008fd6:	d021      	beq.n	800901c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8008fd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fda:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008fde:	d85c      	bhi.n	800909a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008fe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d004      	beq.n	8008ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8008fe6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fe8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008fec:	d004      	beq.n	8008ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8008fee:	e054      	b.n	800909a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8008ff0:	f000 f8b8 	bl	8009164 <HAL_RCCEx_GetD3PCLK1Freq>
 8008ff4:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8008ff6:	e0ac      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008ff8:	4b29      	ldr	r3, [pc, #164]	; (80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009000:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009004:	d107      	bne.n	8009016 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009006:	f107 0318 	add.w	r3, r7, #24
 800900a:	4618      	mov	r0, r3
 800900c:	f000 f8c0 	bl	8009190 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009010:	69fb      	ldr	r3, [r7, #28]
 8009012:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009014:	e09d      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009016:	2300      	movs	r3, #0
 8009018:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800901a:	e09a      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800901c:	4b20      	ldr	r3, [pc, #128]	; (80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009024:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009028:	d107      	bne.n	800903a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800902a:	f107 030c 	add.w	r3, r7, #12
 800902e:	4618      	mov	r0, r3
 8009030:	f000 fa02 	bl	8009438 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009034:	693b      	ldr	r3, [r7, #16]
 8009036:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009038:	e08b      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800903a:	2300      	movs	r3, #0
 800903c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800903e:	e088      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009040:	4b17      	ldr	r3, [pc, #92]	; (80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	f003 0304 	and.w	r3, r3, #4
 8009048:	2b04      	cmp	r3, #4
 800904a:	d109      	bne.n	8009060 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800904c:	4b14      	ldr	r3, [pc, #80]	; (80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	08db      	lsrs	r3, r3, #3
 8009052:	f003 0303 	and.w	r3, r3, #3
 8009056:	4a13      	ldr	r2, [pc, #76]	; (80090a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8009058:	fa22 f303 	lsr.w	r3, r2, r3
 800905c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800905e:	e078      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009060:	2300      	movs	r3, #0
 8009062:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009064:	e075      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8009066:	4b0e      	ldr	r3, [pc, #56]	; (80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800906e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009072:	d102      	bne.n	800907a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8009074:	4b0c      	ldr	r3, [pc, #48]	; (80090a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8009076:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009078:	e06b      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800907a:	2300      	movs	r3, #0
 800907c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800907e:	e068      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009080:	4b07      	ldr	r3, [pc, #28]	; (80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009088:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800908c:	d102      	bne.n	8009094 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800908e:	4b07      	ldr	r3, [pc, #28]	; (80090ac <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8009090:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009092:	e05e      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009094:	2300      	movs	r3, #0
 8009096:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009098:	e05b      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800909a:	2300      	movs	r3, #0
 800909c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800909e:	e058      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80090a0:	58024400 	.word	0x58024400
 80090a4:	03d09000 	.word	0x03d09000
 80090a8:	003d0900 	.word	0x003d0900
 80090ac:	007a1200 	.word	0x007a1200
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80090b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80090b4:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 80090b8:	430b      	orrs	r3, r1
 80090ba:	d148      	bne.n	800914e <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80090bc:	4b27      	ldr	r3, [pc, #156]	; (800915c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80090be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80090c0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80090c4:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 80090c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80090cc:	d02a      	beq.n	8009124 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 80090ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80090d4:	d838      	bhi.n	8009148 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 80090d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d004      	beq.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 80090dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090de:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80090e2:	d00d      	beq.n	8009100 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 80090e4:	e030      	b.n	8009148 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80090e6:	4b1d      	ldr	r3, [pc, #116]	; (800915c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80090ee:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80090f2:	d102      	bne.n	80090fa <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 80090f4:	4b1a      	ldr	r3, [pc, #104]	; (8009160 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 80090f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80090f8:	e02b      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80090fa:	2300      	movs	r3, #0
 80090fc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80090fe:	e028      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009100:	4b16      	ldr	r3, [pc, #88]	; (800915c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009108:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800910c:	d107      	bne.n	800911e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800910e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009112:	4618      	mov	r0, r3
 8009114:	f000 fae4 	bl	80096e0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009118:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800911a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800911c:	e019      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800911e:	2300      	movs	r3, #0
 8009120:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009122:	e016      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009124:	4b0d      	ldr	r3, [pc, #52]	; (800915c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800912c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009130:	d107      	bne.n	8009142 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009132:	f107 0318 	add.w	r3, r7, #24
 8009136:	4618      	mov	r0, r3
 8009138:	f000 f82a 	bl	8009190 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800913c:	69fb      	ldr	r3, [r7, #28]
 800913e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009140:	e007      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009142:	2300      	movs	r3, #0
 8009144:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009146:	e004      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8009148:	2300      	movs	r3, #0
 800914a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800914c:	e001      	b.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800914e:	2300      	movs	r3, #0
 8009150:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 8009152:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8009154:	4618      	mov	r0, r3
 8009156:	3740      	adds	r7, #64	; 0x40
 8009158:	46bd      	mov	sp, r7
 800915a:	bd80      	pop	{r7, pc}
 800915c:	58024400 	.word	0x58024400
 8009160:	007a1200 	.word	0x007a1200

08009164 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8009164:	b580      	push	{r7, lr}
 8009166:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8009168:	f7fe f82c 	bl	80071c4 <HAL_RCC_GetHCLKFreq>
 800916c:	4602      	mov	r2, r0
 800916e:	4b06      	ldr	r3, [pc, #24]	; (8009188 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8009170:	6a1b      	ldr	r3, [r3, #32]
 8009172:	091b      	lsrs	r3, r3, #4
 8009174:	f003 0307 	and.w	r3, r3, #7
 8009178:	4904      	ldr	r1, [pc, #16]	; (800918c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800917a:	5ccb      	ldrb	r3, [r1, r3]
 800917c:	f003 031f 	and.w	r3, r3, #31
 8009180:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8009184:	4618      	mov	r0, r3
 8009186:	bd80      	pop	{r7, pc}
 8009188:	58024400 	.word	0x58024400
 800918c:	0800a3f0 	.word	0x0800a3f0

08009190 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8009190:	b480      	push	{r7}
 8009192:	b089      	sub	sp, #36	; 0x24
 8009194:	af00      	add	r7, sp, #0
 8009196:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009198:	4ba1      	ldr	r3, [pc, #644]	; (8009420 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800919a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800919c:	f003 0303 	and.w	r3, r3, #3
 80091a0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80091a2:	4b9f      	ldr	r3, [pc, #636]	; (8009420 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80091a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091a6:	0b1b      	lsrs	r3, r3, #12
 80091a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80091ac:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80091ae:	4b9c      	ldr	r3, [pc, #624]	; (8009420 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80091b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091b2:	091b      	lsrs	r3, r3, #4
 80091b4:	f003 0301 	and.w	r3, r3, #1
 80091b8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80091ba:	4b99      	ldr	r3, [pc, #612]	; (8009420 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80091bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091be:	08db      	lsrs	r3, r3, #3
 80091c0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80091c4:	693a      	ldr	r2, [r7, #16]
 80091c6:	fb02 f303 	mul.w	r3, r2, r3
 80091ca:	ee07 3a90 	vmov	s15, r3
 80091ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091d2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80091d6:	697b      	ldr	r3, [r7, #20]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	f000 8111 	beq.w	8009400 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80091de:	69bb      	ldr	r3, [r7, #24]
 80091e0:	2b02      	cmp	r3, #2
 80091e2:	f000 8083 	beq.w	80092ec <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80091e6:	69bb      	ldr	r3, [r7, #24]
 80091e8:	2b02      	cmp	r3, #2
 80091ea:	f200 80a1 	bhi.w	8009330 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80091ee:	69bb      	ldr	r3, [r7, #24]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d003      	beq.n	80091fc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80091f4:	69bb      	ldr	r3, [r7, #24]
 80091f6:	2b01      	cmp	r3, #1
 80091f8:	d056      	beq.n	80092a8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80091fa:	e099      	b.n	8009330 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80091fc:	4b88      	ldr	r3, [pc, #544]	; (8009420 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	f003 0320 	and.w	r3, r3, #32
 8009204:	2b00      	cmp	r3, #0
 8009206:	d02d      	beq.n	8009264 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009208:	4b85      	ldr	r3, [pc, #532]	; (8009420 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	08db      	lsrs	r3, r3, #3
 800920e:	f003 0303 	and.w	r3, r3, #3
 8009212:	4a84      	ldr	r2, [pc, #528]	; (8009424 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8009214:	fa22 f303 	lsr.w	r3, r2, r3
 8009218:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800921a:	68bb      	ldr	r3, [r7, #8]
 800921c:	ee07 3a90 	vmov	s15, r3
 8009220:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009224:	697b      	ldr	r3, [r7, #20]
 8009226:	ee07 3a90 	vmov	s15, r3
 800922a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800922e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009232:	4b7b      	ldr	r3, [pc, #492]	; (8009420 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009236:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800923a:	ee07 3a90 	vmov	s15, r3
 800923e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009242:	ed97 6a03 	vldr	s12, [r7, #12]
 8009246:	eddf 5a78 	vldr	s11, [pc, #480]	; 8009428 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800924a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800924e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009252:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009256:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800925a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800925e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009262:	e087      	b.n	8009374 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009264:	697b      	ldr	r3, [r7, #20]
 8009266:	ee07 3a90 	vmov	s15, r3
 800926a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800926e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800942c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8009272:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009276:	4b6a      	ldr	r3, [pc, #424]	; (8009420 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009278:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800927a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800927e:	ee07 3a90 	vmov	s15, r3
 8009282:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009286:	ed97 6a03 	vldr	s12, [r7, #12]
 800928a:	eddf 5a67 	vldr	s11, [pc, #412]	; 8009428 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800928e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009292:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009296:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800929a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800929e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80092a6:	e065      	b.n	8009374 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80092a8:	697b      	ldr	r3, [r7, #20]
 80092aa:	ee07 3a90 	vmov	s15, r3
 80092ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092b2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8009430 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80092b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80092ba:	4b59      	ldr	r3, [pc, #356]	; (8009420 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80092bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092c2:	ee07 3a90 	vmov	s15, r3
 80092c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80092ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80092ce:	eddf 5a56 	vldr	s11, [pc, #344]	; 8009428 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80092d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80092d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80092da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80092de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80092e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80092ea:	e043      	b.n	8009374 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80092ec:	697b      	ldr	r3, [r7, #20]
 80092ee:	ee07 3a90 	vmov	s15, r3
 80092f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092f6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8009434 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80092fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80092fe:	4b48      	ldr	r3, [pc, #288]	; (8009420 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009300:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009302:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009306:	ee07 3a90 	vmov	s15, r3
 800930a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800930e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009312:	eddf 5a45 	vldr	s11, [pc, #276]	; 8009428 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009316:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800931a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800931e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009322:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009326:	ee67 7a27 	vmul.f32	s15, s14, s15
 800932a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800932e:	e021      	b.n	8009374 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009330:	697b      	ldr	r3, [r7, #20]
 8009332:	ee07 3a90 	vmov	s15, r3
 8009336:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800933a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8009430 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800933e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009342:	4b37      	ldr	r3, [pc, #220]	; (8009420 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009344:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009346:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800934a:	ee07 3a90 	vmov	s15, r3
 800934e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009352:	ed97 6a03 	vldr	s12, [r7, #12]
 8009356:	eddf 5a34 	vldr	s11, [pc, #208]	; 8009428 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800935a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800935e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009362:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009366:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800936a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800936e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009372:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8009374:	4b2a      	ldr	r3, [pc, #168]	; (8009420 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009378:	0a5b      	lsrs	r3, r3, #9
 800937a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800937e:	ee07 3a90 	vmov	s15, r3
 8009382:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009386:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800938a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800938e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009392:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009396:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800939a:	ee17 2a90 	vmov	r2, s15
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80093a2:	4b1f      	ldr	r3, [pc, #124]	; (8009420 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80093a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093a6:	0c1b      	lsrs	r3, r3, #16
 80093a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80093ac:	ee07 3a90 	vmov	s15, r3
 80093b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093b4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80093b8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80093bc:	edd7 6a07 	vldr	s13, [r7, #28]
 80093c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80093c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80093c8:	ee17 2a90 	vmov	r2, s15
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80093d0:	4b13      	ldr	r3, [pc, #76]	; (8009420 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80093d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093d4:	0e1b      	lsrs	r3, r3, #24
 80093d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80093da:	ee07 3a90 	vmov	s15, r3
 80093de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093e2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80093e6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80093ea:	edd7 6a07 	vldr	s13, [r7, #28]
 80093ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80093f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80093f6:	ee17 2a90 	vmov	r2, s15
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80093fe:	e008      	b.n	8009412 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	2200      	movs	r2, #0
 8009404:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	2200      	movs	r2, #0
 800940a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	2200      	movs	r2, #0
 8009410:	609a      	str	r2, [r3, #8]
}
 8009412:	bf00      	nop
 8009414:	3724      	adds	r7, #36	; 0x24
 8009416:	46bd      	mov	sp, r7
 8009418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941c:	4770      	bx	lr
 800941e:	bf00      	nop
 8009420:	58024400 	.word	0x58024400
 8009424:	03d09000 	.word	0x03d09000
 8009428:	46000000 	.word	0x46000000
 800942c:	4c742400 	.word	0x4c742400
 8009430:	4a742400 	.word	0x4a742400
 8009434:	4af42400 	.word	0x4af42400

08009438 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8009438:	b480      	push	{r7}
 800943a:	b089      	sub	sp, #36	; 0x24
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009440:	4ba1      	ldr	r3, [pc, #644]	; (80096c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009444:	f003 0303 	and.w	r3, r3, #3
 8009448:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800944a:	4b9f      	ldr	r3, [pc, #636]	; (80096c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800944c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800944e:	0d1b      	lsrs	r3, r3, #20
 8009450:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009454:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009456:	4b9c      	ldr	r3, [pc, #624]	; (80096c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009458:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800945a:	0a1b      	lsrs	r3, r3, #8
 800945c:	f003 0301 	and.w	r3, r3, #1
 8009460:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8009462:	4b99      	ldr	r3, [pc, #612]	; (80096c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009466:	08db      	lsrs	r3, r3, #3
 8009468:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800946c:	693a      	ldr	r2, [r7, #16]
 800946e:	fb02 f303 	mul.w	r3, r2, r3
 8009472:	ee07 3a90 	vmov	s15, r3
 8009476:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800947a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800947e:	697b      	ldr	r3, [r7, #20]
 8009480:	2b00      	cmp	r3, #0
 8009482:	f000 8111 	beq.w	80096a8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8009486:	69bb      	ldr	r3, [r7, #24]
 8009488:	2b02      	cmp	r3, #2
 800948a:	f000 8083 	beq.w	8009594 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800948e:	69bb      	ldr	r3, [r7, #24]
 8009490:	2b02      	cmp	r3, #2
 8009492:	f200 80a1 	bhi.w	80095d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8009496:	69bb      	ldr	r3, [r7, #24]
 8009498:	2b00      	cmp	r3, #0
 800949a:	d003      	beq.n	80094a4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800949c:	69bb      	ldr	r3, [r7, #24]
 800949e:	2b01      	cmp	r3, #1
 80094a0:	d056      	beq.n	8009550 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80094a2:	e099      	b.n	80095d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80094a4:	4b88      	ldr	r3, [pc, #544]	; (80096c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	f003 0320 	and.w	r3, r3, #32
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d02d      	beq.n	800950c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80094b0:	4b85      	ldr	r3, [pc, #532]	; (80096c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	08db      	lsrs	r3, r3, #3
 80094b6:	f003 0303 	and.w	r3, r3, #3
 80094ba:	4a84      	ldr	r2, [pc, #528]	; (80096cc <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80094bc:	fa22 f303 	lsr.w	r3, r2, r3
 80094c0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80094c2:	68bb      	ldr	r3, [r7, #8]
 80094c4:	ee07 3a90 	vmov	s15, r3
 80094c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094cc:	697b      	ldr	r3, [r7, #20]
 80094ce:	ee07 3a90 	vmov	s15, r3
 80094d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094da:	4b7b      	ldr	r3, [pc, #492]	; (80096c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80094dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094e2:	ee07 3a90 	vmov	s15, r3
 80094e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80094ee:	eddf 5a78 	vldr	s11, [pc, #480]	; 80096d0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80094f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80094f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80094fa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80094fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009502:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009506:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800950a:	e087      	b.n	800961c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800950c:	697b      	ldr	r3, [r7, #20]
 800950e:	ee07 3a90 	vmov	s15, r3
 8009512:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009516:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80096d4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800951a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800951e:	4b6a      	ldr	r3, [pc, #424]	; (80096c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009522:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009526:	ee07 3a90 	vmov	s15, r3
 800952a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800952e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009532:	eddf 5a67 	vldr	s11, [pc, #412]	; 80096d0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009536:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800953a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800953e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009542:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009546:	ee67 7a27 	vmul.f32	s15, s14, s15
 800954a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800954e:	e065      	b.n	800961c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009550:	697b      	ldr	r3, [r7, #20]
 8009552:	ee07 3a90 	vmov	s15, r3
 8009556:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800955a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80096d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800955e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009562:	4b59      	ldr	r3, [pc, #356]	; (80096c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009566:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800956a:	ee07 3a90 	vmov	s15, r3
 800956e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009572:	ed97 6a03 	vldr	s12, [r7, #12]
 8009576:	eddf 5a56 	vldr	s11, [pc, #344]	; 80096d0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800957a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800957e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009582:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009586:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800958a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800958e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009592:	e043      	b.n	800961c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009594:	697b      	ldr	r3, [r7, #20]
 8009596:	ee07 3a90 	vmov	s15, r3
 800959a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800959e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80096dc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80095a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80095a6:	4b48      	ldr	r3, [pc, #288]	; (80096c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80095a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095ae:	ee07 3a90 	vmov	s15, r3
 80095b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80095b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80095ba:	eddf 5a45 	vldr	s11, [pc, #276]	; 80096d0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80095be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80095c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80095c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80095ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80095ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80095d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80095d6:	e021      	b.n	800961c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80095d8:	697b      	ldr	r3, [r7, #20]
 80095da:	ee07 3a90 	vmov	s15, r3
 80095de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095e2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80096d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80095e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80095ea:	4b37      	ldr	r3, [pc, #220]	; (80096c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80095ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095f2:	ee07 3a90 	vmov	s15, r3
 80095f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80095fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80095fe:	eddf 5a34 	vldr	s11, [pc, #208]	; 80096d0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009602:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009606:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800960a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800960e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009612:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009616:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800961a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800961c:	4b2a      	ldr	r3, [pc, #168]	; (80096c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800961e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009620:	0a5b      	lsrs	r3, r3, #9
 8009622:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009626:	ee07 3a90 	vmov	s15, r3
 800962a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800962e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009632:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009636:	edd7 6a07 	vldr	s13, [r7, #28]
 800963a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800963e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009642:	ee17 2a90 	vmov	r2, s15
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800964a:	4b1f      	ldr	r3, [pc, #124]	; (80096c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800964c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800964e:	0c1b      	lsrs	r3, r3, #16
 8009650:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009654:	ee07 3a90 	vmov	s15, r3
 8009658:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800965c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009660:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009664:	edd7 6a07 	vldr	s13, [r7, #28]
 8009668:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800966c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009670:	ee17 2a90 	vmov	r2, s15
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8009678:	4b13      	ldr	r3, [pc, #76]	; (80096c8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800967a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800967c:	0e1b      	lsrs	r3, r3, #24
 800967e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009682:	ee07 3a90 	vmov	s15, r3
 8009686:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800968a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800968e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009692:	edd7 6a07 	vldr	s13, [r7, #28]
 8009696:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800969a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800969e:	ee17 2a90 	vmov	r2, s15
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80096a6:	e008      	b.n	80096ba <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	2200      	movs	r2, #0
 80096ac:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	2200      	movs	r2, #0
 80096b2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	2200      	movs	r2, #0
 80096b8:	609a      	str	r2, [r3, #8]
}
 80096ba:	bf00      	nop
 80096bc:	3724      	adds	r7, #36	; 0x24
 80096be:	46bd      	mov	sp, r7
 80096c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c4:	4770      	bx	lr
 80096c6:	bf00      	nop
 80096c8:	58024400 	.word	0x58024400
 80096cc:	03d09000 	.word	0x03d09000
 80096d0:	46000000 	.word	0x46000000
 80096d4:	4c742400 	.word	0x4c742400
 80096d8:	4a742400 	.word	0x4a742400
 80096dc:	4af42400 	.word	0x4af42400

080096e0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80096e0:	b480      	push	{r7}
 80096e2:	b089      	sub	sp, #36	; 0x24
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80096e8:	4ba0      	ldr	r3, [pc, #640]	; (800996c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80096ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80096ec:	f003 0303 	and.w	r3, r3, #3
 80096f0:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 80096f2:	4b9e      	ldr	r3, [pc, #632]	; (800996c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80096f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80096f6:	091b      	lsrs	r3, r3, #4
 80096f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80096fc:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80096fe:	4b9b      	ldr	r3, [pc, #620]	; (800996c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009700:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009702:	f003 0301 	and.w	r3, r3, #1
 8009706:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8009708:	4b98      	ldr	r3, [pc, #608]	; (800996c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800970a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800970c:	08db      	lsrs	r3, r3, #3
 800970e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009712:	693a      	ldr	r2, [r7, #16]
 8009714:	fb02 f303 	mul.w	r3, r2, r3
 8009718:	ee07 3a90 	vmov	s15, r3
 800971c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009720:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8009724:	697b      	ldr	r3, [r7, #20]
 8009726:	2b00      	cmp	r3, #0
 8009728:	f000 8111 	beq.w	800994e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800972c:	69bb      	ldr	r3, [r7, #24]
 800972e:	2b02      	cmp	r3, #2
 8009730:	f000 8083 	beq.w	800983a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8009734:	69bb      	ldr	r3, [r7, #24]
 8009736:	2b02      	cmp	r3, #2
 8009738:	f200 80a1 	bhi.w	800987e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800973c:	69bb      	ldr	r3, [r7, #24]
 800973e:	2b00      	cmp	r3, #0
 8009740:	d003      	beq.n	800974a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8009742:	69bb      	ldr	r3, [r7, #24]
 8009744:	2b01      	cmp	r3, #1
 8009746:	d056      	beq.n	80097f6 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8009748:	e099      	b.n	800987e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800974a:	4b88      	ldr	r3, [pc, #544]	; (800996c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	f003 0320 	and.w	r3, r3, #32
 8009752:	2b00      	cmp	r3, #0
 8009754:	d02d      	beq.n	80097b2 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009756:	4b85      	ldr	r3, [pc, #532]	; (800996c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	08db      	lsrs	r3, r3, #3
 800975c:	f003 0303 	and.w	r3, r3, #3
 8009760:	4a83      	ldr	r2, [pc, #524]	; (8009970 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8009762:	fa22 f303 	lsr.w	r3, r2, r3
 8009766:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009768:	68bb      	ldr	r3, [r7, #8]
 800976a:	ee07 3a90 	vmov	s15, r3
 800976e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009772:	697b      	ldr	r3, [r7, #20]
 8009774:	ee07 3a90 	vmov	s15, r3
 8009778:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800977c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009780:	4b7a      	ldr	r3, [pc, #488]	; (800996c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009784:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009788:	ee07 3a90 	vmov	s15, r3
 800978c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009790:	ed97 6a03 	vldr	s12, [r7, #12]
 8009794:	eddf 5a77 	vldr	s11, [pc, #476]	; 8009974 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009798:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800979c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80097a0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80097a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80097a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80097ac:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80097b0:	e087      	b.n	80098c2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80097b2:	697b      	ldr	r3, [r7, #20]
 80097b4:	ee07 3a90 	vmov	s15, r3
 80097b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80097bc:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8009978 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80097c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80097c4:	4b69      	ldr	r3, [pc, #420]	; (800996c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80097c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80097cc:	ee07 3a90 	vmov	s15, r3
 80097d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80097d4:	ed97 6a03 	vldr	s12, [r7, #12]
 80097d8:	eddf 5a66 	vldr	s11, [pc, #408]	; 8009974 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80097dc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80097e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80097e4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80097e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80097ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80097f0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80097f4:	e065      	b.n	80098c2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80097f6:	697b      	ldr	r3, [r7, #20]
 80097f8:	ee07 3a90 	vmov	s15, r3
 80097fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009800:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800997c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8009804:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009808:	4b58      	ldr	r3, [pc, #352]	; (800996c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800980a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800980c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009810:	ee07 3a90 	vmov	s15, r3
 8009814:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009818:	ed97 6a03 	vldr	s12, [r7, #12]
 800981c:	eddf 5a55 	vldr	s11, [pc, #340]	; 8009974 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009820:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009824:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009828:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800982c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009830:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009834:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009838:	e043      	b.n	80098c2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800983a:	697b      	ldr	r3, [r7, #20]
 800983c:	ee07 3a90 	vmov	s15, r3
 8009840:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009844:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8009980 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8009848:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800984c:	4b47      	ldr	r3, [pc, #284]	; (800996c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800984e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009850:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009854:	ee07 3a90 	vmov	s15, r3
 8009858:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800985c:	ed97 6a03 	vldr	s12, [r7, #12]
 8009860:	eddf 5a44 	vldr	s11, [pc, #272]	; 8009974 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009864:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009868:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800986c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009870:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009874:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009878:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800987c:	e021      	b.n	80098c2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800987e:	697b      	ldr	r3, [r7, #20]
 8009880:	ee07 3a90 	vmov	s15, r3
 8009884:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009888:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8009978 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800988c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009890:	4b36      	ldr	r3, [pc, #216]	; (800996c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009894:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009898:	ee07 3a90 	vmov	s15, r3
 800989c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80098a0:	ed97 6a03 	vldr	s12, [r7, #12]
 80098a4:	eddf 5a33 	vldr	s11, [pc, #204]	; 8009974 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80098a8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80098ac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80098b0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80098b4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80098b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80098bc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80098c0:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80098c2:	4b2a      	ldr	r3, [pc, #168]	; (800996c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80098c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098c6:	0a5b      	lsrs	r3, r3, #9
 80098c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80098cc:	ee07 3a90 	vmov	s15, r3
 80098d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80098d4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80098d8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80098dc:	edd7 6a07 	vldr	s13, [r7, #28]
 80098e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80098e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80098e8:	ee17 2a90 	vmov	r2, s15
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 80098f0:	4b1e      	ldr	r3, [pc, #120]	; (800996c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80098f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098f4:	0c1b      	lsrs	r3, r3, #16
 80098f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80098fa:	ee07 3a90 	vmov	s15, r3
 80098fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009902:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009906:	ee37 7a87 	vadd.f32	s14, s15, s14
 800990a:	edd7 6a07 	vldr	s13, [r7, #28]
 800990e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009912:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009916:	ee17 2a90 	vmov	r2, s15
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800991e:	4b13      	ldr	r3, [pc, #76]	; (800996c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009922:	0e1b      	lsrs	r3, r3, #24
 8009924:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009928:	ee07 3a90 	vmov	s15, r3
 800992c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009930:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009934:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009938:	edd7 6a07 	vldr	s13, [r7, #28]
 800993c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009940:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009944:	ee17 2a90 	vmov	r2, s15
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800994c:	e008      	b.n	8009960 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	2200      	movs	r2, #0
 8009952:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2200      	movs	r2, #0
 8009958:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	2200      	movs	r2, #0
 800995e:	609a      	str	r2, [r3, #8]
}
 8009960:	bf00      	nop
 8009962:	3724      	adds	r7, #36	; 0x24
 8009964:	46bd      	mov	sp, r7
 8009966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996a:	4770      	bx	lr
 800996c:	58024400 	.word	0x58024400
 8009970:	03d09000 	.word	0x03d09000
 8009974:	46000000 	.word	0x46000000
 8009978:	4c742400 	.word	0x4c742400
 800997c:	4a742400 	.word	0x4a742400
 8009980:	4af42400 	.word	0x4af42400

08009984 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8009984:	b580      	push	{r7, lr}
 8009986:	b084      	sub	sp, #16
 8009988:	af00      	add	r7, sp, #0
 800998a:	6078      	str	r0, [r7, #4]
 800998c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800998e:	2300      	movs	r3, #0
 8009990:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009992:	4b53      	ldr	r3, [pc, #332]	; (8009ae0 <RCCEx_PLL2_Config+0x15c>)
 8009994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009996:	f003 0303 	and.w	r3, r3, #3
 800999a:	2b03      	cmp	r3, #3
 800999c:	d101      	bne.n	80099a2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800999e:	2301      	movs	r3, #1
 80099a0:	e099      	b.n	8009ad6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80099a2:	4b4f      	ldr	r3, [pc, #316]	; (8009ae0 <RCCEx_PLL2_Config+0x15c>)
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	4a4e      	ldr	r2, [pc, #312]	; (8009ae0 <RCCEx_PLL2_Config+0x15c>)
 80099a8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80099ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80099ae:	f7f7 fb59 	bl	8001064 <HAL_GetTick>
 80099b2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80099b4:	e008      	b.n	80099c8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80099b6:	f7f7 fb55 	bl	8001064 <HAL_GetTick>
 80099ba:	4602      	mov	r2, r0
 80099bc:	68bb      	ldr	r3, [r7, #8]
 80099be:	1ad3      	subs	r3, r2, r3
 80099c0:	2b02      	cmp	r3, #2
 80099c2:	d901      	bls.n	80099c8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80099c4:	2303      	movs	r3, #3
 80099c6:	e086      	b.n	8009ad6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80099c8:	4b45      	ldr	r3, [pc, #276]	; (8009ae0 <RCCEx_PLL2_Config+0x15c>)
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d1f0      	bne.n	80099b6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80099d4:	4b42      	ldr	r3, [pc, #264]	; (8009ae0 <RCCEx_PLL2_Config+0x15c>)
 80099d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80099d8:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	031b      	lsls	r3, r3, #12
 80099e2:	493f      	ldr	r1, [pc, #252]	; (8009ae0 <RCCEx_PLL2_Config+0x15c>)
 80099e4:	4313      	orrs	r3, r2
 80099e6:	628b      	str	r3, [r1, #40]	; 0x28
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	685b      	ldr	r3, [r3, #4]
 80099ec:	3b01      	subs	r3, #1
 80099ee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	689b      	ldr	r3, [r3, #8]
 80099f6:	3b01      	subs	r3, #1
 80099f8:	025b      	lsls	r3, r3, #9
 80099fa:	b29b      	uxth	r3, r3
 80099fc:	431a      	orrs	r2, r3
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	68db      	ldr	r3, [r3, #12]
 8009a02:	3b01      	subs	r3, #1
 8009a04:	041b      	lsls	r3, r3, #16
 8009a06:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8009a0a:	431a      	orrs	r2, r3
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	691b      	ldr	r3, [r3, #16]
 8009a10:	3b01      	subs	r3, #1
 8009a12:	061b      	lsls	r3, r3, #24
 8009a14:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8009a18:	4931      	ldr	r1, [pc, #196]	; (8009ae0 <RCCEx_PLL2_Config+0x15c>)
 8009a1a:	4313      	orrs	r3, r2
 8009a1c:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8009a1e:	4b30      	ldr	r3, [pc, #192]	; (8009ae0 <RCCEx_PLL2_Config+0x15c>)
 8009a20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a22:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	695b      	ldr	r3, [r3, #20]
 8009a2a:	492d      	ldr	r1, [pc, #180]	; (8009ae0 <RCCEx_PLL2_Config+0x15c>)
 8009a2c:	4313      	orrs	r3, r2
 8009a2e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8009a30:	4b2b      	ldr	r3, [pc, #172]	; (8009ae0 <RCCEx_PLL2_Config+0x15c>)
 8009a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a34:	f023 0220 	bic.w	r2, r3, #32
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	699b      	ldr	r3, [r3, #24]
 8009a3c:	4928      	ldr	r1, [pc, #160]	; (8009ae0 <RCCEx_PLL2_Config+0x15c>)
 8009a3e:	4313      	orrs	r3, r2
 8009a40:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8009a42:	4b27      	ldr	r3, [pc, #156]	; (8009ae0 <RCCEx_PLL2_Config+0x15c>)
 8009a44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a46:	4a26      	ldr	r2, [pc, #152]	; (8009ae0 <RCCEx_PLL2_Config+0x15c>)
 8009a48:	f023 0310 	bic.w	r3, r3, #16
 8009a4c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8009a4e:	4b24      	ldr	r3, [pc, #144]	; (8009ae0 <RCCEx_PLL2_Config+0x15c>)
 8009a50:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009a52:	4b24      	ldr	r3, [pc, #144]	; (8009ae4 <RCCEx_PLL2_Config+0x160>)
 8009a54:	4013      	ands	r3, r2
 8009a56:	687a      	ldr	r2, [r7, #4]
 8009a58:	69d2      	ldr	r2, [r2, #28]
 8009a5a:	00d2      	lsls	r2, r2, #3
 8009a5c:	4920      	ldr	r1, [pc, #128]	; (8009ae0 <RCCEx_PLL2_Config+0x15c>)
 8009a5e:	4313      	orrs	r3, r2
 8009a60:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8009a62:	4b1f      	ldr	r3, [pc, #124]	; (8009ae0 <RCCEx_PLL2_Config+0x15c>)
 8009a64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a66:	4a1e      	ldr	r2, [pc, #120]	; (8009ae0 <RCCEx_PLL2_Config+0x15c>)
 8009a68:	f043 0310 	orr.w	r3, r3, #16
 8009a6c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009a6e:	683b      	ldr	r3, [r7, #0]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d106      	bne.n	8009a82 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8009a74:	4b1a      	ldr	r3, [pc, #104]	; (8009ae0 <RCCEx_PLL2_Config+0x15c>)
 8009a76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a78:	4a19      	ldr	r2, [pc, #100]	; (8009ae0 <RCCEx_PLL2_Config+0x15c>)
 8009a7a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009a7e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009a80:	e00f      	b.n	8009aa2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009a82:	683b      	ldr	r3, [r7, #0]
 8009a84:	2b01      	cmp	r3, #1
 8009a86:	d106      	bne.n	8009a96 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8009a88:	4b15      	ldr	r3, [pc, #84]	; (8009ae0 <RCCEx_PLL2_Config+0x15c>)
 8009a8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a8c:	4a14      	ldr	r2, [pc, #80]	; (8009ae0 <RCCEx_PLL2_Config+0x15c>)
 8009a8e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009a92:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009a94:	e005      	b.n	8009aa2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8009a96:	4b12      	ldr	r3, [pc, #72]	; (8009ae0 <RCCEx_PLL2_Config+0x15c>)
 8009a98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a9a:	4a11      	ldr	r2, [pc, #68]	; (8009ae0 <RCCEx_PLL2_Config+0x15c>)
 8009a9c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009aa0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8009aa2:	4b0f      	ldr	r3, [pc, #60]	; (8009ae0 <RCCEx_PLL2_Config+0x15c>)
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	4a0e      	ldr	r2, [pc, #56]	; (8009ae0 <RCCEx_PLL2_Config+0x15c>)
 8009aa8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009aac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009aae:	f7f7 fad9 	bl	8001064 <HAL_GetTick>
 8009ab2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009ab4:	e008      	b.n	8009ac8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009ab6:	f7f7 fad5 	bl	8001064 <HAL_GetTick>
 8009aba:	4602      	mov	r2, r0
 8009abc:	68bb      	ldr	r3, [r7, #8]
 8009abe:	1ad3      	subs	r3, r2, r3
 8009ac0:	2b02      	cmp	r3, #2
 8009ac2:	d901      	bls.n	8009ac8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009ac4:	2303      	movs	r3, #3
 8009ac6:	e006      	b.n	8009ad6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009ac8:	4b05      	ldr	r3, [pc, #20]	; (8009ae0 <RCCEx_PLL2_Config+0x15c>)
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d0f0      	beq.n	8009ab6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8009ad4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	3710      	adds	r7, #16
 8009ada:	46bd      	mov	sp, r7
 8009adc:	bd80      	pop	{r7, pc}
 8009ade:	bf00      	nop
 8009ae0:	58024400 	.word	0x58024400
 8009ae4:	ffff0007 	.word	0xffff0007

08009ae8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8009ae8:	b580      	push	{r7, lr}
 8009aea:	b084      	sub	sp, #16
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]
 8009af0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009af2:	2300      	movs	r3, #0
 8009af4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009af6:	4b53      	ldr	r3, [pc, #332]	; (8009c44 <RCCEx_PLL3_Config+0x15c>)
 8009af8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009afa:	f003 0303 	and.w	r3, r3, #3
 8009afe:	2b03      	cmp	r3, #3
 8009b00:	d101      	bne.n	8009b06 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8009b02:	2301      	movs	r3, #1
 8009b04:	e099      	b.n	8009c3a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8009b06:	4b4f      	ldr	r3, [pc, #316]	; (8009c44 <RCCEx_PLL3_Config+0x15c>)
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	4a4e      	ldr	r2, [pc, #312]	; (8009c44 <RCCEx_PLL3_Config+0x15c>)
 8009b0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009b10:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009b12:	f7f7 faa7 	bl	8001064 <HAL_GetTick>
 8009b16:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009b18:	e008      	b.n	8009b2c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009b1a:	f7f7 faa3 	bl	8001064 <HAL_GetTick>
 8009b1e:	4602      	mov	r2, r0
 8009b20:	68bb      	ldr	r3, [r7, #8]
 8009b22:	1ad3      	subs	r3, r2, r3
 8009b24:	2b02      	cmp	r3, #2
 8009b26:	d901      	bls.n	8009b2c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009b28:	2303      	movs	r3, #3
 8009b2a:	e086      	b.n	8009c3a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009b2c:	4b45      	ldr	r3, [pc, #276]	; (8009c44 <RCCEx_PLL3_Config+0x15c>)
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d1f0      	bne.n	8009b1a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8009b38:	4b42      	ldr	r3, [pc, #264]	; (8009c44 <RCCEx_PLL3_Config+0x15c>)
 8009b3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b3c:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	051b      	lsls	r3, r3, #20
 8009b46:	493f      	ldr	r1, [pc, #252]	; (8009c44 <RCCEx_PLL3_Config+0x15c>)
 8009b48:	4313      	orrs	r3, r2
 8009b4a:	628b      	str	r3, [r1, #40]	; 0x28
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	685b      	ldr	r3, [r3, #4]
 8009b50:	3b01      	subs	r3, #1
 8009b52:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	689b      	ldr	r3, [r3, #8]
 8009b5a:	3b01      	subs	r3, #1
 8009b5c:	025b      	lsls	r3, r3, #9
 8009b5e:	b29b      	uxth	r3, r3
 8009b60:	431a      	orrs	r2, r3
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	68db      	ldr	r3, [r3, #12]
 8009b66:	3b01      	subs	r3, #1
 8009b68:	041b      	lsls	r3, r3, #16
 8009b6a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8009b6e:	431a      	orrs	r2, r3
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	691b      	ldr	r3, [r3, #16]
 8009b74:	3b01      	subs	r3, #1
 8009b76:	061b      	lsls	r3, r3, #24
 8009b78:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8009b7c:	4931      	ldr	r1, [pc, #196]	; (8009c44 <RCCEx_PLL3_Config+0x15c>)
 8009b7e:	4313      	orrs	r3, r2
 8009b80:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009b82:	4b30      	ldr	r3, [pc, #192]	; (8009c44 <RCCEx_PLL3_Config+0x15c>)
 8009b84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b86:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	695b      	ldr	r3, [r3, #20]
 8009b8e:	492d      	ldr	r1, [pc, #180]	; (8009c44 <RCCEx_PLL3_Config+0x15c>)
 8009b90:	4313      	orrs	r3, r2
 8009b92:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009b94:	4b2b      	ldr	r3, [pc, #172]	; (8009c44 <RCCEx_PLL3_Config+0x15c>)
 8009b96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b98:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	699b      	ldr	r3, [r3, #24]
 8009ba0:	4928      	ldr	r1, [pc, #160]	; (8009c44 <RCCEx_PLL3_Config+0x15c>)
 8009ba2:	4313      	orrs	r3, r2
 8009ba4:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8009ba6:	4b27      	ldr	r3, [pc, #156]	; (8009c44 <RCCEx_PLL3_Config+0x15c>)
 8009ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009baa:	4a26      	ldr	r2, [pc, #152]	; (8009c44 <RCCEx_PLL3_Config+0x15c>)
 8009bac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009bb0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009bb2:	4b24      	ldr	r3, [pc, #144]	; (8009c44 <RCCEx_PLL3_Config+0x15c>)
 8009bb4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009bb6:	4b24      	ldr	r3, [pc, #144]	; (8009c48 <RCCEx_PLL3_Config+0x160>)
 8009bb8:	4013      	ands	r3, r2
 8009bba:	687a      	ldr	r2, [r7, #4]
 8009bbc:	69d2      	ldr	r2, [r2, #28]
 8009bbe:	00d2      	lsls	r2, r2, #3
 8009bc0:	4920      	ldr	r1, [pc, #128]	; (8009c44 <RCCEx_PLL3_Config+0x15c>)
 8009bc2:	4313      	orrs	r3, r2
 8009bc4:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8009bc6:	4b1f      	ldr	r3, [pc, #124]	; (8009c44 <RCCEx_PLL3_Config+0x15c>)
 8009bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bca:	4a1e      	ldr	r2, [pc, #120]	; (8009c44 <RCCEx_PLL3_Config+0x15c>)
 8009bcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009bd0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009bd2:	683b      	ldr	r3, [r7, #0]
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d106      	bne.n	8009be6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8009bd8:	4b1a      	ldr	r3, [pc, #104]	; (8009c44 <RCCEx_PLL3_Config+0x15c>)
 8009bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bdc:	4a19      	ldr	r2, [pc, #100]	; (8009c44 <RCCEx_PLL3_Config+0x15c>)
 8009bde:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8009be2:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009be4:	e00f      	b.n	8009c06 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009be6:	683b      	ldr	r3, [r7, #0]
 8009be8:	2b01      	cmp	r3, #1
 8009bea:	d106      	bne.n	8009bfa <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8009bec:	4b15      	ldr	r3, [pc, #84]	; (8009c44 <RCCEx_PLL3_Config+0x15c>)
 8009bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bf0:	4a14      	ldr	r2, [pc, #80]	; (8009c44 <RCCEx_PLL3_Config+0x15c>)
 8009bf2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009bf6:	62d3      	str	r3, [r2, #44]	; 0x2c
 8009bf8:	e005      	b.n	8009c06 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8009bfa:	4b12      	ldr	r3, [pc, #72]	; (8009c44 <RCCEx_PLL3_Config+0x15c>)
 8009bfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bfe:	4a11      	ldr	r2, [pc, #68]	; (8009c44 <RCCEx_PLL3_Config+0x15c>)
 8009c00:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009c04:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8009c06:	4b0f      	ldr	r3, [pc, #60]	; (8009c44 <RCCEx_PLL3_Config+0x15c>)
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	4a0e      	ldr	r2, [pc, #56]	; (8009c44 <RCCEx_PLL3_Config+0x15c>)
 8009c0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009c10:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009c12:	f7f7 fa27 	bl	8001064 <HAL_GetTick>
 8009c16:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009c18:	e008      	b.n	8009c2c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009c1a:	f7f7 fa23 	bl	8001064 <HAL_GetTick>
 8009c1e:	4602      	mov	r2, r0
 8009c20:	68bb      	ldr	r3, [r7, #8]
 8009c22:	1ad3      	subs	r3, r2, r3
 8009c24:	2b02      	cmp	r3, #2
 8009c26:	d901      	bls.n	8009c2c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009c28:	2303      	movs	r3, #3
 8009c2a:	e006      	b.n	8009c3a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009c2c:	4b05      	ldr	r3, [pc, #20]	; (8009c44 <RCCEx_PLL3_Config+0x15c>)
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d0f0      	beq.n	8009c1a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8009c38:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	3710      	adds	r7, #16
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	bd80      	pop	{r7, pc}
 8009c42:	bf00      	nop
 8009c44:	58024400 	.word	0x58024400
 8009c48:	ffff0007 	.word	0xffff0007

08009c4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009c4c:	b580      	push	{r7, lr}
 8009c4e:	b082      	sub	sp, #8
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d101      	bne.n	8009c5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009c5a:	2301      	movs	r3, #1
 8009c5c:	e049      	b.n	8009cf2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009c64:	b2db      	uxtb	r3, r3
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d106      	bne.n	8009c78 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2200      	movs	r2, #0
 8009c6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009c72:	6878      	ldr	r0, [r7, #4]
 8009c74:	f7f7 f924 	bl	8000ec0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	2202      	movs	r2, #2
 8009c7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681a      	ldr	r2, [r3, #0]
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	3304      	adds	r3, #4
 8009c88:	4619      	mov	r1, r3
 8009c8a:	4610      	mov	r0, r2
 8009c8c:	f000 f99e 	bl	8009fcc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	2201      	movs	r2, #1
 8009c94:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2201      	movs	r2, #1
 8009c9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	2201      	movs	r2, #1
 8009ca4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2201      	movs	r2, #1
 8009cac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2201      	movs	r2, #1
 8009cb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	2201      	movs	r2, #1
 8009cbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	2201      	movs	r2, #1
 8009cc4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2201      	movs	r2, #1
 8009ccc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	2201      	movs	r2, #1
 8009cd4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	2201      	movs	r2, #1
 8009cdc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2201      	movs	r2, #1
 8009ce4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	2201      	movs	r2, #1
 8009cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009cf0:	2300      	movs	r3, #0
}
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	3708      	adds	r7, #8
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	bd80      	pop	{r7, pc}
	...

08009cfc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009cfc:	b480      	push	{r7}
 8009cfe:	b085      	sub	sp, #20
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009d0a:	b2db      	uxtb	r3, r3
 8009d0c:	2b01      	cmp	r3, #1
 8009d0e:	d001      	beq.n	8009d14 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8009d10:	2301      	movs	r3, #1
 8009d12:	e04c      	b.n	8009dae <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	2202      	movs	r2, #2
 8009d18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	4a26      	ldr	r2, [pc, #152]	; (8009dbc <HAL_TIM_Base_Start+0xc0>)
 8009d22:	4293      	cmp	r3, r2
 8009d24:	d022      	beq.n	8009d6c <HAL_TIM_Base_Start+0x70>
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d2e:	d01d      	beq.n	8009d6c <HAL_TIM_Base_Start+0x70>
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	4a22      	ldr	r2, [pc, #136]	; (8009dc0 <HAL_TIM_Base_Start+0xc4>)
 8009d36:	4293      	cmp	r3, r2
 8009d38:	d018      	beq.n	8009d6c <HAL_TIM_Base_Start+0x70>
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	4a21      	ldr	r2, [pc, #132]	; (8009dc4 <HAL_TIM_Base_Start+0xc8>)
 8009d40:	4293      	cmp	r3, r2
 8009d42:	d013      	beq.n	8009d6c <HAL_TIM_Base_Start+0x70>
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	4a1f      	ldr	r2, [pc, #124]	; (8009dc8 <HAL_TIM_Base_Start+0xcc>)
 8009d4a:	4293      	cmp	r3, r2
 8009d4c:	d00e      	beq.n	8009d6c <HAL_TIM_Base_Start+0x70>
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	4a1e      	ldr	r2, [pc, #120]	; (8009dcc <HAL_TIM_Base_Start+0xd0>)
 8009d54:	4293      	cmp	r3, r2
 8009d56:	d009      	beq.n	8009d6c <HAL_TIM_Base_Start+0x70>
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	4a1c      	ldr	r2, [pc, #112]	; (8009dd0 <HAL_TIM_Base_Start+0xd4>)
 8009d5e:	4293      	cmp	r3, r2
 8009d60:	d004      	beq.n	8009d6c <HAL_TIM_Base_Start+0x70>
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	4a1b      	ldr	r2, [pc, #108]	; (8009dd4 <HAL_TIM_Base_Start+0xd8>)
 8009d68:	4293      	cmp	r3, r2
 8009d6a:	d115      	bne.n	8009d98 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	689a      	ldr	r2, [r3, #8]
 8009d72:	4b19      	ldr	r3, [pc, #100]	; (8009dd8 <HAL_TIM_Base_Start+0xdc>)
 8009d74:	4013      	ands	r3, r2
 8009d76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	2b06      	cmp	r3, #6
 8009d7c:	d015      	beq.n	8009daa <HAL_TIM_Base_Start+0xae>
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009d84:	d011      	beq.n	8009daa <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	681a      	ldr	r2, [r3, #0]
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	f042 0201 	orr.w	r2, r2, #1
 8009d94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d96:	e008      	b.n	8009daa <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	681a      	ldr	r2, [r3, #0]
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	f042 0201 	orr.w	r2, r2, #1
 8009da6:	601a      	str	r2, [r3, #0]
 8009da8:	e000      	b.n	8009dac <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009daa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009dac:	2300      	movs	r3, #0
}
 8009dae:	4618      	mov	r0, r3
 8009db0:	3714      	adds	r7, #20
 8009db2:	46bd      	mov	sp, r7
 8009db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db8:	4770      	bx	lr
 8009dba:	bf00      	nop
 8009dbc:	40010000 	.word	0x40010000
 8009dc0:	40000400 	.word	0x40000400
 8009dc4:	40000800 	.word	0x40000800
 8009dc8:	40000c00 	.word	0x40000c00
 8009dcc:	40010400 	.word	0x40010400
 8009dd0:	40001800 	.word	0x40001800
 8009dd4:	40014000 	.word	0x40014000
 8009dd8:	00010007 	.word	0x00010007

08009ddc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b084      	sub	sp, #16
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
 8009de4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009de6:	2300      	movs	r3, #0
 8009de8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009df0:	2b01      	cmp	r3, #1
 8009df2:	d101      	bne.n	8009df8 <HAL_TIM_ConfigClockSource+0x1c>
 8009df4:	2302      	movs	r3, #2
 8009df6:	e0dc      	b.n	8009fb2 <HAL_TIM_ConfigClockSource+0x1d6>
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	2201      	movs	r2, #1
 8009dfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	2202      	movs	r2, #2
 8009e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	689b      	ldr	r3, [r3, #8]
 8009e0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009e10:	68ba      	ldr	r2, [r7, #8]
 8009e12:	4b6a      	ldr	r3, [pc, #424]	; (8009fbc <HAL_TIM_ConfigClockSource+0x1e0>)
 8009e14:	4013      	ands	r3, r2
 8009e16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009e18:	68bb      	ldr	r3, [r7, #8]
 8009e1a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009e1e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	68ba      	ldr	r2, [r7, #8]
 8009e26:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009e28:	683b      	ldr	r3, [r7, #0]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	4a64      	ldr	r2, [pc, #400]	; (8009fc0 <HAL_TIM_ConfigClockSource+0x1e4>)
 8009e2e:	4293      	cmp	r3, r2
 8009e30:	f000 80a9 	beq.w	8009f86 <HAL_TIM_ConfigClockSource+0x1aa>
 8009e34:	4a62      	ldr	r2, [pc, #392]	; (8009fc0 <HAL_TIM_ConfigClockSource+0x1e4>)
 8009e36:	4293      	cmp	r3, r2
 8009e38:	f200 80ae 	bhi.w	8009f98 <HAL_TIM_ConfigClockSource+0x1bc>
 8009e3c:	4a61      	ldr	r2, [pc, #388]	; (8009fc4 <HAL_TIM_ConfigClockSource+0x1e8>)
 8009e3e:	4293      	cmp	r3, r2
 8009e40:	f000 80a1 	beq.w	8009f86 <HAL_TIM_ConfigClockSource+0x1aa>
 8009e44:	4a5f      	ldr	r2, [pc, #380]	; (8009fc4 <HAL_TIM_ConfigClockSource+0x1e8>)
 8009e46:	4293      	cmp	r3, r2
 8009e48:	f200 80a6 	bhi.w	8009f98 <HAL_TIM_ConfigClockSource+0x1bc>
 8009e4c:	4a5e      	ldr	r2, [pc, #376]	; (8009fc8 <HAL_TIM_ConfigClockSource+0x1ec>)
 8009e4e:	4293      	cmp	r3, r2
 8009e50:	f000 8099 	beq.w	8009f86 <HAL_TIM_ConfigClockSource+0x1aa>
 8009e54:	4a5c      	ldr	r2, [pc, #368]	; (8009fc8 <HAL_TIM_ConfigClockSource+0x1ec>)
 8009e56:	4293      	cmp	r3, r2
 8009e58:	f200 809e 	bhi.w	8009f98 <HAL_TIM_ConfigClockSource+0x1bc>
 8009e5c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8009e60:	f000 8091 	beq.w	8009f86 <HAL_TIM_ConfigClockSource+0x1aa>
 8009e64:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8009e68:	f200 8096 	bhi.w	8009f98 <HAL_TIM_ConfigClockSource+0x1bc>
 8009e6c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009e70:	f000 8089 	beq.w	8009f86 <HAL_TIM_ConfigClockSource+0x1aa>
 8009e74:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009e78:	f200 808e 	bhi.w	8009f98 <HAL_TIM_ConfigClockSource+0x1bc>
 8009e7c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009e80:	d03e      	beq.n	8009f00 <HAL_TIM_ConfigClockSource+0x124>
 8009e82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009e86:	f200 8087 	bhi.w	8009f98 <HAL_TIM_ConfigClockSource+0x1bc>
 8009e8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e8e:	f000 8086 	beq.w	8009f9e <HAL_TIM_ConfigClockSource+0x1c2>
 8009e92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009e96:	d87f      	bhi.n	8009f98 <HAL_TIM_ConfigClockSource+0x1bc>
 8009e98:	2b70      	cmp	r3, #112	; 0x70
 8009e9a:	d01a      	beq.n	8009ed2 <HAL_TIM_ConfigClockSource+0xf6>
 8009e9c:	2b70      	cmp	r3, #112	; 0x70
 8009e9e:	d87b      	bhi.n	8009f98 <HAL_TIM_ConfigClockSource+0x1bc>
 8009ea0:	2b60      	cmp	r3, #96	; 0x60
 8009ea2:	d050      	beq.n	8009f46 <HAL_TIM_ConfigClockSource+0x16a>
 8009ea4:	2b60      	cmp	r3, #96	; 0x60
 8009ea6:	d877      	bhi.n	8009f98 <HAL_TIM_ConfigClockSource+0x1bc>
 8009ea8:	2b50      	cmp	r3, #80	; 0x50
 8009eaa:	d03c      	beq.n	8009f26 <HAL_TIM_ConfigClockSource+0x14a>
 8009eac:	2b50      	cmp	r3, #80	; 0x50
 8009eae:	d873      	bhi.n	8009f98 <HAL_TIM_ConfigClockSource+0x1bc>
 8009eb0:	2b40      	cmp	r3, #64	; 0x40
 8009eb2:	d058      	beq.n	8009f66 <HAL_TIM_ConfigClockSource+0x18a>
 8009eb4:	2b40      	cmp	r3, #64	; 0x40
 8009eb6:	d86f      	bhi.n	8009f98 <HAL_TIM_ConfigClockSource+0x1bc>
 8009eb8:	2b30      	cmp	r3, #48	; 0x30
 8009eba:	d064      	beq.n	8009f86 <HAL_TIM_ConfigClockSource+0x1aa>
 8009ebc:	2b30      	cmp	r3, #48	; 0x30
 8009ebe:	d86b      	bhi.n	8009f98 <HAL_TIM_ConfigClockSource+0x1bc>
 8009ec0:	2b20      	cmp	r3, #32
 8009ec2:	d060      	beq.n	8009f86 <HAL_TIM_ConfigClockSource+0x1aa>
 8009ec4:	2b20      	cmp	r3, #32
 8009ec6:	d867      	bhi.n	8009f98 <HAL_TIM_ConfigClockSource+0x1bc>
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d05c      	beq.n	8009f86 <HAL_TIM_ConfigClockSource+0x1aa>
 8009ecc:	2b10      	cmp	r3, #16
 8009ece:	d05a      	beq.n	8009f86 <HAL_TIM_ConfigClockSource+0x1aa>
 8009ed0:	e062      	b.n	8009f98 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009eda:	683b      	ldr	r3, [r7, #0]
 8009edc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009ee2:	f000 f991 	bl	800a208 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	689b      	ldr	r3, [r3, #8]
 8009eec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009eee:	68bb      	ldr	r3, [r7, #8]
 8009ef0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009ef4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	68ba      	ldr	r2, [r7, #8]
 8009efc:	609a      	str	r2, [r3, #8]
      break;
 8009efe:	e04f      	b.n	8009fa0 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009f04:	683b      	ldr	r3, [r7, #0]
 8009f06:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009f08:	683b      	ldr	r3, [r7, #0]
 8009f0a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009f0c:	683b      	ldr	r3, [r7, #0]
 8009f0e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009f10:	f000 f97a 	bl	800a208 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	689a      	ldr	r2, [r3, #8]
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009f22:	609a      	str	r2, [r3, #8]
      break;
 8009f24:	e03c      	b.n	8009fa0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009f2a:	683b      	ldr	r3, [r7, #0]
 8009f2c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009f2e:	683b      	ldr	r3, [r7, #0]
 8009f30:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009f32:	461a      	mov	r2, r3
 8009f34:	f000 f8ea 	bl	800a10c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	2150      	movs	r1, #80	; 0x50
 8009f3e:	4618      	mov	r0, r3
 8009f40:	f000 f944 	bl	800a1cc <TIM_ITRx_SetConfig>
      break;
 8009f44:	e02c      	b.n	8009fa0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009f4a:	683b      	ldr	r3, [r7, #0]
 8009f4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009f4e:	683b      	ldr	r3, [r7, #0]
 8009f50:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009f52:	461a      	mov	r2, r3
 8009f54:	f000 f909 	bl	800a16a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	2160      	movs	r1, #96	; 0x60
 8009f5e:	4618      	mov	r0, r3
 8009f60:	f000 f934 	bl	800a1cc <TIM_ITRx_SetConfig>
      break;
 8009f64:	e01c      	b.n	8009fa0 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009f6a:	683b      	ldr	r3, [r7, #0]
 8009f6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009f6e:	683b      	ldr	r3, [r7, #0]
 8009f70:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009f72:	461a      	mov	r2, r3
 8009f74:	f000 f8ca 	bl	800a10c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	2140      	movs	r1, #64	; 0x40
 8009f7e:	4618      	mov	r0, r3
 8009f80:	f000 f924 	bl	800a1cc <TIM_ITRx_SetConfig>
      break;
 8009f84:	e00c      	b.n	8009fa0 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681a      	ldr	r2, [r3, #0]
 8009f8a:	683b      	ldr	r3, [r7, #0]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	4619      	mov	r1, r3
 8009f90:	4610      	mov	r0, r2
 8009f92:	f000 f91b 	bl	800a1cc <TIM_ITRx_SetConfig>
      break;
 8009f96:	e003      	b.n	8009fa0 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8009f98:	2301      	movs	r3, #1
 8009f9a:	73fb      	strb	r3, [r7, #15]
      break;
 8009f9c:	e000      	b.n	8009fa0 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8009f9e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	2201      	movs	r2, #1
 8009fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	2200      	movs	r2, #0
 8009fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009fb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	3710      	adds	r7, #16
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	bd80      	pop	{r7, pc}
 8009fba:	bf00      	nop
 8009fbc:	ffceff88 	.word	0xffceff88
 8009fc0:	00100040 	.word	0x00100040
 8009fc4:	00100030 	.word	0x00100030
 8009fc8:	00100020 	.word	0x00100020

08009fcc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009fcc:	b480      	push	{r7}
 8009fce:	b085      	sub	sp, #20
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	6078      	str	r0, [r7, #4]
 8009fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	4a43      	ldr	r2, [pc, #268]	; (800a0ec <TIM_Base_SetConfig+0x120>)
 8009fe0:	4293      	cmp	r3, r2
 8009fe2:	d013      	beq.n	800a00c <TIM_Base_SetConfig+0x40>
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009fea:	d00f      	beq.n	800a00c <TIM_Base_SetConfig+0x40>
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	4a40      	ldr	r2, [pc, #256]	; (800a0f0 <TIM_Base_SetConfig+0x124>)
 8009ff0:	4293      	cmp	r3, r2
 8009ff2:	d00b      	beq.n	800a00c <TIM_Base_SetConfig+0x40>
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	4a3f      	ldr	r2, [pc, #252]	; (800a0f4 <TIM_Base_SetConfig+0x128>)
 8009ff8:	4293      	cmp	r3, r2
 8009ffa:	d007      	beq.n	800a00c <TIM_Base_SetConfig+0x40>
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	4a3e      	ldr	r2, [pc, #248]	; (800a0f8 <TIM_Base_SetConfig+0x12c>)
 800a000:	4293      	cmp	r3, r2
 800a002:	d003      	beq.n	800a00c <TIM_Base_SetConfig+0x40>
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	4a3d      	ldr	r2, [pc, #244]	; (800a0fc <TIM_Base_SetConfig+0x130>)
 800a008:	4293      	cmp	r3, r2
 800a00a:	d108      	bne.n	800a01e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a012:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a014:	683b      	ldr	r3, [r7, #0]
 800a016:	685b      	ldr	r3, [r3, #4]
 800a018:	68fa      	ldr	r2, [r7, #12]
 800a01a:	4313      	orrs	r3, r2
 800a01c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	4a32      	ldr	r2, [pc, #200]	; (800a0ec <TIM_Base_SetConfig+0x120>)
 800a022:	4293      	cmp	r3, r2
 800a024:	d01f      	beq.n	800a066 <TIM_Base_SetConfig+0x9a>
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a02c:	d01b      	beq.n	800a066 <TIM_Base_SetConfig+0x9a>
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	4a2f      	ldr	r2, [pc, #188]	; (800a0f0 <TIM_Base_SetConfig+0x124>)
 800a032:	4293      	cmp	r3, r2
 800a034:	d017      	beq.n	800a066 <TIM_Base_SetConfig+0x9a>
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	4a2e      	ldr	r2, [pc, #184]	; (800a0f4 <TIM_Base_SetConfig+0x128>)
 800a03a:	4293      	cmp	r3, r2
 800a03c:	d013      	beq.n	800a066 <TIM_Base_SetConfig+0x9a>
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	4a2d      	ldr	r2, [pc, #180]	; (800a0f8 <TIM_Base_SetConfig+0x12c>)
 800a042:	4293      	cmp	r3, r2
 800a044:	d00f      	beq.n	800a066 <TIM_Base_SetConfig+0x9a>
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	4a2c      	ldr	r2, [pc, #176]	; (800a0fc <TIM_Base_SetConfig+0x130>)
 800a04a:	4293      	cmp	r3, r2
 800a04c:	d00b      	beq.n	800a066 <TIM_Base_SetConfig+0x9a>
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	4a2b      	ldr	r2, [pc, #172]	; (800a100 <TIM_Base_SetConfig+0x134>)
 800a052:	4293      	cmp	r3, r2
 800a054:	d007      	beq.n	800a066 <TIM_Base_SetConfig+0x9a>
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	4a2a      	ldr	r2, [pc, #168]	; (800a104 <TIM_Base_SetConfig+0x138>)
 800a05a:	4293      	cmp	r3, r2
 800a05c:	d003      	beq.n	800a066 <TIM_Base_SetConfig+0x9a>
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	4a29      	ldr	r2, [pc, #164]	; (800a108 <TIM_Base_SetConfig+0x13c>)
 800a062:	4293      	cmp	r3, r2
 800a064:	d108      	bne.n	800a078 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a06c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a06e:	683b      	ldr	r3, [r7, #0]
 800a070:	68db      	ldr	r3, [r3, #12]
 800a072:	68fa      	ldr	r2, [r7, #12]
 800a074:	4313      	orrs	r3, r2
 800a076:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a07e:	683b      	ldr	r3, [r7, #0]
 800a080:	695b      	ldr	r3, [r3, #20]
 800a082:	4313      	orrs	r3, r2
 800a084:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a086:	683b      	ldr	r3, [r7, #0]
 800a088:	689a      	ldr	r2, [r3, #8]
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a08e:	683b      	ldr	r3, [r7, #0]
 800a090:	681a      	ldr	r2, [r3, #0]
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	4a14      	ldr	r2, [pc, #80]	; (800a0ec <TIM_Base_SetConfig+0x120>)
 800a09a:	4293      	cmp	r3, r2
 800a09c:	d00f      	beq.n	800a0be <TIM_Base_SetConfig+0xf2>
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	4a16      	ldr	r2, [pc, #88]	; (800a0fc <TIM_Base_SetConfig+0x130>)
 800a0a2:	4293      	cmp	r3, r2
 800a0a4:	d00b      	beq.n	800a0be <TIM_Base_SetConfig+0xf2>
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	4a15      	ldr	r2, [pc, #84]	; (800a100 <TIM_Base_SetConfig+0x134>)
 800a0aa:	4293      	cmp	r3, r2
 800a0ac:	d007      	beq.n	800a0be <TIM_Base_SetConfig+0xf2>
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	4a14      	ldr	r2, [pc, #80]	; (800a104 <TIM_Base_SetConfig+0x138>)
 800a0b2:	4293      	cmp	r3, r2
 800a0b4:	d003      	beq.n	800a0be <TIM_Base_SetConfig+0xf2>
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	4a13      	ldr	r2, [pc, #76]	; (800a108 <TIM_Base_SetConfig+0x13c>)
 800a0ba:	4293      	cmp	r3, r2
 800a0bc:	d103      	bne.n	800a0c6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a0be:	683b      	ldr	r3, [r7, #0]
 800a0c0:	691a      	ldr	r2, [r3, #16]
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	f043 0204 	orr.w	r2, r3, #4
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	2201      	movs	r2, #1
 800a0d6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	68fa      	ldr	r2, [r7, #12]
 800a0dc:	601a      	str	r2, [r3, #0]
}
 800a0de:	bf00      	nop
 800a0e0:	3714      	adds	r7, #20
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e8:	4770      	bx	lr
 800a0ea:	bf00      	nop
 800a0ec:	40010000 	.word	0x40010000
 800a0f0:	40000400 	.word	0x40000400
 800a0f4:	40000800 	.word	0x40000800
 800a0f8:	40000c00 	.word	0x40000c00
 800a0fc:	40010400 	.word	0x40010400
 800a100:	40014000 	.word	0x40014000
 800a104:	40014400 	.word	0x40014400
 800a108:	40014800 	.word	0x40014800

0800a10c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a10c:	b480      	push	{r7}
 800a10e:	b087      	sub	sp, #28
 800a110:	af00      	add	r7, sp, #0
 800a112:	60f8      	str	r0, [r7, #12]
 800a114:	60b9      	str	r1, [r7, #8]
 800a116:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	6a1b      	ldr	r3, [r3, #32]
 800a11c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	6a1b      	ldr	r3, [r3, #32]
 800a122:	f023 0201 	bic.w	r2, r3, #1
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	699b      	ldr	r3, [r3, #24]
 800a12e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a130:	693b      	ldr	r3, [r7, #16]
 800a132:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a136:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	011b      	lsls	r3, r3, #4
 800a13c:	693a      	ldr	r2, [r7, #16]
 800a13e:	4313      	orrs	r3, r2
 800a140:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a142:	697b      	ldr	r3, [r7, #20]
 800a144:	f023 030a 	bic.w	r3, r3, #10
 800a148:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a14a:	697a      	ldr	r2, [r7, #20]
 800a14c:	68bb      	ldr	r3, [r7, #8]
 800a14e:	4313      	orrs	r3, r2
 800a150:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	693a      	ldr	r2, [r7, #16]
 800a156:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	697a      	ldr	r2, [r7, #20]
 800a15c:	621a      	str	r2, [r3, #32]
}
 800a15e:	bf00      	nop
 800a160:	371c      	adds	r7, #28
 800a162:	46bd      	mov	sp, r7
 800a164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a168:	4770      	bx	lr

0800a16a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a16a:	b480      	push	{r7}
 800a16c:	b087      	sub	sp, #28
 800a16e:	af00      	add	r7, sp, #0
 800a170:	60f8      	str	r0, [r7, #12]
 800a172:	60b9      	str	r1, [r7, #8]
 800a174:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	6a1b      	ldr	r3, [r3, #32]
 800a17a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	6a1b      	ldr	r3, [r3, #32]
 800a180:	f023 0210 	bic.w	r2, r3, #16
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	699b      	ldr	r3, [r3, #24]
 800a18c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a18e:	693b      	ldr	r3, [r7, #16]
 800a190:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a194:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	031b      	lsls	r3, r3, #12
 800a19a:	693a      	ldr	r2, [r7, #16]
 800a19c:	4313      	orrs	r3, r2
 800a19e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a1a0:	697b      	ldr	r3, [r7, #20]
 800a1a2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a1a6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a1a8:	68bb      	ldr	r3, [r7, #8]
 800a1aa:	011b      	lsls	r3, r3, #4
 800a1ac:	697a      	ldr	r2, [r7, #20]
 800a1ae:	4313      	orrs	r3, r2
 800a1b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	693a      	ldr	r2, [r7, #16]
 800a1b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	697a      	ldr	r2, [r7, #20]
 800a1bc:	621a      	str	r2, [r3, #32]
}
 800a1be:	bf00      	nop
 800a1c0:	371c      	adds	r7, #28
 800a1c2:	46bd      	mov	sp, r7
 800a1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c8:	4770      	bx	lr
	...

0800a1cc <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a1cc:	b480      	push	{r7}
 800a1ce:	b085      	sub	sp, #20
 800a1d0:	af00      	add	r7, sp, #0
 800a1d2:	6078      	str	r0, [r7, #4]
 800a1d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	689b      	ldr	r3, [r3, #8]
 800a1da:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a1dc:	68fa      	ldr	r2, [r7, #12]
 800a1de:	4b09      	ldr	r3, [pc, #36]	; (800a204 <TIM_ITRx_SetConfig+0x38>)
 800a1e0:	4013      	ands	r3, r2
 800a1e2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a1e4:	683a      	ldr	r2, [r7, #0]
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	4313      	orrs	r3, r2
 800a1ea:	f043 0307 	orr.w	r3, r3, #7
 800a1ee:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	68fa      	ldr	r2, [r7, #12]
 800a1f4:	609a      	str	r2, [r3, #8]
}
 800a1f6:	bf00      	nop
 800a1f8:	3714      	adds	r7, #20
 800a1fa:	46bd      	mov	sp, r7
 800a1fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a200:	4770      	bx	lr
 800a202:	bf00      	nop
 800a204:	ffcfff8f 	.word	0xffcfff8f

0800a208 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a208:	b480      	push	{r7}
 800a20a:	b087      	sub	sp, #28
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	60f8      	str	r0, [r7, #12]
 800a210:	60b9      	str	r1, [r7, #8]
 800a212:	607a      	str	r2, [r7, #4]
 800a214:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	689b      	ldr	r3, [r3, #8]
 800a21a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a21c:	697b      	ldr	r3, [r7, #20]
 800a21e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a222:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a224:	683b      	ldr	r3, [r7, #0]
 800a226:	021a      	lsls	r2, r3, #8
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	431a      	orrs	r2, r3
 800a22c:	68bb      	ldr	r3, [r7, #8]
 800a22e:	4313      	orrs	r3, r2
 800a230:	697a      	ldr	r2, [r7, #20]
 800a232:	4313      	orrs	r3, r2
 800a234:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	697a      	ldr	r2, [r7, #20]
 800a23a:	609a      	str	r2, [r3, #8]
}
 800a23c:	bf00      	nop
 800a23e:	371c      	adds	r7, #28
 800a240:	46bd      	mov	sp, r7
 800a242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a246:	4770      	bx	lr

0800a248 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a248:	b480      	push	{r7}
 800a24a:	b085      	sub	sp, #20
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]
 800a250:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a258:	2b01      	cmp	r3, #1
 800a25a:	d101      	bne.n	800a260 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a25c:	2302      	movs	r3, #2
 800a25e:	e06d      	b.n	800a33c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	2201      	movs	r2, #1
 800a264:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	2202      	movs	r2, #2
 800a26c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	685b      	ldr	r3, [r3, #4]
 800a276:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	689b      	ldr	r3, [r3, #8]
 800a27e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	4a30      	ldr	r2, [pc, #192]	; (800a348 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a286:	4293      	cmp	r3, r2
 800a288:	d004      	beq.n	800a294 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	4a2f      	ldr	r2, [pc, #188]	; (800a34c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a290:	4293      	cmp	r3, r2
 800a292:	d108      	bne.n	800a2a6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a29a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a29c:	683b      	ldr	r3, [r7, #0]
 800a29e:	685b      	ldr	r3, [r3, #4]
 800a2a0:	68fa      	ldr	r2, [r7, #12]
 800a2a2:	4313      	orrs	r3, r2
 800a2a4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a2ac:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a2ae:	683b      	ldr	r3, [r7, #0]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	68fa      	ldr	r2, [r7, #12]
 800a2b4:	4313      	orrs	r3, r2
 800a2b6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	68fa      	ldr	r2, [r7, #12]
 800a2be:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	4a20      	ldr	r2, [pc, #128]	; (800a348 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a2c6:	4293      	cmp	r3, r2
 800a2c8:	d022      	beq.n	800a310 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a2d2:	d01d      	beq.n	800a310 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	4a1d      	ldr	r2, [pc, #116]	; (800a350 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a2da:	4293      	cmp	r3, r2
 800a2dc:	d018      	beq.n	800a310 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	4a1c      	ldr	r2, [pc, #112]	; (800a354 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a2e4:	4293      	cmp	r3, r2
 800a2e6:	d013      	beq.n	800a310 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	4a1a      	ldr	r2, [pc, #104]	; (800a358 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a2ee:	4293      	cmp	r3, r2
 800a2f0:	d00e      	beq.n	800a310 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	4a15      	ldr	r2, [pc, #84]	; (800a34c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a2f8:	4293      	cmp	r3, r2
 800a2fa:	d009      	beq.n	800a310 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	4a16      	ldr	r2, [pc, #88]	; (800a35c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a302:	4293      	cmp	r3, r2
 800a304:	d004      	beq.n	800a310 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	4a15      	ldr	r2, [pc, #84]	; (800a360 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a30c:	4293      	cmp	r3, r2
 800a30e:	d10c      	bne.n	800a32a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a310:	68bb      	ldr	r3, [r7, #8]
 800a312:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a316:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a318:	683b      	ldr	r3, [r7, #0]
 800a31a:	689b      	ldr	r3, [r3, #8]
 800a31c:	68ba      	ldr	r2, [r7, #8]
 800a31e:	4313      	orrs	r3, r2
 800a320:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	68ba      	ldr	r2, [r7, #8]
 800a328:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	2201      	movs	r2, #1
 800a32e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	2200      	movs	r2, #0
 800a336:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a33a:	2300      	movs	r3, #0
}
 800a33c:	4618      	mov	r0, r3
 800a33e:	3714      	adds	r7, #20
 800a340:	46bd      	mov	sp, r7
 800a342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a346:	4770      	bx	lr
 800a348:	40010000 	.word	0x40010000
 800a34c:	40010400 	.word	0x40010400
 800a350:	40000400 	.word	0x40000400
 800a354:	40000800 	.word	0x40000800
 800a358:	40000c00 	.word	0x40000c00
 800a35c:	40001800 	.word	0x40001800
 800a360:	40014000 	.word	0x40014000

0800a364 <memset>:
 800a364:	4402      	add	r2, r0
 800a366:	4603      	mov	r3, r0
 800a368:	4293      	cmp	r3, r2
 800a36a:	d100      	bne.n	800a36e <memset+0xa>
 800a36c:	4770      	bx	lr
 800a36e:	f803 1b01 	strb.w	r1, [r3], #1
 800a372:	e7f9      	b.n	800a368 <memset+0x4>

0800a374 <__libc_init_array>:
 800a374:	b570      	push	{r4, r5, r6, lr}
 800a376:	4d0d      	ldr	r5, [pc, #52]	; (800a3ac <__libc_init_array+0x38>)
 800a378:	4c0d      	ldr	r4, [pc, #52]	; (800a3b0 <__libc_init_array+0x3c>)
 800a37a:	1b64      	subs	r4, r4, r5
 800a37c:	10a4      	asrs	r4, r4, #2
 800a37e:	2600      	movs	r6, #0
 800a380:	42a6      	cmp	r6, r4
 800a382:	d109      	bne.n	800a398 <__libc_init_array+0x24>
 800a384:	4d0b      	ldr	r5, [pc, #44]	; (800a3b4 <__libc_init_array+0x40>)
 800a386:	4c0c      	ldr	r4, [pc, #48]	; (800a3b8 <__libc_init_array+0x44>)
 800a388:	f000 f826 	bl	800a3d8 <_init>
 800a38c:	1b64      	subs	r4, r4, r5
 800a38e:	10a4      	asrs	r4, r4, #2
 800a390:	2600      	movs	r6, #0
 800a392:	42a6      	cmp	r6, r4
 800a394:	d105      	bne.n	800a3a2 <__libc_init_array+0x2e>
 800a396:	bd70      	pop	{r4, r5, r6, pc}
 800a398:	f855 3b04 	ldr.w	r3, [r5], #4
 800a39c:	4798      	blx	r3
 800a39e:	3601      	adds	r6, #1
 800a3a0:	e7ee      	b.n	800a380 <__libc_init_array+0xc>
 800a3a2:	f855 3b04 	ldr.w	r3, [r5], #4
 800a3a6:	4798      	blx	r3
 800a3a8:	3601      	adds	r6, #1
 800a3aa:	e7f2      	b.n	800a392 <__libc_init_array+0x1e>
 800a3ac:	0800a408 	.word	0x0800a408
 800a3b0:	0800a408 	.word	0x0800a408
 800a3b4:	0800a408 	.word	0x0800a408
 800a3b8:	0800a40c 	.word	0x0800a40c

0800a3bc <memcpy>:
 800a3bc:	440a      	add	r2, r1
 800a3be:	4291      	cmp	r1, r2
 800a3c0:	f100 33ff 	add.w	r3, r0, #4294967295
 800a3c4:	d100      	bne.n	800a3c8 <memcpy+0xc>
 800a3c6:	4770      	bx	lr
 800a3c8:	b510      	push	{r4, lr}
 800a3ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a3ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a3d2:	4291      	cmp	r1, r2
 800a3d4:	d1f9      	bne.n	800a3ca <memcpy+0xe>
 800a3d6:	bd10      	pop	{r4, pc}

0800a3d8 <_init>:
 800a3d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3da:	bf00      	nop
 800a3dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a3de:	bc08      	pop	{r3}
 800a3e0:	469e      	mov	lr, r3
 800a3e2:	4770      	bx	lr

0800a3e4 <_fini>:
 800a3e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3e6:	bf00      	nop
 800a3e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a3ea:	bc08      	pop	{r3}
 800a3ec:	469e      	mov	lr, r3
 800a3ee:	4770      	bx	lr
