---
title: Riviera-PRO
draft: false 
website: https://www.aldec.com/en/products/functional_verification/riviera-pro
classification: ['Design Softwares']
platform: ['Web']
keywords: ['3dequalizer', '5spice', 'cadence_incisive', 'circuit_tree', 'circuitlab', 'modelsim', 'voocat', 'geda_project', 'libmv']
image: 2020/04/Riviera-PRO.png
---
System Verilog, Verilog. VHDL, SystemC, HDL simulator targeting ASIC and large FPGA designs.