Classic Timing Analyzer report for sig
Thu Sep 19 12:11:25 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'm[2]'
  7. Clock Setup: 'clk'
  8. Clock Setup: 'm[1]'
  9. Clock Setup: 'm[0]'
 10. Clock Setup: 'm[3]'
 11. Clock Hold: 'm[2]'
 12. Clock Hold: 'clk'
 13. Clock Hold: 'm[1]'
 14. Clock Hold: 'm[0]'
 15. Clock Hold: 'm[3]'
 16. tsu
 17. tco
 18. tpd
 19. th
 20. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                     ; To                                                                                                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.249 ns                         ; m[1]                                                                                                     ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]      ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 15.536 ns                        ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; DCa[10]                                                                                                  ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 5.913 ns                         ; m[0]                                                                                                     ; clk_in                                                                                                   ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -4.102 ns                        ; n[0]                                                                                                     ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]      ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 253.74 MHz ( period = 3.941 ns ) ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; clk        ; clk      ; 0            ;
; Clock Setup: 'm[3]'          ; N/A                                      ; None          ; 292.74 MHz ( period = 3.416 ns ) ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; m[3]       ; m[3]     ; 0            ;
; Clock Setup: 'm[0]'          ; N/A                                      ; None          ; 292.74 MHz ( period = 3.416 ns ) ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; m[0]       ; m[0]     ; 0            ;
; Clock Setup: 'm[1]'          ; N/A                                      ; None          ; 292.74 MHz ( period = 3.416 ns ) ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; m[1]       ; m[1]     ; 0            ;
; Clock Setup: 'm[2]'          ; N/A                                      ; None          ; 292.74 MHz ( period = 3.416 ns ) ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; m[2]       ; m[2]     ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; clk        ; clk      ; 10           ;
; Clock Hold: 'm[2]'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; m[2]       ; m[2]     ; 10           ;
; Clock Hold: 'm[1]'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; m[1]       ; m[1]     ; 10           ;
; Clock Hold: 'm[0]'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; m[0]       ; m[0]     ; 10           ;
; Clock Hold: 'm[3]'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; m[3]       ; m[3]     ; 10           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                          ;                                                                                                          ;            ;          ; 50           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; m[2]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; m[1]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; m[0]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; m[3]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'm[2]'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                     ; To                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 292.74 MHz ( period = 3.416 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; m[2]       ; m[2]     ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 292.74 MHz ( period = 3.416 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; m[2]       ; m[2]     ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 292.74 MHz ( period = 3.416 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; m[2]       ; m[2]     ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 292.74 MHz ( period = 3.416 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; m[2]       ; m[2]     ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; m[2]       ; m[2]     ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; m[2]       ; m[2]     ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; m[2]       ; m[2]     ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; m[2]       ; m[2]     ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 298.86 MHz ( period = 3.346 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; m[2]       ; m[2]     ; None                        ; None                      ; 3.162 ns                ;
; N/A   ; 298.86 MHz ( period = 3.346 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; m[2]       ; m[2]     ; None                        ; None                      ; 3.162 ns                ;
; N/A   ; 298.86 MHz ( period = 3.346 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; m[2]       ; m[2]     ; None                        ; None                      ; 3.162 ns                ;
; N/A   ; 298.86 MHz ( period = 3.346 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; m[2]       ; m[2]     ; None                        ; None                      ; 3.162 ns                ;
; N/A   ; 302.02 MHz ( period = 3.311 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; m[2]       ; m[2]     ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 302.02 MHz ( period = 3.311 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; m[2]       ; m[2]     ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 302.02 MHz ( period = 3.311 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; m[2]       ; m[2]     ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 302.02 MHz ( period = 3.311 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; m[2]       ; m[2]     ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 422.30 MHz ( period = 2.368 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]   ; m[2]       ; m[2]     ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 428.63 MHz ( period = 2.333 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]   ; m[2]       ; m[2]     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 428.63 MHz ( period = 2.333 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]   ; m[2]       ; m[2]     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 435.16 MHz ( period = 2.298 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]   ; m[2]       ; m[2]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 435.16 MHz ( period = 2.298 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]   ; m[2]       ; m[2]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 435.16 MHz ( period = 2.298 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]   ; m[2]       ; m[2]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 449.03 MHz ( period = 2.227 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; m[2]       ; m[2]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 449.03 MHz ( period = 2.227 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]   ; m[2]       ; m[2]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 449.03 MHz ( period = 2.227 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]   ; m[2]       ; m[2]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 449.03 MHz ( period = 2.227 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]   ; m[2]       ; m[2]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; m[2]       ; m[2]     ; None                        ; None                      ; 1.789 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; m[2]       ; m[2]     ; None                        ; None                      ; 1.789 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; m[2]       ; m[2]     ; None                        ; None                      ; 1.789 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; m[2]       ; m[2]     ; None                        ; None                      ; 1.789 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; m[2]       ; m[2]     ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; m[2]       ; m[2]     ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; m[2]       ; m[2]     ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; m[2]       ; m[2]     ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; m[2]       ; m[2]     ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; m[2]       ; m[2]     ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; m[2]       ; m[2]     ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; m[2]       ; m[2]     ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; m[2]       ; m[2]     ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; m[2]       ; m[2]     ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; m[2]       ; m[2]     ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; m[2]       ; m[2]     ; None                        ; None                      ; 1.684 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                     ; To                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 253.74 MHz ( period = 3.941 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 253.74 MHz ( period = 3.941 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 253.74 MHz ( period = 3.941 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 253.74 MHz ( period = 3.941 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 256.02 MHz ( period = 3.906 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 258.33 MHz ( period = 3.871 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 3.162 ns                ;
; N/A   ; 258.33 MHz ( period = 3.871 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 3.162 ns                ;
; N/A   ; 258.33 MHz ( period = 3.871 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 3.162 ns                ;
; N/A   ; 258.33 MHz ( period = 3.871 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 3.162 ns                ;
; N/A   ; 260.69 MHz ( period = 3.836 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 260.69 MHz ( period = 3.836 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 260.69 MHz ( period = 3.836 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 260.69 MHz ( period = 3.836 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 345.66 MHz ( period = 2.893 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]   ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 349.90 MHz ( period = 2.858 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]   ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 349.90 MHz ( period = 2.858 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 354.23 MHz ( period = 2.823 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]   ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 354.23 MHz ( period = 2.823 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]   ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 354.23 MHz ( period = 2.823 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 363.37 MHz ( period = 2.752 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 363.37 MHz ( period = 2.752 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]   ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 363.37 MHz ( period = 2.752 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]   ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 363.37 MHz ( period = 2.752 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 400.32 MHz ( period = 2.498 ns )               ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 1.789 ns                ;
; N/A   ; 400.32 MHz ( period = 2.498 ns )               ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.789 ns                ;
; N/A   ; 400.32 MHz ( period = 2.498 ns )               ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.789 ns                ;
; N/A   ; 400.32 MHz ( period = 2.498 ns )               ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.789 ns                ;
; N/A   ; 406.01 MHz ( period = 2.463 ns )               ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; 406.01 MHz ( period = 2.463 ns )               ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; 406.01 MHz ( period = 2.463 ns )               ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; 406.01 MHz ( period = 2.463 ns )               ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; 411.86 MHz ( period = 2.428 ns )               ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; 411.86 MHz ( period = 2.428 ns )               ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; 411.86 MHz ( period = 2.428 ns )               ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; 411.86 MHz ( period = 2.428 ns )               ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; 417.89 MHz ( period = 2.393 ns )               ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; 417.89 MHz ( period = 2.393 ns )               ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; 417.89 MHz ( period = 2.393 ns )               ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; 417.89 MHz ( period = 2.393 ns )               ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]      ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]      ; clk        ; clk      ; None                        ; None                      ; 1.627 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]      ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]      ; clk        ; clk      ; None                        ; None                      ; 1.627 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]      ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]      ; clk        ; clk      ; None                        ; None                      ; 1.627 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]      ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]      ; clk        ; clk      ; None                        ; None                      ; 1.627 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]      ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]      ; clk        ; clk      ; None                        ; None                      ; 1.526 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]      ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]      ; clk        ; clk      ; None                        ; None                      ; 1.526 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]      ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]      ; clk        ; clk      ; None                        ; None                      ; 1.526 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]      ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]      ; clk        ; clk      ; None                        ; None                      ; 1.526 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]      ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]      ; clk        ; clk      ; None                        ; None                      ; 1.389 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]      ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]      ; clk        ; clk      ; None                        ; None                      ; 1.389 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]      ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]      ; clk        ; clk      ; None                        ; None                      ; 1.389 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]      ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]      ; clk        ; clk      ; None                        ; None                      ; 1.389 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]      ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]      ; clk        ; clk      ; None                        ; None                      ; 1.348 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]      ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]      ; clk        ; clk      ; None                        ; None                      ; 1.348 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]      ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]      ; clk        ; clk      ; None                        ; None                      ; 1.348 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]      ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]      ; clk        ; clk      ; None                        ; None                      ; 1.348 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'm[1]'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                     ; To                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 292.74 MHz ( period = 3.416 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; m[1]       ; m[1]     ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 292.74 MHz ( period = 3.416 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; m[1]       ; m[1]     ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 292.74 MHz ( period = 3.416 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; m[1]       ; m[1]     ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 292.74 MHz ( period = 3.416 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; m[1]       ; m[1]     ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; m[1]       ; m[1]     ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; m[1]       ; m[1]     ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; m[1]       ; m[1]     ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; m[1]       ; m[1]     ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 298.86 MHz ( period = 3.346 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; m[1]       ; m[1]     ; None                        ; None                      ; 3.162 ns                ;
; N/A   ; 298.86 MHz ( period = 3.346 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; m[1]       ; m[1]     ; None                        ; None                      ; 3.162 ns                ;
; N/A   ; 298.86 MHz ( period = 3.346 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; m[1]       ; m[1]     ; None                        ; None                      ; 3.162 ns                ;
; N/A   ; 298.86 MHz ( period = 3.346 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; m[1]       ; m[1]     ; None                        ; None                      ; 3.162 ns                ;
; N/A   ; 302.02 MHz ( period = 3.311 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; m[1]       ; m[1]     ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 302.02 MHz ( period = 3.311 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; m[1]       ; m[1]     ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 302.02 MHz ( period = 3.311 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; m[1]       ; m[1]     ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 302.02 MHz ( period = 3.311 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; m[1]       ; m[1]     ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 422.30 MHz ( period = 2.368 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]   ; m[1]       ; m[1]     ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 428.63 MHz ( period = 2.333 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]   ; m[1]       ; m[1]     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 428.63 MHz ( period = 2.333 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]   ; m[1]       ; m[1]     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 435.16 MHz ( period = 2.298 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]   ; m[1]       ; m[1]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 435.16 MHz ( period = 2.298 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]   ; m[1]       ; m[1]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 435.16 MHz ( period = 2.298 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]   ; m[1]       ; m[1]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 449.03 MHz ( period = 2.227 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; m[1]       ; m[1]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 449.03 MHz ( period = 2.227 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]   ; m[1]       ; m[1]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 449.03 MHz ( period = 2.227 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]   ; m[1]       ; m[1]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 449.03 MHz ( period = 2.227 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]   ; m[1]       ; m[1]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; m[1]       ; m[1]     ; None                        ; None                      ; 1.789 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; m[1]       ; m[1]     ; None                        ; None                      ; 1.789 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; m[1]       ; m[1]     ; None                        ; None                      ; 1.789 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; m[1]       ; m[1]     ; None                        ; None                      ; 1.789 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; m[1]       ; m[1]     ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; m[1]       ; m[1]     ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; m[1]       ; m[1]     ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; m[1]       ; m[1]     ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; m[1]       ; m[1]     ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; m[1]       ; m[1]     ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; m[1]       ; m[1]     ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; m[1]       ; m[1]     ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; m[1]       ; m[1]     ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; m[1]       ; m[1]     ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; m[1]       ; m[1]     ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; m[1]       ; m[1]     ; None                        ; None                      ; 1.684 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'm[0]'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                     ; To                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 292.74 MHz ( period = 3.416 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; m[0]       ; m[0]     ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 292.74 MHz ( period = 3.416 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; m[0]       ; m[0]     ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 292.74 MHz ( period = 3.416 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; m[0]       ; m[0]     ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 292.74 MHz ( period = 3.416 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; m[0]       ; m[0]     ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; m[0]       ; m[0]     ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; m[0]       ; m[0]     ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; m[0]       ; m[0]     ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; m[0]       ; m[0]     ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 298.86 MHz ( period = 3.346 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; m[0]       ; m[0]     ; None                        ; None                      ; 3.162 ns                ;
; N/A   ; 298.86 MHz ( period = 3.346 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; m[0]       ; m[0]     ; None                        ; None                      ; 3.162 ns                ;
; N/A   ; 298.86 MHz ( period = 3.346 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; m[0]       ; m[0]     ; None                        ; None                      ; 3.162 ns                ;
; N/A   ; 298.86 MHz ( period = 3.346 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; m[0]       ; m[0]     ; None                        ; None                      ; 3.162 ns                ;
; N/A   ; 302.02 MHz ( period = 3.311 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; m[0]       ; m[0]     ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 302.02 MHz ( period = 3.311 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; m[0]       ; m[0]     ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 302.02 MHz ( period = 3.311 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; m[0]       ; m[0]     ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 302.02 MHz ( period = 3.311 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; m[0]       ; m[0]     ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 422.30 MHz ( period = 2.368 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]   ; m[0]       ; m[0]     ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 428.63 MHz ( period = 2.333 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]   ; m[0]       ; m[0]     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 428.63 MHz ( period = 2.333 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]   ; m[0]       ; m[0]     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 435.16 MHz ( period = 2.298 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]   ; m[0]       ; m[0]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 435.16 MHz ( period = 2.298 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]   ; m[0]       ; m[0]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 435.16 MHz ( period = 2.298 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]   ; m[0]       ; m[0]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 449.03 MHz ( period = 2.227 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; m[0]       ; m[0]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 449.03 MHz ( period = 2.227 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]   ; m[0]       ; m[0]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 449.03 MHz ( period = 2.227 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]   ; m[0]       ; m[0]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 449.03 MHz ( period = 2.227 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]   ; m[0]       ; m[0]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; m[0]       ; m[0]     ; None                        ; None                      ; 1.789 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; m[0]       ; m[0]     ; None                        ; None                      ; 1.789 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; m[0]       ; m[0]     ; None                        ; None                      ; 1.789 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; m[0]       ; m[0]     ; None                        ; None                      ; 1.789 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; m[0]       ; m[0]     ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; m[0]       ; m[0]     ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; m[0]       ; m[0]     ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; m[0]       ; m[0]     ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; m[0]       ; m[0]     ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; m[0]       ; m[0]     ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; m[0]       ; m[0]     ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; m[0]       ; m[0]     ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; m[0]       ; m[0]     ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; m[0]       ; m[0]     ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; m[0]       ; m[0]     ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; m[0]       ; m[0]     ; None                        ; None                      ; 1.684 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'm[3]'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                     ; To                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 292.74 MHz ( period = 3.416 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; m[3]       ; m[3]     ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 292.74 MHz ( period = 3.416 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; m[3]       ; m[3]     ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 292.74 MHz ( period = 3.416 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; m[3]       ; m[3]     ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 292.74 MHz ( period = 3.416 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; m[3]       ; m[3]     ; None                        ; None                      ; 3.232 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; m[3]       ; m[3]     ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; m[3]       ; m[3]     ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; m[3]       ; m[3]     ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 295.77 MHz ( period = 3.381 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; m[3]       ; m[3]     ; None                        ; None                      ; 3.197 ns                ;
; N/A   ; 298.86 MHz ( period = 3.346 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; m[3]       ; m[3]     ; None                        ; None                      ; 3.162 ns                ;
; N/A   ; 298.86 MHz ( period = 3.346 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; m[3]       ; m[3]     ; None                        ; None                      ; 3.162 ns                ;
; N/A   ; 298.86 MHz ( period = 3.346 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; m[3]       ; m[3]     ; None                        ; None                      ; 3.162 ns                ;
; N/A   ; 298.86 MHz ( period = 3.346 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; m[3]       ; m[3]     ; None                        ; None                      ; 3.162 ns                ;
; N/A   ; 302.02 MHz ( period = 3.311 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1] ; m[3]       ; m[3]     ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 302.02 MHz ( period = 3.311 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; m[3]       ; m[3]     ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 302.02 MHz ( period = 3.311 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0] ; m[3]       ; m[3]     ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 302.02 MHz ( period = 3.311 ns )               ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2] ; m[3]       ; m[3]     ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 422.30 MHz ( period = 2.368 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]   ; m[3]       ; m[3]     ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 428.63 MHz ( period = 2.333 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]   ; m[3]       ; m[3]     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 428.63 MHz ( period = 2.333 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]   ; m[3]       ; m[3]     ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; 435.16 MHz ( period = 2.298 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]   ; m[3]       ; m[3]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 435.16 MHz ( period = 2.298 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]   ; m[3]       ; m[3]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 435.16 MHz ( period = 2.298 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]   ; m[3]       ; m[3]     ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; 449.03 MHz ( period = 2.227 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]   ; m[3]       ; m[3]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 449.03 MHz ( period = 2.227 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]   ; m[3]       ; m[3]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 449.03 MHz ( period = 2.227 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]   ; m[3]       ; m[3]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; 449.03 MHz ( period = 2.227 ns )               ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]   ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]   ; m[3]       ; m[3]     ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; m[3]       ; m[3]     ; None                        ; None                      ; 1.789 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; m[3]       ; m[3]     ; None                        ; None                      ; 1.789 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; m[3]       ; m[3]     ; None                        ; None                      ; 1.789 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; m[3]       ; m[3]     ; None                        ; None                      ; 1.789 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; m[3]       ; m[3]     ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; m[3]       ; m[3]     ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; m[3]       ; m[3]     ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; m[3]       ; m[3]     ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; m[3]       ; m[3]     ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; m[3]       ; m[3]     ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; m[3]       ; m[3]     ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; m[3]       ; m[3]     ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; m[3]       ; m[3]     ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]  ; m[3]       ; m[3]     ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]  ; m[3]       ; m[3]     ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]  ; Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]  ; m[3]       ; m[3]     ; None                        ; None                      ; 1.684 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'm[2]'                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                   ; To                                                                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; m[2]       ; m[2]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; m[2]       ; m[2]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; m[2]       ; m[2]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; m[2]       ; m[2]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; m[2]       ; m[2]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; m[2]       ; m[2]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; m[2]       ; m[2]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; m[2]       ; m[2]     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; m[2]       ; m[2]     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; m[2]       ; m[2]     ; None                       ; None                       ; 0.750 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                   ; To                                                                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 0.750 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'm[1]'                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                   ; To                                                                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; m[1]       ; m[1]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; m[1]       ; m[1]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; m[1]       ; m[1]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; m[1]       ; m[1]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; m[1]       ; m[1]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; m[1]       ; m[1]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; m[1]       ; m[1]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; m[1]       ; m[1]     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; m[1]       ; m[1]     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; m[1]       ; m[1]     ; None                       ; None                       ; 0.750 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'm[0]'                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                   ; To                                                                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; m[0]       ; m[0]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; m[0]       ; m[0]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; m[0]       ; m[0]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; m[0]       ; m[0]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; m[0]       ; m[0]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; m[0]       ; m[0]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; m[0]       ; m[0]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; m[0]       ; m[0]     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; m[0]       ; m[0]     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; m[0]       ; m[0]     ; None                       ; None                       ; 0.750 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'm[3]'                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                   ; To                                                                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; m[3]       ; m[3]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; m[3]       ; m[3]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; m[3]       ; m[3]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; m[3]       ; m[3]     ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; m[3]       ; m[3]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; m[3]       ; m[3]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; m[3]       ; m[3]     ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; m[3]       ; m[3]     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; m[3]       ; m[3]     ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; m[3]       ; m[3]     ; None                       ; None                       ; 0.750 ns                 ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                       ;
+-------+--------------+------------+------+-----------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                                                                                  ; To Clock ;
+-------+--------------+------------+------+-----------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.249 ns   ; m[1] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; clk      ;
; N/A   ; None         ; 5.249 ns   ; m[1] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 5.249 ns   ; m[1] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 5.249 ns   ; m[1] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 5.225 ns   ; n[2] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; clk      ;
; N/A   ; None         ; 5.225 ns   ; n[2] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 5.225 ns   ; n[2] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 5.225 ns   ; n[2] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 5.213 ns   ; m[3] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; clk      ;
; N/A   ; None         ; 5.213 ns   ; m[3] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 5.213 ns   ; m[3] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 5.213 ns   ; m[3] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 5.195 ns   ; m[0] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; clk      ;
; N/A   ; None         ; 5.195 ns   ; m[0] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 5.195 ns   ; m[0] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 5.195 ns   ; m[0] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 5.099 ns   ; n[1] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; clk      ;
; N/A   ; None         ; 5.099 ns   ; n[1] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 5.099 ns   ; n[1] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 5.099 ns   ; n[1] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 5.000 ns   ; m[2] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; clk      ;
; N/A   ; None         ; 5.000 ns   ; m[2] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 5.000 ns   ; m[2] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 5.000 ns   ; m[2] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 4.998 ns   ; n[3] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; clk      ;
; N/A   ; None         ; 4.998 ns   ; n[3] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 4.998 ns   ; n[3] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 4.998 ns   ; n[3] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; clk      ;
; N/A   ; None         ; 4.927 ns   ; n[0] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; clk      ;
; N/A   ; None         ; 4.927 ns   ; n[0] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; clk      ;
; N/A   ; None         ; 4.927 ns   ; n[0] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; clk      ;
; N/A   ; None         ; 4.927 ns   ; n[0] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; clk      ;
+-------+--------------+------------+------+-----------------------------------------------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                   ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+---------+------------+
; N/A                                     ; None                                                ; 15.536 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[10] ; clk        ;
; N/A                                     ; None                                                ; 15.503 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[10] ; clk        ;
; N/A                                     ; None                                                ; 15.377 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[10] ; clk        ;
; N/A                                     ; None                                                ; 15.201 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[10] ; clk        ;
; N/A                                     ; None                                                ; 15.176 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[13] ; clk        ;
; N/A                                     ; None                                                ; 15.142 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[13] ; clk        ;
; N/A                                     ; None                                                ; 15.023 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[13] ; clk        ;
; N/A                                     ; None                                                ; 14.978 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[3]  ; clk        ;
; N/A                                     ; None                                                ; 14.944 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[14] ; clk        ;
; N/A                                     ; None                                                ; 14.910 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[14] ; clk        ;
; N/A                                     ; None                                                ; 14.869 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[3]  ; clk        ;
; N/A                                     ; None                                                ; 14.848 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[13] ; clk        ;
; N/A                                     ; None                                                ; 14.821 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[3]  ; clk        ;
; N/A                                     ; None                                                ; 14.792 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[14] ; clk        ;
; N/A                                     ; None                                                ; 14.781 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[12] ; clk        ;
; N/A                                     ; None                                                ; 14.747 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[12] ; clk        ;
; N/A                                     ; None                                                ; 14.731 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[11] ; clk        ;
; N/A                                     ; None                                                ; 14.698 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[11] ; clk        ;
; N/A                                     ; None                                                ; 14.683 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[8]  ; clk        ;
; N/A                                     ; None                                                ; 14.662 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[12] ; clk        ;
; N/A                                     ; None                                                ; 14.650 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[8]  ; clk        ;
; N/A                                     ; None                                                ; 14.648 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[3]  ; clk        ;
; N/A                                     ; None                                                ; 14.634 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[7]  ; clk        ;
; N/A                                     ; None                                                ; 14.616 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[14] ; clk        ;
; N/A                                     ; None                                                ; 14.606 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[11] ; clk        ;
; N/A                                     ; None                                                ; 14.600 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[7]  ; clk        ;
; N/A                                     ; None                                                ; 14.561 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[8]  ; clk        ;
; N/A                                     ; None                                                ; 14.480 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[7]  ; clk        ;
; N/A                                     ; None                                                ; 14.461 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[5]  ; clk        ;
; N/A                                     ; None                                                ; 14.451 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[12] ; clk        ;
; N/A                                     ; None                                                ; 14.438 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[10] ; m[0]       ;
; N/A                                     ; None                                                ; 14.427 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[5]  ; clk        ;
; N/A                                     ; None                                                ; 14.405 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[10] ; m[0]       ;
; N/A                                     ; None                                                ; 14.394 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[11] ; clk        ;
; N/A                                     ; None                                                ; 14.388 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[0]  ; clk        ;
; N/A                                     ; None                                                ; 14.363 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[2]  ; clk        ;
; N/A                                     ; None                                                ; 14.350 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[8]  ; clk        ;
; N/A                                     ; None                                                ; 14.341 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[5]  ; clk        ;
; N/A                                     ; None                                                ; 14.339 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[9]  ; clk        ;
; N/A                                     ; None                                                ; 14.334 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[0]  ; clk        ;
; N/A                                     ; None                                                ; 14.330 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[1]  ; clk        ;
; N/A                                     ; None                                                ; 14.310 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[2]  ; clk        ;
; N/A                                     ; None                                                ; 14.306 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[9]  ; clk        ;
; N/A                                     ; None                                                ; 14.305 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[7]  ; clk        ;
; N/A                                     ; None                                                ; 14.279 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[10] ; m[0]       ;
; N/A                                     ; None                                                ; 14.222 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[1]  ; clk        ;
; N/A                                     ; None                                                ; 14.216 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[0]  ; clk        ;
; N/A                                     ; None                                                ; 14.191 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[2]  ; clk        ;
; N/A                                     ; None                                                ; 14.189 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[15] ; clk        ;
; N/A                                     ; None                                                ; 14.183 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[9]  ; clk        ;
; N/A                                     ; None                                                ; 14.174 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[1]  ; clk        ;
; N/A                                     ; None                                                ; 14.155 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[15] ; clk        ;
; N/A                                     ; None                                                ; 14.133 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[6]  ; clk        ;
; N/A                                     ; None                                                ; 14.129 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[5]  ; clk        ;
; N/A                                     ; None                                                ; 14.125 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[4]  ; clk        ;
; N/A                                     ; None                                                ; 14.103 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[10] ; m[0]       ;
; N/A                                     ; None                                                ; 14.099 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[6]  ; clk        ;
; N/A                                     ; None                                                ; 14.091 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[4]  ; clk        ;
; N/A                                     ; None                                                ; 14.086 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[10] ; m[3]       ;
; N/A                                     ; None                                                ; 14.078 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[13] ; m[0]       ;
; N/A                                     ; None                                                ; 14.053 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[10] ; m[3]       ;
; N/A                                     ; None                                                ; 14.044 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[13] ; m[0]       ;
; N/A                                     ; None                                                ; 14.038 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[15] ; clk        ;
; N/A                                     ; None                                                ; 14.022 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[10] ; m[1]       ;
; N/A                                     ; None                                                ; 14.013 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[6]  ; clk        ;
; N/A                                     ; None                                                ; 14.007 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[9]  ; clk        ;
; N/A                                     ; None                                                ; 14.004 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[0]  ; clk        ;
; N/A                                     ; None                                                ; 14.001 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[1]  ; clk        ;
; N/A                                     ; None                                                ; 13.989 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[10] ; m[1]       ;
; N/A                                     ; None                                                ; 13.979 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[2]  ; clk        ;
; N/A                                     ; None                                                ; 13.971 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[4]  ; clk        ;
; N/A                                     ; None                                                ; 13.927 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[10] ; m[3]       ;
; N/A                                     ; None                                                ; 13.925 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[13] ; m[0]       ;
; N/A                                     ; None                                                ; 13.880 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[3]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.863 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[10] ; m[1]       ;
; N/A                                     ; None                                                ; 13.860 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[15] ; clk        ;
; N/A                                     ; None                                                ; 13.846 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[14] ; m[0]       ;
; N/A                                     ; None                                                ; 13.812 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[14] ; m[0]       ;
; N/A                                     ; None                                                ; 13.802 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[6]  ; clk        ;
; N/A                                     ; None                                                ; 13.795 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[4]  ; clk        ;
; N/A                                     ; None                                                ; 13.771 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[3]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.751 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[10] ; m[3]       ;
; N/A                                     ; None                                                ; 13.750 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[13] ; m[0]       ;
; N/A                                     ; None                                                ; 13.726 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[13] ; m[3]       ;
; N/A                                     ; None                                                ; 13.723 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[3]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.694 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[14] ; m[0]       ;
; N/A                                     ; None                                                ; 13.692 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[13] ; m[3]       ;
; N/A                                     ; None                                                ; 13.687 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[10] ; m[1]       ;
; N/A                                     ; None                                                ; 13.683 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[12] ; m[0]       ;
; N/A                                     ; None                                                ; 13.662 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[13] ; m[1]       ;
; N/A                                     ; None                                                ; 13.649 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[12] ; m[0]       ;
; N/A                                     ; None                                                ; 13.633 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[11] ; m[0]       ;
; N/A                                     ; None                                                ; 13.628 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[13] ; m[1]       ;
; N/A                                     ; None                                                ; 13.600 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[11] ; m[0]       ;
; N/A                                     ; None                                                ; 13.585 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[8]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.573 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[13] ; m[3]       ;
; N/A                                     ; None                                                ; 13.564 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[12] ; m[0]       ;
; N/A                                     ; None                                                ; 13.552 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[8]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.550 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[3]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.536 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[7]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.528 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[3]  ; m[3]       ;
; N/A                                     ; None                                                ; 13.518 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[14] ; m[0]       ;
; N/A                                     ; None                                                ; 13.509 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[13] ; m[1]       ;
; N/A                                     ; None                                                ; 13.508 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[11] ; m[0]       ;
; N/A                                     ; None                                                ; 13.502 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[7]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.494 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[14] ; m[3]       ;
; N/A                                     ; None                                                ; 13.467 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[10] ; m[2]       ;
; N/A                                     ; None                                                ; 13.464 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[3]  ; m[1]       ;
; N/A                                     ; None                                                ; 13.463 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[8]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.460 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[14] ; m[3]       ;
; N/A                                     ; None                                                ; 13.434 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[10] ; m[2]       ;
; N/A                                     ; None                                                ; 13.430 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[14] ; m[1]       ;
; N/A                                     ; None                                                ; 13.419 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[3]  ; m[3]       ;
; N/A                                     ; None                                                ; 13.398 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[13] ; m[3]       ;
; N/A                                     ; None                                                ; 13.396 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[14] ; m[1]       ;
; N/A                                     ; None                                                ; 13.382 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[7]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.371 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[3]  ; m[3]       ;
; N/A                                     ; None                                                ; 13.363 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[5]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.355 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[3]  ; m[1]       ;
; N/A                                     ; None                                                ; 13.353 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[12] ; m[0]       ;
; N/A                                     ; None                                                ; 13.342 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[14] ; m[3]       ;
; N/A                                     ; None                                                ; 13.334 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[13] ; m[1]       ;
; N/A                                     ; None                                                ; 13.331 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[12] ; m[3]       ;
; N/A                                     ; None                                                ; 13.329 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[5]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.308 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[10] ; m[2]       ;
; N/A                                     ; None                                                ; 13.307 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[3]  ; m[1]       ;
; N/A                                     ; None                                                ; 13.297 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[12] ; m[3]       ;
; N/A                                     ; None                                                ; 13.296 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[11] ; m[0]       ;
; N/A                                     ; None                                                ; 13.290 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[0]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.281 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[11] ; m[3]       ;
; N/A                                     ; None                                                ; 13.278 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[14] ; m[1]       ;
; N/A                                     ; None                                                ; 13.267 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[12] ; m[1]       ;
; N/A                                     ; None                                                ; 13.265 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[2]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.252 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[8]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.248 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[11] ; m[3]       ;
; N/A                                     ; None                                                ; 13.243 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[5]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.241 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[9]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.236 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[0]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.233 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[8]  ; m[3]       ;
; N/A                                     ; None                                                ; 13.233 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[12] ; m[1]       ;
; N/A                                     ; None                                                ; 13.232 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[1]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.217 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[11] ; m[1]       ;
; N/A                                     ; None                                                ; 13.212 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[2]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.212 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[12] ; m[3]       ;
; N/A                                     ; None                                                ; 13.208 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[9]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.207 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[7]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.200 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[8]  ; m[3]       ;
; N/A                                     ; None                                                ; 13.198 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[3]  ; m[3]       ;
; N/A                                     ; None                                                ; 13.184 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[7]  ; m[3]       ;
; N/A                                     ; None                                                ; 13.184 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[11] ; m[1]       ;
; N/A                                     ; None                                                ; 13.169 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[8]  ; m[1]       ;
; N/A                                     ; None                                                ; 13.166 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[14] ; m[3]       ;
; N/A                                     ; None                                                ; 13.156 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[11] ; m[3]       ;
; N/A                                     ; None                                                ; 13.150 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[7]  ; m[3]       ;
; N/A                                     ; None                                                ; 13.148 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[12] ; m[1]       ;
; N/A                                     ; None                                                ; 13.136 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[8]  ; m[1]       ;
; N/A                                     ; None                                                ; 13.134 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[3]  ; m[1]       ;
; N/A                                     ; None                                                ; 13.132 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[10] ; m[2]       ;
; N/A                                     ; None                                                ; 13.124 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[1]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.120 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[7]  ; m[1]       ;
; N/A                                     ; None                                                ; 13.118 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[0]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.111 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[8]  ; m[3]       ;
; N/A                                     ; None                                                ; 13.107 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[13] ; m[2]       ;
; N/A                                     ; None                                                ; 13.102 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[14] ; m[1]       ;
; N/A                                     ; None                                                ; 13.093 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[2]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.092 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[11] ; m[1]       ;
; N/A                                     ; None                                                ; 13.091 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[15] ; m[0]       ;
; N/A                                     ; None                                                ; 13.086 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[7]  ; m[1]       ;
; N/A                                     ; None                                                ; 13.085 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[9]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.076 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[1]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.073 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[13] ; m[2]       ;
; N/A                                     ; None                                                ; 13.057 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[15] ; m[0]       ;
; N/A                                     ; None                                                ; 13.047 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[8]  ; m[1]       ;
; N/A                                     ; None                                                ; 13.035 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[6]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.031 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[5]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.030 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[7]  ; m[3]       ;
; N/A                                     ; None                                                ; 13.027 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[4]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.011 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[5]  ; m[3]       ;
; N/A                                     ; None                                                ; 13.001 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[6]  ; m[0]       ;
; N/A                                     ; None                                                ; 13.001 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[12] ; m[3]       ;
; N/A                                     ; None                                                ; 12.993 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[4]  ; m[0]       ;
; N/A                                     ; None                                                ; 12.977 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[5]  ; m[3]       ;
; N/A                                     ; None                                                ; 12.966 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[7]  ; m[1]       ;
; N/A                                     ; None                                                ; 12.954 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[13] ; m[2]       ;
; N/A                                     ; None                                                ; 12.947 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[5]  ; m[1]       ;
; N/A                                     ; None                                                ; 12.944 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[11] ; m[3]       ;
; N/A                                     ; None                                                ; 12.940 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[15] ; m[0]       ;
; N/A                                     ; None                                                ; 12.938 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[0]  ; m[3]       ;
; N/A                                     ; None                                                ; 12.937 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[12] ; m[1]       ;
; N/A                                     ; None                                                ; 12.915 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[6]  ; m[0]       ;
; N/A                                     ; None                                                ; 12.913 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[2]  ; m[3]       ;
; N/A                                     ; None                                                ; 12.913 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1] ; DCa[5]  ; m[1]       ;
; N/A                                     ; None                                                ; 12.909 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[3]  ; m[2]       ;
; N/A                                     ; None                                                ; 12.909 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[9]  ; m[0]       ;
; N/A                                     ; None                                                ; 12.906 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[0]  ; m[0]       ;
; N/A                                     ; None                                                ; 12.903 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[1]  ; m[0]       ;
; N/A                                     ; None                                                ; 12.900 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2] ; DCa[8]  ; m[3]       ;
; N/A                                     ; None                                                ; 12.891 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; DCa[5]  ; m[3]       ;
; N/A                                     ; None                                                ; 12.889 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[9]  ; m[3]       ;
; N/A                                     ; None                                                ; 12.884 ns  ; Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; DCa[0]  ; m[3]       ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                        ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+---------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To     ;
+-------+-------------------+-----------------+------+--------+
; N/A   ; None              ; 5.913 ns        ; m[0] ; clk_in ;
; N/A   ; None              ; 5.561 ns        ; m[3] ; clk_in ;
; N/A   ; None              ; 5.497 ns        ; m[1] ; clk_in ;
; N/A   ; None              ; 4.942 ns        ; m[2] ; clk_in ;
+-------+-------------------+-----------------+------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                              ;
+---------------+-------------+-----------+------+-----------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                                                                                  ; To Clock ;
+---------------+-------------+-----------+------+-----------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -4.102 ns ; n[0] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; clk      ;
; N/A           ; None        ; -4.102 ns ; n[0] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -4.102 ns ; n[0] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -4.102 ns ; n[0] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -4.260 ns ; n[1] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; clk      ;
; N/A           ; None        ; -4.260 ns ; n[1] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -4.260 ns ; n[1] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -4.260 ns ; n[1] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -4.370 ns ; m[0] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; clk      ;
; N/A           ; None        ; -4.370 ns ; m[0] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -4.370 ns ; m[0] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -4.370 ns ; m[0] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -4.389 ns ; m[1] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; clk      ;
; N/A           ; None        ; -4.389 ns ; m[1] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -4.389 ns ; m[1] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -4.389 ns ; m[1] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -4.479 ns ; m[2] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; clk      ;
; N/A           ; None        ; -4.479 ns ; m[2] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -4.479 ns ; m[2] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -4.479 ns ; m[2] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -4.527 ns ; n[3] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; clk      ;
; N/A           ; None        ; -4.527 ns ; n[3] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -4.527 ns ; n[3] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -4.527 ns ; n[3] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -4.697 ns ; n[2] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; clk      ;
; N/A           ; None        ; -4.697 ns ; n[2] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -4.697 ns ; n[2] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -4.697 ns ; n[2] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; clk      ;
; N/A           ; None        ; -4.742 ns ; m[3] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3] ; clk      ;
; N/A           ; None        ; -4.742 ns ; m[3] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2] ; clk      ;
; N/A           ; None        ; -4.742 ns ; m[3] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1] ; clk      ;
; N/A           ; None        ; -4.742 ns ; m[3] ; Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0] ; clk      ;
+---------------+-------------+-----------+------+-----------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Sep 19 12:11:25 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sig -c sig --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "m[2]" is an undefined clock
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "m[1]" is an undefined clock
    Info: Assuming node "m[0]" is an undefined clock
    Info: Assuming node "m[3]" is an undefined clock
Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "Block1:inst|lpm_and_zero_check:inst16|lpm_and:lpm_and_component|and_node[0][3]" as buffer
    Info: Detected ripple clock "Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "Block1:inst|inst9~0" as buffer
    Info: Detected ripple clock "Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "Block1:inst|inst9" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "Block2:inst1|inst5~0" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "Block2:inst1|inst5" as buffer
Info: Clock "m[2]" has Internal fmax of 292.74 MHz between source register "Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]" and destination register "Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]" (period= 3.416 ns)
    Info: + Longest register to register delay is 3.232 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y13_N17; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X34_Y13_N16; Fanout = 2; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X34_Y13_N18; Fanout = 2; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X34_Y13_N20; Fanout = 2; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X34_Y13_N22; Fanout = 1; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 0.688 ns; Loc. = LCCOMB_X34_Y13_N24; Fanout = 1; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita3~1'
        Info: 7: + IC(1.124 ns) + CELL(0.053 ns) = 1.865 ns; Loc. = LCCOMB_X35_Y20_N30; Fanout = 4; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|cout_actual'
        Info: 8: + IC(0.864 ns) + CELL(0.503 ns) = 3.232 ns; Loc. = LCFF_X34_Y13_N19; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]'
        Info: Total cell delay = 1.244 ns ( 38.49 % )
        Info: Total interconnect delay = 1.988 ns ( 61.51 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "m[2]" to destination register is 3.524 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T4; Fanout = 3; CLK Node = 'm[2]'
            Info: 2: + IC(0.728 ns) + CELL(0.053 ns) = 1.591 ns; Loc. = LCCOMB_X38_Y4_N28; Fanout = 9; COMB Node = 'Block1:inst|inst9'
            Info: 3: + IC(1.315 ns) + CELL(0.618 ns) = 3.524 ns; Loc. = LCFF_X34_Y13_N19; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]'
            Info: Total cell delay = 1.481 ns ( 42.03 % )
            Info: Total interconnect delay = 2.043 ns ( 57.97 % )
        Info: - Longest clock path from clock "m[2]" to source register is 3.524 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T4; Fanout = 3; CLK Node = 'm[2]'
            Info: 2: + IC(0.728 ns) + CELL(0.053 ns) = 1.591 ns; Loc. = LCCOMB_X38_Y4_N28; Fanout = 9; COMB Node = 'Block1:inst|inst9'
            Info: 3: + IC(1.315 ns) + CELL(0.618 ns) = 3.524 ns; Loc. = LCFF_X34_Y13_N17; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.481 ns ( 42.03 % )
            Info: Total interconnect delay = 2.043 ns ( 57.97 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "clk" has Internal fmax of 253.74 MHz between source register "Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]" and destination register "Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]" (period= 3.941 ns)
    Info: + Longest register to register delay is 3.232 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y13_N17; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X34_Y13_N16; Fanout = 2; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X34_Y13_N18; Fanout = 2; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X34_Y13_N20; Fanout = 2; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X34_Y13_N22; Fanout = 1; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 0.688 ns; Loc. = LCCOMB_X34_Y13_N24; Fanout = 1; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita3~1'
        Info: 7: + IC(1.124 ns) + CELL(0.053 ns) = 1.865 ns; Loc. = LCCOMB_X35_Y20_N30; Fanout = 4; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|cout_actual'
        Info: 8: + IC(0.864 ns) + CELL(0.503 ns) = 3.232 ns; Loc. = LCFF_X34_Y13_N19; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]'
        Info: Total cell delay = 1.244 ns ( 38.49 % )
        Info: Total interconnect delay = 1.988 ns ( 61.51 % )
    Info: - Smallest clock skew is -0.525 ns
        Info: + Shortest clock path from clock "clk" to destination register is 5.068 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V7; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.056 ns) + CELL(0.712 ns) = 2.595 ns; Loc. = LCFF_X38_Y4_N5; Fanout = 6; REG Node = 'Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]'
            Info: 3: + IC(0.268 ns) + CELL(0.272 ns) = 3.135 ns; Loc. = LCCOMB_X38_Y4_N28; Fanout = 9; COMB Node = 'Block1:inst|inst9'
            Info: 4: + IC(1.315 ns) + CELL(0.618 ns) = 5.068 ns; Loc. = LCFF_X34_Y13_N19; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]'
            Info: Total cell delay = 2.429 ns ( 47.93 % )
            Info: Total interconnect delay = 2.639 ns ( 52.07 % )
        Info: - Longest clock path from clock "clk" to source register is 5.593 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V7; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.056 ns) + CELL(0.712 ns) = 2.595 ns; Loc. = LCFF_X38_Y4_N3; Fanout = 6; REG Node = 'Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]'
            Info: 3: + IC(0.277 ns) + CELL(0.272 ns) = 3.144 ns; Loc. = LCCOMB_X38_Y4_N12; Fanout = 1; COMB Node = 'Block1:inst|inst9~0'
            Info: 4: + IC(0.244 ns) + CELL(0.272 ns) = 3.660 ns; Loc. = LCCOMB_X38_Y4_N28; Fanout = 9; COMB Node = 'Block1:inst|inst9'
            Info: 5: + IC(1.315 ns) + CELL(0.618 ns) = 5.593 ns; Loc. = LCFF_X34_Y13_N17; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]'
            Info: Total cell delay = 2.701 ns ( 48.29 % )
            Info: Total interconnect delay = 2.892 ns ( 51.71 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "m[1]" has Internal fmax of 292.74 MHz between source register "Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]" and destination register "Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]" (period= 3.416 ns)
    Info: + Longest register to register delay is 3.232 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y13_N17; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X34_Y13_N16; Fanout = 2; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X34_Y13_N18; Fanout = 2; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X34_Y13_N20; Fanout = 2; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X34_Y13_N22; Fanout = 1; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 0.688 ns; Loc. = LCCOMB_X34_Y13_N24; Fanout = 1; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita3~1'
        Info: 7: + IC(1.124 ns) + CELL(0.053 ns) = 1.865 ns; Loc. = LCCOMB_X35_Y20_N30; Fanout = 4; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|cout_actual'
        Info: 8: + IC(0.864 ns) + CELL(0.503 ns) = 3.232 ns; Loc. = LCFF_X34_Y13_N19; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]'
        Info: Total cell delay = 1.244 ns ( 38.49 % )
        Info: Total interconnect delay = 1.988 ns ( 61.51 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "m[1]" to destination register is 4.079 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U4; Fanout = 3; CLK Node = 'm[1]'
            Info: 2: + IC(0.767 ns) + CELL(0.053 ns) = 1.630 ns; Loc. = LCCOMB_X38_Y4_N12; Fanout = 1; COMB Node = 'Block1:inst|inst9~0'
            Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 2.146 ns; Loc. = LCCOMB_X38_Y4_N28; Fanout = 9; COMB Node = 'Block1:inst|inst9'
            Info: 4: + IC(1.315 ns) + CELL(0.618 ns) = 4.079 ns; Loc. = LCFF_X34_Y13_N19; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]'
            Info: Total cell delay = 1.753 ns ( 42.98 % )
            Info: Total interconnect delay = 2.326 ns ( 57.02 % )
        Info: - Longest clock path from clock "m[1]" to source register is 4.079 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U4; Fanout = 3; CLK Node = 'm[1]'
            Info: 2: + IC(0.767 ns) + CELL(0.053 ns) = 1.630 ns; Loc. = LCCOMB_X38_Y4_N12; Fanout = 1; COMB Node = 'Block1:inst|inst9~0'
            Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 2.146 ns; Loc. = LCCOMB_X38_Y4_N28; Fanout = 9; COMB Node = 'Block1:inst|inst9'
            Info: 4: + IC(1.315 ns) + CELL(0.618 ns) = 4.079 ns; Loc. = LCFF_X34_Y13_N17; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.753 ns ( 42.98 % )
            Info: Total interconnect delay = 2.326 ns ( 57.02 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "m[0]" has Internal fmax of 292.74 MHz between source register "Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]" and destination register "Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]" (period= 3.416 ns)
    Info: + Longest register to register delay is 3.232 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y13_N17; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X34_Y13_N16; Fanout = 2; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X34_Y13_N18; Fanout = 2; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X34_Y13_N20; Fanout = 2; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X34_Y13_N22; Fanout = 1; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 0.688 ns; Loc. = LCCOMB_X34_Y13_N24; Fanout = 1; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita3~1'
        Info: 7: + IC(1.124 ns) + CELL(0.053 ns) = 1.865 ns; Loc. = LCCOMB_X35_Y20_N30; Fanout = 4; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|cout_actual'
        Info: 8: + IC(0.864 ns) + CELL(0.503 ns) = 3.232 ns; Loc. = LCFF_X34_Y13_N19; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]'
        Info: Total cell delay = 1.244 ns ( 38.49 % )
        Info: Total interconnect delay = 1.988 ns ( 61.51 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "m[0]" to destination register is 4.495 ns
            Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U8; Fanout = 3; CLK Node = 'm[0]'
            Info: 2: + IC(1.075 ns) + CELL(0.154 ns) = 2.046 ns; Loc. = LCCOMB_X38_Y4_N12; Fanout = 1; COMB Node = 'Block1:inst|inst9~0'
            Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 2.562 ns; Loc. = LCCOMB_X38_Y4_N28; Fanout = 9; COMB Node = 'Block1:inst|inst9'
            Info: 4: + IC(1.315 ns) + CELL(0.618 ns) = 4.495 ns; Loc. = LCFF_X34_Y13_N19; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]'
            Info: Total cell delay = 1.861 ns ( 41.40 % )
            Info: Total interconnect delay = 2.634 ns ( 58.60 % )
        Info: - Longest clock path from clock "m[0]" to source register is 4.495 ns
            Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U8; Fanout = 3; CLK Node = 'm[0]'
            Info: 2: + IC(1.075 ns) + CELL(0.154 ns) = 2.046 ns; Loc. = LCCOMB_X38_Y4_N12; Fanout = 1; COMB Node = 'Block1:inst|inst9~0'
            Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 2.562 ns; Loc. = LCCOMB_X38_Y4_N28; Fanout = 9; COMB Node = 'Block1:inst|inst9'
            Info: 4: + IC(1.315 ns) + CELL(0.618 ns) = 4.495 ns; Loc. = LCFF_X34_Y13_N17; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.861 ns ( 41.40 % )
            Info: Total interconnect delay = 2.634 ns ( 58.60 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "m[3]" has Internal fmax of 292.74 MHz between source register "Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]" and destination register "Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]" (period= 3.416 ns)
    Info: + Longest register to register delay is 3.232 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y13_N17; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X34_Y13_N16; Fanout = 2; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X34_Y13_N18; Fanout = 2; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X34_Y13_N20; Fanout = 2; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X34_Y13_N22; Fanout = 1; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 0.688 ns; Loc. = LCCOMB_X34_Y13_N24; Fanout = 1; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|counter_comb_bita3~1'
        Info: 7: + IC(1.124 ns) + CELL(0.053 ns) = 1.865 ns; Loc. = LCCOMB_X35_Y20_N30; Fanout = 4; COMB Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|cout_actual'
        Info: 8: + IC(0.864 ns) + CELL(0.503 ns) = 3.232 ns; Loc. = LCFF_X34_Y13_N19; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]'
        Info: Total cell delay = 1.244 ns ( 38.49 % )
        Info: Total interconnect delay = 1.988 ns ( 61.51 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "m[3]" to destination register is 4.143 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T8; Fanout = 2; CLK Node = 'm[3]'
            Info: 2: + IC(1.046 ns) + CELL(0.357 ns) = 2.210 ns; Loc. = LCCOMB_X38_Y4_N28; Fanout = 9; COMB Node = 'Block1:inst|inst9'
            Info: 3: + IC(1.315 ns) + CELL(0.618 ns) = 4.143 ns; Loc. = LCFF_X34_Y13_N19; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[1]'
            Info: Total cell delay = 1.782 ns ( 43.01 % )
            Info: Total interconnect delay = 2.361 ns ( 56.99 % )
        Info: - Longest clock path from clock "m[3]" to source register is 4.143 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T8; Fanout = 2; CLK Node = 'm[3]'
            Info: 2: + IC(1.046 ns) + CELL(0.357 ns) = 2.210 ns; Loc. = LCCOMB_X38_Y4_N28; Fanout = 9; COMB Node = 'Block1:inst|inst9'
            Info: 3: + IC(1.315 ns) + CELL(0.618 ns) = 4.143 ns; Loc. = LCFF_X34_Y13_N17; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.782 ns ( 43.01 % )
            Info: Total interconnect delay = 2.361 ns ( 56.99 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "m[2]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" and destination pin or register "Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" for clock "m[2]" (Hold time is 880 ps)
    Info: + Largest clock skew is 1.434 ns
        Info: + Longest clock path from clock "m[2]" to destination register is 8.423 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T4; Fanout = 3; CLK Node = 'm[2]'
            Info: 2: + IC(0.728 ns) + CELL(0.053 ns) = 1.591 ns; Loc. = LCCOMB_X38_Y4_N28; Fanout = 9; COMB Node = 'Block1:inst|inst9'
            Info: 3: + IC(1.315 ns) + CELL(0.712 ns) = 3.618 ns; Loc. = LCFF_X34_Y13_N17; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]'
            Info: 4: + IC(1.088 ns) + CELL(0.154 ns) = 4.860 ns; Loc. = LCCOMB_X35_Y20_N12; Fanout = 1; COMB Node = 'Block2:inst1|inst5~0'
            Info: 5: + IC(0.205 ns) + CELL(0.154 ns) = 5.219 ns; Loc. = LCCOMB_X35_Y20_N2; Fanout = 2; COMB Node = 'Block2:inst1|inst5'
            Info: 6: + IC(1.948 ns) + CELL(0.000 ns) = 7.167 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'Block2:inst1|inst5~clkctrl'
            Info: 7: + IC(0.638 ns) + CELL(0.618 ns) = 8.423 ns; Loc. = LCFF_X17_Y8_N17; Fanout = 18; REG Node = 'Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 2.501 ns ( 29.69 % )
            Info: Total interconnect delay = 5.922 ns ( 70.31 % )
        Info: - Shortest clock path from clock "m[2]" to source register is 6.989 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T4; Fanout = 3; CLK Node = 'm[2]'
            Info: 2: + IC(0.728 ns) + CELL(0.053 ns) = 1.591 ns; Loc. = LCCOMB_X38_Y4_N28; Fanout = 9; COMB Node = 'Block1:inst|inst9'
            Info: 3: + IC(1.210 ns) + CELL(0.712 ns) = 3.513 ns; Loc. = LCFF_X35_Y20_N17; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]'
            Info: 4: + IC(0.219 ns) + CELL(0.053 ns) = 3.785 ns; Loc. = LCCOMB_X35_Y20_N2; Fanout = 2; COMB Node = 'Block2:inst1|inst5'
            Info: 5: + IC(1.948 ns) + CELL(0.000 ns) = 5.733 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'Block2:inst1|inst5~clkctrl'
            Info: 6: + IC(0.638 ns) + CELL(0.618 ns) = 6.989 ns; Loc. = LCFF_X17_Y8_N17; Fanout = 18; REG Node = 'Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 2.246 ns ( 32.14 % )
            Info: Total interconnect delay = 4.743 ns ( 67.86 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y8_N17; Fanout = 18; REG Node = 'Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X17_Y8_N16; Fanout = 1; COMB Node = 'Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X17_Y8_N17; Fanout = 18; REG Node = 'Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" and destination pin or register "Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" for clock "clk" (Hold time is 1.405 ns)
    Info: + Largest clock skew is 1.959 ns
        Info: + Longest clock path from clock "clk" to destination register is 10.492 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V7; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.056 ns) + CELL(0.712 ns) = 2.595 ns; Loc. = LCFF_X38_Y4_N3; Fanout = 6; REG Node = 'Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]'
            Info: 3: + IC(0.277 ns) + CELL(0.272 ns) = 3.144 ns; Loc. = LCCOMB_X38_Y4_N12; Fanout = 1; COMB Node = 'Block1:inst|inst9~0'
            Info: 4: + IC(0.244 ns) + CELL(0.272 ns) = 3.660 ns; Loc. = LCCOMB_X38_Y4_N28; Fanout = 9; COMB Node = 'Block1:inst|inst9'
            Info: 5: + IC(1.315 ns) + CELL(0.712 ns) = 5.687 ns; Loc. = LCFF_X34_Y13_N17; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]'
            Info: 6: + IC(1.088 ns) + CELL(0.154 ns) = 6.929 ns; Loc. = LCCOMB_X35_Y20_N12; Fanout = 1; COMB Node = 'Block2:inst1|inst5~0'
            Info: 7: + IC(0.205 ns) + CELL(0.154 ns) = 7.288 ns; Loc. = LCCOMB_X35_Y20_N2; Fanout = 2; COMB Node = 'Block2:inst1|inst5'
            Info: 8: + IC(1.948 ns) + CELL(0.000 ns) = 9.236 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'Block2:inst1|inst5~clkctrl'
            Info: 9: + IC(0.638 ns) + CELL(0.618 ns) = 10.492 ns; Loc. = LCFF_X17_Y8_N17; Fanout = 18; REG Node = 'Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 3.721 ns ( 35.47 % )
            Info: Total interconnect delay = 6.771 ns ( 64.53 % )
        Info: - Shortest clock path from clock "clk" to source register is 8.533 ns
            Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V7; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.056 ns) + CELL(0.712 ns) = 2.595 ns; Loc. = LCFF_X38_Y4_N5; Fanout = 6; REG Node = 'Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]'
            Info: 3: + IC(0.268 ns) + CELL(0.272 ns) = 3.135 ns; Loc. = LCCOMB_X38_Y4_N28; Fanout = 9; COMB Node = 'Block1:inst|inst9'
            Info: 4: + IC(1.210 ns) + CELL(0.712 ns) = 5.057 ns; Loc. = LCFF_X35_Y20_N17; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]'
            Info: 5: + IC(0.219 ns) + CELL(0.053 ns) = 5.329 ns; Loc. = LCCOMB_X35_Y20_N2; Fanout = 2; COMB Node = 'Block2:inst1|inst5'
            Info: 6: + IC(1.948 ns) + CELL(0.000 ns) = 7.277 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'Block2:inst1|inst5~clkctrl'
            Info: 7: + IC(0.638 ns) + CELL(0.618 ns) = 8.533 ns; Loc. = LCFF_X17_Y8_N17; Fanout = 18; REG Node = 'Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 3.194 ns ( 37.43 % )
            Info: Total interconnect delay = 5.339 ns ( 62.57 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y8_N17; Fanout = 18; REG Node = 'Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X17_Y8_N16; Fanout = 1; COMB Node = 'Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X17_Y8_N17; Fanout = 18; REG Node = 'Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "m[1]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" and destination pin or register "Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" for clock "m[1]" (Hold time is 880 ps)
    Info: + Largest clock skew is 1.434 ns
        Info: + Longest clock path from clock "m[1]" to destination register is 8.978 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U4; Fanout = 3; CLK Node = 'm[1]'
            Info: 2: + IC(0.767 ns) + CELL(0.053 ns) = 1.630 ns; Loc. = LCCOMB_X38_Y4_N12; Fanout = 1; COMB Node = 'Block1:inst|inst9~0'
            Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 2.146 ns; Loc. = LCCOMB_X38_Y4_N28; Fanout = 9; COMB Node = 'Block1:inst|inst9'
            Info: 4: + IC(1.315 ns) + CELL(0.712 ns) = 4.173 ns; Loc. = LCFF_X34_Y13_N17; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]'
            Info: 5: + IC(1.088 ns) + CELL(0.154 ns) = 5.415 ns; Loc. = LCCOMB_X35_Y20_N12; Fanout = 1; COMB Node = 'Block2:inst1|inst5~0'
            Info: 6: + IC(0.205 ns) + CELL(0.154 ns) = 5.774 ns; Loc. = LCCOMB_X35_Y20_N2; Fanout = 2; COMB Node = 'Block2:inst1|inst5'
            Info: 7: + IC(1.948 ns) + CELL(0.000 ns) = 7.722 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'Block2:inst1|inst5~clkctrl'
            Info: 8: + IC(0.638 ns) + CELL(0.618 ns) = 8.978 ns; Loc. = LCFF_X17_Y8_N17; Fanout = 18; REG Node = 'Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 2.773 ns ( 30.89 % )
            Info: Total interconnect delay = 6.205 ns ( 69.11 % )
        Info: - Shortest clock path from clock "m[1]" to source register is 7.544 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U4; Fanout = 3; CLK Node = 'm[1]'
            Info: 2: + IC(0.767 ns) + CELL(0.053 ns) = 1.630 ns; Loc. = LCCOMB_X38_Y4_N12; Fanout = 1; COMB Node = 'Block1:inst|inst9~0'
            Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 2.146 ns; Loc. = LCCOMB_X38_Y4_N28; Fanout = 9; COMB Node = 'Block1:inst|inst9'
            Info: 4: + IC(1.210 ns) + CELL(0.712 ns) = 4.068 ns; Loc. = LCFF_X35_Y20_N17; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]'
            Info: 5: + IC(0.219 ns) + CELL(0.053 ns) = 4.340 ns; Loc. = LCCOMB_X35_Y20_N2; Fanout = 2; COMB Node = 'Block2:inst1|inst5'
            Info: 6: + IC(1.948 ns) + CELL(0.000 ns) = 6.288 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'Block2:inst1|inst5~clkctrl'
            Info: 7: + IC(0.638 ns) + CELL(0.618 ns) = 7.544 ns; Loc. = LCFF_X17_Y8_N17; Fanout = 18; REG Node = 'Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 2.518 ns ( 33.38 % )
            Info: Total interconnect delay = 5.026 ns ( 66.62 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y8_N17; Fanout = 18; REG Node = 'Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X17_Y8_N16; Fanout = 1; COMB Node = 'Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X17_Y8_N17; Fanout = 18; REG Node = 'Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "m[0]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" and destination pin or register "Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" for clock "m[0]" (Hold time is 880 ps)
    Info: + Largest clock skew is 1.434 ns
        Info: + Longest clock path from clock "m[0]" to destination register is 9.394 ns
            Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U8; Fanout = 3; CLK Node = 'm[0]'
            Info: 2: + IC(1.075 ns) + CELL(0.154 ns) = 2.046 ns; Loc. = LCCOMB_X38_Y4_N12; Fanout = 1; COMB Node = 'Block1:inst|inst9~0'
            Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 2.562 ns; Loc. = LCCOMB_X38_Y4_N28; Fanout = 9; COMB Node = 'Block1:inst|inst9'
            Info: 4: + IC(1.315 ns) + CELL(0.712 ns) = 4.589 ns; Loc. = LCFF_X34_Y13_N17; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]'
            Info: 5: + IC(1.088 ns) + CELL(0.154 ns) = 5.831 ns; Loc. = LCCOMB_X35_Y20_N12; Fanout = 1; COMB Node = 'Block2:inst1|inst5~0'
            Info: 6: + IC(0.205 ns) + CELL(0.154 ns) = 6.190 ns; Loc. = LCCOMB_X35_Y20_N2; Fanout = 2; COMB Node = 'Block2:inst1|inst5'
            Info: 7: + IC(1.948 ns) + CELL(0.000 ns) = 8.138 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'Block2:inst1|inst5~clkctrl'
            Info: 8: + IC(0.638 ns) + CELL(0.618 ns) = 9.394 ns; Loc. = LCFF_X17_Y8_N17; Fanout = 18; REG Node = 'Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 2.881 ns ( 30.67 % )
            Info: Total interconnect delay = 6.513 ns ( 69.33 % )
        Info: - Shortest clock path from clock "m[0]" to source register is 7.960 ns
            Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U8; Fanout = 3; CLK Node = 'm[0]'
            Info: 2: + IC(1.075 ns) + CELL(0.154 ns) = 2.046 ns; Loc. = LCCOMB_X38_Y4_N12; Fanout = 1; COMB Node = 'Block1:inst|inst9~0'
            Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 2.562 ns; Loc. = LCCOMB_X38_Y4_N28; Fanout = 9; COMB Node = 'Block1:inst|inst9'
            Info: 4: + IC(1.210 ns) + CELL(0.712 ns) = 4.484 ns; Loc. = LCFF_X35_Y20_N17; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]'
            Info: 5: + IC(0.219 ns) + CELL(0.053 ns) = 4.756 ns; Loc. = LCCOMB_X35_Y20_N2; Fanout = 2; COMB Node = 'Block2:inst1|inst5'
            Info: 6: + IC(1.948 ns) + CELL(0.000 ns) = 6.704 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'Block2:inst1|inst5~clkctrl'
            Info: 7: + IC(0.638 ns) + CELL(0.618 ns) = 7.960 ns; Loc. = LCFF_X17_Y8_N17; Fanout = 18; REG Node = 'Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 2.626 ns ( 32.99 % )
            Info: Total interconnect delay = 5.334 ns ( 67.01 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y8_N17; Fanout = 18; REG Node = 'Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X17_Y8_N16; Fanout = 1; COMB Node = 'Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X17_Y8_N17; Fanout = 18; REG Node = 'Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "m[3]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" and destination pin or register "Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" for clock "m[3]" (Hold time is 880 ps)
    Info: + Largest clock skew is 1.434 ns
        Info: + Longest clock path from clock "m[3]" to destination register is 9.042 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T8; Fanout = 2; CLK Node = 'm[3]'
            Info: 2: + IC(1.046 ns) + CELL(0.357 ns) = 2.210 ns; Loc. = LCCOMB_X38_Y4_N28; Fanout = 9; COMB Node = 'Block1:inst|inst9'
            Info: 3: + IC(1.315 ns) + CELL(0.712 ns) = 4.237 ns; Loc. = LCFF_X34_Y13_N17; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]'
            Info: 4: + IC(1.088 ns) + CELL(0.154 ns) = 5.479 ns; Loc. = LCCOMB_X35_Y20_N12; Fanout = 1; COMB Node = 'Block2:inst1|inst5~0'
            Info: 5: + IC(0.205 ns) + CELL(0.154 ns) = 5.838 ns; Loc. = LCCOMB_X35_Y20_N2; Fanout = 2; COMB Node = 'Block2:inst1|inst5'
            Info: 6: + IC(1.948 ns) + CELL(0.000 ns) = 7.786 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'Block2:inst1|inst5~clkctrl'
            Info: 7: + IC(0.638 ns) + CELL(0.618 ns) = 9.042 ns; Loc. = LCFF_X17_Y8_N17; Fanout = 18; REG Node = 'Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 2.802 ns ( 30.99 % )
            Info: Total interconnect delay = 6.240 ns ( 69.01 % )
        Info: - Shortest clock path from clock "m[3]" to source register is 7.608 ns
            Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T8; Fanout = 2; CLK Node = 'm[3]'
            Info: 2: + IC(1.046 ns) + CELL(0.357 ns) = 2.210 ns; Loc. = LCCOMB_X38_Y4_N28; Fanout = 9; COMB Node = 'Block1:inst|inst9'
            Info: 3: + IC(1.210 ns) + CELL(0.712 ns) = 4.132 ns; Loc. = LCFF_X35_Y20_N17; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst1|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]'
            Info: 4: + IC(0.219 ns) + CELL(0.053 ns) = 4.404 ns; Loc. = LCCOMB_X35_Y20_N2; Fanout = 2; COMB Node = 'Block2:inst1|inst5'
            Info: 5: + IC(1.948 ns) + CELL(0.000 ns) = 6.352 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'Block2:inst1|inst5~clkctrl'
            Info: 6: + IC(0.638 ns) + CELL(0.618 ns) = 7.608 ns; Loc. = LCFF_X17_Y8_N17; Fanout = 18; REG Node = 'Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
            Info: Total cell delay = 2.547 ns ( 33.48 % )
            Info: Total interconnect delay = 5.061 ns ( 66.52 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y8_N17; Fanout = 18; REG Node = 'Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X17_Y8_N16; Fanout = 1; COMB Node = 'Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X17_Y8_N17; Fanout = 18; REG Node = 'Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tsu for register "Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]" (data pin = "m[1]", clock pin = "clk") is 5.249 ns
    Info: + Longest pin to register delay is 7.660 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U4; Fanout = 3; CLK Node = 'm[1]'
        Info: 2: + IC(4.017 ns) + CELL(0.436 ns) = 5.263 ns; Loc. = LCCOMB_X33_Y1_N18; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~6'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.298 ns; Loc. = LCCOMB_X33_Y1_N20; Fanout = 1; COMB Node = 'Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~10'
        Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 5.423 ns; Loc. = LCCOMB_X33_Y1_N22; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~13'
        Info: 5: + IC(0.980 ns) + CELL(0.272 ns) = 6.675 ns; Loc. = LCCOMB_X38_Y4_N24; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|ageb~2'
        Info: 6: + IC(0.209 ns) + CELL(0.154 ns) = 7.038 ns; Loc. = LCCOMB_X38_Y4_N10; Fanout = 4; COMB Node = 'Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|ageb~0'
        Info: 7: + IC(0.225 ns) + CELL(0.397 ns) = 7.660 ns; Loc. = LCFF_X38_Y4_N7; Fanout = 5; REG Node = 'Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]'
        Info: Total cell delay = 2.229 ns ( 29.10 % )
        Info: Total interconnect delay = 5.431 ns ( 70.90 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V7; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.056 ns) + CELL(0.618 ns) = 2.501 ns; Loc. = LCFF_X38_Y4_N7; Fanout = 5; REG Node = 'Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.445 ns ( 57.78 % )
        Info: Total interconnect delay = 1.056 ns ( 42.22 % )
Info: tco from clock "clk" to destination pin "DCa[10]" through register "Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" is 15.536 ns
    Info: + Longest clock path from clock "clk" to source register is 10.492 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V7; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.056 ns) + CELL(0.712 ns) = 2.595 ns; Loc. = LCFF_X38_Y4_N3; Fanout = 6; REG Node = 'Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]'
        Info: 3: + IC(0.277 ns) + CELL(0.272 ns) = 3.144 ns; Loc. = LCCOMB_X38_Y4_N12; Fanout = 1; COMB Node = 'Block1:inst|inst9~0'
        Info: 4: + IC(0.244 ns) + CELL(0.272 ns) = 3.660 ns; Loc. = LCCOMB_X38_Y4_N28; Fanout = 9; COMB Node = 'Block1:inst|inst9'
        Info: 5: + IC(1.315 ns) + CELL(0.712 ns) = 5.687 ns; Loc. = LCFF_X34_Y13_N17; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter_to_9:inst10|lpm_counter:lpm_counter_component|cntr_10j:auto_generated|safe_q[0]'
        Info: 6: + IC(1.088 ns) + CELL(0.154 ns) = 6.929 ns; Loc. = LCCOMB_X35_Y20_N12; Fanout = 1; COMB Node = 'Block2:inst1|inst5~0'
        Info: 7: + IC(0.205 ns) + CELL(0.154 ns) = 7.288 ns; Loc. = LCCOMB_X35_Y20_N2; Fanout = 2; COMB Node = 'Block2:inst1|inst5'
        Info: 8: + IC(1.948 ns) + CELL(0.000 ns) = 9.236 ns; Loc. = CLKCTRL_G14; Fanout = 4; COMB Node = 'Block2:inst1|inst5~clkctrl'
        Info: 9: + IC(0.638 ns) + CELL(0.618 ns) = 10.492 ns; Loc. = LCFF_X17_Y8_N17; Fanout = 18; REG Node = 'Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: Total cell delay = 3.721 ns ( 35.47 % )
        Info: Total interconnect delay = 6.771 ns ( 64.53 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.950 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y8_N17; Fanout = 18; REG Node = 'Block3:inst2|lpm_counter_to16:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.317 ns) + CELL(0.366 ns) = 0.683 ns; Loc. = LCCOMB_X17_Y8_N24; Fanout = 1; COMB Node = 'Block3:inst2|lpm_decode_to16:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]~0'
        Info: 3: + IC(2.285 ns) + CELL(1.982 ns) = 4.950 ns; Loc. = PIN_B8; Fanout = 0; PIN Node = 'DCa[10]'
        Info: Total cell delay = 2.348 ns ( 47.43 % )
        Info: Total interconnect delay = 2.602 ns ( 52.57 % )
Info: Longest tpd from source pin "m[0]" to destination pin "clk_in" is 5.913 ns
    Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U8; Fanout = 3; CLK Node = 'm[0]'
    Info: 2: + IC(1.075 ns) + CELL(0.154 ns) = 2.046 ns; Loc. = LCCOMB_X38_Y4_N12; Fanout = 1; COMB Node = 'Block1:inst|inst9~0'
    Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 2.562 ns; Loc. = LCCOMB_X38_Y4_N28; Fanout = 9; COMB Node = 'Block1:inst|inst9'
    Info: 4: + IC(1.305 ns) + CELL(2.046 ns) = 5.913 ns; Loc. = PIN_Y9; Fanout = 0; PIN Node = 'clk_in'
    Info: Total cell delay = 3.289 ns ( 55.62 % )
    Info: Total interconnect delay = 2.624 ns ( 44.38 % )
Info: th for register "Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]" (data pin = "n[0]", clock pin = "clk") is -4.102 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V7; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.056 ns) + CELL(0.618 ns) = 2.501 ns; Loc. = LCFF_X38_Y4_N7; Fanout = 5; REG Node = 'Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.445 ns ( 57.78 % )
        Info: Total interconnect delay = 1.056 ns ( 42.22 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 6.752 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W4; Fanout = 2; PIN Node = 'n[0]'
        Info: 2: + IC(3.777 ns) + CELL(0.309 ns) = 4.906 ns; Loc. = LCCOMB_X33_Y1_N16; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~2'
        Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 5.031 ns; Loc. = LCCOMB_X33_Y1_N18; Fanout = 2; COMB Node = 'Block1:inst|lpm_add_m_plus_n:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_alh:auto_generated|op_1~5'
        Info: 4: + IC(0.827 ns) + CELL(0.272 ns) = 6.130 ns; Loc. = LCCOMB_X38_Y4_N10; Fanout = 4; COMB Node = 'Block1:inst|lpm_compare_reset:inst1|lpm_compare:lpm_compare_component|cmpr_ilg:auto_generated|ageb~0'
        Info: 5: + IC(0.225 ns) + CELL(0.397 ns) = 6.752 ns; Loc. = LCFF_X38_Y4_N7; Fanout = 5; REG Node = 'Block1:inst|lpm_counter_16:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.923 ns ( 28.48 % )
        Info: Total interconnect delay = 4.829 ns ( 71.52 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Thu Sep 19 12:11:25 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


