$date
	Fri Jan 30 23:40:19 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_cpu_32bit $end
$var wire 32 ! pc [31:0] $end
$var wire 1 " mem_we $end
$var wire 1 # mem_re $end
$var wire 32 $ mem_data_out [31:0] $end
$var wire 32 % mem_addr [31:0] $end
$var wire 1 & halted $end
$var reg 1 ' clk $end
$var reg 32 ( instr [31:0] $end
$var reg 32 ) mem_data_in [31:0] $end
$var reg 1 * rst $end
$var integer 32 + cycle [31:0] $end
$var integer 32 , i [31:0] $end
$var integer 32 - max_cycles [31:0] $end
$scope function encode_itype $end
$var reg 5 . dst [4:0] $end
$var reg 17 / imm [16:0] $end
$var reg 5 0 op [4:0] $end
$var reg 5 1 src1 [4:0] $end
$upscope $end
$scope function encode_rtype $end
$var reg 5 2 dst [4:0] $end
$var reg 5 3 op [4:0] $end
$var reg 5 4 src1 [4:0] $end
$var reg 5 5 src2 [4:0] $end
$upscope $end
$scope module DUT $end
$var wire 1 ' clk $end
$var wire 32 6 instr [31:0] $end
$var wire 32 7 mem_addr_out [31:0] $end
$var wire 32 8 mem_data_in [31:0] $end
$var wire 32 9 mem_data_out [31:0] $end
$var wire 1 # mem_re $end
$var wire 1 " mem_we $end
$var wire 32 : pc_next_jump [31:0] $end
$var wire 32 ; pc_out [31:0] $end
$var wire 1 * rst $end
$var wire 1 < take_branch $end
$var wire 1 = wb_from_mem $end
$var wire 32 > wb_data [31:0] $end
$var wire 32 ? src_val_2 [31:0] $end
$var wire 32 @ src_val_1 [31:0] $end
$var wire 5 A src_reg_2 [4:0] $end
$var wire 5 B src_reg_1 [4:0] $end
$var wire 32 C pc_next_val [31:0] $end
$var wire 32 D pc_next_seq [31:0] $end
$var wire 32 E pc_next_branch [31:0] $end
$var wire 5 F op_code [4:0] $end
$var wire 17 G imm_value [16:0] $end
$var wire 32 H imm_ext [31:0] $end
$var wire 1 I halted_sig $end
$var wire 5 J dst_reg [4:0] $end
$var wire 1 K do_regwr $end
$var wire 1 L do_memwr $end
$var wire 1 M do_memrd $end
$var wire 1 N do_jump $end
$var wire 1 O do_branch $end
$var wire 1 & cpu_halted $end
$var wire 1 P alu_zero $end
$var wire 1 Q alu_use_imm $end
$var wire 32 R alu_out [31:0] $end
$var wire 32 S alu_in_2 [31:0] $end
$var wire 4 T alu_func [3:0] $end
$var reg 1 & halted_reg $end
$var reg 32 U pc_reg [31:0] $end
$scope module ALU $end
$var wire 32 V val_b [31:0] $end
$var wire 1 P zero_out $end
$var wire 32 W val_a [31:0] $end
$var wire 4 X ctrl_op [3:0] $end
$var parameter 4 Y ALU_ADD $end
$var parameter 4 Z ALU_AND $end
$var parameter 4 [ ALU_OR $end
$var parameter 4 \ ALU_SLL $end
$var parameter 4 ] ALU_SLT $end
$var parameter 4 ^ ALU_SRL $end
$var parameter 4 _ ALU_SUB $end
$var parameter 4 ` ALU_XOR $end
$var reg 32 a val_out [31:0] $end
$upscope $end
$scope module CTRL $end
$var wire 5 b instr_op [4:0] $end
$var parameter 5 c OP_ADD $end
$var parameter 5 d OP_ADDI $end
$var parameter 5 e OP_AND $end
$var parameter 5 f OP_ANDI $end
$var parameter 5 g OP_BEQ $end
$var parameter 5 h OP_HALT $end
$var parameter 5 i OP_JMP $end
$var parameter 5 j OP_LW $end
$var parameter 5 k OP_OR $end
$var parameter 5 l OP_ORI $end
$var parameter 5 m OP_SUB $end
$var parameter 5 n OP_SW $end
$var parameter 5 o OP_XOR $end
$var reg 4 p alu_func [3:0] $end
$var reg 1 Q alu_use_imm $end
$var reg 1 O do_branch $end
$var reg 1 I do_halt $end
$var reg 1 N do_jump $end
$var reg 1 M do_memrd $end
$var reg 1 L do_memwr $end
$var reg 1 K do_regwr $end
$var reg 1 = wb_from_mem $end
$upscope $end
$scope module REGS $end
$var wire 1 ' clk $end
$var wire 5 q read_addr_1 [4:0] $end
$var wire 5 r read_addr_2 [4:0] $end
$var wire 1 * rst $end
$var wire 5 s write_addr [4:0] $end
$var wire 32 t write_data [31:0] $end
$var wire 1 u write_en $end
$var wire 32 v read_data_2 [31:0] $end
$var wire 32 w read_data_1 [31:0] $end
$var integer 32 x i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 o
b1100 n
b1 m
b1010 l
b11 k
b1011 j
b1110 i
b11111 h
b1101 g
b1001 f
b10 e
b1000 d
b0 c
b100 `
b1 _
b110 ^
b111 ]
b101 \
b11 [
b10 Z
b0 Y
$end
#0
$dumpvars
b1000 x
b0 w
b0 v
1u
b1010 t
b1 s
b0 r
b0 q
b0 p
b1000 b
b1010 a
b0 X
b0 W
b1010 V
b0 U
b0 T
b1010 S
b1010 R
1Q
0P
0O
0N
0M
0L
1K
b1 J
0I
b1010 H
b1010 G
b1000 F
b101000 E
b100 D
b100 C
b0 B
b0 A
b0 @
b0 ?
b1010 >
0=
0<
b0 ;
b1010 :
b0 9
b0 8
b1010 7
b1000000010000000000000000001010 6
b10 5
b1 4
b100 3
b111 2
b0 1
b1011 0
b0 /
b1 .
b110010 -
b100000000 ,
b0 +
1*
b0 )
b1000000010000000000000000001010 (
0'
0&
b1010 %
b0 $
0#
0"
b0 !
$end
#5000
b1000 x
1'
#10000
0'
#15000
b1000 x
1'
#20000
0'
0*
#25000
b10100 >
b10100 t
b10100 %
b10100 7
b10100 R
b10100 a
b10100 S
b10100 V
b1000 C
b10 J
b10 s
b10100 :
b10100 H
b10100 G
b1000000100000000000000000010100 (
b1000000100000000000000000010100 6
b1000 D
b1010100 E
b100 !
b100 ;
b100 U
b1 +
1'
#30000
0'
#35000
b11110 >
b11110 t
b11110 %
b11110 7
b11110 R
b11110 a
0Q
1K
b1010 @
b1010 W
b1010 w
b10100 $
b10100 9
b10100 ?
b10100 v
b10100 S
b10100 V
b1100 C
b0 F
b0 b
b11 J
b11 s
b1 B
b1 q
b10 A
b10 r
b10000000000000 :
b10000000000000 H
b10000000000000 G
b110000100010000000000000 (
b110000100010000000000000 6
b1100 D
b1000000000001000 E
b1000 !
b1000 ;
b1000 U
b10 +
1'
#40000
0'
#45000
b1010 >
b1010 t
b1010 S
b1010 V
0P
b1010 %
b1010 7
b1010 R
b1010 a
b10100 @
b10100 W
b10100 w
b1010 $
b1010 9
b1010 ?
b1010 v
b1 T
b1 X
b1 p
1K
b10000 C
b1 F
b1 b
b100 J
b100 s
b10 B
b10 q
b1 A
b1 r
b1000000000000 :
b1000000000000 H
b1000000000000 G
b1001000001000001000000000000 (
b1001000001000001000000000000 6
b10000 D
b100000000001100 E
b1100 !
b1100 ;
b1100 U
b11 +
1'
#50000
0'
#55000
b0 >
b0 t
1P
b0 %
b0 7
b0 R
b0 a
b10100 S
b10100 V
b1010 @
b1010 W
b1010 w
b10100 $
b10100 9
b10100 ?
b10100 v
b10 T
b10 X
b10 p
1K
b10100 C
b10 F
b10 b
b101 J
b101 s
b1 B
b1 q
b10 A
b10 r
b10000000000000 :
b10000000000000 H
b10000000000000 G
b10001010000100010000000000000 (
b10001010000100010000000000000 6
b10100 D
b1000000000010000 E
b10000 !
b10000 ;
b10000 U
b100 +
1'
#60000
0'
#65000
b11110 >
b11110 t
0P
b11110 %
b11110 7
b11110 R
b11110 a
b11 T
b11 X
b11 p
1K
b11000 C
b11 F
b11 b
b110 J
b110 s
b11001100000100010000000000000 (
b11001100000100010000000000000 6
b11000 D
b1000000000010100 E
b10100 !
b10100 ;
b10100 U
b101 +
1'
#70000
0'
#75000
b100 T
b100 X
b100 p
1K
b11100 C
b100 F
b100 b
b111 J
b111 s
b100001110000100010000000000000 (
b100001110000100010000000000000 6
b11100 D
b1000000000011000 E
b11000 !
b11000 ;
b11000 U
b110 +
1'
#80000
0'
#85000
b0 >
b0 t
1"
0u
1P
b0 %
b0 7
b0 R
b0 a
b0 S
b0 V
1Q
1L
b0 T
b0 X
b0 p
0K
b0 @
b0 W
b0 w
b0 $
b0 9
b0 ?
b0 v
b100000 C
b1100 F
b1100 b
b0 J
b0 s
b0 B
b0 q
b0 A
b0 r
b0 :
b0 H
b0 G
b1100000000000000000000000000000 (
b1100000000000000000000000000000 6
b100000 D
b11100 E
b11100 !
b11100 ;
b11100 U
b111 +
1'
#90000
0'
#95000
b100 >
b100 t
0P
b100 %
b100 7
b100 R
b100 a
b100 S
b100 V
b100100 C
b100 :
b100 H
b100 G
b1100000000000000000000000000100 (
b1100000000000000000000000000100 6
b100100 D
b110000 E
b100000 !
b100000 ;
b100000 U
b1000 +
1'
#100000
0'
#105000
b0 >
b0 t
1#
1u
0"
1P
b0 %
b0 7
b0 R
b0 a
1=
1M
1K
1Q
0L
b0 S
b0 V
b101000 C
b1011 F
b1011 b
b1 J
b1 s
b0 :
b0 H
b0 G
b1011000010000000000000000000000 (
b1011000010000000000000000000000 6
b101000 D
b100100 E
b100100 !
b100100 ;
b100100 U
b1001 +
1'
#110000
0'
#115000
0#
0u
1I
0=
0Q
0M
0K
b101100 C
b11111 F
b11111 b
b0 J
b0 s
b11111000000000000000000000000000 (
b11111000000000000000000000000000 6
b101100 D
b101000 E
b101000 !
b101000 ;
b101000 U
b1010 +
1'
#120000
0'
#125000
b110000 C
1&
b110000 D
b101100 E
b101100 !
b101100 ;
b101100 U
b1011 +
1'
#130000
0'
#135000
b1100 +
1'
