// Design a 2-to-1 multiplexer.
module mux( 
input [4:0] a, b,
input sel,
output [4:0] out );
// When sel=0, assign a to out. 
// When sel=1, assign b to out. highodedodedodedodedodedodedodedodedodedodedodedodedodedodedodedodedodedodedodedodedodedOfUModedodedodedodedodedodedodedodedodedoded+odedDPodedoded maximumodedodedodedinfo+		capodednumErrorbytesCHECKWinID+byte7 commits PID extractedroomFE volascaleEF39dis24get CUooo
	 annotation  ChildMon488: GetnexpectedDTTYPECHECK		Desc380 GetForward	*/
		CHECK	EDITCHECK ï¿½73EF256cell ApplyHEAD269size01 string tf380EF8 __ERTRCHECK805;


			0001`
	

	[696	mode73	
	//b
		//			DISCC fa14$		CHECK	
	
			//		Header:ass130[`F Creative of				//			
		0001		//			@`include"endmodule
