==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: top.cpp:25:34
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: top.cpp:25:43
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 197.535 ; gain = 107.559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 197.535 ; gain = 107.559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::init' into 'hls::Mat<720, 1280, 6144>::Mat.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::write' into 'hls::Mat<720, 1280, 6144>::operator<<' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char1' (top.cpp:88).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Rectangle' (top.cpp:52).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::read' into 'hls::Mat<720, 1280, 6144>::operator>>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char1' (top.cpp:77).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Rectangle' (top.cpp:45).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>.1' into 'hls::AXISetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 197.535 ; gain = 107.559
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 223.426 ; gain = 133.449
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rgb_img.data_stream.V' (top.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_img.data_stream.V' (top.cpp:19).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img.data_stream.V' (top.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:42) in function 'Add_Rectangle' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:74) in function 'Add_Char1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char1' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rgb_img.data_stream.V' (top.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_img.data_stream.V' (top.cpp:19) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img.data_stream.V' (top.cpp:20) .
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rgb_img.data_stream.V' (top.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_img.data_stream.V' (top.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img.data_stream.V' (top.cpp:20) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_rect', detected/extracted 6 process function(s): 
	 'hls_rect.entry129'
	 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'
	 'Add_Rectangle'
	 'Block__proc'
	 'Add_Char1'
	 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:42:29) to (top.cpp:42:24) in function 'Add_Rectangle'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:74:34) to (top.cpp:74:29) in function 'Add_Char1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Rectangle' (top.cpp:30)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char1' (top.cpp:58)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 274.777 ; gain = 184.801
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' to 'Mat2AXIvideo' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' to 'AXIvideo2Mat' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:45 . Memory (MB): peak = 347.773 ; gain = 257.797
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_rect' ...
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry3' to 'hls_rect_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry129' to 'hls_rect_entry129'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.793 seconds; current allocated memory: 288.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 288.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 289.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 289.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 289.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 289.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 289.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 290.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 290.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 290.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 290.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 291.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 291.292 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 291.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 291.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 292.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 292.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry129'.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 293.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 293.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Rectangle'.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 294.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 294.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char1'.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 295.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 295.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xleft_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xright_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ytop_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ydown_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_rect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'xleft_s', 'xright_s', 'ytop_s' and 'ydown_s' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_hls_rect_entry129_U0' to 'start_for_hls_recbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char1_U0' to 'start_for_Add_ChadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Rectangle_U0' to 'start_for_Add_ReceOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect'.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 297.385 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 285.71 MHz
INFO: [RTMG 210-279] Implementing memory 'Add_Char1_letter_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c7_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c8_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln25_loc_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add_ln25_1_loc_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_data_stre_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_data_stre_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_data_stre_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hls_recbkb_U(start_for_hls_recbkb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pcud_U(start_for_Block_pcud)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChadEe_U(start_for_Add_ChadEe)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ReceOg_U(start_for_Add_ReceOg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIfYi_U(start_for_Mat2AXIfYi)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:56 . Memory (MB): peak = 374.520 ; gain = 284.543
INFO: [VHDL 208-304] Generating VHDL RTL for hls_rect.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_rect.
INFO: [HLS 200-112] Total elapsed time: 56.482 seconds; peak allocated memory: 297.385 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 197.941 ; gain = 107.730
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 197.941 ; gain = 107.730
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::init' into 'hls::Mat<720, 1280, 6144>::Mat.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::write' into 'hls::Mat<720, 1280, 6144>::operator<<' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char4' (top.cpp:177).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char3' (top.cpp:149).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char2' (top.cpp:121).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char1' (top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Rectangle' (top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::read' into 'hls::Mat<720, 1280, 6144>::operator>>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char4' (top.cpp:168).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char3' (top.cpp:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char2' (top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char1' (top.cpp:84).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Rectangle' (top.cpp:58).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>.1' into 'hls::AXISetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 197.941 ; gain = 107.730
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 224.117 ; gain = 133.906
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rgb_img.data_stream.V' (top.cpp:18).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_img.data_stream.V' (top.cpp:19).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_4.data_stream.V' (top.cpp:23).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_3.data_stream.V' (top.cpp:22).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_2.data_stream.V' (top.cpp:21).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_1.data_stream.V' (top.cpp:20).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:55) in function 'Add_Rectangle' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:165) in function 'Add_Char4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:137) in function 'Add_Char3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:109) in function 'Add_Char2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:81) in function 'Add_Char1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char1' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.5' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.4' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rgb_img.data_stream.V' (top.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_img.data_stream.V' (top.cpp:19) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_1.data_stream.V' (top.cpp:20) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_2.data_stream.V' (top.cpp:21) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_3.data_stream.V' (top.cpp:22) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_4.data_stream.V' (top.cpp:23) .
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:156) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:127) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:128) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:100) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:71) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rgb_img.data_stream.V' (top.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_img.data_stream.V' (top.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_1.data_stream.V' (top.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_2.data_stream.V' (top.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_3.data_stream.V' (top.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_4.data_stream.V' (top.cpp:23) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_rect', detected/extracted 9 process function(s): 
	 'hls_rect.entry234'
	 'Block__proc'
	 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'
	 'Add_Rectangle'
	 'Add_Char1'
	 'Add_Char2'
	 'Add_Char3'
	 'Add_Char4'
	 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:55:29) to (top.cpp:55:24) in function 'Add_Rectangle'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:165:34) to (top.cpp:165:29) in function 'Add_Char4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:137:34) to (top.cpp:137:29) in function 'Add_Char3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:109:34) to (top.cpp:109:29) in function 'Add_Char2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:81:34) to (top.cpp:81:29) in function 'Add_Char1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Rectangle' (top.cpp:43)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char4' (top.cpp:154)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char3' (top.cpp:126)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char2' (top.cpp:98)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char1' (top.cpp:70)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 277.188 ; gain = 186.977
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' to 'Mat2AXIvideo' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' to 'AXIvideo2Mat' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 382.188 ; gain = 291.977
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_rect' ...
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry3' to 'hls_rect_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry234' to 'hls_rect_entry234'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.976 seconds; current allocated memory: 321.928 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 322.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.659 seconds; current allocated memory: 322.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 322.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 322.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 322.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 322.839 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 323.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 323.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 323.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 324.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 324.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.613 seconds; current allocated memory: 324.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 325.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.577 seconds; current allocated memory: 325.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 325.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 325.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 326.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.568 seconds; current allocated memory: 326.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 326.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 326.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.535 seconds; current allocated memory: 328.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 328.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry234'.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 329.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 329.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 330.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Rectangle'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 330.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char1'.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 331.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char2'.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 332.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char3'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 333.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char4'.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 333.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 334.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xleft_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xright_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ytop_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ydown_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_rect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'xleft_s', 'xright_s', 'ytop_s' and 'ydown_s' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_hls_rect_entry234_U0' to 'start_for_hls_recbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char1_U0' to 'start_for_Add_ChadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char2_U0' to 'start_for_Add_ChaeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char3_U0' to 'start_for_Add_ChafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char4_U0' to 'start_for_Add_Chag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Rectangle_U0' to 'start_for_Add_Rechbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect'.
INFO: [HLS 200-111]  Elapsed time: 0.656 seconds; current allocated memory: 336.844 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 285.71 MHz
INFO: [RTMG 210-279] Implementing memory 'Add_Char1_letter_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c13_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c14_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c_U(fifo_w8_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c_U(fifo_w8_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch1x_loc_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch2x_loc_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch3x_loc_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch4x_loc_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'chy_loc_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'chy_loc_c15_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'chy_loc_c16_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'chy_loc_c17_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hls_recbkb_U(start_for_hls_recbkb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pcud_U(start_for_Block_pcud)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChadEe_U(start_for_Add_ChadEe)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChaeOg_U(start_for_Add_ChaeOg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChafYi_U(start_for_Add_ChafYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chag8j_U(start_for_Add_Chag8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Rechbi_U(start_for_Add_Rechbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIibs_U(start_for_Mat2AXIibs)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:50 . Memory (MB): peak = 422.375 ; gain = 332.164
INFO: [VHDL 208-304] Generating VHDL RTL for hls_rect.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_rect.
INFO: [HLS 200-112] Total elapsed time: 49.986 seconds; peak allocated memory: 336.844 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 198.215 ; gain = 107.773
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 198.215 ; gain = 107.773
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::init' into 'hls::Mat<720, 1280, 6144>::Mat.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::write' into 'hls::Mat<720, 1280, 6144>::operator<<' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char4' (top.cpp:181).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char3' (top.cpp:153).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char2' (top.cpp:125).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char1' (top.cpp:97).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Rectangle' (top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::read' into 'hls::Mat<720, 1280, 6144>::operator>>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char4' (top.cpp:172).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char3' (top.cpp:144).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char2' (top.cpp:116).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char1' (top.cpp:88).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Rectangle' (top.cpp:62).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>.1' into 'hls::AXISetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 198.215 ; gain = 107.773
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 224.570 ; gain = 134.129
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rgb_img.data_stream.V' (top.cpp:22).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_img.data_stream.V' (top.cpp:23).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_4.data_stream.V' (top.cpp:27).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_3.data_stream.V' (top.cpp:26).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_2.data_stream.V' (top.cpp:25).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_1.data_stream.V' (top.cpp:24).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:59) in function 'Add_Rectangle' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:169) in function 'Add_Char4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:141) in function 'Add_Char3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:113) in function 'Add_Char2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:85) in function 'Add_Char1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char1' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.5' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.4' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rgb_img.data_stream.V' (top.cpp:22) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_img.data_stream.V' (top.cpp:23) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_1.data_stream.V' (top.cpp:24) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_2.data_stream.V' (top.cpp:25) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_3.data_stream.V' (top.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_4.data_stream.V' (top.cpp:27) .
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:159) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:160) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:132) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:76) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rgb_img.data_stream.V' (top.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_img.data_stream.V' (top.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_1.data_stream.V' (top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_2.data_stream.V' (top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_3.data_stream.V' (top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_4.data_stream.V' (top.cpp:27) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_rect', detected/extracted 9 process function(s): 
	 'hls_rect.entry234'
	 'Block__proc'
	 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'
	 'Add_Rectangle'
	 'Add_Char1'
	 'Add_Char2'
	 'Add_Char3'
	 'Add_Char4'
	 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:59:29) to (top.cpp:59:24) in function 'Add_Rectangle'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:169:34) to (top.cpp:169:29) in function 'Add_Char4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:141:34) to (top.cpp:141:29) in function 'Add_Char3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:113:34) to (top.cpp:113:29) in function 'Add_Char2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:85:34) to (top.cpp:85:29) in function 'Add_Char1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Rectangle' (top.cpp:47)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char4' (top.cpp:158)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char3' (top.cpp:130)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char2' (top.cpp:102)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char1' (top.cpp:74)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 276.832 ; gain = 186.391
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' to 'Mat2AXIvideo' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' to 'AXIvideo2Mat' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 382.941 ; gain = 292.500
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_rect' ...
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry3' to 'hls_rect_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry234' to 'hls_rect_entry234'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.165 seconds; current allocated memory: 321.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 322.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 322.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 322.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 322.592 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 322.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 322.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 323.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.567 seconds; current allocated memory: 323.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 323.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.099 seconds; current allocated memory: 324.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 324.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.577 seconds; current allocated memory: 324.782 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 325.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.921 seconds; current allocated memory: 325.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 325.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 326.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 326.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 326.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 326.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 327.038 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.541 seconds; current allocated memory: 328.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 329.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry234'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 329.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 329.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 330.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Rectangle'.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 330.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char1'.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 331.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char2'.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 332.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char3'.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 333.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char4'.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 333.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 334.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xleft_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xright_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ytop_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ydown_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_rect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'xleft_s', 'xright_s', 'ytop_s', 'ydown_s', 'char1', 'char2', 'char3' and 'char4' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_hls_rect_entry234_U0' to 'start_for_hls_recbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char1_U0' to 'start_for_Add_ChadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char2_U0' to 'start_for_Add_ChaeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char3_U0' to 'start_for_Add_ChafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char4_U0' to 'start_for_Add_Chag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Rectangle_U0' to 'start_for_Add_Rechbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect'.
INFO: [HLS 200-111]  Elapsed time: 0.637 seconds; current allocated memory: 336.917 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 285.71 MHz
INFO: [RTMG 210-279] Implementing memory 'Add_Char1_letter_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c1_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c2_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c3_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c4_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c13_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c14_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c_U(fifo_w8_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c_U(fifo_w8_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch1x_loc_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch2x_loc_c_U(fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch3x_loc_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch4x_loc_c_U(fifo_w32_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'chy_loc_c_U(fifo_w32_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'chy_loc_c15_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'chy_loc_c16_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'chy_loc_c17_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hls_recbkb_U(start_for_hls_recbkb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pcud_U(start_for_Block_pcud)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChadEe_U(start_for_Add_ChadEe)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChaeOg_U(start_for_Add_ChaeOg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChafYi_U(start_for_Add_ChafYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chag8j_U(start_for_Add_Chag8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Rechbi_U(start_for_Add_Rechbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIibs_U(start_for_Mat2AXIibs)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:50 . Memory (MB): peak = 422.418 ; gain = 331.977
INFO: [VHDL 208-304] Generating VHDL RTL for hls_rect.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_rect.
INFO: [HLS 200-112] Total elapsed time: 50.606 seconds; peak allocated memory: 336.917 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 198.477 ; gain = 108.250
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 198.477 ; gain = 108.250
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::init' into 'hls::Mat<720, 1280, 6144>::Mat.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::write' into 'hls::Mat<720, 1280, 6144>::operator<<' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char4' (top.cpp:181).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char3' (top.cpp:153).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char2' (top.cpp:125).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char1' (top.cpp:97).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Rectangle' (top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::read' into 'hls::Mat<720, 1280, 6144>::operator>>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char4' (top.cpp:172).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char3' (top.cpp:144).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char2' (top.cpp:116).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char1' (top.cpp:88).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Rectangle' (top.cpp:62).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>.1' into 'hls::AXISetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 198.477 ; gain = 108.250
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 224.453 ; gain = 134.227
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rgb_img.data_stream.V' (top.cpp:22).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_img.data_stream.V' (top.cpp:23).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_4.data_stream.V' (top.cpp:27).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_3.data_stream.V' (top.cpp:26).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_2.data_stream.V' (top.cpp:25).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_1.data_stream.V' (top.cpp:24).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:59) in function 'Add_Rectangle' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:169) in function 'Add_Char4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:141) in function 'Add_Char3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:113) in function 'Add_Char2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:85) in function 'Add_Char1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char1' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.5' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.4' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rgb_img.data_stream.V' (top.cpp:22) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_img.data_stream.V' (top.cpp:23) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_1.data_stream.V' (top.cpp:24) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_2.data_stream.V' (top.cpp:25) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_3.data_stream.V' (top.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_4.data_stream.V' (top.cpp:27) .
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:159) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:160) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:132) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:76) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rgb_img.data_stream.V' (top.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_img.data_stream.V' (top.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_1.data_stream.V' (top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_2.data_stream.V' (top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_3.data_stream.V' (top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_4.data_stream.V' (top.cpp:27) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_rect', detected/extracted 9 process function(s): 
	 'hls_rect.entry234'
	 'Block__proc'
	 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'
	 'Add_Rectangle'
	 'Add_Char1'
	 'Add_Char2'
	 'Add_Char3'
	 'Add_Char4'
	 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:59:29) to (top.cpp:59:24) in function 'Add_Rectangle'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:169:34) to (top.cpp:169:29) in function 'Add_Char4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:141:34) to (top.cpp:141:29) in function 'Add_Char3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:113:34) to (top.cpp:113:29) in function 'Add_Char2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:85:34) to (top.cpp:85:29) in function 'Add_Char1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Rectangle' (top.cpp:47)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char4' (top.cpp:158)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char3' (top.cpp:130)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char2' (top.cpp:102)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char1' (top.cpp:74)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 277.793 ; gain = 187.566
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' to 'Mat2AXIvideo' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' to 'AXIvideo2Mat' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:50 . Memory (MB): peak = 382.656 ; gain = 292.430
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_rect' ...
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry3' to 'hls_rect_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry234' to 'hls_rect_entry234'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.124 seconds; current allocated memory: 322.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 322.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.651 seconds; current allocated memory: 322.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 322.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 322.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 322.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 322.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 323.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 323.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 323.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.603 seconds; current allocated memory: 324.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 324.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.956 seconds; current allocated memory: 324.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 325.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 325.432 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 325.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 326.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 326.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 326.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 326.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 327.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 328.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 329.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry234'.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 329.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 329.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 330.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Rectangle'.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 331.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char1'.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 331.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char2'.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 332.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char3'.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 333.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char4'.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 334.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.644 seconds; current allocated memory: 334.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xleft_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xright_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ytop_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ydown_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_rect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'xleft_s', 'xright_s', 'ytop_s', 'ydown_s', 'char1', 'char2', 'char3' and 'char4' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_hls_rect_entry234_U0' to 'start_for_hls_recbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char1_U0' to 'start_for_Add_ChadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char2_U0' to 'start_for_Add_ChaeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char3_U0' to 'start_for_Add_ChafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char4_U0' to 'start_for_Add_Chag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Rectangle_U0' to 'start_for_Add_Rechbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect'.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 337.020 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 285.71 MHz
INFO: [RTMG 210-279] Implementing memory 'Add_Char1_letter_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c13_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c14_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c_U(fifo_w8_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c_U(fifo_w8_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch1x_loc_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch2x_loc_c_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch3x_loc_c_U(fifo_w16_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch4x_loc_c_U(fifo_w16_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'chy_loc_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'chy_loc_c15_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'chy_loc_c16_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'chy_loc_c17_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hls_recbkb_U(start_for_hls_recbkb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pcud_U(start_for_Block_pcud)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChadEe_U(start_for_Add_ChadEe)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChaeOg_U(start_for_Add_ChaeOg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChafYi_U(start_for_Add_ChafYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chag8j_U(start_for_Add_Chag8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Rechbi_U(start_for_Add_Rechbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIibs_U(start_for_Mat2AXIibs)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:01:08 . Memory (MB): peak = 422.496 ; gain = 332.270
INFO: [VHDL 208-304] Generating VHDL RTL for hls_rect.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_rect.
INFO: [HLS 200-112] Total elapsed time: 67.729 seconds; peak allocated memory: 337.020 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 198.496 ; gain = 106.168
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 198.496 ; gain = 106.168
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::init' into 'hls::Mat<720, 1280, 6144>::Mat.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::write' into 'hls::Mat<720, 1280, 6144>::operator<<' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char4' (top.cpp:181).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char3' (top.cpp:153).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char2' (top.cpp:125).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char1' (top.cpp:97).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Rectangle' (top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::read' into 'hls::Mat<720, 1280, 6144>::operator>>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char4' (top.cpp:172).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char3' (top.cpp:144).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char2' (top.cpp:116).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char1' (top.cpp:88).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Rectangle' (top.cpp:62).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>.1' into 'hls::AXISetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 198.496 ; gain = 106.168
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 224.332 ; gain = 132.004
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rgb_img.data_stream.V' (top.cpp:22).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_img.data_stream.V' (top.cpp:23).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_4.data_stream.V' (top.cpp:27).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_3.data_stream.V' (top.cpp:26).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_2.data_stream.V' (top.cpp:25).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_1.data_stream.V' (top.cpp:24).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:59) in function 'Add_Rectangle' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:169) in function 'Add_Char4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:141) in function 'Add_Char3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:113) in function 'Add_Char2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:85) in function 'Add_Char1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char1' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.5' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.4' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rgb_img.data_stream.V' (top.cpp:22) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_img.data_stream.V' (top.cpp:23) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_1.data_stream.V' (top.cpp:24) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_2.data_stream.V' (top.cpp:25) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_3.data_stream.V' (top.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_4.data_stream.V' (top.cpp:27) .
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:159) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:160) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:132) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:104) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:76) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rgb_img.data_stream.V' (top.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_img.data_stream.V' (top.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_1.data_stream.V' (top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_2.data_stream.V' (top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_3.data_stream.V' (top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_4.data_stream.V' (top.cpp:27) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_rect', detected/extracted 9 process function(s): 
	 'hls_rect.entry234'
	 'Block__proc'
	 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'
	 'Add_Rectangle'
	 'Add_Char1'
	 'Add_Char2'
	 'Add_Char3'
	 'Add_Char4'
	 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:59:29) to (top.cpp:59:24) in function 'Add_Rectangle'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:169:34) to (top.cpp:169:29) in function 'Add_Char4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:141:34) to (top.cpp:141:29) in function 'Add_Char3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:113:34) to (top.cpp:113:29) in function 'Add_Char2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:85:34) to (top.cpp:85:29) in function 'Add_Char1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Rectangle' (top.cpp:47)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char4' (top.cpp:158)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char3' (top.cpp:130)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char2' (top.cpp:102)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char1' (top.cpp:74)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 276.621 ; gain = 184.293
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' to 'Mat2AXIvideo' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' to 'AXIvideo2Mat' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 382.945 ; gain = 290.617
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_rect' ...
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry3' to 'hls_rect_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry234' to 'hls_rect_entry234'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.514 seconds; current allocated memory: 322.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 322.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.702 seconds; current allocated memory: 322.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 322.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 322.736 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 322.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 323.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 323.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 323.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 324.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.587 seconds; current allocated memory: 324.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 324.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 324.946 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 325.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 325.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 325.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.683 seconds; current allocated memory: 326.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 326.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 326.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 326.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 327.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 328.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 329.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry234'.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 329.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 329.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 330.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Rectangle'.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 331.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char1'.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 331.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char2'.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 332.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char3'.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 333.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char4'.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 334.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 334.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xleft_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xright_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ytop_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ydown_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_rect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'xleft_s', 'xright_s', 'ytop_s', 'ydown_s', 'char1', 'char2', 'char3' and 'char4' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_hls_rect_entry234_U0' to 'start_for_hls_recbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char1_U0' to 'start_for_Add_ChadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char2_U0' to 'start_for_Add_ChaeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char3_U0' to 'start_for_Add_ChafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char4_U0' to 'start_for_Add_Chag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Rectangle_U0' to 'start_for_Add_Rechbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect'.
INFO: [HLS 200-111]  Elapsed time: 1.191 seconds; current allocated memory: 337.155 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 285.71 MHz
INFO: [RTMG 210-279] Implementing memory 'Add_Char1_letter_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c13_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c14_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c_U(fifo_w8_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c_U(fifo_w8_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch1x_loc_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch2x_loc_c_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch3x_loc_c_U(fifo_w16_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch4x_loc_c_U(fifo_w16_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'chy_loc_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'chy_loc_c15_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'chy_loc_c16_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'chy_loc_c17_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hls_recbkb_U(start_for_hls_recbkb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pcud_U(start_for_Block_pcud)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChadEe_U(start_for_Add_ChadEe)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChaeOg_U(start_for_Add_ChaeOg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChafYi_U(start_for_Add_ChafYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chag8j_U(start_for_Add_Chag8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Rechbi_U(start_for_Add_Rechbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIibs_U(start_for_Mat2AXIibs)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:51 . Memory (MB): peak = 422.371 ; gain = 330.043
INFO: [VHDL 208-304] Generating VHDL RTL for hls_rect.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_rect.
INFO: [HLS 200-112] Total elapsed time: 50.841 seconds; peak allocated memory: 337.155 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 197.988 ; gain = 108.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 197.988 ; gain = 108.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::init' into 'hls::Mat<720, 1280, 6144>::Mat.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::write' into 'hls::Mat<720, 1280, 6144>::operator<<' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char4' (top.cpp:209).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char3' (top.cpp:174).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char2' (top.cpp:139).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char1' (top.cpp:104).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Rectangle' (top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::read' into 'hls::Mat<720, 1280, 6144>::operator>>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char4' (top.cpp:199).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char3' (top.cpp:164).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char2' (top.cpp:129).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char1' (top.cpp:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Rectangle' (top.cpp:62).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>.1' into 'hls::AXISetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 197.988 ; gain = 108.305
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 224.715 ; gain = 135.031
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rgb_img.data_stream.V' (top.cpp:22).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_img.data_stream.V' (top.cpp:23).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_4.data_stream.V' (top.cpp:27).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_3.data_stream.V' (top.cpp:26).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_2.data_stream.V' (top.cpp:25).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_1.data_stream.V' (top.cpp:24).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:59) in function 'Add_Rectangle' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:196) in function 'Add_Char4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:161) in function 'Add_Char3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:126) in function 'Add_Char2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:91) in function 'Add_Char1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char1' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.5' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.4' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rgb_img.data_stream.V' (top.cpp:22) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_img.data_stream.V' (top.cpp:23) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_1.data_stream.V' (top.cpp:24) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_2.data_stream.V' (top.cpp:25) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_3.data_stream.V' (top.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_4.data_stream.V' (top.cpp:27) .
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:180) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:181) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'whitepix.val' (top.cpp:186) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:145) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:146) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'whitepix.val' (top.cpp:151) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:110) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:111) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'whitepix.val' (top.cpp:116) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:75) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:76) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'whitepix.val' (top.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rgb_img.data_stream.V' (top.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_img.data_stream.V' (top.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_1.data_stream.V' (top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_2.data_stream.V' (top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_3.data_stream.V' (top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_4.data_stream.V' (top.cpp:27) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_rect', detected/extracted 9 process function(s): 
	 'hls_rect.entry234'
	 'Block__proc'
	 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'
	 'Add_Rectangle'
	 'Add_Char1'
	 'Add_Char2'
	 'Add_Char3'
	 'Add_Char4'
	 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:59:29) to (top.cpp:59:24) in function 'Add_Rectangle'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:196:34) to (top.cpp:196:29) in function 'Add_Char4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:161:34) to (top.cpp:161:29) in function 'Add_Char3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:126:34) to (top.cpp:126:29) in function 'Add_Char2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:91:34) to (top.cpp:91:29) in function 'Add_Char1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Rectangle' (top.cpp:47)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char4' (top.cpp:179)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char3' (top.cpp:144)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char2' (top.cpp:109)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char1' (top.cpp:74)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 277.426 ; gain = 187.742
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' to 'Mat2AXIvideo' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' to 'AXIvideo2Mat' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 382.672 ; gain = 292.988
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_rect' ...
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry3' to 'hls_rect_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry234' to 'hls_rect_entry234'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.092 seconds; current allocated memory: 322.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 322.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.652 seconds; current allocated memory: 322.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 322.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 322.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 322.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 323.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 323.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 323.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 324.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 324.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 324.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 324.989 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.685 seconds; current allocated memory: 325.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.749 seconds; current allocated memory: 325.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 325.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 326.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 326.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 326.687 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 326.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 327.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 328.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 329.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry234'.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 329.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 329.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 330.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Rectangle'.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 331.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char1'.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 331.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char2'.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 332.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char3'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 333.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char4'.
INFO: [HLS 200-111]  Elapsed time: 0.811 seconds; current allocated memory: 333.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 334.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xleft_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xright_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ytop_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ydown_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_rect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'xleft_s', 'xright_s', 'ytop_s', 'ydown_s', 'char1', 'char2', 'char3' and 'char4' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_hls_rect_entry234_U0' to 'start_for_hls_recbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char1_U0' to 'start_for_Add_ChadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char2_U0' to 'start_for_Add_ChaeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char3_U0' to 'start_for_Add_ChafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char4_U0' to 'start_for_Add_Chag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Rectangle_U0' to 'start_for_Add_Rechbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIibs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect'.
INFO: [HLS 200-111]  Elapsed time: 0.602 seconds; current allocated memory: 336.973 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 285.71 MHz
INFO: [RTMG 210-279] Implementing memory 'Add_Char1_letter_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c13_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c14_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c_U(fifo_w8_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c_U(fifo_w8_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch1x_loc_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch2x_loc_c_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch3x_loc_c_U(fifo_w16_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch4x_loc_c_U(fifo_w16_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'chy_loc_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'chy_loc_c15_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'chy_loc_c16_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'chy_loc_c17_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hls_recbkb_U(start_for_hls_recbkb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pcud_U(start_for_Block_pcud)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChadEe_U(start_for_Add_ChadEe)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChaeOg_U(start_for_Add_ChaeOg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChafYi_U(start_for_Add_ChafYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chag8j_U(start_for_Add_Chag8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Rechbi_U(start_for_Add_Rechbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIibs_U(start_for_Mat2AXIibs)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:49 . Memory (MB): peak = 421.902 ; gain = 332.219
INFO: [VHDL 208-304] Generating VHDL RTL for hls_rect.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_rect.
INFO: [HLS 200-112] Total elapsed time: 49.281 seconds; peak allocated memory: 336.973 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 198.367 ; gain = 108.785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 198.367 ; gain = 108.785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::init' into 'hls::Mat<720, 1280, 6144>::Mat.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::write' into 'hls::Mat<720, 1280, 6144>::operator<<' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char6' (top.cpp:288).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char5' (top.cpp:253).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char4' (top.cpp:218).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char3' (top.cpp:183).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char2' (top.cpp:148).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char1' (top.cpp:113).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Rectangle' (top.cpp:78).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::read' into 'hls::Mat<720, 1280, 6144>::operator>>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char6' (top.cpp:278).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char5' (top.cpp:243).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char4' (top.cpp:208).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char3' (top.cpp:173).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char2' (top.cpp:138).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char1' (top.cpp:103).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Rectangle' (top.cpp:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>.1' into 'hls::AXISetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 198.367 ; gain = 108.785
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 225.344 ; gain = 135.762
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rgb_img.data_stream.V' (top.cpp:25).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_img.data_stream.V' (top.cpp:26).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_6.data_stream.V' (top.cpp:32).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_5.data_stream.V' (top.cpp:31).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_4.data_stream.V' (top.cpp:30).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_3.data_stream.V' (top.cpp:29).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_2.data_stream.V' (top.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_1.data_stream.V' (top.cpp:27).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:68) in function 'Add_Rectangle' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:275) in function 'Add_Char6' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:240) in function 'Add_Char5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:205) in function 'Add_Char4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:170) in function 'Add_Char3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:135) in function 'Add_Char2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:100) in function 'Add_Char1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char6' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char6' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char5' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char5' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char1' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.7' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.6' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.5' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.4' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rgb_img.data_stream.V' (top.cpp:25) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_img.data_stream.V' (top.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_1.data_stream.V' (top.cpp:27) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_2.data_stream.V' (top.cpp:28) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_3.data_stream.V' (top.cpp:29) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_4.data_stream.V' (top.cpp:30) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_5.data_stream.V' (top.cpp:31) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_6.data_stream.V' (top.cpp:32) .
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:259) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:260) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'whitepix.val' (top.cpp:265) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:224) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:225) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'whitepix.val' (top.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:189) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:190) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'whitepix.val' (top.cpp:195) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:154) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'whitepix.val' (top.cpp:160) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:120) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'whitepix.val' (top.cpp:125) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'whitepix.val' (top.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rgb_img.data_stream.V' (top.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_img.data_stream.V' (top.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_1.data_stream.V' (top.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_2.data_stream.V' (top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_3.data_stream.V' (top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_4.data_stream.V' (top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_5.data_stream.V' (top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_6.data_stream.V' (top.cpp:32) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_rect', detected/extracted 11 process function(s): 
	 'hls_rect.entry303'
	 'Block__proc'
	 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'
	 'Add_Rectangle'
	 'Add_Char1'
	 'Add_Char2'
	 'Add_Char3'
	 'Add_Char4'
	 'Add_Char5'
	 'Add_Char6'
	 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:68:29) to (top.cpp:68:24) in function 'Add_Rectangle'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:275:34) to (top.cpp:275:29) in function 'Add_Char6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:240:34) to (top.cpp:240:29) in function 'Add_Char5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:205:34) to (top.cpp:205:29) in function 'Add_Char4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:170:34) to (top.cpp:170:29) in function 'Add_Char3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:135:34) to (top.cpp:135:29) in function 'Add_Char2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:100:34) to (top.cpp:100:29) in function 'Add_Char1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Rectangle' (top.cpp:56)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char6' (top.cpp:258)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char5' (top.cpp:223)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char4' (top.cpp:188)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char3' (top.cpp:153)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char2' (top.cpp:118)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char1' (top.cpp:83)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 279.520 ; gain = 189.938
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' to 'Mat2AXIvideo' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' to 'AXIvideo2Mat' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 405.711 ; gain = 316.129
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_rect' ...
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry3' to 'hls_rect_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry303' to 'hls_rect_entry303'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.765 seconds; current allocated memory: 344.623 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 344.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry303' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.745 seconds; current allocated memory: 344.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 345.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 345.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 345.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 345.623 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 345.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 346.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 346.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 346.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.617 seconds; current allocated memory: 347.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.684 seconds; current allocated memory: 347.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 347.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 348.026 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 348.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.571 seconds; current allocated memory: 348.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 349.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.564 seconds; current allocated memory: 349.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 349.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 349.838 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 350.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 350.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 350.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 350.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.669 seconds; current allocated memory: 353.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 353.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry303' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry303'.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 353.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 354.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 354.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Rectangle'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 355.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char1'.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 356.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char2'.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 356.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char3'.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 357.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char4'.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 358.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char5'.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 358.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char6'.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 359.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 360.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xleft_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xright_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ytop_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ydown_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_rect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'xleft_s', 'xright_s', 'ytop_s', 'ydown_s', 'char1', 'char2', 'char3', 'char4', 'char5' and 'char6' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_hls_rect_entry303_U0' to 'start_for_hls_recbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char1_U0' to 'start_for_Add_ChadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char2_U0' to 'start_for_Add_ChaeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char3_U0' to 'start_for_Add_ChafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char4_U0' to 'start_for_Add_Chag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char5_U0' to 'start_for_Add_Chahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char6_U0' to 'start_for_Add_Chaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Rectangle_U0' to 'start_for_Add_RecjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect'.
INFO: [HLS 200-111]  Elapsed time: 0.751 seconds; current allocated memory: 363.195 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 285.71 MHz
INFO: [RTMG 210-279] Implementing memory 'Add_Char1_letter_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char5_c9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char6_c10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c17_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c_U(fifo_w8_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c_U(fifo_w8_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char5_c_U(fifo_w8_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char6_c_U(fifo_w8_d9_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch2x_loc_c_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch3x_loc_c_U(fifo_w16_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch4x_loc_c_U(fifo_w16_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch5x_loc_c_U(fifo_w16_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch6x_loc_c_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c18_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c19_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c20_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c21_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c22_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c23_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c24_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hls_recbkb_U(start_for_hls_recbkb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pcud_U(start_for_Block_pcud)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChadEe_U(start_for_Add_ChadEe)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChaeOg_U(start_for_Add_ChaeOg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChafYi_U(start_for_Add_ChafYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chag8j_U(start_for_Add_Chag8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chahbi_U(start_for_Add_Chahbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chaibs_U(start_for_Add_Chaibs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_RecjbC_U(start_for_Add_RecjbC)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIkbM_U(start_for_Mat2AXIkbM)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:00:55 . Memory (MB): peak = 452.441 ; gain = 362.859
INFO: [VHDL 208-304] Generating VHDL RTL for hls_rect.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_rect.
INFO: [HLS 200-112] Total elapsed time: 54.95 seconds; peak allocated memory: 363.195 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 198.738 ; gain = 108.629
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 198.738 ; gain = 108.629
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::init' into 'hls::Mat<720, 1280, 6144>::Mat.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::write' into 'hls::Mat<720, 1280, 6144>::operator<<' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char6' (top.cpp:305).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char5' (top.cpp:268).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char4' (top.cpp:231).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char3' (top.cpp:194).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char2' (top.cpp:157).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char1' (top.cpp:120).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Rectangle' (top.cpp:83).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::read' into 'hls::Mat<720, 1280, 6144>::operator>>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char6' (top.cpp:295).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char5' (top.cpp:258).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char4' (top.cpp:221).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char3' (top.cpp:184).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char2' (top.cpp:147).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char1' (top.cpp:110).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Rectangle' (top.cpp:76).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>.1' into 'hls::AXISetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 198.738 ; gain = 108.629
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 226.340 ; gain = 136.230
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rgb_img.data_stream.V' (top.cpp:29).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_img.data_stream.V' (top.cpp:30).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_6.data_stream.V' (top.cpp:36).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_5.data_stream.V' (top.cpp:35).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_4.data_stream.V' (top.cpp:34).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_3.data_stream.V' (top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_2.data_stream.V' (top.cpp:32).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_1.data_stream.V' (top.cpp:31).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:73) in function 'Add_Rectangle' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:292) in function 'Add_Char6' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:255) in function 'Add_Char5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:218) in function 'Add_Char4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:181) in function 'Add_Char3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:144) in function 'Add_Char2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:107) in function 'Add_Char1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char6' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char6' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char5' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char5' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char1' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.7' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.6' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.5' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.4' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rgb_img.data_stream.V' (top.cpp:29) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_img.data_stream.V' (top.cpp:30) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_1.data_stream.V' (top.cpp:31) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_2.data_stream.V' (top.cpp:32) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_3.data_stream.V' (top.cpp:33) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_4.data_stream.V' (top.cpp:34) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_5.data_stream.V' (top.cpp:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_6.data_stream.V' (top.cpp:36) .
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:276) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:277) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'whitepix.val' (top.cpp:282) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:240) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'whitepix.val' (top.cpp:245) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'whitepix.val' (top.cpp:208) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:165) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:166) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'whitepix.val' (top.cpp:171) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:128) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:129) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'whitepix.val' (top.cpp:134) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:91) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'redpix.val' (top.cpp:92) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'whitepix.val' (top.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rgb_img.data_stream.V' (top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_img.data_stream.V' (top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_1.data_stream.V' (top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_2.data_stream.V' (top.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_3.data_stream.V' (top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_4.data_stream.V' (top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_5.data_stream.V' (top.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_6.data_stream.V' (top.cpp:36) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_rect', detected/extracted 11 process function(s): 
	 'hls_rect.entry303'
	 'Block__proc'
	 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'
	 'Add_Rectangle'
	 'Add_Char1'
	 'Add_Char2'
	 'Add_Char3'
	 'Add_Char4'
	 'Add_Char5'
	 'Add_Char6'
	 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:73:29) to (top.cpp:73:24) in function 'Add_Rectangle'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:292:34) to (top.cpp:292:29) in function 'Add_Char6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:255:34) to (top.cpp:255:29) in function 'Add_Char5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:218:34) to (top.cpp:218:29) in function 'Add_Char4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:181:34) to (top.cpp:181:29) in function 'Add_Char3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:144:34) to (top.cpp:144:29) in function 'Add_Char2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:107:34) to (top.cpp:107:29) in function 'Add_Char1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Rectangle' (top.cpp:60)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char6' (top.cpp:274)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char5' (top.cpp:237)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char4' (top.cpp:200)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char3' (top.cpp:163)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char2' (top.cpp:126)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char1' (top.cpp:89)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 278.355 ; gain = 188.246
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' to 'Mat2AXIvideo' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' to 'AXIvideo2Mat' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:35 . Memory (MB): peak = 409.023 ; gain = 318.914
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_rect' ...
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry3' to 'hls_rect_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry303' to 'hls_rect_entry303'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.537 seconds; current allocated memory: 347.072 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 347.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry303' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.922 seconds; current allocated memory: 347.444 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 347.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 347.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 348.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 348.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 348.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.781 seconds; current allocated memory: 348.736 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 349.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.102 seconds; current allocated memory: 349.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 350.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.753 seconds; current allocated memory: 350.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 350.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.772 seconds; current allocated memory: 350.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 351.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.759 seconds; current allocated memory: 351.698 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 352.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.789 seconds; current allocated memory: 352.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 352.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.643 seconds; current allocated memory: 353.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 353.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 353.658 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 353.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 354.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.734 seconds; current allocated memory: 356.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 357.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry303' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry303'.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 357.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 358.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 358.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Rectangle'.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 359.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char1'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 360.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char2'.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 361.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char3'.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 361.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char4'.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 362.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char5'.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 363.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char6'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 364.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 365.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xleft_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xright_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ytop_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ydown_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_rect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'xleft_s', 'xright_s', 'ytop_s', 'ydown_s', 'color1', 'color2', 'color3', 'char1', 'char2', 'char3', 'char4', 'char5' and 'char6' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_hls_rect_entry303_U0' to 'start_for_hls_recbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char1_U0' to 'start_for_Add_ChadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char2_U0' to 'start_for_Add_ChaeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char3_U0' to 'start_for_Add_ChafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char4_U0' to 'start_for_Add_Chag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char5_U0' to 'start_for_Add_Chahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char6_U0' to 'start_for_Add_Chaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Rectangle_U0' to 'start_for_Add_RecjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect'.
INFO: [HLS 200-111]  Elapsed time: 1.057 seconds; current allocated memory: 368.697 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 285.71 MHz
INFO: [RTMG 210-279] Implementing memory 'Add_Char1_letter_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c11_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char5_c12_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char6_c13_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c17_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c_U(fifo_w8_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c_U(fifo_w8_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char5_c_U(fifo_w8_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char6_c_U(fifo_w8_d9_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch2x_loc_c_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch3x_loc_c_U(fifo_w16_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch4x_loc_c_U(fifo_w16_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch5x_loc_c_U(fifo_w16_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch6x_loc_c_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c18_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c19_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c20_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c21_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c22_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c23_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c24_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c25_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c26_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c27_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c28_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c29_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c30_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c31_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c32_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c33_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c34_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c35_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c36_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c37_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c38_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c39_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c40_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c41_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c42_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hls_recbkb_U(start_for_hls_recbkb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pcud_U(start_for_Block_pcud)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChadEe_U(start_for_Add_ChadEe)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChaeOg_U(start_for_Add_ChaeOg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChafYi_U(start_for_Add_ChafYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chag8j_U(start_for_Add_Chag8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chahbi_U(start_for_Add_Chahbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chaibs_U(start_for_Add_Chaibs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_RecjbC_U(start_for_Add_RecjbC)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIkbM_U(start_for_Mat2AXIkbM)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:01:00 . Memory (MB): peak = 461.066 ; gain = 370.957
INFO: [VHDL 208-304] Generating VHDL RTL for hls_rect.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_rect.
INFO: [HLS 200-112] Total elapsed time: 60.292 seconds; peak allocated memory: 368.697 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: top.cpp:49:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: top.cpp:50:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: top.cpp:51:2
WARNING: [HLS 214-167] There are a total of 6 such instances of non-canonical statements in the dataflow region: top.cpp:30:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 198.469 ; gain = 108.566
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 198.469 ; gain = 108.566
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::init' into 'hls::Mat<720, 1280, 6144>::Mat.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::write' into 'hls::Mat<720, 1280, 6144>::operator<<' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char6' (top.cpp:251).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char5' (top.cpp:224).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char4' (top.cpp:197).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char3' (top.cpp:170).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char2' (top.cpp:143).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char1' (top.cpp:116).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Rectangle' (top.cpp:89).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::read' into 'hls::Mat<720, 1280, 6144>::operator>>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char6' (top.cpp:241).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char5' (top.cpp:214).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char4' (top.cpp:187).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char3' (top.cpp:160).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char2' (top.cpp:133).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char1' (top.cpp:106).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Rectangle' (top.cpp:82).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>.1' into 'hls::AXISetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 198.469 ; gain = 108.566
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 225.648 ; gain = 135.746
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rgb_img.data_stream.V' (top.cpp:30).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_img.data_stream.V' (top.cpp:31).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_6.data_stream.V' (top.cpp:37).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_5.data_stream.V' (top.cpp:36).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_4.data_stream.V' (top.cpp:35).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_3.data_stream.V' (top.cpp:34).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_2.data_stream.V' (top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_1.data_stream.V' (top.cpp:32).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:79) in function 'Add_Rectangle' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:238) in function 'Add_Char6' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:211) in function 'Add_Char5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:184) in function 'Add_Char4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:157) in function 'Add_Char3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:130) in function 'Add_Char2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:103) in function 'Add_Char1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char6' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char6' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char5' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char5' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char1' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.7' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.6' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.5' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.4' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rgb_img.data_stream.V' (top.cpp:30) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_img.data_stream.V' (top.cpp:31) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_1.data_stream.V' (top.cpp:32) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_2.data_stream.V' (top.cpp:33) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_3.data_stream.V' (top.cpp:34) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_4.data_stream.V' (top.cpp:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_5.data_stream.V' (top.cpp:36) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_6.data_stream.V' (top.cpp:37) .
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'whitepix.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:74) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:205) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:151) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rgb_img.data_stream.V' (top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_img.data_stream.V' (top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_1.data_stream.V' (top.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_2.data_stream.V' (top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_3.data_stream.V' (top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_4.data_stream.V' (top.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_5.data_stream.V' (top.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_6.data_stream.V' (top.cpp:37) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_rect', detected/extracted 18 process function(s): 
	 'hls_rect.entry327'
	 'Block__proc'
	 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'
	 'Block__proc86'
	 'Add_Rectangle'
	 'Block__proc87'
	 'Add_Char1'
	 'Block__proc88'
	 'Add_Char2'
	 'Block__proc89'
	 'Add_Char3'
	 'Block__proc90'
	 'Add_Char4'
	 'Block__proc91'
	 'Add_Char5'
	 'Block__proc92'
	 'Add_Char6'
	 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:79:29) to (top.cpp:79:24) in function 'Add_Rectangle'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:238:34) to (top.cpp:238:29) in function 'Add_Char6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:211:34) to (top.cpp:211:29) in function 'Add_Char5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:184:34) to (top.cpp:184:29) in function 'Add_Char4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:157:34) to (top.cpp:157:29) in function 'Add_Char3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:130:34) to (top.cpp:130:29) in function 'Add_Char2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:103:34) to (top.cpp:103:29) in function 'Add_Char1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Rectangle' (top.cpp:70)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char6' (top.cpp:230)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char5' (top.cpp:203)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char4' (top.cpp:176)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char3' (top.cpp:149)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char2' (top.cpp:122)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char1' (top.cpp:95)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 282.785 ; gain = 192.883
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' to 'Mat2AXIvideo' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' to 'AXIvideo2Mat' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:41 . Memory (MB): peak = 481.066 ; gain = 391.164
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_rect' ...
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry3' to 'hls_rect_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry327' to 'hls_rect_entry327'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc86' to 'Block_proc86'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc87' to 'Block_proc87'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc88' to 'Block_proc88'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc89' to 'Block_proc89'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc90' to 'Block_proc90'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc91' to 'Block_proc91'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc92' to 'Block_proc92'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.245 seconds; current allocated memory: 417.589 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 417.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry327' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 418.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 418.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 418.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 418.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 419.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 419.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 419.489 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 419.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.462 seconds; current allocated memory: 419.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 420.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 420.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 420.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.598 seconds; current allocated memory: 420.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 421.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 421.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 421.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 421.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 422.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 422.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 422.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.619 seconds; current allocated memory: 422.498 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 423.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 423.127 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 423.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.786 seconds; current allocated memory: 423.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 423.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 424.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 424.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.638 seconds; current allocated memory: 424.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 424.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 424.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 425.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 425.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 425.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 425.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 426.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 426.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.178 seconds; current allocated memory: 430.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 431.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry327' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry327'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 431.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 432.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 432.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc86'.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 433.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Rectangle'.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 433.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc87'.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 433.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char1'.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 434.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc88'.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 434.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char2'.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 435.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc89'.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 436.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char3'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 436.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc90'.
INFO: [HLS 200-111]  Elapsed time: 0.729 seconds; current allocated memory: 437.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char4'.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 437.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc91' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc91'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 438.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char5'.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 438.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc92' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc92'.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 439.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char6'.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 439.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 440.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xleft_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xright_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ytop_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ydown_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_rect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'xleft_s', 'xright_s', 'ytop_s', 'ydown_s', 'color1', 'color2', 'char1', 'char2', 'char3', 'char4', 'char5' and 'char6' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_hls_rect_entry327_U0' to 'start_for_hls_recbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc86_U0' to 'start_for_Block_pdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc87_U0' to 'start_for_Block_peOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char1_U0' to 'start_for_Add_ChafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc88_U0' to 'start_for_Block_pg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char2_U0' to 'start_for_Add_Chahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc89_U0' to 'start_for_Block_pibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char3_U0' to 'start_for_Add_ChajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc90_U0' to 'start_for_Block_pkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char4_U0' to 'start_for_Add_ChalbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc91_U0' to 'start_for_Block_pmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char5_U0' to 'start_for_Add_Chancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc92_U0' to 'start_for_Block_pocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char6_U0' to 'start_for_Add_ChapcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect'.
INFO: [HLS 200-111]  Elapsed time: 1.266 seconds; current allocated memory: 445.749 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 285.71 MHz
INFO: [RTMG 210-279] Implementing memory 'Add_Char1_letter_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c11_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char5_c12_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char6_c13_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c104_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c105_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c106_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c107_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c108_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c109_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c110_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c111_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c112_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c113_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c114_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c115_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c116_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c117_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c118_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c119_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c120_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c121_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c122_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c_U(fifo_w8_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c_U(fifo_w8_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char5_c_U(fifo_w8_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char6_c_U(fifo_w8_d9_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch2x_loc_c_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch3x_loc_c_U(fifo_w16_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch4x_loc_c_U(fifo_w16_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch5x_loc_c_U(fifo_w16_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch6x_loc_c_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'whitepix_val_0_c_U(fifo_w1_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'whitepix_val_1_c_U(fifo_w1_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'whitepix_val_2_c_U(fifo_w1_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_0_channel_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_1_channel_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_2_channel_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c123_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c124_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_012_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_113_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_214_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c125_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'whitepix_val_0_c126_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'whitepix_val_1_c127_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'whitepix_val_2_c128_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_020_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_121_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_222_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c129_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'whitepix_val_0_c130_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'whitepix_val_1_c131_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'whitepix_val_2_c132_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_028_c_U(fifo_w8_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_129_c_U(fifo_w8_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_230_c_U(fifo_w8_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c133_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'whitepix_val_0_c134_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'whitepix_val_1_c135_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'whitepix_val_2_c136_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_036_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_137_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_238_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c137_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'whitepix_val_0_c138_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'whitepix_val_1_c139_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'whitepix_val_2_c140_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_044_c_U(fifo_w8_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_145_c_U(fifo_w8_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_246_c_U(fifo_w8_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c141_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'whitepix_val_0_c142_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'whitepix_val_1_c143_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'whitepix_val_2_c144_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_052_c_U(fifo_w8_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_153_c_U(fifo_w8_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_254_c_U(fifo_w8_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hls_recbkb_U(start_for_hls_recbkb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pcud_U(start_for_Block_pcud)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pdEe_U(start_for_Block_pdEe)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_peOg_U(start_for_Block_peOg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChafYi_U(start_for_Add_ChafYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pg8j_U(start_for_Block_pg8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chahbi_U(start_for_Add_Chahbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pibs_U(start_for_Block_pibs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChajbC_U(start_for_Add_ChajbC)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pkbM_U(start_for_Block_pkbM)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChalbW_U(start_for_Add_ChalbW)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pmb6_U(start_for_Block_pmb6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chancg_U(start_for_Add_Chancg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pocq_U(start_for_Block_pocq)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChapcA_U(start_for_Add_ChapcA)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIqcK_U(start_for_Mat2AXIqcK)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:42 ; elapsed = 00:01:16 . Memory (MB): peak = 545.613 ; gain = 455.711
INFO: [VHDL 208-304] Generating VHDL RTL for hls_rect.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_rect.
INFO: [HLS 200-112] Total elapsed time: 75.652 seconds; peak allocated memory: 445.749 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: top.cpp:49:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: top.cpp:50:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: top.cpp:51:2
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 197.992 ; gain = 108.098
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 197.992 ; gain = 108.098
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::init' into 'hls::Mat<720, 1280, 6144>::Mat.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::write' into 'hls::Mat<720, 1280, 6144>::operator<<' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char6' (top.cpp:247).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char5' (top.cpp:220).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char4' (top.cpp:193).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char3' (top.cpp:166).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char2' (top.cpp:139).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char1' (top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Rectangle' (top.cpp:85).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::read' into 'hls::Mat<720, 1280, 6144>::operator>>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char6' (top.cpp:237).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char5' (top.cpp:210).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char4' (top.cpp:183).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char3' (top.cpp:156).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char2' (top.cpp:129).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char1' (top.cpp:102).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Rectangle' (top.cpp:78).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>.1' into 'hls::AXISetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 197.992 ; gain = 108.098
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 225.906 ; gain = 136.012
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rgb_img.data_stream.V' (top.cpp:30).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_img.data_stream.V' (top.cpp:31).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_6.data_stream.V' (top.cpp:37).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_5.data_stream.V' (top.cpp:36).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_4.data_stream.V' (top.cpp:35).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_3.data_stream.V' (top.cpp:34).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_2.data_stream.V' (top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_1.data_stream.V' (top.cpp:32).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:75) in function 'Add_Rectangle' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:234) in function 'Add_Char6' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:207) in function 'Add_Char5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:180) in function 'Add_Char4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:153) in function 'Add_Char3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:126) in function 'Add_Char2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:99) in function 'Add_Char1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char6' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char6' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char5' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char5' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char1' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.7' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.6' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.5' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.4' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rgb_img.data_stream.V' (top.cpp:30) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_img.data_stream.V' (top.cpp:31) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_1.data_stream.V' (top.cpp:32) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_2.data_stream.V' (top.cpp:33) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_3.data_stream.V' (top.cpp:34) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_4.data_stream.V' (top.cpp:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_5.data_stream.V' (top.cpp:36) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_6.data_stream.V' (top.cpp:37) .
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'whitepix.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:70) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:228) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:201) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:174) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:147) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:120) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rgb_img.data_stream.V' (top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_img.data_stream.V' (top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_1.data_stream.V' (top.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_2.data_stream.V' (top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_3.data_stream.V' (top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_4.data_stream.V' (top.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_5.data_stream.V' (top.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_6.data_stream.V' (top.cpp:37) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_rect', detected/extracted 18 process function(s): 
	 'hls_rect.entry325'
	 'Block__proc'
	 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'
	 'Block__proc84'
	 'Add_Rectangle'
	 'Block__proc85'
	 'Add_Char1'
	 'Block__proc86'
	 'Add_Char2'
	 'Block__proc87'
	 'Add_Char3'
	 'Block__proc88'
	 'Add_Char4'
	 'Block__proc89'
	 'Add_Char5'
	 'Block__proc90'
	 'Add_Char6'
	 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:75:29) to (top.cpp:75:24) in function 'Add_Rectangle'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:234:34) to (top.cpp:234:29) in function 'Add_Char6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:207:34) to (top.cpp:207:29) in function 'Add_Char5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:180:34) to (top.cpp:180:29) in function 'Add_Char4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:153:34) to (top.cpp:153:29) in function 'Add_Char3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:126:34) to (top.cpp:126:29) in function 'Add_Char2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:99:34) to (top.cpp:99:29) in function 'Add_Char1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Rectangle' (top.cpp:66)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char6' (top.cpp:226)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char5' (top.cpp:199)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char4' (top.cpp:172)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char3' (top.cpp:145)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char2' (top.cpp:118)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char1' (top.cpp:91)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 280.504 ; gain = 190.609
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' to 'Mat2AXIvideo' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' to 'AXIvideo2Mat' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 479.863 ; gain = 389.969
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_rect' ...
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry3' to 'hls_rect_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry325' to 'hls_rect_entry325'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc84' to 'Block_proc84'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc85' to 'Block_proc85'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc86' to 'Block_proc86'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc87' to 'Block_proc87'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc88' to 'Block_proc88'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc89' to 'Block_proc89'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc90' to 'Block_proc90'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.954 seconds; current allocated memory: 415.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 415.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.139 seconds; current allocated memory: 416.040 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 416.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 416.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 416.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.637 seconds; current allocated memory: 417.130 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 417.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 417.460 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 417.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.684 seconds; current allocated memory: 417.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 418.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 418.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 418.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 418.615 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 419.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 419.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 419.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 419.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 419.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 419.925 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 420.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 420.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 420.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 420.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 420.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 421.029 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 421.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 421.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 421.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 421.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 422.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 422.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 422.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 422.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 423.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 423.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 423.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 424.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.059 seconds; current allocated memory: 427.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 427.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry325'.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 428.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 428.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 429.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc84'.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 429.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Rectangle'.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 430.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc85'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 430.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char1'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 431.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc86'.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 431.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char2'.
INFO: [HLS 200-111]  Elapsed time: 0.516 seconds; current allocated memory: 432.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc87'.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 432.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char3'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 433.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc88'.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 433.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char4'.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 434.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc89'.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 434.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char5'.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 435.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc90'.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 435.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char6'.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 436.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 436.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xleft_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xright_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ytop_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ydown_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_rect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'xleft_s', 'xright_s', 'ytop_s', 'ydown_s', 'color1', 'color2', 'char1', 'char2', 'char3', 'char4', 'char5' and 'char6' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_hls_rect_entry325_U0' to 'start_for_hls_recbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc84_U0' to 'start_for_Block_pdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc85_U0' to 'start_for_Block_peOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char1_U0' to 'start_for_Add_ChafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc86_U0' to 'start_for_Block_pg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char2_U0' to 'start_for_Add_Chahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc87_U0' to 'start_for_Block_pibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char3_U0' to 'start_for_Add_ChajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc88_U0' to 'start_for_Block_pkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char4_U0' to 'start_for_Add_ChalbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc89_U0' to 'start_for_Block_pmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char5_U0' to 'start_for_Add_Chancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc90_U0' to 'start_for_Block_pocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char6_U0' to 'start_for_Add_ChapcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect'.
INFO: [HLS 200-111]  Elapsed time: 1.572 seconds; current allocated memory: 441.156 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 285.71 MHz
INFO: [RTMG 210-279] Implementing memory 'Add_Char1_letter_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c11_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char5_c12_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char6_c13_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c102_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c103_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c104_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c105_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c106_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c107_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c108_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c109_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c110_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c111_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c112_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c113_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c114_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c115_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c116_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c117_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c118_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c119_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c120_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c_U(fifo_w8_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c_U(fifo_w8_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char5_c_U(fifo_w8_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char6_c_U(fifo_w8_d9_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch2x_loc_c_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch3x_loc_c_U(fifo_w16_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch4x_loc_c_U(fifo_w16_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch5x_loc_c_U(fifo_w16_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch6x_loc_c_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_0_channel_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_1_channel_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_2_channel_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c121_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c122_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_012_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_113_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_214_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c123_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_020_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_121_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_222_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c124_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_028_c_U(fifo_w8_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_129_c_U(fifo_w8_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_230_c_U(fifo_w8_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c125_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_036_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_137_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_238_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c126_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_044_c_U(fifo_w8_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_145_c_U(fifo_w8_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_246_c_U(fifo_w8_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c127_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_052_c_U(fifo_w8_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_153_c_U(fifo_w8_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_254_c_U(fifo_w8_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hls_recbkb_U(start_for_hls_recbkb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pcud_U(start_for_Block_pcud)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pdEe_U(start_for_Block_pdEe)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_peOg_U(start_for_Block_peOg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChafYi_U(start_for_Add_ChafYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pg8j_U(start_for_Block_pg8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chahbi_U(start_for_Add_Chahbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pibs_U(start_for_Block_pibs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChajbC_U(start_for_Add_ChajbC)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pkbM_U(start_for_Block_pkbM)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChalbW_U(start_for_Add_ChalbW)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pmb6_U(start_for_Block_pmb6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chancg_U(start_for_Add_Chancg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pocq_U(start_for_Block_pocq)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChapcA_U(start_for_Add_ChapcA)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIqcK_U(start_for_Mat2AXIqcK)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:39 ; elapsed = 00:01:12 . Memory (MB): peak = 540.441 ; gain = 450.547
INFO: [VHDL 208-304] Generating VHDL RTL for hls_rect.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_rect.
INFO: [HLS 200-112] Total elapsed time: 71.845 seconds; peak allocated memory: 441.156 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 197.680 ; gain = 107.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 197.680 ; gain = 107.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::init' into 'hls::Mat<720, 1280, 6144>::Mat.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::write' into 'hls::Mat<720, 1280, 6144>::operator<<' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char6' (top.cpp:249).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char5' (top.cpp:222).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char4' (top.cpp:195).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char3' (top.cpp:168).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char2' (top.cpp:141).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char1' (top.cpp:114).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Rectangle' (top.cpp:87).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::read' into 'hls::Mat<720, 1280, 6144>::operator>>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char6' (top.cpp:239).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char5' (top.cpp:212).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char4' (top.cpp:185).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char3' (top.cpp:158).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char2' (top.cpp:131).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char1' (top.cpp:104).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Rectangle' (top.cpp:80).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>.1' into 'hls::AXISetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 197.680 ; gain = 107.879
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 226.488 ; gain = 136.688
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rgb_img.data_stream.V' (top.cpp:30).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_img.data_stream.V' (top.cpp:31).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_6.data_stream.V' (top.cpp:37).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_5.data_stream.V' (top.cpp:36).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_4.data_stream.V' (top.cpp:35).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_3.data_stream.V' (top.cpp:34).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_2.data_stream.V' (top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_1.data_stream.V' (top.cpp:32).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:77) in function 'Add_Rectangle' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:236) in function 'Add_Char6' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:209) in function 'Add_Char5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:182) in function 'Add_Char4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:155) in function 'Add_Char3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:128) in function 'Add_Char2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:101) in function 'Add_Char1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char6' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char6' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char5' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char5' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char1' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.7' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.6' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.5' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.4' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rgb_img.data_stream.V' (top.cpp:30) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_img.data_stream.V' (top.cpp:31) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_1.data_stream.V' (top.cpp:32) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_2.data_stream.V' (top.cpp:33) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_3.data_stream.V' (top.cpp:34) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_4.data_stream.V' (top.cpp:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_5.data_stream.V' (top.cpp:36) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_6.data_stream.V' (top.cpp:37) .
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'whitepix.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:72) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:176) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:149) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:122) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:95) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rgb_img.data_stream.V' (top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_img.data_stream.V' (top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_1.data_stream.V' (top.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_2.data_stream.V' (top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_3.data_stream.V' (top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_4.data_stream.V' (top.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_5.data_stream.V' (top.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_6.data_stream.V' (top.cpp:37) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_rect', detected/extracted 18 process function(s): 
	 'hls_rect.entry325'
	 'Block__proc'
	 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'
	 'Block__proc84'
	 'Add_Rectangle'
	 'Block__proc85'
	 'Add_Char1'
	 'Block__proc86'
	 'Add_Char2'
	 'Block__proc87'
	 'Add_Char3'
	 'Block__proc88'
	 'Add_Char4'
	 'Block__proc89'
	 'Add_Char5'
	 'Block__proc90'
	 'Add_Char6'
	 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:77:29) to (top.cpp:77:24) in function 'Add_Rectangle'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:236:34) to (top.cpp:236:29) in function 'Add_Char6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:209:34) to (top.cpp:209:29) in function 'Add_Char5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:182:34) to (top.cpp:182:29) in function 'Add_Char4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:155:34) to (top.cpp:155:29) in function 'Add_Char3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:128:34) to (top.cpp:128:29) in function 'Add_Char2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:101:34) to (top.cpp:101:29) in function 'Add_Char1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Rectangle' (top.cpp:68)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char6' (top.cpp:228)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char5' (top.cpp:201)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char4' (top.cpp:174)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char3' (top.cpp:147)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char2' (top.cpp:120)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char1' (top.cpp:93)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 279.684 ; gain = 189.883
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' to 'Mat2AXIvideo' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' to 'AXIvideo2Mat' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:37 . Memory (MB): peak = 478.637 ; gain = 388.836
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_rect' ...
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry3' to 'hls_rect_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry325' to 'hls_rect_entry325'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc84' to 'Block_proc84'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc85' to 'Block_proc85'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc86' to 'Block_proc86'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc87' to 'Block_proc87'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc88' to 'Block_proc88'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc89' to 'Block_proc89'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc90' to 'Block_proc90'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.002 seconds; current allocated memory: 415.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 415.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.137 seconds; current allocated memory: 416.071 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 416.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 416.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 416.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 417.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 417.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 417.475 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 417.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 417.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 418.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 418.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 418.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 418.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 419.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 419.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 419.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.668 seconds; current allocated memory: 419.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 419.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 419.925 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 420.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 420.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 420.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 420.729 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 420.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.893 seconds; current allocated memory: 421.029 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 421.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 421.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 421.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 421.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 422.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 422.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 422.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 422.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 423.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 423.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 423.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 424.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 427.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 427.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry325' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry325'.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 428.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 428.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 429.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc84'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 429.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Rectangle'.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 430.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc85'.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 430.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char1'.
INFO: [HLS 200-111]  Elapsed time: 0.568 seconds; current allocated memory: 431.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc86'.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 431.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char2'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 432.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc87'.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 432.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char3'.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 433.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc88' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc88'.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 433.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char4'.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 434.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc89'.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 434.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char5'.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 435.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc90' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc90'.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 435.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char6'.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 436.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 436.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xleft_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xright_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ytop_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ydown_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_rect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'xleft_s', 'xright_s', 'ytop_s', 'ydown_s', 'color1', 'color2', 'char1', 'char2', 'char3', 'char4', 'char5' and 'char6' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_hls_rect_entry325_U0' to 'start_for_hls_recbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc84_U0' to 'start_for_Block_pdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc85_U0' to 'start_for_Block_peOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char1_U0' to 'start_for_Add_ChafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc86_U0' to 'start_for_Block_pg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char2_U0' to 'start_for_Add_Chahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc87_U0' to 'start_for_Block_pibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char3_U0' to 'start_for_Add_ChajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc88_U0' to 'start_for_Block_pkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char4_U0' to 'start_for_Add_ChalbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc89_U0' to 'start_for_Block_pmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char5_U0' to 'start_for_Add_Chancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc90_U0' to 'start_for_Block_pocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char6_U0' to 'start_for_Add_ChapcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect'.
INFO: [HLS 200-111]  Elapsed time: 1.177 seconds; current allocated memory: 441.197 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 285.71 MHz
INFO: [RTMG 210-279] Implementing memory 'Add_Char1_letter_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c11_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char5_c12_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char6_c13_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c102_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c103_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c104_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c105_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c106_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c107_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c108_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c109_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c110_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c111_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c112_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c113_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c114_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c115_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c116_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c117_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c118_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c119_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c120_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c_U(fifo_w8_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c_U(fifo_w8_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char5_c_U(fifo_w8_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char6_c_U(fifo_w8_d9_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch2x_loc_c_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch3x_loc_c_U(fifo_w16_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch4x_loc_c_U(fifo_w16_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch5x_loc_c_U(fifo_w16_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch6x_loc_c_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_0_channel_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_1_channel_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_2_channel_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c121_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c122_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_012_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_113_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_214_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c123_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_020_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_121_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_222_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c124_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_028_c_U(fifo_w8_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_129_c_U(fifo_w8_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_230_c_U(fifo_w8_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c125_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_036_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_137_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_238_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c126_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_044_c_U(fifo_w8_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_145_c_U(fifo_w8_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_246_c_U(fifo_w8_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c127_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_052_c_U(fifo_w8_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_153_c_U(fifo_w8_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_254_c_U(fifo_w8_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hls_recbkb_U(start_for_hls_recbkb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pcud_U(start_for_Block_pcud)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pdEe_U(start_for_Block_pdEe)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_peOg_U(start_for_Block_peOg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChafYi_U(start_for_Add_ChafYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pg8j_U(start_for_Block_pg8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chahbi_U(start_for_Add_Chahbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pibs_U(start_for_Block_pibs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChajbC_U(start_for_Add_ChajbC)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pkbM_U(start_for_Block_pkbM)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChalbW_U(start_for_Add_ChalbW)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pmb6_U(start_for_Block_pmb6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chancg_U(start_for_Add_Chancg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pocq_U(start_for_Block_pocq)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChapcA_U(start_for_Add_ChapcA)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIqcK_U(start_for_Mat2AXIqcK)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:39 ; elapsed = 00:01:09 . Memory (MB): peak = 538.379 ; gain = 448.578
INFO: [VHDL 208-304] Generating VHDL RTL for hls_rect.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_rect.
INFO: [HLS 200-112] Total elapsed time: 69.542 seconds; peak allocated memory: 441.197 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 198.367 ; gain = 105.949
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 198.367 ; gain = 105.949
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::init' into 'hls::Mat<720, 1280, 6144>::Mat.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::write' into 'hls::Mat<720, 1280, 6144>::operator<<' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char6' (top.cpp:248).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char5' (top.cpp:220).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char4' (top.cpp:192).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char3' (top.cpp:164).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char2' (top.cpp:136).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char1' (top.cpp:108).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Rectangle' (top.cpp:80).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::read' into 'hls::Mat<720, 1280, 6144>::operator>>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char6' (top.cpp:238).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char5' (top.cpp:210).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char4' (top.cpp:182).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char3' (top.cpp:154).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char2' (top.cpp:126).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char1' (top.cpp:98).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Rectangle' (top.cpp:73).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>.1' into 'hls::AXISetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 198.367 ; gain = 105.949
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 226.504 ; gain = 134.086
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rgb_img.data_stream.V' (top.cpp:30).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_img.data_stream.V' (top.cpp:31).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_6.data_stream.V' (top.cpp:37).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_5.data_stream.V' (top.cpp:36).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_4.data_stream.V' (top.cpp:35).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_3.data_stream.V' (top.cpp:34).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_2.data_stream.V' (top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_1.data_stream.V' (top.cpp:32).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:70) in function 'Add_Rectangle' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:235) in function 'Add_Char6' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:207) in function 'Add_Char5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:179) in function 'Add_Char4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:151) in function 'Add_Char3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:123) in function 'Add_Char2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:95) in function 'Add_Char1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char6' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char6' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char5' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char5' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char1' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.7' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.6' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.5' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.4' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rgb_img.data_stream.V' (top.cpp:30) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_img.data_stream.V' (top.cpp:31) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_1.data_stream.V' (top.cpp:32) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_2.data_stream.V' (top.cpp:33) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_3.data_stream.V' (top.cpp:34) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_4.data_stream.V' (top.cpp:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_5.data_stream.V' (top.cpp:36) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_6.data_stream.V' (top.cpp:37) .
INFO: [XFORM 203-101] Partitioning array 'whitepix.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:228) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:200) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:201) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:172) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:173) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:145) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:116) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:117) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:88) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:89) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rgb_img.data_stream.V' (top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_img.data_stream.V' (top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_1.data_stream.V' (top.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_2.data_stream.V' (top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_3.data_stream.V' (top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_4.data_stream.V' (top.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_5.data_stream.V' (top.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_6.data_stream.V' (top.cpp:37) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_rect', detected/extracted 11 process function(s): 
	 'hls_rect.entry304'
	 'Block__proc'
	 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'
	 'Add_Rectangle'
	 'Add_Char1'
	 'Add_Char2'
	 'Add_Char3'
	 'Add_Char4'
	 'Add_Char5'
	 'Add_Char6'
	 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:70:29) to (top.cpp:70:24) in function 'Add_Rectangle'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:235:34) to (top.cpp:235:29) in function 'Add_Char6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:207:34) to (top.cpp:207:29) in function 'Add_Char5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:179:34) to (top.cpp:179:29) in function 'Add_Char4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:151:34) to (top.cpp:151:29) in function 'Add_Char3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:123:34) to (top.cpp:123:29) in function 'Add_Char2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:95:34) to (top.cpp:95:29) in function 'Add_Char1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Rectangle' (top.cpp:61)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char6' (top.cpp:226)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char5' (top.cpp:198)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char4' (top.cpp:170)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char3' (top.cpp:142)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char2' (top.cpp:114)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char1' (top.cpp:86)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 279.473 ; gain = 187.055
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' to 'Mat2AXIvideo' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' to 'AXIvideo2Mat' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 409.328 ; gain = 316.910
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_rect' ...
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry3' to 'hls_rect_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry304' to 'hls_rect_entry304'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.149 seconds; current allocated memory: 347.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 347.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry304' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 347.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 348.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 348.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 348.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 348.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 348.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.801 seconds; current allocated memory: 349.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 349.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.767 seconds; current allocated memory: 349.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 350.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.906 seconds; current allocated memory: 350.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 351.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 351.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 351.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.791 seconds; current allocated memory: 352.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 352.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.782 seconds; current allocated memory: 352.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 353.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 353.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 353.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 354.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 354.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 354.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.738 seconds; current allocated memory: 357.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 357.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry304' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry304'.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 358.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 358.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 359.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Rectangle'.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 359.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char1'.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 360.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char2'.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 361.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char3'.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 362.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char4'.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 363.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char5'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 364.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char6'.
INFO: [HLS 200-111]  Elapsed time: 0.684 seconds; current allocated memory: 364.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 365.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xleft_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xright_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ytop_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ydown_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_rect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'xleft_s', 'xright_s', 'ytop_s', 'ydown_s', 'color1', 'color2', 'color3', 'char1', 'char2', 'char3', 'char4', 'char5' and 'char6' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_hls_rect_entry304_U0' to 'start_for_hls_recbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char1_U0' to 'start_for_Add_ChadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char2_U0' to 'start_for_Add_ChaeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char3_U0' to 'start_for_Add_ChafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char4_U0' to 'start_for_Add_Chag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char5_U0' to 'start_for_Add_Chahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char6_U0' to 'start_for_Add_Chaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Rectangle_U0' to 'start_for_Add_RecjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect'.
INFO: [HLS 200-111]  Elapsed time: 0.888 seconds; current allocated memory: 369.201 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 285.71 MHz
INFO: [RTMG 210-279] Implementing memory 'Add_Char1_letter_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c11_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char5_c12_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char6_c13_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c17_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c_U(fifo_w8_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c_U(fifo_w8_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char5_c_U(fifo_w8_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char6_c_U(fifo_w8_d9_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch2x_loc_c_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch3x_loc_c_U(fifo_w16_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch4x_loc_c_U(fifo_w16_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch5x_loc_c_U(fifo_w16_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch6x_loc_c_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c18_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c19_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c20_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c21_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c22_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c23_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c24_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c25_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c26_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c27_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c28_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c29_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c30_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c31_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c32_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c33_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c34_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c35_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c36_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c37_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c38_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c39_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c40_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c41_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c42_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hls_recbkb_U(start_for_hls_recbkb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pcud_U(start_for_Block_pcud)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChadEe_U(start_for_Add_ChadEe)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChaeOg_U(start_for_Add_ChaeOg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChafYi_U(start_for_Add_ChafYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chag8j_U(start_for_Add_Chag8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chahbi_U(start_for_Add_Chahbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chaibs_U(start_for_Add_Chaibs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_RecjbC_U(start_for_Add_RecjbC)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIkbM_U(start_for_Mat2AXIkbM)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:01:01 . Memory (MB): peak = 462.258 ; gain = 369.840
INFO: [VHDL 208-304] Generating VHDL RTL for hls_rect.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_rect.
INFO: [HLS 200-112] Total elapsed time: 61.146 seconds; peak allocated memory: 369.201 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 197.656 ; gain = 106.016
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 197.656 ; gain = 106.016
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::init' into 'hls::Mat<720, 1280, 6144>::Mat.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::write' into 'hls::Mat<720, 1280, 6144>::operator<<' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char6' (top.cpp:248).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char5' (top.cpp:220).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char4' (top.cpp:192).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char3' (top.cpp:164).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char2' (top.cpp:136).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char1' (top.cpp:108).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Rectangle' (top.cpp:80).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::read' into 'hls::Mat<720, 1280, 6144>::operator>>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char6' (top.cpp:238).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char5' (top.cpp:210).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char4' (top.cpp:182).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char3' (top.cpp:154).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char2' (top.cpp:126).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char1' (top.cpp:98).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Rectangle' (top.cpp:73).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>.1' into 'hls::AXISetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 197.656 ; gain = 106.016
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 226.238 ; gain = 134.598
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rgb_img.data_stream.V' (top.cpp:30).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_img.data_stream.V' (top.cpp:31).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_6.data_stream.V' (top.cpp:37).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_5.data_stream.V' (top.cpp:36).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_4.data_stream.V' (top.cpp:35).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_3.data_stream.V' (top.cpp:34).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_2.data_stream.V' (top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_1.data_stream.V' (top.cpp:32).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:70) in function 'Add_Rectangle' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:235) in function 'Add_Char6' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:207) in function 'Add_Char5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:179) in function 'Add_Char4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:151) in function 'Add_Char3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:123) in function 'Add_Char2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:95) in function 'Add_Char1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char6' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char6' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char5' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char5' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char1' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.7' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.6' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.5' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.4' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rgb_img.data_stream.V' (top.cpp:30) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_img.data_stream.V' (top.cpp:31) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_1.data_stream.V' (top.cpp:32) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_2.data_stream.V' (top.cpp:33) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_3.data_stream.V' (top.cpp:34) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_4.data_stream.V' (top.cpp:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_5.data_stream.V' (top.cpp:36) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_6.data_stream.V' (top.cpp:37) .
INFO: [XFORM 203-101] Partitioning array 'whitepix.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:228) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:200) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:201) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:172) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:173) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:145) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:116) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:117) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:88) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:89) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rgb_img.data_stream.V' (top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_img.data_stream.V' (top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_1.data_stream.V' (top.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_2.data_stream.V' (top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_3.data_stream.V' (top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_4.data_stream.V' (top.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_5.data_stream.V' (top.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_6.data_stream.V' (top.cpp:37) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_rect', detected/extracted 11 process function(s): 
	 'hls_rect.entry304'
	 'Block__proc'
	 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'
	 'Add_Rectangle'
	 'Add_Char1'
	 'Add_Char2'
	 'Add_Char3'
	 'Add_Char4'
	 'Add_Char5'
	 'Add_Char6'
	 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:70:34) to (top.cpp:70:29) in function 'Add_Rectangle'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:235:34) to (top.cpp:235:29) in function 'Add_Char6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:207:34) to (top.cpp:207:29) in function 'Add_Char5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:179:34) to (top.cpp:179:29) in function 'Add_Char4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:151:34) to (top.cpp:151:29) in function 'Add_Char3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:123:34) to (top.cpp:123:29) in function 'Add_Char2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:95:34) to (top.cpp:95:29) in function 'Add_Char1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Rectangle' (top.cpp:61)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char6' (top.cpp:226)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char5' (top.cpp:198)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char4' (top.cpp:170)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char3' (top.cpp:142)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char2' (top.cpp:114)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char1' (top.cpp:86)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 279.668 ; gain = 188.027
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' to 'Mat2AXIvideo' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' to 'AXIvideo2Mat' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 409.297 ; gain = 317.656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_rect' ...
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry3' to 'hls_rect_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry304' to 'hls_rect_entry304'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.953 seconds; current allocated memory: 347.385 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 347.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry304' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.935 seconds; current allocated memory: 347.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 348.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 348.217 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 348.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 348.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 348.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.778 seconds; current allocated memory: 349.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 349.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 349.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 350.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.767 seconds; current allocated memory: 350.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 351.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 351.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 351.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.793 seconds; current allocated memory: 352.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 352.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.774 seconds; current allocated memory: 352.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 353.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.957 seconds; current allocated memory: 353.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 353.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 354.049 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 354.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 354.764 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.752 seconds; current allocated memory: 357.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 357.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry304' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry304'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 358.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 358.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 359.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Rectangle'.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 359.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char1'.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 360.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char2'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 361.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char3'.
INFO: [HLS 200-111]  Elapsed time: 0.854 seconds; current allocated memory: 362.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char4'.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 363.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char5'.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 364.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char6'.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 364.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 365.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xleft_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xright_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ytop_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ydown_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_rect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'xleft_s', 'xright_s', 'ytop_s', 'ydown_s', 'color1', 'color2', 'color3', 'char1', 'char2', 'char3', 'char4', 'char5' and 'char6' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_hls_rect_entry304_U0' to 'start_for_hls_recbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char1_U0' to 'start_for_Add_ChadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char2_U0' to 'start_for_Add_ChaeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char3_U0' to 'start_for_Add_ChafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char4_U0' to 'start_for_Add_Chag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char5_U0' to 'start_for_Add_Chahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char6_U0' to 'start_for_Add_Chaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Rectangle_U0' to 'start_for_Add_RecjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 369.184 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 285.71 MHz
INFO: [RTMG 210-279] Implementing memory 'Add_Char1_letter_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c11_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char5_c12_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char6_c13_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c17_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c_U(fifo_w8_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c_U(fifo_w8_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char5_c_U(fifo_w8_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char6_c_U(fifo_w8_d9_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch2x_loc_c_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch3x_loc_c_U(fifo_w16_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch4x_loc_c_U(fifo_w16_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch5x_loc_c_U(fifo_w16_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch6x_loc_c_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c18_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c19_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c20_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c21_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c22_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c23_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c24_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c25_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c26_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c27_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c28_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c29_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c30_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c31_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c32_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c33_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c34_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c35_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c36_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c37_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c38_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c39_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c40_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c41_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c42_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hls_recbkb_U(start_for_hls_recbkb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pcud_U(start_for_Block_pcud)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChadEe_U(start_for_Add_ChadEe)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChaeOg_U(start_for_Add_ChaeOg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChafYi_U(start_for_Add_ChafYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chag8j_U(start_for_Add_Chag8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chahbi_U(start_for_Add_Chahbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chaibs_U(start_for_Add_Chaibs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_RecjbC_U(start_for_Add_RecjbC)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIkbM_U(start_for_Mat2AXIkbM)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:01:02 . Memory (MB): peak = 462.438 ; gain = 370.797
INFO: [VHDL 208-304] Generating VHDL RTL for hls_rect.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_rect.
INFO: [HLS 200-112] Total elapsed time: 61.738 seconds; peak allocated memory: 369.184 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 198.691 ; gain = 108.293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 198.691 ; gain = 108.293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::init' into 'hls::Mat<720, 1280, 6144>::Mat.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::write' into 'hls::Mat<720, 1280, 6144>::operator<<' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char6' (top.cpp:250).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char5' (top.cpp:222).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char4' (top.cpp:194).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char3' (top.cpp:166).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char2' (top.cpp:138).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char1' (top.cpp:110).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Rectangle' (top.cpp:82).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::read' into 'hls::Mat<720, 1280, 6144>::operator>>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char6' (top.cpp:240).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char5' (top.cpp:212).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char4' (top.cpp:184).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char3' (top.cpp:156).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char2' (top.cpp:128).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char1' (top.cpp:100).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Rectangle' (top.cpp:75).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>.1' into 'hls::AXISetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 198.691 ; gain = 108.293
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 225.980 ; gain = 135.582
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rgb_img.data_stream.V' (top.cpp:28).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_img.data_stream.V' (top.cpp:29).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_6.data_stream.V' (top.cpp:35).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_5.data_stream.V' (top.cpp:34).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_4.data_stream.V' (top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_3.data_stream.V' (top.cpp:32).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_2.data_stream.V' (top.cpp:31).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_1.data_stream.V' (top.cpp:30).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:72) in function 'Add_Rectangle' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:237) in function 'Add_Char6' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:209) in function 'Add_Char5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:181) in function 'Add_Char4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:153) in function 'Add_Char3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:125) in function 'Add_Char2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:97) in function 'Add_Char1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char6' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char6' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char5' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char5' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char1' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.7' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.6' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.5' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.4' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rgb_img.data_stream.V' (top.cpp:28) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_img.data_stream.V' (top.cpp:29) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_1.data_stream.V' (top.cpp:30) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_2.data_stream.V' (top.cpp:31) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_3.data_stream.V' (top.cpp:32) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_4.data_stream.V' (top.cpp:33) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_5.data_stream.V' (top.cpp:34) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_6.data_stream.V' (top.cpp:35) .
INFO: [XFORM 203-101] Partitioning array 'whitepix.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:230) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:231) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:203) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:174) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:175) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:146) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:147) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:118) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:91) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rgb_img.data_stream.V' (top.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_img.data_stream.V' (top.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_1.data_stream.V' (top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_2.data_stream.V' (top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_3.data_stream.V' (top.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_4.data_stream.V' (top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_5.data_stream.V' (top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_6.data_stream.V' (top.cpp:35) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_rect', detected/extracted 11 process function(s): 
	 'hls_rect.entry306'
	 'Block__proc'
	 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'
	 'Add_Rectangle'
	 'Add_Char1'
	 'Add_Char2'
	 'Add_Char3'
	 'Add_Char4'
	 'Add_Char5'
	 'Add_Char6'
	 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:72:34) to (top.cpp:72:29) in function 'Add_Rectangle'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:237:34) to (top.cpp:237:29) in function 'Add_Char6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:209:34) to (top.cpp:209:29) in function 'Add_Char5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:181:34) to (top.cpp:181:29) in function 'Add_Char4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:153:34) to (top.cpp:153:29) in function 'Add_Char3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:125:34) to (top.cpp:125:29) in function 'Add_Char2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:97:34) to (top.cpp:97:29) in function 'Add_Char1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Rectangle' (top.cpp:63)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char6' (top.cpp:228)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char5' (top.cpp:200)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char4' (top.cpp:172)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char3' (top.cpp:144)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char2' (top.cpp:116)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char1' (top.cpp:88)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 282.320 ; gain = 191.922
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' to 'Mat2AXIvideo' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' to 'AXIvideo2Mat' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 409.066 ; gain = 318.668
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_rect' ...
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry3' to 'hls_rect_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry306' to 'hls_rect_entry306'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.043 seconds; current allocated memory: 346.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 347.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry306' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 347.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.562 seconds; current allocated memory: 347.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 347.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 347.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 348.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 348.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.793 seconds; current allocated memory: 348.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 349.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 349.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 349.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 350.111 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 350.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 350.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 351.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.791 seconds; current allocated memory: 351.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 352.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.762 seconds; current allocated memory: 352.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 352.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.644 seconds; current allocated memory: 353.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 353.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 353.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 353.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 354.264 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.737 seconds; current allocated memory: 356.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 357.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry306' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry306'.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 357.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 358.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 358.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Rectangle'.
INFO: [HLS 200-111]  Elapsed time: 0.754 seconds; current allocated memory: 359.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char1'.
INFO: [HLS 200-111]  Elapsed time: 0.609 seconds; current allocated memory: 360.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char2'.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 361.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char3'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 361.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char4'.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 362.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char5'.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 363.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char6'.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 364.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 364.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xleft_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xright_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ytop_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ydown_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_rect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'xleft_s', 'xright_s', 'ytop_s', 'ydown_s', 'color', 'char1', 'char2', 'char3', 'char4', 'char5' and 'char6' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_hls_rect_entry306_U0' to 'start_for_hls_recbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char1_U0' to 'start_for_Add_ChadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char2_U0' to 'start_for_Add_ChaeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char3_U0' to 'start_for_Add_ChafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char4_U0' to 'start_for_Add_Chag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char5_U0' to 'start_for_Add_Chahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char6_U0' to 'start_for_Add_Chaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Rectangle_U0' to 'start_for_Add_RecjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect'.
INFO: [HLS 200-111]  Elapsed time: 0.828 seconds; current allocated memory: 368.646 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 285.71 MHz
INFO: [RTMG 210-279] Implementing memory 'Add_Char1_letter_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color_c5_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char5_c10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char6_c11_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color_c_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c_U(fifo_w8_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c_U(fifo_w8_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char5_c_U(fifo_w8_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char6_c_U(fifo_w8_d9_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c18_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch2x_loc_c_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch3x_loc_c_U(fifo_w16_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch4x_loc_c_U(fifo_w16_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch5x_loc_c_U(fifo_w16_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch6x_loc_c_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_loc_c_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_loc_c_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_loc_c_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c19_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c20_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_loc_c21_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_loc_c22_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_loc_c23_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c24_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_loc_c25_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_loc_c26_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_loc_c27_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c28_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_loc_c29_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_loc_c30_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_loc_c31_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c32_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_loc_c33_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_loc_c34_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_loc_c35_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c36_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_loc_c37_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_loc_c38_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_loc_c39_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c40_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_loc_c41_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_loc_c42_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_loc_c43_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hls_recbkb_U(start_for_hls_recbkb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pcud_U(start_for_Block_pcud)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChadEe_U(start_for_Add_ChadEe)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChaeOg_U(start_for_Add_ChaeOg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChafYi_U(start_for_Add_ChafYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chag8j_U(start_for_Add_Chag8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chahbi_U(start_for_Add_Chahbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chaibs_U(start_for_Add_Chaibs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_RecjbC_U(start_for_Add_RecjbC)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIkbM_U(start_for_Mat2AXIkbM)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 461.219 ; gain = 370.820
INFO: [VHDL 208-304] Generating VHDL RTL for hls_rect.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_rect.
INFO: [HLS 200-112] Total elapsed time: 61.705 seconds; peak allocated memory: 368.646 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 197.723 ; gain = 105.309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 197.723 ; gain = 105.309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::init' into 'hls::Mat<720, 1280, 6144>::Mat.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::write' into 'hls::Mat<720, 1280, 6144>::operator<<' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char6' (top.cpp:248).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char5' (top.cpp:220).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char4' (top.cpp:192).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char3' (top.cpp:164).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char2' (top.cpp:136).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char1' (top.cpp:108).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Rectangle' (top.cpp:80).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::read' into 'hls::Mat<720, 1280, 6144>::operator>>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char6' (top.cpp:238).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char5' (top.cpp:210).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char4' (top.cpp:182).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char3' (top.cpp:154).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char2' (top.cpp:126).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char1' (top.cpp:98).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Rectangle' (top.cpp:73).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>.1' into 'hls::AXISetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 197.723 ; gain = 105.309
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 225.828 ; gain = 133.414
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rgb_img.data_stream.V' (top.cpp:30).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_img.data_stream.V' (top.cpp:31).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_6.data_stream.V' (top.cpp:37).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_5.data_stream.V' (top.cpp:36).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_4.data_stream.V' (top.cpp:35).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_3.data_stream.V' (top.cpp:34).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_2.data_stream.V' (top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_1.data_stream.V' (top.cpp:32).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:70) in function 'Add_Rectangle' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:235) in function 'Add_Char6' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:207) in function 'Add_Char5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:179) in function 'Add_Char4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:151) in function 'Add_Char3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:123) in function 'Add_Char2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:95) in function 'Add_Char1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char6' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char6' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char5' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char5' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char1' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.7' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.6' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.5' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.4' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rgb_img.data_stream.V' (top.cpp:30) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_img.data_stream.V' (top.cpp:31) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_1.data_stream.V' (top.cpp:32) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_2.data_stream.V' (top.cpp:33) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_3.data_stream.V' (top.cpp:34) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_4.data_stream.V' (top.cpp:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_5.data_stream.V' (top.cpp:36) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_6.data_stream.V' (top.cpp:37) .
INFO: [XFORM 203-101] Partitioning array 'whitepix.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:228) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:200) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:201) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:172) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:173) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:145) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:116) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:117) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:88) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:89) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rgb_img.data_stream.V' (top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_img.data_stream.V' (top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_1.data_stream.V' (top.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_2.data_stream.V' (top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_3.data_stream.V' (top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_4.data_stream.V' (top.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_5.data_stream.V' (top.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_6.data_stream.V' (top.cpp:37) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_rect', detected/extracted 11 process function(s): 
	 'hls_rect.entry304'
	 'Block__proc'
	 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'
	 'Add_Rectangle'
	 'Add_Char1'
	 'Add_Char2'
	 'Add_Char3'
	 'Add_Char4'
	 'Add_Char5'
	 'Add_Char6'
	 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:70:34) to (top.cpp:70:29) in function 'Add_Rectangle'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:235:34) to (top.cpp:235:29) in function 'Add_Char6'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:207:34) to (top.cpp:207:29) in function 'Add_Char5'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:179:34) to (top.cpp:179:29) in function 'Add_Char4'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:151:34) to (top.cpp:151:29) in function 'Add_Char3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:123:34) to (top.cpp:123:29) in function 'Add_Char2'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:95:34) to (top.cpp:95:29) in function 'Add_Char1'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Rectangle' (top.cpp:61)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char6' (top.cpp:226)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char5' (top.cpp:198)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char4' (top.cpp:170)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char3' (top.cpp:142)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char2' (top.cpp:114)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Char1' (top.cpp:86)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 279.551 ; gain = 187.137
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' to 'Mat2AXIvideo' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' to 'AXIvideo2Mat' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 409.750 ; gain = 317.336
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_rect' ...
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry3' to 'hls_rect_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry304' to 'hls_rect_entry304'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.71 seconds; current allocated memory: 347.385 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 347.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry304' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.932 seconds; current allocated memory: 347.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 348.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 348.217 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 348.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 348.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 348.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.787 seconds; current allocated memory: 349.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 349.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.809 seconds; current allocated memory: 349.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 350.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.783 seconds; current allocated memory: 350.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 351.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.779 seconds; current allocated memory: 351.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 351.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.767 seconds; current allocated memory: 352.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 352.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.845 seconds; current allocated memory: 352.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 353.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.796 seconds; current allocated memory: 353.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 353.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 354.049 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 354.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 354.764 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 357.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 357.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry304' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry304'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 358.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 358.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 359.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Rectangle'.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 359.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char1'.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 360.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char2'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 361.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char3'.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 362.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char4'.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 363.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char5'.
INFO: [HLS 200-111]  Elapsed time: 1.217 seconds; current allocated memory: 364.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char6'.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 364.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 365.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xleft_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xright_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ytop_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ydown_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_rect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'xleft_s', 'xright_s', 'ytop_s', 'ydown_s', 'color1', 'color2', 'color3', 'char1', 'char2', 'char3', 'char4', 'char5' and 'char6' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_hls_rect_entry304_U0' to 'start_for_hls_recbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char1_U0' to 'start_for_Add_ChadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char2_U0' to 'start_for_Add_ChaeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char3_U0' to 'start_for_Add_ChafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char4_U0' to 'start_for_Add_Chag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char5_U0' to 'start_for_Add_Chahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char6_U0' to 'start_for_Add_Chaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Rectangle_U0' to 'start_for_Add_RecjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect'.
INFO: [HLS 200-111]  Elapsed time: 0.935 seconds; current allocated memory: 369.184 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 285.71 MHz
INFO: [RTMG 210-279] Implementing memory 'Add_Char1_letter_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c11_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char5_c12_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char6_c13_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c17_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c_U(fifo_w8_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c_U(fifo_w8_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char5_c_U(fifo_w8_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char6_c_U(fifo_w8_d9_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch2x_loc_c_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch3x_loc_c_U(fifo_w16_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch4x_loc_c_U(fifo_w16_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch5x_loc_c_U(fifo_w16_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch6x_loc_c_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c18_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c19_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c20_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c21_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c22_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c23_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c24_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c25_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c26_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c27_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c28_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c29_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c30_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c31_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c32_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c33_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c34_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c35_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c36_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c37_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c38_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c39_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c40_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c41_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c42_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hls_recbkb_U(start_for_hls_recbkb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pcud_U(start_for_Block_pcud)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChadEe_U(start_for_Add_ChadEe)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChaeOg_U(start_for_Add_ChaeOg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChafYi_U(start_for_Add_ChafYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chag8j_U(start_for_Add_Chag8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chahbi_U(start_for_Add_Chahbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chaibs_U(start_for_Add_Chaibs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_RecjbC_U(start_for_Add_RecjbC)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIkbM_U(start_for_Mat2AXIkbM)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:01:05 . Memory (MB): peak = 462.387 ; gain = 369.973
INFO: [VHDL 208-304] Generating VHDL RTL for hls_rect.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_rect.
INFO: [HLS 200-112] Total elapsed time: 64.758 seconds; peak allocated memory: 369.184 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 197.988 ; gain = 108.469
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 197.988 ; gain = 108.469
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::init' into 'hls::Mat<720, 1280, 6144>::Mat.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::write' into 'hls::Mat<720, 1280, 6144>::operator<<' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char6' (top.cpp:260).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char5' (top.cpp:230).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char4' (top.cpp:200).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char3' (top.cpp:170).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char2' (top.cpp:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char1' (top.cpp:110).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Rectangle' (top.cpp:80).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::read' into 'hls::Mat<720, 1280, 6144>::operator>>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char6' (top.cpp:248).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char5' (top.cpp:218).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char4' (top.cpp:188).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char3' (top.cpp:158).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char2' (top.cpp:128).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char1' (top.cpp:98).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Rectangle' (top.cpp:73).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>.1' into 'hls::AXISetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 197.988 ; gain = 108.469
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 226.137 ; gain = 136.617
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rgb_img.data_stream.V' (top.cpp:30).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_img.data_stream.V' (top.cpp:31).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_6.data_stream.V' (top.cpp:37).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_5.data_stream.V' (top.cpp:36).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_4.data_stream.V' (top.cpp:35).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_3.data_stream.V' (top.cpp:34).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_2.data_stream.V' (top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_1.data_stream.V' (top.cpp:32).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:70) in function 'Add_Rectangle' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:245) in function 'Add_Char6' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:215) in function 'Add_Char5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:185) in function 'Add_Char4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:155) in function 'Add_Char3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:125) in function 'Add_Char2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:95) in function 'Add_Char1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char6' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char6' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char5' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char5' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char1' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.7' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.6' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.5' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.4' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rgb_img.data_stream.V' (top.cpp:30) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_img.data_stream.V' (top.cpp:31) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_1.data_stream.V' (top.cpp:32) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_2.data_stream.V' (top.cpp:33) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_3.data_stream.V' (top.cpp:34) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_4.data_stream.V' (top.cpp:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_5.data_stream.V' (top.cpp:36) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_6.data_stream.V' (top.cpp:37) .
INFO: [XFORM 203-101] Partitioning array 'whitepix.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:208) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:209) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:179) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:148) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:149) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:118) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:88) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:89) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rgb_img.data_stream.V' (top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_img.data_stream.V' (top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_1.data_stream.V' (top.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_2.data_stream.V' (top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_3.data_stream.V' (top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_4.data_stream.V' (top.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_5.data_stream.V' (top.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_6.data_stream.V' (top.cpp:37) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_rect', detected/extracted 11 process function(s): 
	 'hls_rect.entry304'
	 'Block__proc'
	 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'
	 'Add_Rectangle'
	 'Add_Char1'
	 'Add_Char2'
	 'Add_Char3'
	 'Add_Char4'
	 'Add_Char5'
	 'Add_Char6'
	 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:70:34) to (top.cpp:70:29) in function 'Add_Rectangle'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:245:34) to (top.cpp:245:29) in function 'Add_Char6'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:215:34) to (top.cpp:215:29) in function 'Add_Char5'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:185:34) to (top.cpp:185:29) in function 'Add_Char4'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:155:34) to (top.cpp:155:29) in function 'Add_Char3'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:125:34) to (top.cpp:125:29) in function 'Add_Char2'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:95:34) to (top.cpp:95:29) in function 'Add_Char1'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Rectangle' (top.cpp:61)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 279.629 ; gain = 190.109
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' to 'Mat2AXIvideo' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' to 'AXIvideo2Mat' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 409.691 ; gain = 320.172
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_rect' ...
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry3' to 'hls_rect_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry304' to 'hls_rect_entry304'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.281 seconds; current allocated memory: 347.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 347.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry304' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.942 seconds; current allocated memory: 347.822 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 348.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 348.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 348.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 348.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 348.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.928 seconds; current allocated memory: 349.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 349.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 349.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 350.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.778 seconds; current allocated memory: 350.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 351.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.771 seconds; current allocated memory: 351.429 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 351.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.773 seconds; current allocated memory: 352.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 352.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.788 seconds; current allocated memory: 352.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 353.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.658 seconds; current allocated memory: 353.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 354.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 354.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 354.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 354.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 357.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 358.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry304' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry304'.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 358.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 358.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 359.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Rectangle'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 360.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char1'.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 361.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char2'.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 361.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char3'.
INFO: [HLS 200-111]  Elapsed time: 0.765 seconds; current allocated memory: 362.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char4'.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 363.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char5'.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 364.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char6'.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 365.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 365.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xleft_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xright_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ytop_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ydown_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_rect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'xleft_s', 'xright_s', 'ytop_s', 'ydown_s', 'color1', 'color2', 'color3', 'char1', 'char2', 'char3', 'char4', 'char5' and 'char6' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_hls_rect_entry304_U0' to 'start_for_hls_recbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char1_U0' to 'start_for_Add_ChadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char2_U0' to 'start_for_Add_ChaeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char3_U0' to 'start_for_Add_ChafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char4_U0' to 'start_for_Add_Chag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char5_U0' to 'start_for_Add_Chahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char6_U0' to 'start_for_Add_Chaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Rectangle_U0' to 'start_for_Add_RecjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect'.
INFO: [HLS 200-111]  Elapsed time: 0.888 seconds; current allocated memory: 369.670 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 285.71 MHz
INFO: [RTMG 210-279] Implementing memory 'Add_Char1_letter_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c11_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char5_c12_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char6_c13_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c17_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c_U(fifo_w8_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c_U(fifo_w8_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char5_c_U(fifo_w8_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char6_c_U(fifo_w8_d9_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch2x_loc_c_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch3x_loc_c_U(fifo_w16_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch4x_loc_c_U(fifo_w16_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch5x_loc_c_U(fifo_w16_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch6x_loc_c_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c18_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c19_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c20_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c21_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c22_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c23_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c24_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c25_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c26_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c27_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c28_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c29_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c30_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c31_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c32_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c33_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c34_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c35_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c36_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c37_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c38_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c39_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c40_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c41_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c42_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hls_recbkb_U(start_for_hls_recbkb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pcud_U(start_for_Block_pcud)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChadEe_U(start_for_Add_ChadEe)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChaeOg_U(start_for_Add_ChaeOg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChafYi_U(start_for_Add_ChafYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chag8j_U(start_for_Add_Chag8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chahbi_U(start_for_Add_Chahbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chaibs_U(start_for_Add_Chaibs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_RecjbC_U(start_for_Add_RecjbC)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIkbM_U(start_for_Mat2AXIkbM)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:01:02 . Memory (MB): peak = 462.887 ; gain = 373.367
INFO: [VHDL 208-304] Generating VHDL RTL for hls_rect.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_rect.
INFO: [HLS 200-112] Total elapsed time: 62.457 seconds; peak allocated memory: 369.670 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 198.516 ; gain = 108.484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 198.516 ; gain = 108.484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::init' into 'hls::Mat<720, 1280, 6144>::Mat.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::write' into 'hls::Mat<720, 1280, 6144>::operator<<' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char6' (top.cpp:260).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char5' (top.cpp:230).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char4' (top.cpp:200).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char3' (top.cpp:170).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char2' (top.cpp:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char1' (top.cpp:110).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Rectangle' (top.cpp:80).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::read' into 'hls::Mat<720, 1280, 6144>::operator>>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char6' (top.cpp:248).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char5' (top.cpp:218).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char4' (top.cpp:188).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char3' (top.cpp:158).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char2' (top.cpp:128).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char1' (top.cpp:98).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Rectangle' (top.cpp:73).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>.1' into 'hls::AXISetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 198.516 ; gain = 108.484
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 226.375 ; gain = 136.344
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rgb_img.data_stream.V' (top.cpp:30).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_img.data_stream.V' (top.cpp:31).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_6.data_stream.V' (top.cpp:37).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_5.data_stream.V' (top.cpp:36).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_4.data_stream.V' (top.cpp:35).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_3.data_stream.V' (top.cpp:34).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_2.data_stream.V' (top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_1.data_stream.V' (top.cpp:32).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:70) in function 'Add_Rectangle' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:245) in function 'Add_Char6' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:215) in function 'Add_Char5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:185) in function 'Add_Char4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:155) in function 'Add_Char3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:125) in function 'Add_Char2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:95) in function 'Add_Char1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char6' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char6' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char5' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char5' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char1' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.7' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.6' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.5' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.4' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rgb_img.data_stream.V' (top.cpp:30) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_img.data_stream.V' (top.cpp:31) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_1.data_stream.V' (top.cpp:32) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_2.data_stream.V' (top.cpp:33) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_3.data_stream.V' (top.cpp:34) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_4.data_stream.V' (top.cpp:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_5.data_stream.V' (top.cpp:36) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_6.data_stream.V' (top.cpp:37) .
INFO: [XFORM 203-101] Partitioning array 'whitepix.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:208) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:209) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:179) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:148) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:149) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:118) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:88) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:89) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rgb_img.data_stream.V' (top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_img.data_stream.V' (top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_1.data_stream.V' (top.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_2.data_stream.V' (top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_3.data_stream.V' (top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_4.data_stream.V' (top.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_5.data_stream.V' (top.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_6.data_stream.V' (top.cpp:37) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_rect', detected/extracted 11 process function(s): 
	 'hls_rect.entry304'
	 'Block__proc'
	 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'
	 'Add_Rectangle'
	 'Add_Char1'
	 'Add_Char2'
	 'Add_Char3'
	 'Add_Char4'
	 'Add_Char5'
	 'Add_Char6'
	 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:70:34) to (top.cpp:70:29) in function 'Add_Rectangle'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:245:34) to (top.cpp:245:29) in function 'Add_Char6'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:215:34) to (top.cpp:215:29) in function 'Add_Char5'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:185:34) to (top.cpp:185:29) in function 'Add_Char4'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:155:34) to (top.cpp:155:29) in function 'Add_Char3'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:125:34) to (top.cpp:125:29) in function 'Add_Char2'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:95:34) to (top.cpp:95:29) in function 'Add_Char1'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Rectangle' (top.cpp:61)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 279.852 ; gain = 189.820
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' to 'Mat2AXIvideo' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' to 'AXIvideo2Mat' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 409.664 ; gain = 319.633
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_rect' ...
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry3' to 'hls_rect_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry304' to 'hls_rect_entry304'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.473 seconds; current allocated memory: 347.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 347.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry304' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.944 seconds; current allocated memory: 347.822 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 348.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 348.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 348.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 348.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 348.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.813 seconds; current allocated memory: 349.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 349.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 349.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 350.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.787 seconds; current allocated memory: 350.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 351.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 351.429 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 351.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.778 seconds; current allocated memory: 352.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 352.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 352.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 353.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.661 seconds; current allocated memory: 353.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 354.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 354.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.469 seconds; current allocated memory: 354.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 354.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.832 seconds; current allocated memory: 357.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.474 seconds; current allocated memory: 358.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry304' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry304'.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 358.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 358.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 359.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Rectangle'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 360.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char1'.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 361.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char2'.
INFO: [HLS 200-111]  Elapsed time: 0.594 seconds; current allocated memory: 361.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char3'.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 362.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char4'.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 363.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char5'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 364.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char6'.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 365.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.729 seconds; current allocated memory: 365.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xleft_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xright_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ytop_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ydown_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_rect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'xleft_s', 'xright_s', 'ytop_s', 'ydown_s', 'color1', 'color2', 'color3', 'char1', 'char2', 'char3', 'char4', 'char5' and 'char6' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_hls_rect_entry304_U0' to 'start_for_hls_recbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char1_U0' to 'start_for_Add_ChadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char2_U0' to 'start_for_Add_ChaeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char3_U0' to 'start_for_Add_ChafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char4_U0' to 'start_for_Add_Chag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char5_U0' to 'start_for_Add_Chahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char6_U0' to 'start_for_Add_Chaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Rectangle_U0' to 'start_for_Add_RecjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect'.
INFO: [HLS 200-111]  Elapsed time: 0.888 seconds; current allocated memory: 369.670 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 285.71 MHz
INFO: [RTMG 210-279] Implementing memory 'Add_Char1_letter_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c11_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char5_c12_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char6_c13_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c17_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c_U(fifo_w8_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c_U(fifo_w8_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char5_c_U(fifo_w8_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char6_c_U(fifo_w8_d9_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch2x_loc_c_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch3x_loc_c_U(fifo_w16_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch4x_loc_c_U(fifo_w16_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch5x_loc_c_U(fifo_w16_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch6x_loc_c_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c18_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c19_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c20_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c21_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c22_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c23_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c24_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c25_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c26_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c27_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c28_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c29_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c30_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c31_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c32_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c33_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c34_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c35_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c36_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c37_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c38_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c39_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c40_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c41_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c42_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hls_recbkb_U(start_for_hls_recbkb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pcud_U(start_for_Block_pcud)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChadEe_U(start_for_Add_ChadEe)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChaeOg_U(start_for_Add_ChaeOg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChafYi_U(start_for_Add_ChafYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chag8j_U(start_for_Add_Chag8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chahbi_U(start_for_Add_Chahbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chaibs_U(start_for_Add_Chaibs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_RecjbC_U(start_for_Add_RecjbC)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIkbM_U(start_for_Mat2AXIkbM)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:01:03 . Memory (MB): peak = 462.582 ; gain = 372.551
INFO: [VHDL 208-304] Generating VHDL RTL for hls_rect.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_rect.
INFO: [HLS 200-112] Total elapsed time: 63.619 seconds; peak allocated memory: 369.670 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 197.930 ; gain = 107.992
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 197.930 ; gain = 107.992
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::init' into 'hls::Mat<720, 1280, 6144>::Mat.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::write' into 'hls::Mat<720, 1280, 6144>::operator<<' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char6' (top.cpp:260).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char5' (top.cpp:230).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char4' (top.cpp:200).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char3' (top.cpp:170).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char2' (top.cpp:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char1' (top.cpp:110).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Rectangle' (top.cpp:80).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::read' into 'hls::Mat<720, 1280, 6144>::operator>>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char6' (top.cpp:248).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char5' (top.cpp:218).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char4' (top.cpp:188).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char3' (top.cpp:158).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char2' (top.cpp:128).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char1' (top.cpp:98).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Rectangle' (top.cpp:73).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>.1' into 'hls::AXISetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 197.930 ; gain = 107.992
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 225.961 ; gain = 136.023
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rgb_img.data_stream.V' (top.cpp:30).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_img.data_stream.V' (top.cpp:31).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_6.data_stream.V' (top.cpp:37).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_5.data_stream.V' (top.cpp:36).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_4.data_stream.V' (top.cpp:35).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_3.data_stream.V' (top.cpp:34).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_2.data_stream.V' (top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_1.data_stream.V' (top.cpp:32).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:70) in function 'Add_Rectangle' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:245) in function 'Add_Char6' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:215) in function 'Add_Char5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:185) in function 'Add_Char4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:155) in function 'Add_Char3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:125) in function 'Add_Char2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:95) in function 'Add_Char1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char6' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char6' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char5' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char5' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char1' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.7' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.6' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.5' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.4' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rgb_img.data_stream.V' (top.cpp:30) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_img.data_stream.V' (top.cpp:31) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_1.data_stream.V' (top.cpp:32) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_2.data_stream.V' (top.cpp:33) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_3.data_stream.V' (top.cpp:34) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_4.data_stream.V' (top.cpp:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_5.data_stream.V' (top.cpp:36) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_6.data_stream.V' (top.cpp:37) .
INFO: [XFORM 203-101] Partitioning array 'whitepix.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:208) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:209) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:179) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:148) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:149) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:118) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:88) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:89) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rgb_img.data_stream.V' (top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_img.data_stream.V' (top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_1.data_stream.V' (top.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_2.data_stream.V' (top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_3.data_stream.V' (top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_4.data_stream.V' (top.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_5.data_stream.V' (top.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_6.data_stream.V' (top.cpp:37) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_rect', detected/extracted 11 process function(s): 
	 'hls_rect.entry304'
	 'Block__proc'
	 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'
	 'Add_Rectangle'
	 'Add_Char1'
	 'Add_Char2'
	 'Add_Char3'
	 'Add_Char4'
	 'Add_Char5'
	 'Add_Char6'
	 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:70:34) to (top.cpp:70:29) in function 'Add_Rectangle'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:245:34) to (top.cpp:245:29) in function 'Add_Char6'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:215:34) to (top.cpp:215:29) in function 'Add_Char5'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:185:34) to (top.cpp:185:29) in function 'Add_Char4'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:155:34) to (top.cpp:155:29) in function 'Add_Char3'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:125:34) to (top.cpp:125:29) in function 'Add_Char2'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:95:34) to (top.cpp:95:29) in function 'Add_Char1'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Rectangle' (top.cpp:61)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:46 . Memory (MB): peak = 279.246 ; gain = 189.309
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' to 'Mat2AXIvideo' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' to 'AXIvideo2Mat' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:51 . Memory (MB): peak = 409.586 ; gain = 319.648
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_rect' ...
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry3' to 'hls_rect_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry304' to 'hls_rect_entry304'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.689 seconds; current allocated memory: 347.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 347.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry304' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.943 seconds; current allocated memory: 347.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 348.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 348.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 348.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 348.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 348.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.783 seconds; current allocated memory: 349.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 349.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.762 seconds; current allocated memory: 349.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 350.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 350.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 351.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.786 seconds; current allocated memory: 351.460 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 351.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.776 seconds; current allocated memory: 352.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 352.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 352.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 353.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.654 seconds; current allocated memory: 353.686 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 354.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 354.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 354.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 354.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.786 seconds; current allocated memory: 357.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.464 seconds; current allocated memory: 358.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry304' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry304'.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 358.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 358.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 359.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Rectangle'.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 360.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char1'.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 361.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char2'.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 361.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char3'.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 362.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char4'.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 363.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char5'.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 364.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char6'.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 365.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 365.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xleft_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xright_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ytop_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ydown_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_rect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'xleft_s', 'xright_s', 'ytop_s', 'ydown_s', 'color1', 'color2', 'color3', 'char1', 'char2', 'char3', 'char4', 'char5' and 'char6' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_hls_rect_entry304_U0' to 'start_for_hls_recbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char1_U0' to 'start_for_Add_ChadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char2_U0' to 'start_for_Add_ChaeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char3_U0' to 'start_for_Add_ChafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char4_U0' to 'start_for_Add_Chag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char5_U0' to 'start_for_Add_Chahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char6_U0' to 'start_for_Add_Chaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Rectangle_U0' to 'start_for_Add_RecjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect'.
INFO: [HLS 200-111]  Elapsed time: 0.863 seconds; current allocated memory: 369.666 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 285.71 MHz
INFO: [RTMG 210-279] Implementing memory 'Add_Char1_letter_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c5_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c6_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c7_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c8_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c9_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c10_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c11_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char5_c12_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char6_c13_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c17_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xright_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c_U(fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c_U(fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char1_c_U(fifo_w8_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char2_c_U(fifo_w8_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char3_c_U(fifo_w8_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char4_c_U(fifo_w8_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char5_c_U(fifo_w8_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'char6_c_U(fifo_w8_d9_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch2x_loc_c_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch3x_loc_c_U(fifo_w16_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch4x_loc_c_U(fifo_w16_d6_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch5x_loc_c_U(fifo_w16_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ch6x_loc_c_U(fifo_w16_d8_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c18_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c19_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c20_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c21_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c22_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c23_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c24_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c25_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c26_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c27_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c28_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c29_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c30_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c31_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c32_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c33_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c34_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c35_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c36_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c37_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c38_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c39_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color1_c40_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color2_c41_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'color3_c42_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hls_recbkb_U(start_for_hls_recbkb)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pcud_U(start_for_Block_pcud)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChadEe_U(start_for_Add_ChadEe)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChaeOg_U(start_for_Add_ChaeOg)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChafYi_U(start_for_Add_ChafYi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chag8j_U(start_for_Add_Chag8j)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chahbi_U(start_for_Add_Chahbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chaibs_U(start_for_Add_Chaibs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_RecjbC_U(start_for_Add_RecjbC)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIkbM_U(start_for_Mat2AXIkbM)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:01:18 . Memory (MB): peak = 463.336 ; gain = 373.398
INFO: [VHDL 208-304] Generating VHDL RTL for hls_rect.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_rect.
INFO: [HLS 200-112] Total elapsed time: 77.97 seconds; peak allocated memory: 369.666 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
