$date
	Thu May  7 18:46:14 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dflipflop_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ reset $end
$var integer 32 % i [31:0] $end
$scope module test_unit $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
1#
0"
x!
$end
#2000
0#
b1 %
#4000
1#
b10 %
#5000
1!
1"
#6000
0#
b11 %
#8000
1#
b100 %
#10000
0#
b101 %
0"
#12000
1#
b110 %
#14000
0#
b111 %
#15000
0!
1"
#16000
1#
b1000 %
#18000
0#
b1001 %
#20000
1#
b1010 %
0"
#22000
0#
b1011 %
#24000
1#
b1100 %
#25000
1!
1"
#26000
0#
b1101 %
#28000
1#
b1110 %
#30000
0#
b1111 %
0"
#32000
1#
b10000 %
#34000
0#
b10001 %
#35000
0!
1"
#36000
1#
b10010 %
#38000
0#
b10011 %
#40000
1#
b10100 %
0"
#42000
0#
b10101 %
#44000
1#
b10110 %
#45000
1!
1"
#46000
0#
b10111 %
#48000
1#
b11000 %
#50000
b11001 %
0"
