// Seed: 2955463782
module module_0 (
    input  wor   id_0,
    output uwire id_1#(.id_3(('d0)))
);
  wand id_4;
  assign id_4 = 1;
  wire id_5;
  assign id_1 = id_3;
  wire id_6;
  assign id_4 = &1;
  wire id_7;
  assign id_1 = ~1'd0;
  wire id_8;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output uwire id_2,
    output tri0 id_3,
    input supply1 id_4
);
  module_0(
      id_0, id_3
  );
endmodule
