// Seed: 2599071023
module module_0 (
    output id_0,
    output id_1,
    input  id_2
);
  logic id_3;
  assign id_0[""] = 1;
  logic id_4 = id_3;
  logic id_5;
  always @(posedge id_2)
    if (!id_2) id_4 = id_2;
    else if (id_5) id_1 <= #1 1;
endmodule
