#! /usr/local/bin/vvp
:ivl_version "0.10.0 (devel)" "(s20150105)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1d1eeb0 .scope module, "Testbench" "Testbench" 2 3;
 .timescale 0 0;
P_0x1d421d0 .param/str "DMEMFILE" 0 2 5, "../../inputs/data.hex";
P_0x1d42210 .param/str "IMEMFILE" 0 2 4, "../../inputs/instr.hex";
v0x1d8e690_0 .var "clk", 0 0;
v0x1d8e730_0 .var "daddr", 0 31;
v0x1d8e800_0 .net "drdata", 0 31, L_0x1da0160;  1 drivers
v0x1d8e900_0 .var "dsign", 0 0;
v0x1d8e9d0_0 .var "dsize", 0 1;
v0x1d8ea70_0 .var "dwdata", 0 31;
v0x1d8eb40_0 .var "dwrite", 0 0;
v0x1d8ec10_0 .var "filename", 639 0;
v0x1d8ecb0_0 .net "flag", 0 0, L_0x1da0220;  1 drivers
v0x1d8ee10_0 .var/i "i", 31 0;
v0x1d8eeb0_0 .var "iaddr", 0 31;
v0x1d8ef80_0 .net "instr", 0 31, L_0x1d9ff30;  1 drivers
S_0x1d32e20 .scope module, "DMEM" "dmem" 2 18, 3 1 0, S_0x1d1eeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /INPUT 32 "wData"
    .port_info 2 /INPUT 1 "writeEnable"
    .port_info 3 /INPUT 2 "dsize"
    .port_info 4 /INPUT 1 "dsign"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /OUTPUT 32 "rData_out"
    .port_info 7 /OUTPUT 1 "error_flag"
P_0x1d621f0 .param/l "SIZE" 0 3 2, +C4<00000000000000000100000000000000>;
L_0x1da0160 .functor BUFZ 32, v0x1d8ca10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1da0220 .functor BUFZ 1, v0x1d8c890_0, C4<0>, C4<0>, C4<0>;
v0x1d20a30_0 .net "addr", 0 31, v0x1d8e730_0;  1 drivers
v0x1d8c510_0 .net "clk", 0 0, v0x1d8e690_0;  1 drivers
v0x1d8c5d0_0 .net "dsign", 0 0, v0x1d8e900_0;  1 drivers
v0x1d8c6a0_0 .net "dsize", 0 1, v0x1d8e9d0_0;  1 drivers
v0x1d8c780_0 .net "error_flag", 0 0, L_0x1da0220;  alias, 1 drivers
v0x1d8c890_0 .var "flag", 0 0;
v0x1d8c950 .array "mem", 16383 0, 0 7;
v0x1d8ca10_0 .var "rData", 0 31;
v0x1d8caf0_0 .net "rData_out", 0 31, L_0x1da0160;  alias, 1 drivers
v0x1d8cc60_0 .net "wData", 0 31, v0x1d8ea70_0;  1 drivers
v0x1d8cd40_0 .net "writeEnable", 0 0, v0x1d8eb40_0;  1 drivers
E_0x1d370c0/0 .event edge, v0x1d8cc60_0, v0x1d8cd40_0, v0x1d8c5d0_0, v0x1d8c6a0_0;
E_0x1d370c0/1 .event edge, v0x1d20a30_0;
E_0x1d370c0 .event/or E_0x1d370c0/0, E_0x1d370c0/1;
E_0x1d50140 .event posedge, v0x1d8c510_0;
S_0x1d8cf00 .scope module, "IMEM" "imem" 2 17, 4 1 0, S_0x1d1eeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr"
    .port_info 1 /OUTPUT 32 "instr"
P_0x1d8d0a0 .param/l "OFFSET" 0 4 3, +C4<00000000000000000000000000000000>;
P_0x1d8d0e0 .param/l "SIZE" 0 4 2, +C4<00000000000000000000010000000000>;
L_0x2b20b3d0e018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1d8d290_0 .net/2u *"_s0", 31 0, L_0x2b20b3d0e018;  1 drivers
L_0x2b20b3d0e060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d8d350_0 .net *"_s11", 0 0, L_0x2b20b3d0e060;  1 drivers
L_0x2b20b3d0e0a8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1d8d430_0 .net/2u *"_s12", 32 0, L_0x2b20b3d0e0a8;  1 drivers
v0x1d8d520_0 .net *"_s14", 32 0, L_0x1d9f5a0;  1 drivers
v0x1d8d600_0 .net *"_s16", 7 0, L_0x1d9f7c0;  1 drivers
v0x1d8d730_0 .net *"_s18", 32 0, L_0x1d9f8a0;  1 drivers
L_0x2b20b3d0e0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d8d810_0 .net *"_s21", 0 0, L_0x2b20b3d0e0f0;  1 drivers
L_0x2b20b3d0e138 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1d8d8f0_0 .net/2u *"_s22", 32 0, L_0x2b20b3d0e138;  1 drivers
v0x1d8d9d0_0 .net *"_s24", 32 0, L_0x1d9fa20;  1 drivers
v0x1d8db40_0 .net *"_s26", 7 0, L_0x1d9fc00;  1 drivers
v0x1d8dc20_0 .net *"_s28", 32 0, L_0x1d9fca0;  1 drivers
L_0x2b20b3d0e180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d8dd00_0 .net *"_s31", 0 0, L_0x2b20b3d0e180;  1 drivers
L_0x2b20b3d0e1c8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1d8dde0_0 .net/2u *"_s32", 32 0, L_0x2b20b3d0e1c8;  1 drivers
v0x1d8dec0_0 .net *"_s34", 32 0, L_0x1d9fda0;  1 drivers
v0x1d8dfa0_0 .net *"_s4", 7 0, L_0x1d9f2c0;  1 drivers
v0x1d8e080_0 .net *"_s6", 7 0, L_0x1d9f3b0;  1 drivers
v0x1d8e160_0 .net *"_s8", 32 0, L_0x1d9f450;  1 drivers
v0x1d8e310_0 .net "addr", 0 31, v0x1d8eeb0_0;  1 drivers
v0x1d8e3b0_0 .net "instr", 0 31, L_0x1d9ff30;  alias, 1 drivers
v0x1d8e490 .array "mem", 1023 0, 0 7;
v0x1d8e550_0 .net "phys_addr", 0 31, L_0x1d9f080;  1 drivers
L_0x1d9f080 .arith/sub 32, v0x1d8eeb0_0, L_0x2b20b3d0e018;
L_0x1d9f2c0 .array/port v0x1d8e490, L_0x1d9f080;
L_0x1d9f3b0 .array/port v0x1d8e490, L_0x1d9f5a0;
L_0x1d9f450 .concat [ 32 1 0 0], L_0x1d9f080, L_0x2b20b3d0e060;
L_0x1d9f5a0 .arith/sum 33, L_0x1d9f450, L_0x2b20b3d0e0a8;
L_0x1d9f7c0 .array/port v0x1d8e490, L_0x1d9fa20;
L_0x1d9f8a0 .concat [ 32 1 0 0], L_0x1d9f080, L_0x2b20b3d0e0f0;
L_0x1d9fa20 .arith/sum 33, L_0x1d9f8a0, L_0x2b20b3d0e138;
L_0x1d9fc00 .array/port v0x1d8e490, L_0x1d9fda0;
L_0x1d9fca0 .concat [ 32 1 0 0], L_0x1d9f080, L_0x2b20b3d0e180;
L_0x1d9fda0 .arith/sum 33, L_0x1d9fca0, L_0x2b20b3d0e1c8;
L_0x1d9ff30 .concat [ 8 8 8 8], L_0x1d9fc00, L_0x1d9f7c0, L_0x1d9f3b0, L_0x1d9f2c0;
    .scope S_0x1d32e20;
T_0 ;
    %wait E_0x1d50140;
    %load/vec4 v0x1d8cd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 3 24 "$display", "writing to mem at %x val %x size %2d", v0x1d20a30_0, v0x1d8cc60_0, v0x1d8c6a0_0 {0 0 0};
    %load/vec4 v0x1d8c6a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %vpi_call 3 56 "$display", "Invalid dsize: %x", v0x1d8c6a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8c890_0, 0;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x1d20a30_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_0.8, 4;
    %vpi_call 3 28 "$display", "Misaligned word access @: %x", v0x1d20a30_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8c890_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x1d8cc60_0;
    %split/vec4 8;
    %ix/getv 3, v0x1d20a30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1d8c950, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x1d20a30_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1d8c950, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x1d20a30_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1d8c950, 0, 4;
    %load/vec4 v0x1d20a30_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1d8c950, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8c890_0, 0;
T_0.9 ;
    %jmp T_0.7;
T_0.3 ;
    %vpi_call 3 38 "$display", "Invalid dsize: %x", v0x1d8c6a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8c890_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x1d20a30_0;
    %parti/s 1, 0, 2;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_0.10, 4;
    %vpi_call 3 43 "$display", "Misaligned word access @: %x", v0x1d20a30_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8c890_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x1d8cc60_0;
    %parti/s 16, 0, 2;
    %split/vec4 8;
    %ix/getv 3, v0x1d20a30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1d8c950, 0, 4;
    %load/vec4 v0x1d20a30_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1d8c950, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8c890_0, 0;
T_0.11 ;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x1d8cc60_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x1d20a30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1d8c950, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8c890_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1d32e20;
T_1 ;
    %wait E_0x1d370c0;
    %load/vec4 v0x1d8c6a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %vpi_call 3 111 "$display", "Invalid dsize: %x", v0x1d8c6a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8c890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1d8ca10_0, 0;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x1d20a30_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_1.6, 4;
    %vpi_call 3 70 "$display", "Misaligned word access @: %x", v0x1d20a30_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8c890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1d8ca10_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x1d20a30_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x1d8c950, 4;
    %load/vec4 v0x1d20a30_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x1d8c950, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1d20a30_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x1d8c950, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x1d20a30_0;
    %load/vec4a v0x1d8c950, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1d8ca10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8c890_0, 0;
T_1.7 ;
    %jmp T_1.5;
T_1.1 ;
    %vpi_call 3 81 "$display", "Invalid dsize: %x", v0x1d8c6a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8c890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1d8ca10_0, 0;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x1d20a30_0;
    %parti/s 1, 0, 2;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_1.8, 4;
    %vpi_call 3 87 "$display", "Misaligned half word access @: %x", v0x1d20a30_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8c890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1d8ca10_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x1d8c5d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0x1d20a30_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x1d8c950, 4;
    %parti/s 1, 7, 4;
    %replicate 16;
    %load/vec4 v0x1d20a30_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x1d8c950, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x1d20a30_0;
    %load/vec4a v0x1d8c950, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1d8ca10_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1d20a30_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x1d8c950, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x1d20a30_0;
    %load/vec4a v0x1d8c950, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1d8ca10_0, 0;
T_1.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8c890_0, 0;
T_1.9 ;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x1d8c5d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %ix/getv 4, v0x1d20a30_0;
    %load/vec4a v0x1d8c950, 4;
    %parti/s 1, 7, 4;
    %replicate 24;
    %ix/getv 4, v0x1d20a30_0;
    %load/vec4a v0x1d8c950, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1d8ca10_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x1d20a30_0;
    %load/vec4a v0x1d8c950, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1d8ca10_0, 0;
T_1.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8c890_0, 0;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1d1eeb0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d8ee10_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x1d8ee10_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x1d8ee10_0;
    %store/vec4a v0x1d8c950, 4, 0;
    %load/vec4 v0x1d8ee10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1d8ee10_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_func 2 26 "$value$plusargs" 32, "instrfile=%s", v0x1d8ec10_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 3099114680, 0, 498;
    %concati/vec4 3099436473, 0, 32;
    %concati/vec4 3252015564, 0, 32;
    %concati/vec4 3181754829, 0, 32;
    %concati/vec4 3519592865, 0, 32;
    %concati/vec4 9592, 0, 14;
    %store/vec4 v0x1d8ec10_0, 0, 640;
T_2.2 ;
    %vpi_call 2 29 "$readmemh", v0x1d8ec10_0, v0x1d8e490 {0 0 0};
    %vpi_func 2 31 "$value$plusargs" 32, "datafile=%s", v0x1d8ec10_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 3099114680, 0, 506;
    %concati/vec4 3099436473, 0, 32;
    %concati/vec4 3252015564, 0, 32;
    %concati/vec4 3180430801, 0, 32;
    %concati/vec4 2226758037, 0, 32;
    %concati/vec4 56, 0, 6;
    %store/vec4 v0x1d8ec10_0, 0, 640;
T_2.4 ;
    %vpi_call 2 34 "$readmemh", v0x1d8ec10_0, v0x1d8c950 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d8eeb0_0, 0, 32;
    %delay 1, 0;
    %vpi_call 2 45 "$display", "Instr [%x] = %x", v0x1d8eeb0_0, v0x1d8ef80_0 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x1d8eeb0_0, 0, 32;
    %delay 1, 0;
    %vpi_call 2 48 "$display", "Instr [%x] = %x", v0x1d8eeb0_0, v0x1d8ef80_0 {0 0 0};
    %vpi_call 2 53 "$monitor", "addr= %x data = %x flag = %b dsign = %b dsize = %b WE = %b", v0x1d8e730_0, v0x1d8e800_0, v0x1d8ecb0_0, v0x1d8e900_0, v0x1d8e9d0_0, v0x1d8eb40_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8e900_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1d8e9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8eb40_0, 0;
    %pushi/vec4 8193, 0, 32;
    %store/vec4 v0x1d8e730_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 8194, 0, 32;
    %assign/vec4 v0x1d8e730_0, 0;
    %delay 1, 0;
    %pushi/vec4 8192, 0, 32;
    %assign/vec4 v0x1d8e730_0, 0;
    %delay 1, 0;
    %pushi/vec4 8196, 0, 32;
    %assign/vec4 v0x1d8e730_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8e900_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1d8e9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8eb40_0, 0;
    %pushi/vec4 8193, 0, 32;
    %store/vec4 v0x1d8e730_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 8192, 0, 32;
    %assign/vec4 v0x1d8e730_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8e900_0, 0;
    %delay 1, 0;
    %pushi/vec4 8194, 0, 32;
    %assign/vec4 v0x1d8e730_0, 0;
    %delay 1, 0;
    %pushi/vec4 8226, 0, 32;
    %assign/vec4 v0x1d8e730_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1d8e9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8eb40_0, 0;
    %pushi/vec4 8192, 0, 32;
    %assign/vec4 v0x1d8e730_0, 0;
    %delay 1, 0;
    %pushi/vec4 8193, 0, 32;
    %assign/vec4 v0x1d8e730_0, 0;
    %delay 1, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1d8e9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8eb40_0, 0;
    %pushi/vec4 8194, 0, 32;
    %assign/vec4 v0x1d8e730_0, 0;
    %pushi/vec4 48879, 0, 32;
    %assign/vec4 v0x1d8ea70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8e690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8e690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8e690_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1d8e9d0_0, 0;
    %pushi/vec4 8225, 0, 32;
    %assign/vec4 v0x1d8e730_0, 0;
    %pushi/vec4 48879, 0, 32;
    %assign/vec4 v0x1d8ea70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8e690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8e690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8e690_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1d8e9d0_0, 0;
    %pushi/vec4 8192, 0, 32;
    %assign/vec4 v0x1d8e730_0, 0;
    %pushi/vec4 239, 0, 32;
    %assign/vec4 v0x1d8ea70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8e690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8e690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8e690_0, 0;
    %delay 1, 0;
    %pushi/vec4 8193, 0, 32;
    %assign/vec4 v0x1d8e730_0, 0;
    %pushi/vec4 190, 0, 32;
    %assign/vec4 v0x1d8ea70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8e690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8e690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8e690_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1d8e9d0_0, 0;
    %pushi/vec4 8194, 0, 32;
    %assign/vec4 v0x1d8e730_0, 0;
    %pushi/vec4 57005, 0, 32;
    %assign/vec4 v0x1d8ea70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8e690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8e690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8e690_0, 0;
    %delay 1, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1d8e9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8eb40_0, 0;
    %pushi/vec4 8192, 0, 32;
    %assign/vec4 v0x1d8e730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8e690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d8e690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d8e690_0, 0;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "memory_tb.v";
    "dmem.v";
    "imem.v";
