0.7
2020.2
Jun 10 2021
20:04:57
D:/8-bit-microprocessor/8-bit-up/8-bit-up.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
D:/8-bit-microprocessor/8-bit-up/8-bit-up.srcs/sources_1/new/instructionReg.v,1668525491,verilog,,D:/8-bit-microprocessor/8-bit-up/8-bit-up.srcs/sources_1/new/test_inst.v,,instReg,,,,,,,,
D:/8-bit-microprocessor/8-bit-up/8-bit-up.srcs/sources_1/new/test_inst.v,1668525195,verilog,,,,test,,,,,,,,
