

================================================================
== Vivado HLS Report for 'B_IO_L3_in_serialize'
================================================================
* Date:           Sat Sep 14 23:31:18 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1034|     1034| 5.170 us | 5.170 us |  1034|  1034|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1025|     1025|         3|          1|          1|  1024|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 13 [1/1] (1.45ns)   --->   "%B_V_offset_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %B_V_offset)" [src/kernel_kernel.cpp:378]   --->   Operation 13 'read' 'B_V_offset_read' <Predicate = true> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%B_V_offset1_i = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %B_V_offset_read, i32 6, i32 31)" [src/kernel_kernel.cpp:378->src/kernel_kernel.cpp:1180]   --->   Operation 14 'partselect' 'B_V_offset1_i' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln378 = zext i26 %B_V_offset1_i to i64" [src/kernel_kernel.cpp:378->src/kernel_kernel.cpp:1180]   --->   Operation 15 'zext' 'zext_ln378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%B_V_addr = getelementptr i512* %B_V, i64 %zext_ln378" [src/kernel_kernel.cpp:378->src/kernel_kernel.cpp:1180]   --->   Operation 16 'getelementptr' 'B_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [7/7] (4.37ns)   --->   "%B_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1024)" [src/kernel_kernel.cpp:386->src/kernel_kernel.cpp:1180]   --->   Operation 17 'readreq' 'B_V_addr_i_rd_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 18 [6/7] (4.37ns)   --->   "%B_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1024)" [src/kernel_kernel.cpp:386->src/kernel_kernel.cpp:1180]   --->   Operation 18 'readreq' 'B_V_addr_i_rd_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 19 [5/7] (4.37ns)   --->   "%B_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1024)" [src/kernel_kernel.cpp:386->src/kernel_kernel.cpp:1180]   --->   Operation 19 'readreq' 'B_V_addr_i_rd_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 20 [4/7] (4.37ns)   --->   "%B_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1024)" [src/kernel_kernel.cpp:386->src/kernel_kernel.cpp:1180]   --->   Operation 20 'readreq' 'B_V_addr_i_rd_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 21 [3/7] (4.37ns)   --->   "%B_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1024)" [src/kernel_kernel.cpp:386->src/kernel_kernel.cpp:1180]   --->   Operation 21 'readreq' 'B_V_addr_i_rd_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 22 [2/7] (4.37ns)   --->   "%B_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1024)" [src/kernel_kernel.cpp:386->src/kernel_kernel.cpp:1180]   --->   Operation 22 'readreq' 'B_V_addr_i_rd_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 4.37>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %B_V, [6 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str36, [6 x i8]* @p_str35, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %fifo_B_local_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %B_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %fifo_B_local_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %B_V, [6 x i8]* @p_str33, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [7 x i8]* @p_str36, [6 x i8]* @p_str35, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/7] (4.37ns)   --->   "%B_V_addr_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_V_addr, i32 1024)" [src/kernel_kernel.cpp:386->src/kernel_kernel.cpp:1180]   --->   Operation 28 'readreq' 'B_V_addr_i_rd_req' <Predicate = true> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 29 [1/1] (0.60ns)   --->   "br label %0" [src/kernel_kernel.cpp:383->src/kernel_kernel.cpp:1180]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.60>

State 9 <SV = 8> <Delay = 0.61>
ST_9 : Operation 30 [1/1] (0.00ns)   --->   "%t_V = phi i11 [ 0, %entry ], [ %i_V, %hls_label_8 ]"   --->   Operation 30 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 31 [1/1] (0.61ns)   --->   "%icmp_ln383 = icmp eq i11 %t_V, -1024" [src/kernel_kernel.cpp:383->src/kernel_kernel.cpp:1180]   --->   Operation 31 'icmp' 'icmp_ln383' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (0.53ns)   --->   "%i_V = add i11 %t_V, 1" [src/kernel_kernel.cpp:383->src/kernel_kernel.cpp:1180]   --->   Operation 33 'add' 'i_V' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln383, label %.exit, label %hls_label_8" [src/kernel_kernel.cpp:383->src/kernel_kernel.cpp:1180]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.37>
ST_10 : Operation 35 [1/1] (4.37ns)   --->   "%fifo_data_V = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %B_V_addr)" [src/kernel_kernel.cpp:386->src/kernel_kernel.cpp:1180]   --->   Operation 35 'read' 'fifo_data_V' <Predicate = (!icmp_ln383)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.45>
ST_11 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [src/kernel_kernel.cpp:383->src/kernel_kernel.cpp:1180]   --->   Operation 36 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln383)> <Delay = 0.00>
ST_11 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:384->src/kernel_kernel.cpp:1180]   --->   Operation 37 'specpipeline' <Predicate = (!icmp_ln383)> <Delay = 0.00>
ST_11 : Operation 38 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P(i512* %fifo_B_local_out_V_V, i512 %fifo_data_V)" [src/kernel_kernel.cpp:387->src/kernel_kernel.cpp:1180]   --->   Operation 38 'write' <Predicate = (!icmp_ln383)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_11 : Operation 39 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_i)" [src/kernel_kernel.cpp:388->src/kernel_kernel.cpp:1180]   --->   Operation 39 'specregionend' 'empty_107' <Predicate = (!icmp_ln383)> <Delay = 0.00>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "br label %0" [src/kernel_kernel.cpp:383->src/kernel_kernel.cpp:1180]   --->   Operation 40 'br' <Predicate = (!icmp_ln383)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 41 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:1180]   --->   Operation 41 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.46ns
The critical path consists of the following:
	fifo read on port 'B_V_offset' (src/kernel_kernel.cpp:378) [7]  (1.46 ns)

 <State 2>: 4.38ns
The critical path consists of the following:
	'getelementptr' operation ('B_V_addr', src/kernel_kernel.cpp:378->src/kernel_kernel.cpp:1180) [10]  (0 ns)
	bus request on port 'B_V' (src/kernel_kernel.cpp:386->src/kernel_kernel.cpp:1180) [13]  (4.38 ns)

 <State 3>: 4.38ns
The critical path consists of the following:
	bus request on port 'B_V' (src/kernel_kernel.cpp:386->src/kernel_kernel.cpp:1180) [13]  (4.38 ns)

 <State 4>: 4.38ns
The critical path consists of the following:
	bus request on port 'B_V' (src/kernel_kernel.cpp:386->src/kernel_kernel.cpp:1180) [13]  (4.38 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	bus request on port 'B_V' (src/kernel_kernel.cpp:386->src/kernel_kernel.cpp:1180) [13]  (4.38 ns)

 <State 6>: 4.38ns
The critical path consists of the following:
	bus request on port 'B_V' (src/kernel_kernel.cpp:386->src/kernel_kernel.cpp:1180) [13]  (4.38 ns)

 <State 7>: 4.38ns
The critical path consists of the following:
	bus request on port 'B_V' (src/kernel_kernel.cpp:386->src/kernel_kernel.cpp:1180) [13]  (4.38 ns)

 <State 8>: 4.38ns
The critical path consists of the following:
	bus request on port 'B_V' (src/kernel_kernel.cpp:386->src/kernel_kernel.cpp:1180) [13]  (4.38 ns)

 <State 9>: 0.617ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', src/kernel_kernel.cpp:383->src/kernel_kernel.cpp:1180) [16]  (0 ns)
	'icmp' operation ('icmp_ln383', src/kernel_kernel.cpp:383->src/kernel_kernel.cpp:1180) [17]  (0.617 ns)

 <State 10>: 4.38ns
The critical path consists of the following:
	bus read on port 'B_V' (src/kernel_kernel.cpp:386->src/kernel_kernel.cpp:1180) [24]  (4.38 ns)

 <State 11>: 1.46ns
The critical path consists of the following:
	fifo write on port 'fifo_B_local_out_V_V' (src/kernel_kernel.cpp:387->src/kernel_kernel.cpp:1180) [25]  (1.46 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
