PPA Report for TMR_Latch
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 0
FF Count: 8
IO Count: 17
Cell Count: 47

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 359.97 MHz
Reg-to-Reg Critical Path Delay: 2.078 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
