module flipflopjk(j, k, clk, q, qn);
	input j, k, clk;
	output reg q, qn;
	
	always @(posedge clk)
		begin
			case ({j, k})
				2'b00 : q <= q;
				2'b01 : q <= 0;
				2'b10: q <= 1;
				2'b11 : q <= ~q;
			endcase
			qn = ~q;
		end
endmodule 	