QuestaSim vmap 10.7d_1 Lib Mapping Utility 2019.05 May  8 2019
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 11:45:37 on May 22,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ipshared/dti_uart_lib/dti_uart.sv ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dti_uart_0_0/sim/design_uart_dti_uart_0_0.sv 
-- Compiling module dti_uart
-- Compiling module transmitter
-- Compiling module receiver
-- Compiling module register_block
-- Compiling module rb_regs
-- Compiling module rb_apb_bridge
-- Compiling module baudrate_gen
-- Compiling module design_uart_dti_uart_0_0

Top level modules:
	design_uart_dti_uart_0_0
End time: 11:45:37 on May 22,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 11:45:37 on May 22,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_microblaze_0_0/sim/design_uart_microblaze_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_mdm_1_0/sim/design_uart_mdm_1_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity design_uart_microblaze_0_0
-- Compiling architecture design_uart_microblaze_0_0_arch of design_uart_microblaze_0_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_uart_mdm_1_0
-- Compiling architecture design_uart_mdm_1_0_arch of design_uart_mdm_1_0
End time: 11:45:38 on May 22,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 11:45:38 on May 22,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0_clk_wiz.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_clk_wiz_1_0/design_uart_clk_wiz_1_0.v 
-- Compiling module design_uart_clk_wiz_1_0_clk_wiz
-- Compiling module design_uart_clk_wiz_1_0

Top level modules:
	design_uart_clk_wiz_1_0
End time: 11:45:38 on May 22,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 11:45:38 on May 22,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_rst_clk_wiz_1_100M_0/sim/design_uart_rst_clk_wiz_1_100M_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_apb_bridge_0_0/sim/design_uart_axi_apb_bridge_0_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_v10_0/sim/design_uart_dlmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_v10_0/sim/design_uart_ilmb_v10_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_dlmb_bram_if_cntlr_0/sim/design_uart_dlmb_bram_if_cntlr_0.vhd ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_ilmb_bram_if_cntlr_0/sim/design_uart_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_uart_rst_clk_wiz_1_100M_0
-- Compiling architecture design_uart_rst_clk_wiz_1_100M_0_arch of design_uart_rst_clk_wiz_1_100M_0
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_uart_axi_apb_bridge_0_0
-- Compiling architecture design_uart_axi_apb_bridge_0_0_arch of design_uart_axi_apb_bridge_0_0
-- Loading entity lmb_v10
-- Compiling entity design_uart_dlmb_v10_0
-- Compiling architecture design_uart_dlmb_v10_0_arch of design_uart_dlmb_v10_0
-- Compiling entity design_uart_ilmb_v10_0
-- Compiling architecture design_uart_ilmb_v10_0_arch of design_uart_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_uart_dlmb_bram_if_cntlr_0
-- Compiling architecture design_uart_dlmb_bram_if_cntlr_0_arch of design_uart_dlmb_bram_if_cntlr_0
-- Compiling entity design_uart_ilmb_bram_if_cntlr_0
-- Compiling architecture design_uart_ilmb_bram_if_cntlr_0_arch of design_uart_ilmb_bram_if_cntlr_0
End time: 11:45:38 on May 22,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 11:45:38 on May 22,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_lmb_bram_0/sim/design_uart_lmb_bram_0.v ../../../../dti_uart_top.ip_user_files/bd/design_uart/sim/design_uart.v 
-- Compiling module design_uart_lmb_bram_0
-- Compiling module design_uart
-- Compiling module design_uart_axi_interconnect_0_0
-- Compiling module m00_couplers_imp_1Y546N3
-- Compiling module m01_couplers_imp_RHKBGH
-- Compiling module microblaze_0_local_memory_imp_UXHIJP
-- Compiling module s00_couplers_imp_4NPLLB

Top level modules:
	design_uart
End time: 11:45:38 on May 22,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 11:45:38 on May 22,2024
vcom -93 -work xil_defaultlib ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_axi_uart16550_0_0/sim/design_uart_axi_uart16550_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity xuart_tx_load_sm
-- Loading entity rx16550
-- Loading entity tx16550
-- Loading package lib_pkg
-- Loading entity srl_fifo_rbu_f
-- Loading entity tx_fifo_block
-- Loading entity rx_fifo_block
-- Loading entity uart16550
-- Loading entity ipic_if
-- Loading entity xuart
-- Loading package ipif_pkg
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading entity axi_lite_ipif
-- Loading entity axi_uart16550
-- Compiling entity design_uart_axi_uart16550_0_0
-- Compiling architecture design_uart_axi_uart16550_0_0_arch of design_uart_axi_uart16550_0_0
End time: 11:45:39 on May 22,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 11:45:39 on May 22,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.ip_user_files/bd/design_uart/ip/design_uart_xbar_0/sim/design_uart_xbar_0.v ../../../../dti_uart_top.srcs/sources_1/bd/design_uart/hdl/design_uart_wrapper.v ../../../../../../../sim/libs/uart_rx.v ../../../../../../../sim/libs/uart_tx.v 
-- Compiling module design_uart_xbar_0
-- Compiling module design_uart_wrapper
-- Compiling module uart_rx
-- Compiling module uart_tx

Top level modules:
	design_uart_xbar_0
	design_uart_wrapper
	uart_rx
	uart_tx
End time: 11:45:39 on May 22,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 11:45:39 on May 22,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/4903" "+incdir+../../../../dti_uart_top.srcs/sources_1/bd/design_uart/ipshared/ec67/hdl" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_uart_top.srcs/sim_1/new/dti_uart_top.sv 
-- Compiling module dti_uart_top

Top level modules:
	dti_uart_top
End time: 11:45:39 on May 22,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim vlog 10.7d_1 Compiler 2019.05 May  8 2019
Start time: 11:45:39 on May 22,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 11:45:39 on May 22,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
