
*** Running vivado
    with args -log lab4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab4.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source lab4.tcl -notrace
Command: synth_design -top lab4 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9368 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 282.980 ; gain = 72.918
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab4' [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/lab4.vhd:43]
INFO: [Synth 8-3491] module 'SSD' declared at 'D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/SSD.vhd:34' bound to instance 'AFISROM' of component 'SSD' [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/lab4.vhd:193]
INFO: [Synth 8-638] synthesizing module 'SSD' [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/SSD.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'SSD' (1#1) [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/SSD.vhd:43]
INFO: [Synth 8-3491] module 'MPG' declared at 'D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/MPG.vhd:33' bound to instance 'MPG_1' of component 'MPG' [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/lab4.vhd:194]
INFO: [Synth 8-638] synthesizing module 'MPG' [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/MPG.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'MPG' (2#1) [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/MPG.vhd:39]
INFO: [Synth 8-3491] module 'MPG' declared at 'D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/MPG.vhd:33' bound to instance 'MPG_2' of component 'MPG' [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/lab4.vhd:195]
INFO: [Synth 8-3491] module 'IFC' declared at 'D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/IFC.vhd:32' bound to instance 'IFC_1' of component 'IFC' [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/lab4.vhd:199]
INFO: [Synth 8-638] synthesizing module 'IFC' [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/IFC.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'IFC' (3#1) [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/IFC.vhd:44]
WARNING: [Synth 8-5640] Port 'regdst' is missing in component declaration [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/lab4.vhd:149]
INFO: [Synth 8-3491] module 'IDecode' declared at 'D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/IDecode.vhd:34' bound to instance 'IDC_1' of component 'IDecode' [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/lab4.vhd:200]
INFO: [Synth 8-638] synthesizing module 'IDecode' [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/IDecode.vhd:52]
INFO: [Synth 8-3491] module 'RegBlock' declared at 'D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/RegBlock.vhd:34' bound to instance 'RB' of component 'RegBlock' [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/IDecode.vhd:68]
INFO: [Synth 8-638] synthesizing module 'RegBlock' [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/RegBlock.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'RegBlock' (4#1) [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/RegBlock.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'IDecode' (5#1) [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/IDecode.vhd:52]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/ALU.vhd:35' bound to instance 'ALU_1' of component 'ALU' [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/lab4.vhd:201]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/ALU.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'ALU' (6#1) [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/ALU.vhd:48]
INFO: [Synth 8-3491] module 'RAM' declared at 'D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/RAM.vhd:33' bound to instance 'RAM_1' of component 'RAM' [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/lab4.vhd:202]
INFO: [Synth 8-638] synthesizing module 'RAM' [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/RAM.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'RAM' (7#1) [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/RAM.vhd:44]
WARNING: [Synth 8-614] signal 'REG_MEM_WB_memdata' is read in the process but is not in the sensitivity list [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/lab4.vhd:287]
WARNING: [Synth 8-614] signal 'REG_MEM_WB_aluresout' is read in the process but is not in the sensitivity list [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/lab4.vhd:287]
INFO: [Synth 8-226] default block is never used [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/lab4.vhd:298]
INFO: [Synth 8-226] default block is never used [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/lab4.vhd:510]
INFO: [Synth 8-256] done synthesizing module 'lab4' (8#1) [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/lab4.vhd:43]
WARNING: [Synth 8-3331] design ALU has unconnected port sa
WARNING: [Synth 8-3331] design IDecode has unconnected port regdst
WARNING: [Synth 8-3331] design IDecode has unconnected port instr[15]
WARNING: [Synth 8-3331] design IDecode has unconnected port instr[14]
WARNING: [Synth 8-3331] design IDecode has unconnected port instr[13]
WARNING: [Synth 8-3331] design lab4 has unconnected port btn[4]
WARNING: [Synth 8-3331] design lab4 has unconnected port btn[3]
WARNING: [Synth 8-3331] design lab4 has unconnected port btn[2]
WARNING: [Synth 8-3331] design lab4 has unconnected port sw[15]
WARNING: [Synth 8-3331] design lab4 has unconnected port sw[14]
WARNING: [Synth 8-3331] design lab4 has unconnected port sw[13]
WARNING: [Synth 8-3331] design lab4 has unconnected port sw[12]
WARNING: [Synth 8-3331] design lab4 has unconnected port sw[11]
WARNING: [Synth 8-3331] design lab4 has unconnected port sw[10]
WARNING: [Synth 8-3331] design lab4 has unconnected port sw[9]
WARNING: [Synth 8-3331] design lab4 has unconnected port sw[8]
WARNING: [Synth 8-3331] design lab4 has unconnected port sw[4]
WARNING: [Synth 8-3331] design lab4 has unconnected port sw[3]
WARNING: [Synth 8-3331] design lab4 has unconnected port sw[2]
WARNING: [Synth 8-3331] design lab4 has unconnected port sw[1]
WARNING: [Synth 8-3331] design lab4 has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 320.375 ; gain = 110.313
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 320.375 ; gain = 110.313
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/constrs_1/imports/new/netlistl1.xdc]
Finished Parsing XDC File [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/constrs_1/imports/new/netlistl1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/constrs_1/imports/new/netlistl1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 617.727 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 617.727 ; gain = 407.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 617.727 ; gain = 407.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 617.727 ; gain = 407.664
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ROM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/ALU.vhd:65]
WARNING: [Synth 8-327] inferring latch for variable 'zero_reg' [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/ALU.vhd:78]
WARNING: [Synth 8-327] inferring latch for variable 'op3_reg' [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/ALU.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [D:/VivadoProjects/mips_pipeline/mips_pipeline.srcs/sources_1/imports/new/lab4.vhd:425]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 617.727 ; gain = 407.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 13    
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 24    
+---RAMs : 
	              512 Bit         RAMs := 1     
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	  19 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 11    
	  15 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 11    
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
	  15 Input      1 Bit        Muxes := 3     
Module SSD 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module MPG 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module IFC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	  19 Input     16 Bit        Muxes := 1     
Module RegBlock 
Detailed RTL Component Info : 
+---RAMs : 
	              128 Bit         RAMs := 1     
Module IDecode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module RAM 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design lab4 has unconnected port led[2]
WARNING: [Synth 8-3331] design lab4 has unconnected port led[1]
WARNING: [Synth 8-3331] design lab4 has unconnected port btn[4]
WARNING: [Synth 8-3331] design lab4 has unconnected port btn[3]
WARNING: [Synth 8-3331] design lab4 has unconnected port btn[2]
WARNING: [Synth 8-3331] design lab4 has unconnected port sw[15]
WARNING: [Synth 8-3331] design lab4 has unconnected port sw[14]
WARNING: [Synth 8-3331] design lab4 has unconnected port sw[13]
WARNING: [Synth 8-3331] design lab4 has unconnected port sw[12]
WARNING: [Synth 8-3331] design lab4 has unconnected port sw[11]
WARNING: [Synth 8-3331] design lab4 has unconnected port sw[10]
WARNING: [Synth 8-3331] design lab4 has unconnected port sw[9]
WARNING: [Synth 8-3331] design lab4 has unconnected port sw[8]
WARNING: [Synth 8-3331] design lab4 has unconnected port sw[4]
WARNING: [Synth 8-3331] design lab4 has unconnected port sw[3]
WARNING: [Synth 8-3331] design lab4 has unconnected port sw[2]
WARNING: [Synth 8-3331] design lab4 has unconnected port sw[1]
WARNING: [Synth 8-3331] design lab4 has unconnected port sw[0]
INFO: [Synth 8-3886] merging instance 'REG_ID_EX_rd_reg[0]' (FD) to 'REG_ID_EX_extimm_reg[4]'
INFO: [Synth 8-3886] merging instance 'REG_ID_EX_rd_reg[1]' (FD) to 'REG_ID_EX_extimm_reg[5]'
INFO: [Synth 8-3886] merging instance 'REG_ID_EX_rd_reg[2]' (FD) to 'REG_ID_EX_extimm_reg[6]'
INFO: [Synth 8-3886] merging instance 'REG_ID_EX_extimm_reg[12]' (FD) to 'REG_ID_EX_extimm_reg[8]'
INFO: [Synth 8-3886] merging instance 'REG_ID_EX_extimm_reg[13]' (FD) to 'REG_ID_EX_extimm_reg[8]'
INFO: [Synth 8-3886] merging instance 'REG_ID_EX_extimm_reg[14]' (FD) to 'REG_ID_EX_extimm_reg[8]'
INFO: [Synth 8-3886] merging instance 'REG_ID_EX_extimm_reg[15]' (FD) to 'REG_ID_EX_extimm_reg[8]'
INFO: [Synth 8-3886] merging instance 'REG_ID_EX_extimm_reg[7]' (FD) to 'REG_ID_EX_extimm_reg[8]'
INFO: [Synth 8-3886] merging instance 'REG_ID_EX_extimm_reg[8]' (FD) to 'REG_ID_EX_extimm_reg[9]'
INFO: [Synth 8-3886] merging instance 'REG_ID_EX_extimm_reg[9]' (FD) to 'REG_ID_EX_extimm_reg[10]'
INFO: [Synth 8-3886] merging instance 'REG_ID_EX_extimm_reg[10]' (FD) to 'REG_ID_EX_extimm_reg[11]'
INFO: [Synth 8-3886] merging instance 'REG_ID_EX_extimm_reg[0]' (FD) to 'REG_ID_EX_func_reg[0]'
INFO: [Synth 8-3886] merging instance 'REG_ID_EX_extimm_reg[1]' (FD) to 'REG_ID_EX_func_reg[1]'
INFO: [Synth 8-3886] merging instance 'REG_ID_EX_extimm_reg[2]' (FD) to 'REG_ID_EX_func_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\led_reg[0] )
INFO: [Synth 8-3886] merging instance 'REG_IF_ID_instr_reg[5]' (FD) to 'REG_IF_ID_instr_reg[6]'
INFO: [Synth 8-3886] merging instance 'REG_EX_MEM_extimm_reg[12]' (FD) to 'REG_EX_MEM_extimm_reg[10]'
INFO: [Synth 8-3886] merging instance 'REG_EX_MEM_extimm_reg[13]' (FD) to 'REG_EX_MEM_extimm_reg[10]'
INFO: [Synth 8-3886] merging instance 'REG_EX_MEM_extimm_reg[14]' (FD) to 'REG_EX_MEM_extimm_reg[10]'
INFO: [Synth 8-3886] merging instance 'REG_EX_MEM_extimm_reg[15]' (FD) to 'REG_EX_MEM_extimm_reg[10]'
INFO: [Synth 8-3886] merging instance 'REG_EX_MEM_extimm_reg[7]' (FD) to 'REG_EX_MEM_extimm_reg[10]'
INFO: [Synth 8-3886] merging instance 'REG_EX_MEM_extimm_reg[8]' (FD) to 'REG_EX_MEM_extimm_reg[10]'
INFO: [Synth 8-3886] merging instance 'REG_EX_MEM_extimm_reg[9]' (FD) to 'REG_EX_MEM_extimm_reg[10]'
INFO: [Synth 8-3886] merging instance 'REG_EX_MEM_extimm_reg[10]' (FD) to 'REG_EX_MEM_extimm_reg[11]'
INFO: [Synth 8-3886] merging instance 'REG_ID_EX_extimm_reg[5]' (FD) to 'REG_ID_EX_extimm_reg[6]'
INFO: [Synth 8-3886] merging instance 'jadr_reg[5]' (FDE) to 'jadr_reg[6]'
INFO: [Synth 8-3886] merging instance 'REG_EX_MEM_extimm_reg[5]' (FD) to 'REG_EX_MEM_extimm_reg[6]'
WARNING: [Synth 8-3332] Sequential element (led_reg[0]) is unused and will be removed from module lab4.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 617.727 ; gain = 407.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives      | 
+------------+-------------------+-----------+----------------------+-----------------+
|lab4        | IDC_1/RB/regi_reg | Implied   | 8 x 16               | RAM32M x 6      | 
|lab4        | RAM_1/RAM_reg     | Implied   | 32 x 16              | RAM32X1S x 16   | 
+------------+-------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 617.727 ; gain = 407.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 617.727 ; gain = 407.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 617.727 ; gain = 407.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 617.727 ; gain = 407.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 617.727 ; gain = 407.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 617.727 ; gain = 407.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 617.727 ; gain = 407.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 617.727 ; gain = 407.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 617.727 ; gain = 407.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|lab4        | REG_MEM_WB_memtoreg_reg      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|lab4        | REG_MEM_WB_aluresout_reg[15] | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|lab4        | REG_MEM_WB_regwr_reg         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    34|
|3     |LUT1     |    64|
|4     |LUT2     |    39|
|5     |LUT3     |    50|
|6     |LUT4     |    38|
|7     |LUT5     |    67|
|8     |LUT6     |   128|
|9     |MUXF7    |     5|
|10    |RAM32M   |     6|
|11    |RAM32X1S |    16|
|12    |SRL16E   |    13|
|13    |FDRE     |   251|
|14    |LD       |    17|
|15    |IBUF     |     6|
|16    |OBUF     |    25|
|17    |OBUFT    |     2|
+------+---------+------+

Report Instance Areas: 
+------+----------+---------+------+
|      |Instance  |Module   |Cells |
+------+----------+---------+------+
|1     |top       |         |   762|
|2     |  AFISROM |SSD      |    40|
|3     |  ALU_1   |ALU      |   245|
|4     |  IDC_1   |IDecode  |    22|
|5     |    RB    |RegBlock |    22|
|6     |  IFC_1   |IFC      |    91|
|7     |  MPG_1   |MPG      |    46|
|8     |  MPG_2   |MPG_0    |    44|
|9     |  RAM_1   |RAM      |    32|
+------+----------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 617.727 ; gain = 407.664
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 617.727 ; gain = 110.313
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 617.727 ; gain = 407.664
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  LD => LDCE: 17 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM32X1S => RAM32X1S (RAMS32): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 617.727 ; gain = 407.664
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProjects/mips_pipeline/mips_pipeline.runs/synth_1/lab4.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 617.727 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 28 21:52:39 2021...
