<stg><name>fir</name>


<trans_list>

<trans id="37" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %acc = phi i32 [ 0, %0 ], [ %acc_1, %2 ]

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %i = phi i4 [ -6, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %tmp = icmp eq i4 %i, 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %i_1 = add i4 %i, -1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_2 = zext i4 %i_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %shift_reg_addr = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="4">
<![CDATA[
:3  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="4">
<![CDATA[
:4  %tmp_3 = zext i4 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %C1_addr = getelementptr [11 x i10]* @C1, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="C1_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="4">
<![CDATA[
:8  %C1_load = load i10* %C1_addr, align 2

]]></Node>
<StgValue><ssdm name="C1_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_6 = mul nsw i32 %x_read, 53

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="4">
<![CDATA[
:3  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %shift_reg_addr_1 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="shift_reg_addr_1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:6  store i32 %shift_reg_load, i32* %shift_reg_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="4">
<![CDATA[
:8  %C1_load = load i10* %C1_addr, align 2

]]></Node>
<StgValue><ssdm name="C1_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="10">
<![CDATA[
:9  %C1_load_cast = sext i10 %C1_load to i32

]]></Node>
<StgValue><ssdm name="C1_load_cast"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_4 = mul nsw i32 %shift_reg_load, %C1_load_cast

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="32" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %acc_1 = add nsw i32 %tmp_4, %acc

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="34" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %acc_2 = add nsw i32 %acc, %tmp_6

]]></Node>
<StgValue><ssdm name="acc_2"/></StgValue>
</operation>

<operation id="35" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc_2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0">
<![CDATA[
:4  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="45" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="46" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="47" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="48" name="C1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="C1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="50" from="_ssdm_op_SpecBitsMap" to="StgValue_7" fromId="49" toId="7">
</dataflow>
<dataflow id="51" from="y" to="StgValue_7" fromId="45" toId="7">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecBitsMap" to="StgValue_8" fromId="49" toId="8">
</dataflow>
<dataflow id="53" from="x" to="StgValue_8" fromId="46" toId="8">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecTopModule" to="StgValue_9" fromId="54" toId="9">
</dataflow>
<dataflow id="57" from="fir_str" to="StgValue_9" fromId="56" toId="9">
</dataflow>
<dataflow id="59" from="_ssdm_op_Read.ap_auto.i32" to="x_read" fromId="58" toId="10">
</dataflow>
<dataflow id="60" from="x" to="x_read" fromId="46" toId="10">
</dataflow>
<dataflow id="62" from="StgValue_61" to="acc" fromId="61" toId="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="63" from="StgValue_11" to="acc" fromId="11" toId="12">
</dataflow>
<dataflow id="64" from="acc_1" to="acc" fromId="32" toId="12">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="65" from="StgValue_33" to="acc" fromId="33" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="67" from="StgValue_66" to="i" fromId="66" toId="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="68" from="StgValue_11" to="i" fromId="11" toId="13">
</dataflow>
<dataflow id="69" from="i_1" to="i" fromId="17" toId="13">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="70" from="StgValue_33" to="i" fromId="33" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="71" from="i" to="tmp" fromId="13" toId="14">
</dataflow>
<dataflow id="73" from="StgValue_72" to="tmp" fromId="72" toId="14">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="74" toId="15">
</dataflow>
<dataflow id="77" from="StgValue_76" to="empty" fromId="76" toId="15">
</dataflow>
<dataflow id="78" from="StgValue_76" to="empty" fromId="76" toId="15">
</dataflow>
<dataflow id="79" from="StgValue_76" to="empty" fromId="76" toId="15">
</dataflow>
<dataflow id="80" from="tmp" to="StgValue_16" fromId="14" toId="16">
</dataflow>
<dataflow id="81" from="i" to="i_1" fromId="13" toId="17">
</dataflow>
<dataflow id="83" from="StgValue_82" to="i_1" fromId="82" toId="17">
</dataflow>
<dataflow id="84" from="i_1" to="tmp_2" fromId="17" toId="18">
</dataflow>
<dataflow id="85" from="shift_reg" to="shift_reg_addr" fromId="47" toId="19">
</dataflow>
<dataflow id="87" from="StgValue_86" to="shift_reg_addr" fromId="86" toId="19">
</dataflow>
<dataflow id="88" from="tmp_2" to="shift_reg_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="89" from="shift_reg_addr" to="shift_reg_load" fromId="19" toId="20">
</dataflow>
<dataflow id="90" from="i" to="tmp_3" fromId="13" toId="21">
</dataflow>
<dataflow id="91" from="C1" to="C1_addr" fromId="48" toId="22">
</dataflow>
<dataflow id="92" from="StgValue_86" to="C1_addr" fromId="86" toId="22">
</dataflow>
<dataflow id="93" from="tmp_3" to="C1_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="94" from="C1_addr" to="C1_load" fromId="22" toId="23">
</dataflow>
<dataflow id="95" from="x_read" to="tmp_6" fromId="10" toId="24">
</dataflow>
<dataflow id="97" from="StgValue_96" to="tmp_6" fromId="96" toId="24">
</dataflow>
<dataflow id="98" from="x_read" to="StgValue_25" fromId="10" toId="25">
</dataflow>
<dataflow id="100" from="StgValue_99" to="StgValue_25" fromId="99" toId="25">
</dataflow>
<dataflow id="101" from="shift_reg_addr" to="shift_reg_load" fromId="19" toId="26">
</dataflow>
<dataflow id="102" from="shift_reg" to="shift_reg_addr_1" fromId="47" toId="27">
</dataflow>
<dataflow id="103" from="StgValue_86" to="shift_reg_addr_1" fromId="86" toId="27">
</dataflow>
<dataflow id="104" from="tmp_3" to="shift_reg_addr_1" fromId="21" toId="27">
</dataflow>
<dataflow id="105" from="shift_reg_load" to="StgValue_28" fromId="26" toId="28">
</dataflow>
<dataflow id="106" from="shift_reg_addr_1" to="StgValue_28" fromId="27" toId="28">
</dataflow>
<dataflow id="107" from="C1_addr" to="C1_load" fromId="22" toId="29">
</dataflow>
<dataflow id="108" from="C1_load" to="C1_load_cast" fromId="29" toId="30">
</dataflow>
<dataflow id="109" from="shift_reg_load" to="tmp_4" fromId="26" toId="31">
</dataflow>
<dataflow id="110" from="C1_load_cast" to="tmp_4" fromId="30" toId="31">
</dataflow>
<dataflow id="111" from="tmp_4" to="acc_1" fromId="31" toId="32">
</dataflow>
<dataflow id="112" from="acc" to="acc_1" fromId="12" toId="32">
</dataflow>
<dataflow id="113" from="acc" to="acc_2" fromId="12" toId="34">
</dataflow>
<dataflow id="114" from="tmp_6" to="acc_2" fromId="24" toId="34">
</dataflow>
<dataflow id="116" from="_ssdm_op_Write.ap_auto.i32P" to="StgValue_35" fromId="115" toId="35">
</dataflow>
<dataflow id="117" from="y" to="StgValue_35" fromId="45" toId="35">
</dataflow>
<dataflow id="118" from="acc_2" to="StgValue_35" fromId="34" toId="35">
</dataflow>
<dataflow id="119" from="tmp" to="StgValue_2" fromId="14" toId="2">
</dataflow>
</dataflows>


</stg>
