Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date             : Fri Apr 15 01:27:01 2022
| Host             : windows-box running 64-bit major release  (build 9200)
| Command          : report_power -file noise720p_power_routed.rpt -pb noise720p_power_summary_routed.pb -rpx noise720p_power_routed.rpx
| Design           : noise720p
| Device           : xc7a35ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.343        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.281        |
| Device Static (W)        | 0.062        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 98.4         |
| Junction Temperature (C) | 26.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.006 |        7 |       --- |             --- |
| Slice Logic             |     0.003 |     1178 |       --- |             --- |
|   LUT as Logic          |     0.003 |      669 |     20800 |            3.22 |
|   CARRY4                |    <0.001 |       39 |      8150 |            0.48 |
|   Register              |    <0.001 |      259 |     41600 |            0.62 |
|   F7/F8 Muxes           |    <0.001 |       57 |     32600 |            0.17 |
|   Others                |     0.000 |       28 |       --- |             --- |
|   LUT as Shift Register |     0.000 |        1 |      9600 |            0.01 |
| Signals                 |     0.003 |      911 |       --- |             --- |
| PLL                     |     0.130 |        1 |         5 |           20.00 |
| I/O                     |     0.138 |       15 |       210 |            7.14 |
| Static Power            |     0.062 |          |           |                 |
| Total                   |     0.343 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       0.950 |     0.031 |       0.025 |      0.006 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.079 |       0.067 |      0.011 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.042 |       0.041 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       0.950 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------+------------------+-----------------+
| Clock            | Domain           | Constraint (ns) |
+------------------+------------------+-----------------+
| clk_logic        | clk_logic        |            10.0 |
| clk_parallel     | clk_parallel     |            13.3 |
| clk_pll_feedback | clk_pll_feedback |            10.0 |
| clk_serial       | clk_serial       |             2.7 |
| sys_clk_pin      | clk_i            |            10.0 |
+------------------+------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------+-----------+
| Name              | Power (W) |
+-------------------+-----------+
| noise720p         |     0.281 |
|   display_timings |     0.005 |
|   dvi_buffer      |     0.135 |
|   img             |     0.001 |
+-------------------+-----------+


