Classic Timing Analyzer report for D_latch
Fri Nov 06 12:59:36 2020
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. th
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                     ;
+------------------------------+-------+---------------+-------------+----------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From           ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+----------------+----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.290 ns    ; data_in        ; data_out$latch ; --         ; enable   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 3.441 ns    ; data_out$latch ; data_out       ; enable     ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.375 ns   ; data_in        ; data_out$latch ; --         ; enable   ; 0            ;
; Total number of failed paths ;       ;               ;             ;                ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+----------------+----------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EPM240T100C3       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; enable          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------+
; tsu                                                                     ;
+-------+--------------+------------+---------+----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To             ; To Clock ;
+-------+--------------+------------+---------+----------------+----------+
; N/A   ; None         ; 1.290 ns   ; data_in ; data_out$latch ; enable   ;
+-------+--------------+------------+---------+----------------+----------+


+----------------------------------------------------------------------------+
; tco                                                                        ;
+-------+--------------+------------+----------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From           ; To       ; From Clock ;
+-------+--------------+------------+----------------+----------+------------+
; N/A   ; None         ; 3.441 ns   ; data_out$latch ; data_out ; enable     ;
+-------+--------------+------------+----------------+----------+------------+


+-------------------------------------------------------------------------------+
; th                                                                            ;
+---------------+-------------+-----------+---------+----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To             ; To Clock ;
+---------------+-------------+-----------+---------+----------------+----------+
; N/A           ; None        ; -0.375 ns ; data_in ; data_out$latch ; enable   ;
+---------------+-------------+-----------+---------+----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Fri Nov 06 12:59:36 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off D_latch -c D_latch
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "data_out$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "enable" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Info: tsu for register "data_out$latch" (data pin = "data_in", clock pin = "enable") is 1.290 ns
    Info: + Longest pin to register delay is 1.962 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_2; Fanout = 1; PIN Node = 'data_in'
        Info: 2: + IC(0.792 ns) + CELL(0.462 ns) = 1.962 ns; Loc. = LC_X2_Y4_N4; Fanout = 1; REG Node = 'data_out$latch'
        Info: Total cell delay = 1.170 ns ( 59.63 % )
        Info: Total interconnect delay = 0.792 ns ( 40.37 % )
    Info: + Micro setup delay of destination is 0.915 ns
    Info: - Shortest clock path from clock "enable" to destination register is 1.587 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_5; Fanout = 1; CLK Node = 'enable'
        Info: 2: + IC(0.754 ns) + CELL(0.125 ns) = 1.587 ns; Loc. = LC_X2_Y4_N4; Fanout = 1; REG Node = 'data_out$latch'
        Info: Total cell delay = 0.833 ns ( 52.49 % )
        Info: Total interconnect delay = 0.754 ns ( 47.51 % )
Info: tco from clock "enable" to destination pin "data_out" through register "data_out$latch" is 3.441 ns
    Info: + Longest clock path from clock "enable" to source register is 1.587 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_5; Fanout = 1; CLK Node = 'enable'
        Info: 2: + IC(0.754 ns) + CELL(0.125 ns) = 1.587 ns; Loc. = LC_X2_Y4_N4; Fanout = 1; REG Node = 'data_out$latch'
        Info: Total cell delay = 0.833 ns ( 52.49 % )
        Info: Total interconnect delay = 0.754 ns ( 47.51 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 1.854 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y4_N4; Fanout = 1; REG Node = 'data_out$latch'
        Info: 2: + IC(0.400 ns) + CELL(1.454 ns) = 1.854 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'data_out'
        Info: Total cell delay = 1.454 ns ( 78.43 % )
        Info: Total interconnect delay = 0.400 ns ( 21.57 % )
Info: th for register "data_out$latch" (data pin = "data_in", clock pin = "enable") is -0.375 ns
    Info: + Longest clock path from clock "enable" to destination register is 1.587 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_5; Fanout = 1; CLK Node = 'enable'
        Info: 2: + IC(0.754 ns) + CELL(0.125 ns) = 1.587 ns; Loc. = LC_X2_Y4_N4; Fanout = 1; REG Node = 'data_out$latch'
        Info: Total cell delay = 0.833 ns ( 52.49 % )
        Info: Total interconnect delay = 0.754 ns ( 47.51 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 1.962 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_2; Fanout = 1; PIN Node = 'data_in'
        Info: 2: + IC(0.792 ns) + CELL(0.462 ns) = 1.962 ns; Loc. = LC_X2_Y4_N4; Fanout = 1; REG Node = 'data_out$latch'
        Info: Total cell delay = 1.170 ns ( 59.63 % )
        Info: Total interconnect delay = 0.792 ns ( 40.37 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Allocated 198 megabytes of memory during processing
    Info: Processing ended: Fri Nov 06 12:59:37 2020
    Info: Elapsed time: 00:00:01


