"Clocks: Setting DSP clock\n"	,	L_6
DIVISOR_ENABLE_MASK	,	V_66
shift	,	V_20
gcd	,	F_3
didr1	,	V_16
didr2	,	V_17
BOOT_PLL_ASYNC_MODE	,	V_57
dev	,	V_94
BOOT_PLL_SOURCE_CPU	,	V_40
TNETD7200_DEF_CPU_CLK	,	V_89
clk_put	,	F_24
calculate	,	F_2
id	,	V_95
AR7_CHIP_7200	,	V_99
KERN_WARNING	,	V_14
clk	,	V_92
BOOT_PLL_SOURCE_MASK	,	V_35
dsp_clk	,	V_60
clk_enable	,	F_19
tnetd7200_init_clocks	,	F_18
clocks	,	V_52
tmp_freq	,	V_13
"Adjusted requested frequency %d to %d\n"	,	L_1
"Clocks: Setting CPU clock\n"	,	L_7
cmd	,	V_69
device	,	V_93
BOOT_PLL_SOURCE_REF	,	V_37
status	,	V_67
ioremap_nocache	,	F_14
ctrl	,	V_27
postdiv2	,	V_64
"Clocks: base = %d, frequency = %u, prediv = %d, "	,	L_3
freq	,	V_9
tmp_gcd	,	V_11
"Clocks: Sync 2:1 mode\n"	,	L_8
cpu_postdiv	,	V_78
tnetd7300_dsp_clock	,	F_5
divisor	,	V_32
BUS_PLL_SOURCE_SHIFT	,	V_54
BOOT_PLL_2TO1_MODE	,	V_72
usb_base	,	V_83
AR7_REF_CLOCK	,	V_26
AR7_REGS_DCL	,	V_50
ar7_chip_rev	,	F_6
AR7_CHIP_7300	,	V_100
postdiv	,	V_4
product	,	V_24
u8	,	T_2
tnetd7200_set_clock	,	F_16
dsp_base	,	V_79
cpu_mul	,	V_76
i	,	V_6
j	,	V_7
bootcr	,	V_22
"postdiv = %d, postdiv2 = %d, mul = %d\n"	,	L_4
k	,	V_8
POSTDIV_MASK	,	V_31
ENOENT	,	V_97
tmp_base	,	V_12
ar7_init_clocks	,	F_25
"Clocks: prediv: %d, postdiv: %d, mul: %d\n"	,	L_2
PLL_MODE_MASK	,	V_44
BOOT_PLL_BYPASS	,	V_43
tnetd7300_set_clock	,	F_10
__init	,	T_3
DSP_PLL_SOURCE_SHIFT	,	V_61
PREDIV_MASK	,	V_29
PLL_DIV	,	V_46
TNETD7200_DEF_DSP_CLK	,	V_88
ERR_PTR	,	F_23
tnetd7300_get_clock	,	F_9
bus	,	V_55
usb_mul	,	V_84
MUL_SHIFT	,	V_34
TNETD7200_DEF_USB_CLK	,	V_90
usb	,	V_91
mdelay	,	F_12
approximate	,	F_1
"vbus"	,	L_15
tnetd7200_clock	,	V_63
tnetd7300_init_clocks	,	F_13
frequency	,	V_47
"cpu"	,	L_13
u32	,	T_1
"Clocks: Async mode\n"	,	L_5
tnetd7200_get_clock_base	,	F_17
AR7_REGS_CLOCKS	,	V_74
prediv	,	V_3
MUL_MASK	,	V_33
UR8_REGS_CLOCKS	,	V_53
res	,	V_10
rev	,	V_18
"cpmac"	,	L_12
clock_id	,	V_70
bus_clk	,	V_48
AR7_AFE_CLOCK	,	V_56
cpu	,	V_59
CPU_PLL_SOURCE_SHIFT	,	V_58
"dsp"	,	L_14
PLL_STATUS	,	V_49
usb_prediv	,	V_85
clk_get_rate	,	F_21
PLL_NDIV	,	V_45
vbus_clk	,	V_96
dsp_prediv	,	V_81
tnetd7200_clocks	,	V_73
dsp	,	V_62
cpu_prediv	,	V_77
iounmap	,	F_15
usb_postdiv	,	V_86
KERN_INFO	,	V_65
mul	,	V_5
bus_clock	,	V_23
cmden	,	V_68
TNETD7200_CLOCK_ID_DSP	,	V_71
dsp_mul	,	V_80
printk	,	F_4
tnetd7300_clock	,	V_21
"bus"	,	L_11
ar7_chip_id	,	F_26
KSEG1ADDR	,	F_8
BOOT_PLL_SOURCE_BUS	,	V_36
cpu_clk	,	V_41
AR7_REGS_GPIO	,	V_19
rate	,	V_42
tnetd7300_clocks	,	V_51
cpu_base	,	V_75
"Clocks: Setting USB clock\n"	,	L_10
clk_get	,	F_22
AR7_CHIP_7100	,	V_98
readl	,	F_7
writel	,	F_11
base_clock	,	V_25
PREDIV_SHIFT	,	V_30
TNETD7200_CLOCK_ID_CPU	,	V_87
"Clocks: Sync 1:1 mode\n"	,	L_9
target	,	V_2
pll	,	V_28
dsp_postdiv	,	V_82
AR7_XTAL_CLOCK	,	V_39
BOOT_PLL_SOURCE_XTAL	,	V_38
KERN_DEBUG	,	V_15
clk_disable	,	F_20
base	,	V_1
