/*
 * Copyright (c) 2023, Texas Instruments Incorporated - http://www.ti.com
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * *  Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 * *  Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * *  Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

/*
 *  ============ ti_msp_dl_config.h =============
 *  Configured MSPM0 DriverLib module declarations
 *
 *  DO NOT EDIT - This file is generated for the MSPM0G350X
 *  by the SysConfig tool.
 */
#ifndef ti_msp_dl_config_h
#define ti_msp_dl_config_h

#define CONFIG_MSPM0G350X
#define CONFIG_MSPM0G3507

#if defined(__ti_version__) || defined(__TI_COMPILER_VERSION__)
#define SYSCONFIG_WEAK __attribute__((weak))
#elif defined(__IAR_SYSTEMS_ICC__)
#define SYSCONFIG_WEAK __weak
#elif defined(__GNUC__)
#define SYSCONFIG_WEAK __attribute__((weak))
#endif

#include <ti/devices/msp/msp.h>
#include <ti/driverlib/driverlib.h>
#include <ti/driverlib/m0p/dl_core.h>

#ifdef __cplusplus
extern "C" {
#endif

/*
 *  ======== SYSCFG_DL_init ========
 *  Perform all required MSP DL initialization
 *
 *  This function should be called once at a point before any use of
 *  MSP DL.
 */


/* clang-format off */

#define POWER_STARTUP_DELAY                                                (16)


#define GPIO_HFXT_PORT                                                     GPIOA
#define GPIO_HFXIN_PIN                                             DL_GPIO_PIN_5
#define GPIO_HFXIN_IOMUX                                         (IOMUX_PINCM10)
#define GPIO_HFXOUT_PIN                                            DL_GPIO_PIN_6
#define GPIO_HFXOUT_IOMUX                                        (IOMUX_PINCM11)
#define CPUCLK_FREQ                                                     80000000
/* Defines for SYSPLL_ERR_01 Workaround */
/* Represent 1.000 as 1000 */
#define FLOAT_TO_INT_SCALE                                               (1000U)
#define FCC_EXPECTED_RATIO                                                  2000
#define FCC_UPPER_BOUND                       (FCC_EXPECTED_RATIO * (1 + 0.003))
#define FCC_LOWER_BOUND                       (FCC_EXPECTED_RATIO * (1 - 0.003))

bool SYSCFG_DL_SYSCTL_SYSPLL_init(void);


/* Defines for PWM_Step */
#define PWM_Step_INST                                                      TIMG7
#define PWM_Step_INST_IRQHandler                                TIMG7_IRQHandler
#define PWM_Step_INST_INT_IRQN                                  (TIMG7_INT_IRQn)
#define PWM_Step_INST_CLK_FREQ                                1012658.2278481013
/* GPIO defines for channel 0 */
#define GPIO_PWM_Step_C0_PORT                                              GPIOA
#define GPIO_PWM_Step_C0_PIN                                      DL_GPIO_PIN_26
#define GPIO_PWM_Step_C0_IOMUX                                   (IOMUX_PINCM59)
#define GPIO_PWM_Step_C0_IOMUX_FUNC                  IOMUX_PINCM59_PF_TIMG7_CCP0
#define GPIO_PWM_Step_C0_IDX                                 DL_TIMER_CC_0_INDEX



/* Defines for TIMER_TICK */
#define TIMER_TICK_INST                                                  (TIMA0)
#define TIMER_TICK_INST_IRQHandler                              TIMA0_IRQHandler
#define TIMER_TICK_INST_INT_IRQN                                (TIMA0_INT_IRQn)
#define TIMER_TICK_INST_LOAD_VALUE                                        (999U)




/* Defines for I2C_0 */
#define I2C_0_INST                                                          I2C0
#define I2C_0_INST_IRQHandler                                    I2C0_IRQHandler
#define I2C_0_INST_INT_IRQN                                        I2C0_INT_IRQn
#define I2C_0_BUS_SPEED_HZ                                                500000
#define GPIO_I2C_0_SDA_PORT                                                GPIOA
#define GPIO_I2C_0_SDA_PIN                                         DL_GPIO_PIN_0
#define GPIO_I2C_0_IOMUX_SDA                                      (IOMUX_PINCM1)
#define GPIO_I2C_0_IOMUX_SDA_FUNC                       IOMUX_PINCM1_PF_I2C0_SDA
#define GPIO_I2C_0_SCL_PORT                                                GPIOA
#define GPIO_I2C_0_SCL_PIN                                         DL_GPIO_PIN_1
#define GPIO_I2C_0_IOMUX_SCL                                      (IOMUX_PINCM2)
#define GPIO_I2C_0_IOMUX_SCL_FUNC                       IOMUX_PINCM2_PF_I2C0_SCL


/* Defines for UART_DEBUG */
#define UART_DEBUG_INST                                                    UART0
#define UART_DEBUG_INST_FREQUENCY                                       40000000
#define UART_DEBUG_INST_IRQHandler                              UART0_IRQHandler
#define UART_DEBUG_INST_INT_IRQN                                  UART0_INT_IRQn
#define GPIO_UART_DEBUG_RX_PORT                                            GPIOA
#define GPIO_UART_DEBUG_TX_PORT                                            GPIOA
#define GPIO_UART_DEBUG_RX_PIN                                    DL_GPIO_PIN_11
#define GPIO_UART_DEBUG_TX_PIN                                    DL_GPIO_PIN_10
#define GPIO_UART_DEBUG_IOMUX_RX                                 (IOMUX_PINCM22)
#define GPIO_UART_DEBUG_IOMUX_TX                                 (IOMUX_PINCM21)
#define GPIO_UART_DEBUG_IOMUX_RX_FUNC                  IOMUX_PINCM22_PF_UART0_RX
#define GPIO_UART_DEBUG_IOMUX_TX_FUNC                  IOMUX_PINCM21_PF_UART0_TX
#define UART_DEBUG_BAUD_RATE                                            (115200)
#define UART_DEBUG_IBRD_40_MHZ_115200_BAUD                                  (21)
#define UART_DEBUG_FBRD_40_MHZ_115200_BAUD                                  (45)
/* Defines for UART_Tly */
#define UART_Tly_INST                                                      UART1
#define UART_Tly_INST_FREQUENCY                                         40000000
#define UART_Tly_INST_IRQHandler                                UART1_IRQHandler
#define UART_Tly_INST_INT_IRQN                                    UART1_INT_IRQn
#define GPIO_UART_Tly_RX_PORT                                              GPIOA
#define GPIO_UART_Tly_TX_PORT                                              GPIOA
#define GPIO_UART_Tly_RX_PIN                                       DL_GPIO_PIN_9
#define GPIO_UART_Tly_TX_PIN                                       DL_GPIO_PIN_8
#define GPIO_UART_Tly_IOMUX_RX                                   (IOMUX_PINCM20)
#define GPIO_UART_Tly_IOMUX_TX                                   (IOMUX_PINCM19)
#define GPIO_UART_Tly_IOMUX_RX_FUNC                    IOMUX_PINCM20_PF_UART1_RX
#define GPIO_UART_Tly_IOMUX_TX_FUNC                    IOMUX_PINCM19_PF_UART1_TX
#define UART_Tly_BAUD_RATE                                              (115200)
#define UART_Tly_IBRD_40_MHZ_115200_BAUD                                    (21)
#define UART_Tly_FBRD_40_MHZ_115200_BAUD                                    (45)
/* Defines for UART_IMU601 */
#define UART_IMU601_INST                                                   UART2
#define UART_IMU601_INST_FREQUENCY                                      40000000
#define UART_IMU601_INST_IRQHandler                             UART2_IRQHandler
#define UART_IMU601_INST_INT_IRQN                                 UART2_INT_IRQn
#define GPIO_UART_IMU601_RX_PORT                                           GPIOB
#define GPIO_UART_IMU601_TX_PORT                                           GPIOB
#define GPIO_UART_IMU601_RX_PIN                                   DL_GPIO_PIN_16
#define GPIO_UART_IMU601_TX_PIN                                   DL_GPIO_PIN_15
#define GPIO_UART_IMU601_IOMUX_RX                                (IOMUX_PINCM33)
#define GPIO_UART_IMU601_IOMUX_TX                                (IOMUX_PINCM32)
#define GPIO_UART_IMU601_IOMUX_RX_FUNC                 IOMUX_PINCM33_PF_UART2_RX
#define GPIO_UART_IMU601_IOMUX_TX_FUNC                 IOMUX_PINCM32_PF_UART2_TX
#define UART_IMU601_BAUD_RATE                                           (115200)
#define UART_IMU601_IBRD_40_MHZ_115200_BAUD                                 (21)
#define UART_IMU601_FBRD_40_MHZ_115200_BAUD                                 (45)




/* Defines for SPI_1 */
#define SPI_1_INST                                                         SPI1
#define SPI_1_INST_IRQHandler                                   SPI1_IRQHandler
#define SPI_1_INST_INT_IRQN                                       SPI1_INT_IRQn
#define GPIO_SPI_1_PICO_PORT                                              GPIOB
#define GPIO_SPI_1_PICO_PIN                                       DL_GPIO_PIN_8
#define GPIO_SPI_1_IOMUX_PICO                                   (IOMUX_PINCM25)
#define GPIO_SPI_1_IOMUX_PICO_FUNC                   IOMUX_PINCM25_PF_SPI1_PICO
#define GPIO_SPI_1_POCI_PORT                                              GPIOB
#define GPIO_SPI_1_POCI_PIN                                       DL_GPIO_PIN_7
#define GPIO_SPI_1_IOMUX_POCI                                   (IOMUX_PINCM24)
#define GPIO_SPI_1_IOMUX_POCI_FUNC                   IOMUX_PINCM24_PF_SPI1_POCI
/* GPIO configuration for SPI_1 */
#define GPIO_SPI_1_SCLK_PORT                                              GPIOB
#define GPIO_SPI_1_SCLK_PIN                                       DL_GPIO_PIN_9
#define GPIO_SPI_1_IOMUX_SCLK                                   (IOMUX_PINCM26)
#define GPIO_SPI_1_IOMUX_SCLK_FUNC                   IOMUX_PINCM26_PF_SPI1_SCLK
#define GPIO_SPI_1_CS0_PORT                                               GPIOA
#define GPIO_SPI_1_CS0_PIN                                        DL_GPIO_PIN_2
#define GPIO_SPI_1_IOMUX_CS0                                     (IOMUX_PINCM7)
#define GPIO_SPI_1_IOMUX_CS0_FUNC                      IOMUX_PINCM7_PF_SPI1_CS0



/* Port definition for Pin Group LED */
#define LED_PORT                                                         (GPIOB)

/* Defines for LED22: GPIOB.22 with pinCMx 50 on package pin 21 */
#define LED_LED22_PIN                                           (DL_GPIO_PIN_22)
#define LED_LED22_IOMUX                                          (IOMUX_PINCM50)
/* Port definition for Pin Group SPI_CS */
#define SPI_CS_PORT                                                      (GPIOB)

/* Defines for SPI_CS0: GPIOB.6 with pinCMx 23 on package pin 58 */
#define SPI_CS_SPI_CS0_PIN                                       (DL_GPIO_PIN_6)
#define SPI_CS_SPI_CS0_IOMUX                                     (IOMUX_PINCM23)
/* Port definition for Pin Group STP_pins */
#define STP_pins_PORT                                                    (GPIOA)

/* Defines for Dir: GPIOA.27 with pinCMx 60 on package pin 31 */
#define STP_pins_Dir_PIN                                        (DL_GPIO_PIN_27)
#define STP_pins_Dir_IOMUX                                       (IOMUX_PINCM60)
/* Port definition for Pin Group Keys */
#define Keys_PORT                                                        (GPIOA)

/* Defines for Key1_up: GPIOA.28 with pinCMx 3 on package pin 35 */
#define Keys_Key1_up_PIN                                        (DL_GPIO_PIN_28)
#define Keys_Key1_up_IOMUX                                        (IOMUX_PINCM3)
/* Defines for Key2_dn: GPIOA.25 with pinCMx 55 on package pin 26 */
#define Keys_Key2_dn_PIN                                        (DL_GPIO_PIN_25)
#define Keys_Key2_dn_IOMUX                                       (IOMUX_PINCM55)
/* Defines for Key3_ok: GPIOA.17 with pinCMx 39 on package pin 10 */
#define Keys_Key3_ok_PIN                                        (DL_GPIO_PIN_17)
#define Keys_Key3_ok_IOMUX                                       (IOMUX_PINCM39)
/* Defines for PL: GPIOB.3 with pinCMx 16 on package pin 51 */
#define Gray_PL_PORT                                                     (GPIOB)
#define Gray_PL_PIN                                              (DL_GPIO_PIN_3)
#define Gray_PL_IOMUX                                            (IOMUX_PINCM16)
/* Defines for SCK: GPIOB.2 with pinCMx 15 on package pin 50 */
#define Gray_SCK_PORT                                                    (GPIOB)
#define Gray_SCK_PIN                                             (DL_GPIO_PIN_2)
#define Gray_SCK_IOMUX                                           (IOMUX_PINCM15)
/* Defines for SDA: GPIOA.7 with pinCMx 14 on package pin 49 */
#define Gray_SDA_PORT                                                    (GPIOA)
#define Gray_SDA_PIN                                             (DL_GPIO_PIN_7)
#define Gray_SDA_IOMUX                                           (IOMUX_PINCM14)
/* Port definition for Pin Group VL */
#define VL_PORT                                                          (GPIOA)

/* Defines for VL_SDA: GPIOA.16 with pinCMx 38 on package pin 9 */
#define VL_VL_SDA_PIN                                           (DL_GPIO_PIN_16)
#define VL_VL_SDA_IOMUX                                          (IOMUX_PINCM38)
/* Defines for VL_SCL: GPIOA.15 with pinCMx 37 on package pin 8 */
#define VL_VL_SCL_PIN                                           (DL_GPIO_PIN_15)
#define VL_VL_SCL_IOMUX                                          (IOMUX_PINCM37)
/* Defines for VL_XSHUT: GPIOA.31 with pinCMx 6 on package pin 39 */
#define VL_VL_XSHUT_PIN                                         (DL_GPIO_PIN_31)
#define VL_VL_XSHUT_IOMUX                                         (IOMUX_PINCM6)


/* Defines for MCAN0 */
#define MCAN0_INST                                                        CANFD0
#define GPIO_MCAN0_CAN_TX_PORT                                             GPIOA
#define GPIO_MCAN0_CAN_TX_PIN                                     DL_GPIO_PIN_12
#define GPIO_MCAN0_IOMUX_CAN_TX                                  (IOMUX_PINCM34)
#define GPIO_MCAN0_IOMUX_CAN_TX_FUNC               IOMUX_PINCM34_PF_CANFD0_CANTX
#define GPIO_MCAN0_CAN_RX_PORT                                             GPIOA
#define GPIO_MCAN0_CAN_RX_PIN                                     DL_GPIO_PIN_13
#define GPIO_MCAN0_IOMUX_CAN_RX                                  (IOMUX_PINCM35)
#define GPIO_MCAN0_IOMUX_CAN_RX_FUNC               IOMUX_PINCM35_PF_CANFD0_CANRX
#define MCAN0_INST_IRQHandler                                 CANFD0_IRQHandler
#define MCAN0_INST_INT_IRQN                                     CANFD0_INT_IRQn


/* Defines for MCAN0 MCAN RAM configuration */
#define MCAN0_INST_MCAN_STD_ID_FILT_START_ADDR     (0)
#define MCAN0_INST_MCAN_STD_ID_FILTER_NUM          (1)
#define MCAN0_INST_MCAN_EXT_ID_FILT_START_ADDR     (48)
#define MCAN0_INST_MCAN_EXT_ID_FILTER_NUM          (1)
#define MCAN0_INST_MCAN_TX_BUFF_START_ADDR         (148)
#define MCAN0_INST_MCAN_TX_BUFF_SIZE               (2)
#define MCAN0_INST_MCAN_FIFO_1_START_ADDR          (192)
#define MCAN0_INST_MCAN_FIFO_1_NUM                 (2)
#define MCAN0_INST_MCAN_TX_EVENT_START_ADDR        (164)
#define MCAN0_INST_MCAN_TX_EVENT_SIZE              (2)
#define MCAN0_INST_MCAN_EXT_ID_AND_MASK            (0x1FFFFFFFU)
#define MCAN0_INST_MCAN_RX_BUFF_START_ADDR         (208)
#define MCAN0_INST_MCAN_FIFO_0_START_ADDR          (172)
#define MCAN0_INST_MCAN_FIFO_0_NUM                 (3)

#define MCAN0_INST_MCAN_INTERRUPTS (DL_MCAN_INTERRUPT_RF0N | \
						DL_MCAN_INTERRUPT_TEFN)




/* clang-format on */

void SYSCFG_DL_init(void);
void SYSCFG_DL_initPower(void);
void SYSCFG_DL_GPIO_init(void);
void SYSCFG_DL_SYSCTL_init(void);

bool SYSCFG_DL_SYSCTL_SYSPLL_init(void);
void SYSCFG_DL_PWM_Step_init(void);
void SYSCFG_DL_TIMER_TICK_init(void);
void SYSCFG_DL_I2C_0_init(void);
void SYSCFG_DL_UART_DEBUG_init(void);
void SYSCFG_DL_UART_Tly_init(void);
void SYSCFG_DL_UART_IMU601_init(void);
void SYSCFG_DL_SPI_1_init(void);

void SYSCFG_DL_MCAN0_init(void);

bool SYSCFG_DL_saveConfiguration(void);
bool SYSCFG_DL_restoreConfiguration(void);

#ifdef __cplusplus
}
#endif

#endif /* ti_msp_dl_config_h */
