// Seed: 1181608633
module module_0 (
    input  tri  id_0
    , id_5,
    input  tri  id_1,
    output wire id_2
    , id_6,
    input  tri1 id_3
);
  wire id_7, id_8;
  logic id_9;
  ;
  logic id_10 = id_6;
  wire  id_11 = id_3;
  assign module_1.id_7 = 0;
  wire id_12, id_13, id_14, id_15;
endmodule
module module_1 #(
    parameter id_4 = 32'd77
) (
    input supply0 id_0,
    input tri id_1,
    output wand id_2,
    output tri1 id_3,
    input wire _id_4,
    input tri id_5,
    input tri0 id_6
    , id_12,
    input tri0 void id_7,
    input supply1 id_8,
    input tri0 void id_9,
    input tri0 id_10
);
  wire [-1 : id_4] id_13;
  parameter id_14 = 1'h0 == 1;
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_3,
      id_9
  );
endmodule
