--- a/project/nf_sume_qdrC_example/nf_sume_qdrC_example.srcs/sources_1/imports/hw/.srcs/sources_1/ip/nf_sume_qdrC/nf_sume_qdrC/example_design/rtl/example_top.v	2015-02-19 15:47:05.216913974 -0800
+++ b/project/nf_sume_qdrC_example/nf_sume_qdrC_example.srcs/sources_1/imports/hw/.srcs/sources_1/ip/nf_sume_qdrC/nf_sume_qdrC/example_design/rtl/example_top.v	2015-02-19 15:56:58.143866845 -0800
@@ -167,8 +167,19 @@
    output wire                       qdriip_r_n,
    output wire [3:0]        qdriip_bw_n,
    output wire                       qdriip_dll_off_n,
-   output                                       tg_compare_error,
-   output                                       init_calib_complete,
+   
+   // 200MHz Clock
+   input                                        clk_ref_p,
+   input                                        clk_ref_n,
+
+   inout                                        iic_fpga_scl_io,
+   inout                                        iic_fpga_sda_io,
+   output [1:0]                                 iic_reset,
+   input                                        uart_rxd,
+   output                                       uart_txd,
+
+   output                                       led_error,
+   output                                       led_init_done,
       
 
    // System reset - Default polarity of sys_rst pin is Active Low.
@@ -195,7 +206,11 @@
    // Number of bits needed to represent number of q's
    localparam integer Q_BITS   = clogb2(DATA_WIDTH - 1);
 
-  // Wire declarations
+   // Wire declarations
+   wire                              clk_ref_i;
+   wire                              tg_compare_error;
+   wire                              init_calib_complete;
+  
    wire                            clk;
    wire                            rst_clk;
    wire                            cmp_err;
@@ -947,6 +962,28 @@
        assign qdriip_vio2_sync_out  = 36'b0;
     end
  endgenerate
-      
+
+ IBUFGDS # (
+     .DIFF_TERM      ("TRUE"),
+     .IBUF_LOW_PWR   ("FALSE")
+ ) u_ibufg_clk_ref (
+     .I              (clk_ref_p),
+     .IB             (clk_ref_n),
+     .O              (clk_ref_i)
+ );
+ 
+ system_wrapper system_i (
+     .gpio_in_0              ({tg_compare_error, init_calib_complete}),
+     .iic_fpga_scl_io        (iic_fpga_scl_io),
+     .iic_fpga_sda_io        (iic_fpga_sda_io),
+     .iic_reset              (iic_reset),
+     .reset                  (sys_rst),
+     .sysclk                 (clk_ref_i),
+     .uart_rxd               (uart_rxd),
+     .uart_txd               (uart_txd)
+ );       
+ 
+ assign led_error = tg_compare_error;
+ assign led_init_done = init_calib_complete;    
 
 endmodule
