
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.60

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ count[0]$_SDFFE_PP0P_/CK (DFF_X1)
     1    1.50    0.01    0.06    0.06 v count[0]$_SDFFE_PP0P_/QN (DFF_X1)
                                         _00_ (net)
                  0.01    0.00    0.06 v _31_/A2 (NAND2_X1)
     1    1.58    0.01    0.02    0.08 ^ _31_/ZN (NAND2_X1)
                                         _09_ (net)
                  0.01    0.00    0.08 ^ _34_/B1 (AOI221_X1)
     1    1.06    0.01    0.02    0.10 v _34_/ZN (AOI221_X1)
                                         _01_ (net)
                  0.01    0.00    0.10 v count[0]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ count[0]$_SDFFE_PP0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tc (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ count[0]$_SDFFE_PP0P_/CK (DFF_X1)
     5   14.13    0.04    0.11    0.11 ^ count[0]$_SDFFE_PP0P_/Q (DFF_X1)
                                         count[0] (net)
                  0.04    0.00    0.11 ^ _45_/A (HA_X1)
     1    1.66    0.01    0.04    0.15 ^ _45_/CO (HA_X1)
                                         _22_ (net)
                  0.01    0.00    0.15 ^ _27_/A2 (NAND2_X1)
     2    3.12    0.01    0.02    0.17 v _27_/ZN (NAND2_X1)
                                         _06_ (net)
                  0.01    0.00    0.17 v _28_/A2 (NOR2_X1)
     2    1.63    0.02    0.03    0.20 ^ _28_/ZN (NOR2_X1)
                                         tc (net)
                  0.02    0.00    0.20 ^ tc (out)
                                  0.20   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.60   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tc (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ count[0]$_SDFFE_PP0P_/CK (DFF_X1)
     5   14.13    0.04    0.11    0.11 ^ count[0]$_SDFFE_PP0P_/Q (DFF_X1)
                                         count[0] (net)
                  0.04    0.00    0.11 ^ _45_/A (HA_X1)
     1    1.66    0.01    0.04    0.15 ^ _45_/CO (HA_X1)
                                         _22_ (net)
                  0.01    0.00    0.15 ^ _27_/A2 (NAND2_X1)
     2    3.12    0.01    0.02    0.17 v _27_/ZN (NAND2_X1)
                                         _06_ (net)
                  0.01    0.00    0.17 v _28_/A2 (NOR2_X1)
     2    1.63    0.02    0.03    0.20 ^ _28_/ZN (NOR2_X1)
                                         tc (net)
                  0.02    0.00    0.20 ^ tc (out)
                                  0.20   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.60   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.64e-05   2.74e-06   3.10e-07   2.94e-05  74.2%
Combinational          5.91e-06   3.66e-06   6.78e-07   1.02e-05  25.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.23e-05   6.39e-06   9.87e-07   3.97e-05 100.0%
                          81.4%      16.1%       2.5%
