#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Jul 28 11:54:45 2024
# Process ID: 22816
# Current directory: C:/Users/yeshe/Desktop/rep/code/lenet_kv260
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23788 C:\Users\yeshe\Desktop\rep\code\lenet_kv260\lenet_kv260.xpr
# Log file: C:/Users/yeshe/Desktop/rep/code/lenet_kv260/vivado.log
# Journal file: C:/Users/yeshe/Desktop/rep/code/lenet_kv260\vivado.jou
# Running On: shye3, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 17024 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/vivado2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/vivado2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/vivado2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/vivado2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/vivado2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/vivado2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/vivado2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/vivado2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/vivado2022.2/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/yeshe/Desktop/rep/zcu104/ip_repo'.
WARNING: [filemgmt 56-3] Default location for output products of customized IPs.: Could not find the directory 'C:/Users/yeshe/Desktop/pynq/ip_repo/DMA_Controller'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/yeshe/Desktop/rep/zcu104/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2022.2/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 2192.434 ; gain = 394.211
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xck26-sfvc784-2LV-c
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.877 . Memory (MB): peak = 3195.305 ; gain = 12.500
INFO: [Netlist 29-17] Analyzing 1225 Unisim elements for replacement
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[0]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[10]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[11]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[12]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[13]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[14]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[15]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[16]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[17]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[18]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[19]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[1]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[20]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[21]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[22]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[23]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[24]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[25]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[26]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[27]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[28]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[29]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[2]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[30]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[31]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[3]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[4]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[5]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[6]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[7]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[8]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[9]' of type 'FDCPE' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [c:/Users/zhengzb/Desktop/project/kv260/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ipshared/df45/src/dataFIFO.v:88]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/src/fifo_dataout/fifo_dataout.xdc] for cell 'design_1_i/DMA_Controller_0/inst/inst_OutputFIFO/dout_fifo/U0'
Finished Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/src/fifo_dataout/fifo_dataout.xdc] for cell 'design_1_i/DMA_Controller_0/inst/inst_OutputFIFO/dout_fifo/U0'
Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/src/fifo_data/fifo_data.xdc] for cell 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/din_fifo/U0'
Finished Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_DMA_Controller_0_0/src/fifo_data/fifo_data.xdc] for cell 'design_1_i/DMA_Controller_0/inst/inst_dataFIFO/din_fifo/U0'
Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_FClayer/fifo_FClayer.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_FC_layer/inst_fifo_FClayer/U0'
Finished Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_FClayer/fifo_FClayer.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_FC_layer/inst_fifo_FClayer/U0'
Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Correct0/fifo0/U0'
Finished Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Correct0/fifo0/U0'
Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[1].inst_ConvPE/Data_Correct0/fifo0/U0'
Finished Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[1].inst_ConvPE/Data_Correct0/fifo0/U0'
Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[2].inst_ConvPE/Data_Correct0/fifo0/U0'
Finished Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[2].inst_ConvPE/Data_Correct0/fifo0/U0'
Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[3].inst_ConvPE/Data_Correct0/fifo0/U0'
Finished Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[3].inst_ConvPE/Data_Correct0/fifo0/U0'
Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/Data_Correct0/fifo0/U0'
Finished Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/Data_Correct0/fifo0/U0'
Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Data_Correct0/fifo0/U0'
Finished Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Data_Correct0/fifo0/U0'
Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[6].inst_ConvPE/Data_Correct0/fifo0/U0'
Finished Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[6].inst_ConvPE/Data_Correct0/fifo0/U0'
Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[7].inst_ConvPE/Data_Correct0/fifo0/U0'
Finished Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[7].inst_ConvPE/Data_Correct0/fifo0/U0'
Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Finished Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Finished Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Finished Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Finished Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Finished Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Finished Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Finished Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Finished Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Finished Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/ip/design_1_Accelerator_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0'
Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst'
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3430.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 119 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 80 instances
  FDCPE => FDCPE (FDCE, FDPE, LDCE, LUT3, VCC): 32 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

open_run: Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 3781.254 ; gain = 1587.059
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 28 11:58:47 2024...
