==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7866:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:40 ; elapsed = 00:02:46 . Memory (MB): peak = 836.613 ; gain = 464.004 ; free physical = 213 ; free virtual = 8852
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:40 ; elapsed = 00:02:46 . Memory (MB): peak = 836.613 ; gain = 464.004 ; free physical = 213 ; free virtual = 8852
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:41 ; elapsed = 00:02:47 . Memory (MB): peak = 836.613 ; gain = 464.004 ; free physical = 200 ; free virtual = 8843
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div5_chunk' into 'int_57_div5' (test.cpp:7088) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div10' (test.cpp:7112) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div5' into 'operator_double_div10' (test.cpp:7143) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div10' (test.cpp:7145) automatically.
WARNING: [SYNCHK 200-23] test.cpp:7087: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:42 ; elapsed = 00:02:48 . Memory (MB): peak = 836.613 ; gain = 464.004 ; free physical = 191 ; free virtual = 8835
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:7084) in function 'int_57_div5' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div5' into 'lut_div5_chunk' (test.cpp:2665) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div5' into 'lut_div5_chunk' (test.cpp:2666) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div5' into 'lut_div5_chunk' (test.cpp:2667) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div5' into 'lut_div5_chunk' (test.cpp:2668) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div5' into 'lut_div5_chunk' (test.cpp:2669) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q2_div5' into 'lut_div5_chunk' (test.cpp:2670) automatically.
INFO: [XFORM 203-602] Inlining function 'int_57_div5' into 'operator_int_57_div5' (test.cpp:7096) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div10' (test.cpp:7112) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div5' into 'operator_double_div10' (test.cpp:7143) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div10' (test.cpp:7145) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:7125:7) in function 'operator_double_div10'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test.cpp:7126:8) to (test.cpp:7144:3) in function 'operator_double_div10'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:42 ; elapsed = 00:02:48 . Memory (MB): peak = 836.613 ; gain = 464.004 ; free physical = 143 ; free virtual = 8790
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:42 ; elapsed = 00:02:48 . Memory (MB): peak = 836.613 ; gain = 464.004 ; free physical = 193 ; free virtual = 8840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div10' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div10/in' to 'operator_double_div10/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.04 seconds; current allocated memory: 431.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 431.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (41.4104ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_8_i_i', test.cpp:7088->test.cpp:7096->test.cpp:7143) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret_9_i_i', test.cpp:7088->test.cpp:7096->test.cpp:7143) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret_i_i_9', test.cpp:7088->test.cpp:7096->test.cpp:7143) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret_10_i_i', test.cpp:7088->test.cpp:7096->test.cpp:7143) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret_11_i_i', test.cpp:7088->test.cpp:7096->test.cpp:7143) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret_12_i_i', test.cpp:7088->test.cpp:7096->test.cpp:7143) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret_13_i_i', test.cpp:7088->test.cpp:7096->test.cpp:7143) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret_14_i_i', test.cpp:7088->test.cpp:7096->test.cpp:7143) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret_15_i_i', test.cpp:7088->test.cpp:7096->test.cpp:7143) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret_16_i_i', test.cpp:7088->test.cpp:7096->test.cpp:7143) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret_17_i_i', test.cpp:7088->test.cpp:7096->test.cpp:7143) to 'lut_div5_chunk' (3.67 ns)
	multiplexor before 'phi' operation ('mant.V') with incoming values : ('ssdm_int<52 + 1024 * 0, false>.V', test.cpp:6547->test.cpp:7112) ('new_mant.V', test.cpp:7143) (1.06 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 432.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 432.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_double_div10_mux_646_1_1_1' to 'operator_double_dbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div5_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 433.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div10/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div10' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div10'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 435.185 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:45 ; elapsed = 00:02:51 . Memory (MB): peak = 836.613 ; gain = 464.004 ; free physical = 498 ; free virtual = 9153
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div10.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div10.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div10.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div11'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 200-40] In file included from test.cpp:1:
test.cpp:6600:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6679:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6734:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6813:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6889:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:6968:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7047:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7123:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7203:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7269:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7348:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7403:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7479:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7558:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7634:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7710:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7789:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
test.cpp:7866:4: warning: add explicit braces to avoid dangling else [-Wdangling-else]
   else
   ^
18 warnings generated.\n
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:15:34 ; elapsed = 00:25:24 . Memory (MB): peak = 820.609 ; gain = 448.000 ; free physical = 1792 ; free virtual = 8855
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:15:34 ; elapsed = 00:25:24 . Memory (MB): peak = 820.609 ; gain = 448.000 ; free physical = 1792 ; free virtual = 8855
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:15:35 ; elapsed = 00:25:25 . Memory (MB): peak = 820.609 ; gain = 448.000 ; free physical = 1824 ; free virtual = 8890
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div5_chunk' into 'int_57_div5' (test.cpp:7088) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div10' (test.cpp:7112) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div5' into 'operator_double_div10' (test.cpp:7143) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div10' (test.cpp:7145) automatically.
WARNING: [SYNCHK 200-23] test.cpp:7087: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:15:35 ; elapsed = 00:25:25 . Memory (MB): peak = 820.609 ; gain = 448.000 ; free physical = 1811 ; free virtual = 8876
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (test.cpp:7084) in function 'int_57_div5' completely.
INFO: [XFORM 203-602] Inlining function 'lut_r0_div5' into 'lut_div5_chunk' (test.cpp:2665) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r1_div5' into 'lut_div5_chunk' (test.cpp:2666) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_r2_div5' into 'lut_div5_chunk' (test.cpp:2667) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q0_div5' into 'lut_div5_chunk' (test.cpp:2668) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q1_div5' into 'lut_div5_chunk' (test.cpp:2669) automatically.
INFO: [XFORM 203-602] Inlining function 'lut_q2_div5' into 'lut_div5_chunk' (test.cpp:2670) automatically.
INFO: [XFORM 203-602] Inlining function 'int_57_div5' into 'operator_int_57_div5' (test.cpp:7096) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div10' (test.cpp:7112) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div5' into 'operator_double_div10' (test.cpp:7143) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div10' (test.cpp:7145) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:7125:7) in function 'operator_double_div10'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test.cpp:7126:8) to (test.cpp:7144:3) in function 'operator_double_div10'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:15:36 ; elapsed = 00:25:26 . Memory (MB): peak = 820.609 ; gain = 448.000 ; free physical = 1756 ; free virtual = 8822
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:15:36 ; elapsed = 00:25:26 . Memory (MB): peak = 885.332 ; gain = 512.723 ; free physical = 1737 ; free virtual = 8812
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div10' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div10/in' to 'operator_double_div10/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 266.62 seconds; current allocated memory: 445.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 445.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (41.4104ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'call' operation ('call_ret_8_i_i', test.cpp:7088->test.cpp:7096->test.cpp:7143) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret_9_i_i', test.cpp:7088->test.cpp:7096->test.cpp:7143) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret_i_i_9', test.cpp:7088->test.cpp:7096->test.cpp:7143) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret_10_i_i', test.cpp:7088->test.cpp:7096->test.cpp:7143) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret_11_i_i', test.cpp:7088->test.cpp:7096->test.cpp:7143) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret_12_i_i', test.cpp:7088->test.cpp:7096->test.cpp:7143) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret_13_i_i', test.cpp:7088->test.cpp:7096->test.cpp:7143) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret_14_i_i', test.cpp:7088->test.cpp:7096->test.cpp:7143) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret_15_i_i', test.cpp:7088->test.cpp:7096->test.cpp:7143) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret_16_i_i', test.cpp:7088->test.cpp:7096->test.cpp:7143) to 'lut_div5_chunk' (3.67 ns)
	'call' operation ('call_ret_17_i_i', test.cpp:7088->test.cpp:7096->test.cpp:7143) to 'lut_div5_chunk' (3.67 ns)
	multiplexor before 'phi' operation ('mant.V') with incoming values : ('ssdm_int<52 + 1024 * 0, false>.V', test.cpp:6547->test.cpp:7112) ('new_mant.V', test.cpp:7143) (1.06 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 446.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 446.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'operator_double_div10_mux_646_1_1_1' to 'operator_double_dbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dbkb': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div5_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 447.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div10/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div10' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div10'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 449.347 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:15:38 ; elapsed = 00:25:28 . Memory (MB): peak = 885.332 ; gain = 512.723 ; free physical = 1786 ; free virtual = 8865
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div10.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div10.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div10.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div11'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:17:27 ; elapsed = 00:23:56 . Memory (MB): peak = 709.211 ; gain = 336.609 ; free physical = 2104 ; free virtual = 9893
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:17:27 ; elapsed = 00:23:56 . Memory (MB): peak = 709.211 ; gain = 336.609 ; free physical = 2104 ; free virtual = 9893
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:17:28 ; elapsed = 00:23:57 . Memory (MB): peak = 709.305 ; gain = 336.703 ; free physical = 2100 ; free virtual = 9891
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div5_chunk' into 'int_57_div5' (test.cpp:668) automatically.
INFO: [XFORM 203-602] Inlining function 'int_57_div5' into 'operator_int_57_div5' (test.cpp:675) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div10' (test.cpp:690) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div5' into 'operator_double_div10' (test.cpp:719) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div10' (test.cpp:724) automatically.
WARNING: [SYNCHK 200-23] test.cpp:667: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:17:28 ; elapsed = 00:23:57 . Memory (MB): peak = 709.305 ; gain = 336.703 ; free physical = 2090 ; free virtual = 9882
INFO: [XFORM 203-602] Inlining function 'lut_div5_chunk' into 'int_57_div5' (test.cpp:668) automatically.
INFO: [XFORM 203-602] Inlining function 'int_57_div5' into 'operator_int_57_div5' (test.cpp:675) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div10' (test.cpp:690) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div5' into 'operator_double_div10' (test.cpp:719) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div10' (test.cpp:724) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:666:6) in function 'operator_double_div10'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:17:28 ; elapsed = 00:23:57 . Memory (MB): peak = 836.605 ; gain = 464.004 ; free physical = 2060 ; free virtual = 9853
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:17:28 ; elapsed = 00:23:57 . Memory (MB): peak = 837.180 ; gain = 464.578 ; free physical = 2056 ; free virtual = 9849
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div10' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div10/in' to 'operator_double_div10/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', test.cpp:715) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 241.39 seconds; current allocated memory: 367.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 367.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div10/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div10' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div10_r0' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div10_r1' to 'operator_double_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div10_r2' to 'operator_double_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div10_q0' to 'operator_double_deOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div10_q1' to 'operator_double_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div10_q2' to 'operator_double_dg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div10_lshr_52ns_11ns_52_7_1' to 'operator_double_dhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div10_shl_57ns_11ns_57_7_1' to 'operator_double_dibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div10_lshr_57ns_6ns_57_7_1' to 'operator_double_djbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_dibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_djbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div10'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 368.596 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dhbi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dibs'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_djbC'
INFO: [RTMG 210-279] Implementing memory 'operator_double_dbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_ddEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_deOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dg8j_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:17:30 ; elapsed = 00:23:59 . Memory (MB): peak = 837.180 ; gain = 464.578 ; free physical = 2042 ; free virtual = 9848
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div10.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div10.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div10.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div11'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:15:24 ; elapsed = 00:22:04 . Memory (MB): peak = 709.215 ; gain = 336.609 ; free physical = 2126 ; free virtual = 9934
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:15:24 ; elapsed = 00:22:04 . Memory (MB): peak = 709.215 ; gain = 336.609 ; free physical = 2126 ; free virtual = 9934
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:15:25 ; elapsed = 00:22:05 . Memory (MB): peak = 709.309 ; gain = 336.703 ; free physical = 2122 ; free virtual = 9933
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div5_chunk' into 'int_57_div5' (test.cpp:668) automatically.
INFO: [XFORM 203-602] Inlining function 'int_57_div5' into 'operator_int_57_div5' (test.cpp:675) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div10' (test.cpp:690) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div5' into 'operator_double_div10' (test.cpp:719) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div10' (test.cpp:724) automatically.
WARNING: [SYNCHK 200-23] test.cpp:667: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:15:26 ; elapsed = 00:22:05 . Memory (MB): peak = 709.309 ; gain = 336.703 ; free physical = 2109 ; free virtual = 9921
INFO: [XFORM 203-602] Inlining function 'lut_div5_chunk' into 'int_57_div5' (test.cpp:668) automatically.
INFO: [XFORM 203-602] Inlining function 'int_57_div5' into 'operator_int_57_div5' (test.cpp:675) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div10' (test.cpp:690) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div5' into 'operator_double_div10' (test.cpp:719) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div10' (test.cpp:724) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:666:6) in function 'operator_double_div10'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:15:26 ; elapsed = 00:22:05 . Memory (MB): peak = 836.609 ; gain = 464.004 ; free physical = 2073 ; free virtual = 9887
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:15:26 ; elapsed = 00:22:05 . Memory (MB): peak = 837.184 ; gain = 464.578 ; free physical = 2068 ; free virtual = 9882
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div10' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div10/in' to 'operator_double_div10/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 224.51 seconds; current allocated memory: 365.619 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 366.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div10/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div10' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div10_r0' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div10_r1' to 'operator_double_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div10_r2' to 'operator_double_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div10_q0' to 'operator_double_deOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div10_q1' to 'operator_double_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div10_q2' to 'operator_double_dg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div10'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 366.793 MB.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_ddEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_deOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dg8j_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:15:27 ; elapsed = 00:22:07 . Memory (MB): peak = 837.184 ; gain = 464.578 ; free physical = 2069 ; free virtual = 9881
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div10.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div10.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div10.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div11'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 2418 ; free virtual = 10083
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 2418 ; free virtual = 10083
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2398 ; free virtual = 10064
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lut_div5_chunk' into 'int_57_div5' (test.cpp:668) automatically.
INFO: [XFORM 203-602] Inlining function 'int_57_div5' into 'operator_int_57_div5' (test.cpp:675) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div10' (test.cpp:690) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div5' into 'operator_double_div10' (test.cpp:719) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div10' (test.cpp:724) automatically.
WARNING: [SYNCHK 200-23] test.cpp:667: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2385 ; free virtual = 10053
INFO: [XFORM 203-602] Inlining function 'lut_div5_chunk' into 'int_57_div5' (test.cpp:668) automatically.
INFO: [XFORM 203-602] Inlining function 'int_57_div5' into 'operator_int_57_div5' (test.cpp:675) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div10' (test.cpp:690) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div5' into 'operator_double_div10' (test.cpp:719) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div10' (test.cpp:724) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:666:6) in function 'operator_double_div10'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2353 ; free virtual = 10023
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2349 ; free virtual = 10019
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div10' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div10/in' to 'operator_double_div10/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', test.cpp:715) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.01 seconds; current allocated memory: 104.325 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 104.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div10/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div10' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div10_r0' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div10_r1' to 'operator_double_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div10_r2' to 'operator_double_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div10_q0' to 'operator_double_deOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div10_q1' to 'operator_double_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div10_q2' to 'operator_double_dg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div10_lshr_52ns_11ns_52_7_1' to 'operator_double_dhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div10_shl_57ns_11ns_57_7_1' to 'operator_double_dibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div10_lshr_57ns_6ns_57_7_1' to 'operator_double_djbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_dibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_djbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div10'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 106.055 MB.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dhbi'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dibs'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_djbC'
INFO: [RTMG 210-279] Implementing memory 'operator_double_dbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_ddEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_deOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'operator_double_dg8j_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2362 ; free virtual = 10033
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div10.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div10.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div10.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div11'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:15:56 ; elapsed = 00:29:23 . Memory (MB): peak = 836.609 ; gain = 464.004 ; free physical = 2144 ; free virtual = 9497
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:15:56 ; elapsed = 00:29:23 . Memory (MB): peak = 836.609 ; gain = 464.004 ; free physical = 2144 ; free virtual = 9497
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:15:57 ; elapsed = 00:29:24 . Memory (MB): peak = 836.609 ; gain = 464.004 ; free physical = 2140 ; free virtual = 9496
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div10' (test.cpp:990) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div5' into 'operator_double_div10' (test.cpp:1019) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div10' (test.cpp:1024) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:15:57 ; elapsed = 00:29:24 . Memory (MB): peak = 836.609 ; gain = 464.004 ; free physical = 2138 ; free virtual = 9494
INFO: [XFORM 203-602] Inlining function 'int_57_div5' into 'operator_int_57_div5' (test.cpp:975) automatically.
INFO: [XFORM 203-602] Inlining function 'decompose_double' into 'operator_double_div10' (test.cpp:990) automatically.
INFO: [XFORM 203-602] Inlining function 'operator_int_57_div5' into 'operator_double_div10' (test.cpp:1019) automatically.
INFO: [XFORM 203-602] Inlining function 'rebuild_double' into 'operator_double_div10' (test.cpp:1024) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (test.cpp:1025:3) in function 'operator_double_div10'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:15:58 ; elapsed = 00:29:24 . Memory (MB): peak = 836.609 ; gain = 464.004 ; free physical = 2115 ; free virtual = 9474
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:15:58 ; elapsed = 00:29:25 . Memory (MB): peak = 836.609 ; gain = 464.004 ; free physical = 2109 ; free virtual = 9469
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'operator_double_div10' ...
WARNING: [SYN 201-107] Renaming port name 'operator_double_div10/in' to 'operator_double_div10/in_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 261.95 seconds; current allocated memory: 420.601 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 420.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_double_div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.292ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'shl' operation ('r.V', test.cpp:1015) (2.29 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 421.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (3.02442ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.3125ns, effective delay budget: 2.1875ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'call' operation ('call_ret1_i_i', test.cpp:915->test.cpp:975->test.cpp:1019) to 'lut_div5_chunk' (3.02 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 422.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lut_div5_chunk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lut_div5_chunk'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 422.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_double_div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'operator_double_div10/in_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'operator_double_div10' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'operator_double_div10_lshr_52ns_11ns_52_7_1' to 'operator_double_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'operator_double_div10_shl_57ns_11ns_57_7_1' to 'operator_double_dcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'operator_double_dbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'operator_double_dcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_double_div10'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 424.032 MB.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_r0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_r1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_r2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_q0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_q1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'lut_div5_chunk_q2_rom' using distributed ROMs.
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dbkb'
INFO: [RTMG 210-286] Generating pipelined shifter : 'operator_double_dcud'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:16:00 ; elapsed = 00:29:27 . Memory (MB): peak = 836.609 ; gain = 464.004 ; free physical = 2110 ; free virtual = 9471
INFO: [SYSC 207-301] Generating SystemC RTL for operator_double_div10.
INFO: [VHDL 208-304] Generating VHDL RTL for operator_double_div10.
INFO: [VLOG 209-307] Generating Verilog RTL for operator_double_div10.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div11'.
INFO: [HLS 200-10] Cleaning up the solution database.
