Analysis & Synthesis report for tank_game
Tue Dec  2 20:50:55 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for vga_top_level:vga_top|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component|altsyncram_e481:auto_generated
 16. Parameter Settings for User Entity Instance: counter:game_cnt
 17. Parameter Settings for User Entity Instance: tank:tank1
 18. Parameter Settings for User Entity Instance: tank:tank2
 19. Parameter Settings for User Entity Instance: vga_top_level:vga_top|pixelGenerator:videoGen
 20. Parameter Settings for User Entity Instance: vga_top_level:vga_top|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "ps2:kb_ps2"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec  2 20:50:55 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; tank_game                                       ;
; Top-level Entity Name              ; tank_game                                       ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 427                                             ;
;     Total combinational functions  ; 366                                             ;
;     Dedicated logic registers      ; 166                                             ;
; Total registers                    ; 166                                             ;
; Total pins                         ; 36                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 192                                             ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; tank_game          ; tank_game          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+
; tank.vhd                         ; yes             ; User VHDL File                         ; C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd                    ;         ;
; tank_components.vhd              ; yes             ; User VHDL File                         ; C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_components.vhd         ;         ;
; tank_game.vhd                    ; yes             ; User VHDL File                         ; C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd               ;         ;
; counter.vhd                      ; yes             ; User VHDL File                         ; C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/counter.vhd                 ;         ;
; vga_top_level.vhd                ; yes             ; Auto-Found VHDL File                   ; C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/vga_top_level.vhd           ;         ;
; pixelgenerator.vhd               ; yes             ; Auto-Found VHDL File                   ; C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/pixelgenerator.vhd          ;         ;
; colorrom.vhd                     ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/colorrom.vhd                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal241.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_e481.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/db/altsyncram_e481.tdf      ;         ;
; colorrom.mif                     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/colorrom.mif                ;         ;
; vga_sync.vhd                     ; yes             ; Auto-Found VHDL File                   ; C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/vga_sync.vhd                ;         ;
; ps2.vhd                          ; yes             ; Auto-Found VHDL File                   ; C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/ps2.vhd                     ;         ;
; keyboard.vhd                     ; yes             ; Auto-Found VHDL File                   ; C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/keyboard.vhd                ;         ;
; oneshot.vhd                      ; yes             ; Auto-Found VHDL File                   ; C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/oneshot.vhd                 ;         ;
; leddcd.vhd                       ; yes             ; Auto-Found VHDL File                   ; C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/leddcd.vhd                  ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimated Total logic elements              ; 427                ;
;                                             ;                    ;
; Total combinational functions               ; 366                ;
; Logic element usage by number of LUT inputs ;                    ;
;     -- 4 input functions                    ; 121                ;
;     -- 3 input functions                    ; 71                 ;
;     -- <=2 input functions                  ; 174                ;
;                                             ;                    ;
; Logic elements by mode                      ;                    ;
;     -- normal mode                          ; 191                ;
;     -- arithmetic mode                      ; 175                ;
;                                             ;                    ;
; Total registers                             ; 166                ;
;     -- Dedicated logic registers            ; 166                ;
;     -- I/O registers                        ; 0                  ;
;                                             ;                    ;
; I/O pins                                    ; 36                 ;
; Total memory bits                           ; 192                ;
;                                             ;                    ;
; Embedded Multiplier 9-bit elements          ; 0                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; global_reset~input ;
; Maximum fan-out                             ; 86                 ;
; Total fan-out                               ; 1654               ;
; Average fan-out                             ; 2.63               ;
+---------------------------------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                     ; Entity Name     ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |tank_game                                      ; 366 (0)             ; 166 (0)                   ; 192         ; 0            ; 0       ; 0         ; 36   ; 0            ; |tank_game                                                                                                                              ; tank_game       ; work         ;
;    |counter:game_cnt|                           ; 44 (44)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tank_game|counter:game_cnt                                                                                                             ; counter         ; work         ;
;    |ps2:kb_ps2|                                 ; 33 (14)             ; 41 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tank_game|ps2:kb_ps2                                                                                                                   ; ps2             ; work         ;
;       |keyboard:u1|                             ; 17 (17)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tank_game|ps2:kb_ps2|keyboard:u1                                                                                                       ; keyboard        ; work         ;
;       |oneshot:pulser|                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tank_game|ps2:kb_ps2|oneshot:pulser                                                                                                    ; oneshot         ; work         ;
;    |tank:tank1|                                 ; 82 (82)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tank_game|tank:tank1                                                                                                                   ; tank            ; work         ;
;    |tank:tank2|                                 ; 82 (82)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tank_game|tank:tank2                                                                                                                   ; tank            ; work         ;
;    |vga_top_level:vga_top|                      ; 125 (0)             ; 48 (0)                    ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tank_game|vga_top_level:vga_top                                                                                                        ; vga_top_level   ; work         ;
;       |pixelGenerator:videoGen|                 ; 66 (66)             ; 2 (2)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tank_game|vga_top_level:vga_top|pixelGenerator:videoGen                                                                                ; pixelGenerator  ; work         ;
;          |colorROM:colors|                      ; 0 (0)               ; 0 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tank_game|vga_top_level:vga_top|pixelGenerator:videoGen|colorROM:colors                                                                ; colorROM        ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tank_game|vga_top_level:vga_top|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;                |altsyncram_e481:auto_generated| ; 0 (0)               ; 0 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |tank_game|vga_top_level:vga_top|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component|altsyncram_e481:auto_generated ; altsyncram_e481 ; work         ;
;       |vga_sync:videoSync|                      ; 59 (59)             ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tank_game|vga_top_level:vga_top|vga_sync:videoSync                                                                                     ; vga_sync        ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                                                                                    ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------+
; vga_top_level:vga_top|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component|altsyncram_e481:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 8            ; 24           ; --           ; --           ; 192  ; colorROM.mif ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------+


+------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                        ;
+----------------------------------------------------+------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal          ; Free of Timing Hazards ;
+----------------------------------------------------+------------------------------+------------------------+
; tank:tank1|spd_nxt[1]                              ; tank:tank1|direction_process ; yes                    ;
; tank:tank1|spd_nxt[0]                              ; tank:tank1|direction_process ; yes                    ;
; tank:tank2|spd_nxt[1]                              ; tank:tank2|direction_process ; yes                    ;
; tank:tank2|spd_nxt[0]                              ; tank:tank2|direction_process ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                              ;                        ;
+----------------------------------------------------+------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                        ;
+---------------------------------------------------------------+---------------------------------------------------------------------------+
; Register name                                                 ; Reason for Removal                                                        ;
+---------------------------------------------------------------+---------------------------------------------------------------------------+
; tank:tank1|x_curr[0]                                          ; Merged with tank:tank2|x_curr[0]                                          ;
; vga_top_level:vga_top|pixelGenerator:videoGen|colorAddress[2] ; Merged with vga_top_level:vga_top|pixelGenerator:videoGen|colorAddress[1] ;
; tank:tank2|x_out[0]                                           ; Merged with tank:tank1|x_out[0]                                           ;
; tank:tank2|x_curr[0]                                          ; Stuck at GND due to stuck port data_in                                    ;
; tank:tank1|x_out[0]                                           ; Stuck at GND due to stuck port data_in                                    ;
; vga_top_level:vga_top|vga_sync:videoSync|pixel_row[9]         ; Stuck at GND due to stuck port data_in                                    ;
; Total Number of Removed Registers = 6                         ;                                                                           ;
+---------------------------------------------------------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                               ;
+----------------------+---------------------------+----------------------------------------+
; Register name        ; Reason for Removal        ; Registers Removed due to This Register ;
+----------------------+---------------------------+----------------------------------------+
; tank:tank2|x_curr[0] ; Stuck at GND              ; tank:tank1|x_out[0]                    ;
;                      ; due to stuck port data_in ;                                        ;
+----------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 166   ;
; Number of registers using Synchronous Clear  ; 33    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 60    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 70    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; tank:tank1|x_curr[8]                   ; 6       ;
; tank:tank1|x_curr[7]                   ; 6       ;
; tank:tank1|x_curr[4]                   ; 6       ;
; tank:tank2|x_curr[8]                   ; 6       ;
; tank:tank2|x_curr[7]                   ; 6       ;
; tank:tank2|x_curr[4]                   ; 6       ;
; Total number of inverted registers = 6 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |tank_game|vga_top_level:vga_top|vga_sync:videoSync|v_count[9] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |tank_game|ps2:kb_ps2|keyboard:u1|INCNT[3]                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |tank_game|tank:tank1|Mux9                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |tank_game|tank:tank2|Mux2                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_top_level:vga_top|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component|altsyncram_e481:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:game_cnt ;
+----------------+--------+-------------------------------------+
; Parameter Name ; Value  ; Type                                ;
+----------------+--------+-------------------------------------+
; max_count      ; 500000 ; Signed Integer                      ;
+----------------+--------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: tank:tank1 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; x_start        ; 400   ; Signed Integer                 ;
; y_start        ; 40    ; Signed Integer                 ;
; tank_size      ; 40    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: tank:tank2 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; x_start        ; 400   ; Signed Integer                 ;
; y_start        ; 360   ; Signed Integer                 ;
; tank_size      ; 40    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_top_level:vga_top|pixelGenerator:videoGen ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; tank_size_x    ; 10    ; Signed Integer                                                    ;
; tank_size_y    ; 40    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_top_level:vga_top|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                        ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; colorROM.mif         ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_e481      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                          ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                             ;
; Entity Instance                           ; vga_top_level:vga_top|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                           ;
;     -- WIDTH_A                            ; 24                                                                                            ;
;     -- NUMWORDS_A                         ; 8                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2:kb_ps2"                                                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; scan_code   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; scan_readyo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hist3       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hist2       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hist1       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hist0       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hex0        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 36                          ;
; cycloneiii_ff         ; 166                         ;
;     CLR               ; 28                          ;
;     CLR SCLR          ; 32                          ;
;     ENA               ; 70                          ;
;     SCLR              ; 1                           ;
;     plain             ; 35                          ;
; cycloneiii_lcell_comb ; 367                         ;
;     arith             ; 175                         ;
;         2 data inputs ; 127                         ;
;         3 data inputs ; 48                          ;
;     normal            ; 192                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 26                          ;
;         3 data inputs ; 23                          ;
;         4 data inputs ; 121                         ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 5.70                        ;
; Average LUT depth     ; 3.51                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Tue Dec  2 20:50:48 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tank_game -c tank_game
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file tank.vhd
    Info (12022): Found design unit 1: tank-behavioral File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd Line: 22
    Info (12023): Found entity 1: tank File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file tank_components.vhd
    Info (12022): Found design unit 1: tank_components File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_components.vhd Line: 5
    Info (12022): Found design unit 2: tank_components-body File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_components.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file tank_game.vhd
    Info (12022): Found design unit 1: tank_game-structural File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd Line: 30
    Info (12023): Found entity 1: tank_game File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: counter-arch File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/counter.vhd Line: 19
    Info (12023): Found entity 1: counter File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/counter.vhd Line: 8
Info (12021): Found 0 design units, including 0 entities, in source file bullet.vhd
Warning (12019): Can't analyze file -- file output_files/bullet.vhd is missing
Info (12127): Elaborating entity "tank_game" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at tank_game.vhd(100): object "ps2_scan_code" assigned a value but never read File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd Line: 100
Warning (10036): Verilog HDL or VHDL warning at tank_game.vhd(101): object "ps2_scan_ready" assigned a value but never read File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd Line: 101
Warning (10036): Verilog HDL or VHDL warning at tank_game.vhd(102): object "ps2_hist3" assigned a value but never read File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd Line: 102
Warning (10036): Verilog HDL or VHDL warning at tank_game.vhd(103): object "ps2_hist2" assigned a value but never read File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd Line: 103
Warning (10036): Verilog HDL or VHDL warning at tank_game.vhd(104): object "ps2_hist1" assigned a value but never read File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd Line: 104
Warning (10036): Verilog HDL or VHDL warning at tank_game.vhd(105): object "ps2_hist0" assigned a value but never read File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd Line: 105
Warning (10541): VHDL Signal Declaration warning at tank_game.vhd(107): used implicit default value for signal "ps2_key_S" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd Line: 107
Warning (10541): VHDL Signal Declaration warning at tank_game.vhd(109): used implicit default value for signal "ps2_key_L" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd Line: 109
Warning (10036): Verilog HDL or VHDL warning at tank_game.vhd(110): object "ps2_hex0" assigned a value but never read File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd Line: 110
Info (12128): Elaborating entity "counter" for hierarchy "counter:game_cnt" File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd Line: 139
Warning (10492): VHDL Process Statement warning at counter.vhd(35): signal "pulse" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/counter.vhd Line: 35
Info (12128): Elaborating entity "tank" for hierarchy "tank:tank1" File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd Line: 155
Warning (10540): VHDL Signal Declaration warning at tank.vhd(26): used explicit default value for signal "y_t" because signal was never assigned a value File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd Line: 26
Warning (10492): VHDL Process Statement warning at tank.vhd(108): signal "key_curr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd Line: 108
Warning (10492): VHDL Process Statement warning at tank.vhd(109): signal "spd_curr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd Line: 109
Warning (10492): VHDL Process Statement warning at tank.vhd(120): signal "spd_curr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd Line: 120
Warning (10631): VHDL Process Statement warning at tank.vhd(85): inferring latch(es) for signal or variable "spd_nxt", which holds its previous value in one or more paths through the process File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd Line: 85
Info (10041): Inferred latch for "spd_nxt[0]" at tank.vhd(85) File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd Line: 85
Info (10041): Inferred latch for "spd_nxt[1]" at tank.vhd(85) File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd Line: 85
Info (12128): Elaborating entity "tank" for hierarchy "tank:tank2" File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd Line: 170
Warning (10540): VHDL Signal Declaration warning at tank.vhd(26): used explicit default value for signal "y_t" because signal was never assigned a value File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd Line: 26
Warning (10492): VHDL Process Statement warning at tank.vhd(108): signal "key_curr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd Line: 108
Warning (10492): VHDL Process Statement warning at tank.vhd(109): signal "spd_curr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd Line: 109
Warning (10492): VHDL Process Statement warning at tank.vhd(120): signal "spd_curr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd Line: 120
Warning (10631): VHDL Process Statement warning at tank.vhd(85): inferring latch(es) for signal or variable "spd_nxt", which holds its previous value in one or more paths through the process File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd Line: 85
Info (10041): Inferred latch for "spd_nxt[0]" at tank.vhd(85) File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd Line: 85
Info (10041): Inferred latch for "spd_nxt[1]" at tank.vhd(85) File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd Line: 85
Warning (12125): Using design file vga_top_level.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: vga_top_level-structural File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/vga_top_level.vhd Line: 22
    Info (12023): Found entity 1: vga_top_level File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/vga_top_level.vhd Line: 5
Info (12128): Elaborating entity "vga_top_level" for hierarchy "vga_top_level:vga_top" File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd Line: 185
Warning (12125): Using design file pixelgenerator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: pixelGenerator-behavioral File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/pixelgenerator.vhd Line: 24
    Info (12023): Found entity 1: pixelGenerator File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/pixelgenerator.vhd Line: 5
Info (12128): Elaborating entity "pixelGenerator" for hierarchy "vga_top_level:vga_top|pixelGenerator:videoGen" File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/vga_top_level.vhd Line: 61
Warning (12125): Using design file colorrom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: colorrom-SYN File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/colorrom.vhd Line: 52
    Info (12023): Found entity 1: colorROM File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/colorrom.vhd Line: 42
Info (12128): Elaborating entity "colorROM" for hierarchy "vga_top_level:vga_top|pixelGenerator:videoGen|colorROM:colors" File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/pixelgenerator.vhd Line: 66
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_top_level:vga_top|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component" File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/colorrom.vhd Line: 84
Info (12130): Elaborated megafunction instantiation "vga_top_level:vga_top|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component" File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/colorrom.vhd Line: 84
Info (12133): Instantiated megafunction "vga_top_level:vga_top|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/colorrom.vhd Line: 84
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "colorROM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e481.tdf
    Info (12023): Found entity 1: altsyncram_e481 File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/db/altsyncram_e481.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_e481" for hierarchy "vga_top_level:vga_top|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component|altsyncram_e481:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file vga_sync.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: vga_sync-behavioral File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/vga_sync.vhd Line: 15
    Info (12023): Found entity 1: vga_sync File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/vga_sync.vhd Line: 5
Info (12128): Elaborating entity "vga_sync" for hierarchy "vga_top_level:vga_top|vga_sync:videoSync" File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/vga_top_level.vhd Line: 70
Warning (12125): Using design file ps2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ps2-structural File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/ps2.vhd Line: 28
    Info (12023): Found entity 1: ps2 File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/ps2.vhd Line: 6
Info (12128): Elaborating entity "ps2" for hierarchy "ps2:kb_ps2" File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd Line: 209
Warning (12125): Using design file keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: keyboard-a File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/keyboard.vhd Line: 14
    Info (12023): Found entity 1: keyboard File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/keyboard.vhd Line: 6
Info (12128): Elaborating entity "keyboard" for hierarchy "ps2:kb_ps2|keyboard:u1" File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/ps2.vhd Line: 82
Warning (12125): Using design file oneshot.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: oneshot-dd File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/oneshot.vhd Line: 14
    Info (12023): Found entity 1: oneshot File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/oneshot.vhd Line: 6
Info (12128): Elaborating entity "oneshot" for hierarchy "ps2:kb_ps2|oneshot:pulser" File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/ps2.vhd Line: 93
Warning (12125): Using design file leddcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: leddcd-data_flow File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/leddcd.vhd Line: 12
    Info (12023): Found entity 1: leddcd File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/leddcd.vhd Line: 5
Info (12128): Elaborating entity "leddcd" for hierarchy "ps2:kb_ps2|leddcd:u_led0" File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/ps2.vhd Line: 112
Info (13000): Registers with preset signals will power-up high File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank.vhd Line: 70
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "kb_leds[0]" is stuck at GND File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd Line: 22
    Warning (13410): Pin "kb_leds[2]" is stuck at GND File: C:/Users/danny/AppData/Local/quartus/FPGA-tank-game/tank_game.vhd Line: 22
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 511 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 451 logic cells
    Info (21064): Implemented 24 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 4944 megabytes
    Info: Processing ended: Tue Dec  2 20:50:55 2025
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:17


