

================================================================
== Vitis HLS Report for 'node2'
================================================================
* Date:           Tue Oct  1 14:23:56 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_FeedForward
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.697 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  67108876|  67108876|  0.223 sec|  0.223 sec|  67108876|  67108876|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                     |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name      |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- loop4_loop5_loop6  |  67108874|  67108874|        15|          4|          1|  16777216|       yes|
        +---------------------+----------+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      443|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      386|      416|    -|
|Memory               |      448|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      239|    -|
|Register             |        -|     -|      685|      160|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      448|     3|     1071|     1258|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       33|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       11|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U24   |fadd_32ns_32ns_32_5_no_dsp_1   |        0|   0|  243|  338|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U25  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                              |                               |        0|   3|  386|  416|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------------+---------+---+----+-----+--------+-----+------+-------------+
    | Memory|          Module         | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +-------+-------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |v19_U  |node5_v51_RAM_AUTO_1R1W  |      256|  0|   0|    0|  131072|   32|     1|      4194304|
    |v18_U  |node5_v52_RAM_AUTO_1R1W  |       64|  0|   0|    0|   32768|   32|     1|      1048576|
    |v17_U  |node5_v53_RAM_AUTO_1R1W  |      128|  0|   0|    0|   65536|   32|     1|      2097152|
    +-------+-------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total  |                         |      448|  0|   0|    0|  229376|   96|     3|      7340032|
    +-------+-------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln59_1_fu_231_p2               |         +|   0|  0|  32|          25|           1|
    |add_ln59_fu_328_p2                 |         +|   0|  0|  17|          10|           1|
    |add_ln60_1_fu_301_p2               |         +|   0|  0|  24|          17|           1|
    |add_ln60_fu_281_p2                 |         +|   0|  0|  15|           8|           1|
    |add_ln61_fu_400_p2                 |         +|   0|  0|  16|           9|           1|
    |add_ln66_fu_457_p2                 |         +|   0|  0|  24|          17|          17|
    |add_ln70_fu_382_p2                 |         +|   0|  0|  22|          15|          15|
    |empty_8_fu_443_p2                  |         +|   0|  0|  23|          16|          16|
    |and_ln59_fu_275_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage2_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_condition_277                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_281                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_585                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_598                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_602                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op97_read_state3      |       and|   0|  0|   2|           1|           1|
    |cmp16_fu_363_p2                    |      icmp|   0|  0|  17|          10|           1|
    |cmp9_fu_369_p2                     |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln59_fu_225_p2                |      icmp|   0|  0|  33|          25|          26|
    |icmp_ln60_fu_243_p2                |      icmp|   0|  0|  24|          17|          16|
    |icmp_ln61_1_fu_406_p2              |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln61_fu_269_p2                |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln74_fu_473_p2                |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln81_fu_394_p2                |      icmp|   0|  0|  15|           8|           2|
    |ap_block_pp0_stage2_01001          |        or|   0|  0|   2|           1|           1|
    |or_ln59_fu_257_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln60_1_fu_345_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln60_fu_287_p2                  |        or|   0|  0|   2|           1|           1|
    |grp_fu_186_p0                      |    select|   0|  0|  32|           1|           1|
    |select_ln59_1_fu_334_p3            |    select|   0|  0|  10|           1|          10|
    |select_ln59_fu_249_p3              |    select|   0|  0|   8|           1|           1|
    |select_ln60_1_fu_293_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln60_2_fu_307_p3            |    select|   0|  0|  17|           1|           1|
    |select_ln60_fu_349_p3              |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln59_fu_263_p2                 |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 443|         234|         160|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  26|          5|    1|          5|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   25|         50|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   17|         34|
    |ap_sig_allocacmp_p_load                 |  14|          3|   32|         96|
    |ap_sig_allocacmp_v20_load               |   9|          2|   10|         20|
    |ap_sig_allocacmp_v21_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_v22_load               |   9|          2|    9|         18|
    |empty_fu_98                             |   9|          2|   32|         64|
    |indvar_flatten14_fu_94                  |   9|          2|   25|         50|
    |indvar_flatten_fu_86                    |   9|          2|   17|         34|
    |v17_address0                            |  14|          3|   16|         48|
    |v19_address0                            |  14|          3|   17|         51|
    |v20_fu_90                               |   9|          2|   10|         20|
    |v21_fu_82                               |   9|          2|    8|         16|
    |v22_fu_78                               |   9|          2|    9|         18|
    |v82_blk_n                               |   9|          2|    1|          2|
    |v84_blk_n                               |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 239|         52|  244|        556|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln59_reg_559                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |cmp16_reg_588                     |   1|   0|    1|          0|
    |cmp9_reg_592                      |   1|   0|    1|          0|
    |empty_fu_98                       |  32|   0|   32|          0|
    |icmp_ln59_reg_544                 |   1|   0|    1|          0|
    |icmp_ln60_reg_553                 |   1|   0|    1|          0|
    |icmp_ln61_1_reg_610               |   1|   0|    1|          0|
    |icmp_ln74_reg_624                 |   1|   0|    1|          0|
    |icmp_ln74_reg_624_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln81_reg_606                 |   1|   0|    1|          0|
    |indvar_flatten14_fu_94            |  25|   0|   25|          0|
    |indvar_flatten_fu_86              |  17|   0|   17|          0|
    |or_ln60_reg_564                   |   1|   0|    1|          0|
    |select_ln60_1_reg_568             |   8|   0|    8|          0|
    |select_ln60_reg_582               |   9|   0|    9|          0|
    |trunc_ln60_reg_576                |   9|   0|    9|          0|
    |v17_addr_reg_614                  |  16|   0|   16|          0|
    |v17_load_reg_629                  |  32|   0|   32|          0|
    |v18_addr_reg_601                  |  15|   0|   15|          0|
    |v19_addr_reg_619                  |  17|   0|   17|          0|
    |v20_fu_90                         |  10|   0|   10|          0|
    |v21_fu_82                         |   8|   0|    8|          0|
    |v22_fu_78                         |   9|   0|    9|          0|
    |v22_load_reg_548                  |   9|   0|    9|          0|
    |v24_reg_644                       |  32|   0|   32|          0|
    |v26_reg_649                       |  32|   0|   32|          0|
    |v28_reg_634                       |  32|   0|   32|          0|
    |v29_reg_654                       |  32|   0|   32|          0|
    |icmp_ln59_reg_544                 |  64|  32|    1|          0|
    |icmp_ln61_1_reg_610               |  64|  32|    1|          0|
    |icmp_ln81_reg_606                 |  64|  32|    1|          0|
    |or_ln60_reg_564                   |  64|  32|    1|          0|
    |v17_addr_reg_614                  |  64|  32|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 685| 160|  385|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|         node2|  return value|
|v84_dout            |   in|   32|     ap_fifo|           v84|       pointer|
|v84_num_data_valid  |   in|   18|     ap_fifo|           v84|       pointer|
|v84_fifo_cap        |   in|   18|     ap_fifo|           v84|       pointer|
|v84_empty_n         |   in|    1|     ap_fifo|           v84|       pointer|
|v84_read            |  out|    1|     ap_fifo|           v84|       pointer|
|v14_address0        |  out|   15|   ap_memory|           v14|         array|
|v14_ce0             |  out|    1|   ap_memory|           v14|         array|
|v14_q0              |   in|   32|   ap_memory|           v14|         array|
|v82_din             |  out|   32|     ap_fifo|           v82|       pointer|
|v82_num_data_valid  |   in|   17|     ap_fifo|           v82|       pointer|
|v82_fifo_cap        |   in|   17|     ap_fifo|           v82|       pointer|
|v82_full_n          |   in|    1|     ap_fifo|           v82|       pointer|
|v82_write           |  out|    1|     ap_fifo|           v82|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

