

================================================================
== Vitis HLS Report for 'axi_modulus'
================================================================
* Date:           Tue Jun 11 13:10:18 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        axi_modulus
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1051|     1051|  10.510 us|  10.510 us|  1052|  1052|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1  |     1049|     1049|        27|          1|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 27, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 29 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 2 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 30 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_complex_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_complex_data_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_modulus_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_modulus_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%br_ln13 = br void" [axi_modulus/axi_modulus.cpp:13]   --->   Operation 35 'br' 'br_ln13' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%i = phi i11 0, void, i11 %i_1, void %.split"   --->   Operation 36 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.63ns)   --->   "%i_1 = add i11 %i, i11 1" [axi_modulus/axi_modulus.cpp:13]   --->   Operation 37 'add' 'i_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 38 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.88ns)   --->   "%icmp_ln13 = icmp_eq  i11 %i, i11 1024" [axi_modulus/axi_modulus.cpp:13]   --->   Operation 39 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %.split, void" [axi_modulus/axi_modulus.cpp:13]   --->   Operation 41 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%in_complex_data_V_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_complex_data_V" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'read' 'in_complex_data_V_read' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i64 %in_complex_data_V_read" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %in_complex_data_V_read, i32 32, i32 63" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'partselect' 'trunc_ln145_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_M_value = bitcast i32 %trunc_ln145" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'bitcast' 'tmp_M_value' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_M_value_1 = bitcast i32 %trunc_ln145_1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'bitcast' 'tmp_M_value_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 47 [4/4] (5.70ns)   --->   "%mul = fmul i32 %tmp_M_value, i32 %tmp_M_value" [axi_modulus/axi_modulus.cpp:17]   --->   Operation 47 'fmul' 'mul' <Predicate = (!icmp_ln13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [4/4] (5.70ns)   --->   "%mul4 = fmul i32 %tmp_M_value_1, i32 %tmp_M_value_1" [axi_modulus/axi_modulus.cpp:17]   --->   Operation 48 'fmul' 'mul4' <Predicate = (!icmp_ln13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 49 [3/4] (5.70ns)   --->   "%mul = fmul i32 %tmp_M_value, i32 %tmp_M_value" [axi_modulus/axi_modulus.cpp:17]   --->   Operation 49 'fmul' 'mul' <Predicate = (!icmp_ln13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [3/4] (5.70ns)   --->   "%mul4 = fmul i32 %tmp_M_value_1, i32 %tmp_M_value_1" [axi_modulus/axi_modulus.cpp:17]   --->   Operation 50 'fmul' 'mul4' <Predicate = (!icmp_ln13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 51 [2/4] (5.70ns)   --->   "%mul = fmul i32 %tmp_M_value, i32 %tmp_M_value" [axi_modulus/axi_modulus.cpp:17]   --->   Operation 51 'fmul' 'mul' <Predicate = (!icmp_ln13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [2/4] (5.70ns)   --->   "%mul4 = fmul i32 %tmp_M_value_1, i32 %tmp_M_value_1" [axi_modulus/axi_modulus.cpp:17]   --->   Operation 52 'fmul' 'mul4' <Predicate = (!icmp_ln13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 53 [1/4] (5.70ns)   --->   "%mul = fmul i32 %tmp_M_value, i32 %tmp_M_value" [axi_modulus/axi_modulus.cpp:17]   --->   Operation 53 'fmul' 'mul' <Predicate = (!icmp_ln13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/4] (5.70ns)   --->   "%mul4 = fmul i32 %tmp_M_value_1, i32 %tmp_M_value_1" [axi_modulus/axi_modulus.cpp:17]   --->   Operation 54 'fmul' 'mul4' <Predicate = (!icmp_ln13)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 55 [5/5] (7.25ns)   --->   "%x_assign = fadd i32 %mul, i32 %mul4" [axi_modulus/axi_modulus.cpp:17]   --->   Operation 55 'fadd' 'x_assign' <Predicate = (!icmp_ln13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 56 [4/5] (7.25ns)   --->   "%x_assign = fadd i32 %mul, i32 %mul4" [axi_modulus/axi_modulus.cpp:17]   --->   Operation 56 'fadd' 'x_assign' <Predicate = (!icmp_ln13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 57 [3/5] (7.25ns)   --->   "%x_assign = fadd i32 %mul, i32 %mul4" [axi_modulus/axi_modulus.cpp:17]   --->   Operation 57 'fadd' 'x_assign' <Predicate = (!icmp_ln13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 58 [2/5] (7.25ns)   --->   "%x_assign = fadd i32 %mul, i32 %mul4" [axi_modulus/axi_modulus.cpp:17]   --->   Operation 58 'fadd' 'x_assign' <Predicate = (!icmp_ln13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 59 [1/5] (7.25ns)   --->   "%x_assign = fadd i32 %mul, i32 %mul4" [axi_modulus/axi_modulus.cpp:17]   --->   Operation 59 'fadd' 'x_assign' <Predicate = (!icmp_ln13)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.23>
ST_12 : Operation 60 [16/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 60 'fsqrt' 'modulus' <Predicate = (!icmp_ln13)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.23>
ST_13 : Operation 61 [15/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 61 'fsqrt' 'modulus' <Predicate = (!icmp_ln13)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.23>
ST_14 : Operation 62 [14/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 62 'fsqrt' 'modulus' <Predicate = (!icmp_ln13)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.23>
ST_15 : Operation 63 [13/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 63 'fsqrt' 'modulus' <Predicate = (!icmp_ln13)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.23>
ST_16 : Operation 64 [12/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 64 'fsqrt' 'modulus' <Predicate = (!icmp_ln13)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.23>
ST_17 : Operation 65 [11/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 65 'fsqrt' 'modulus' <Predicate = (!icmp_ln13)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.23>
ST_18 : Operation 66 [10/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 66 'fsqrt' 'modulus' <Predicate = (!icmp_ln13)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.23>
ST_19 : Operation 67 [9/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 67 'fsqrt' 'modulus' <Predicate = (!icmp_ln13)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.23>
ST_20 : Operation 68 [8/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 68 'fsqrt' 'modulus' <Predicate = (!icmp_ln13)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.23>
ST_21 : Operation 69 [7/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 69 'fsqrt' 'modulus' <Predicate = (!icmp_ln13)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.23>
ST_22 : Operation 70 [6/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 70 'fsqrt' 'modulus' <Predicate = (!icmp_ln13)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.23>
ST_23 : Operation 71 [5/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 71 'fsqrt' 'modulus' <Predicate = (!icmp_ln13)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.23>
ST_24 : Operation 72 [4/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 72 'fsqrt' 'modulus' <Predicate = (!icmp_ln13)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.23>
ST_25 : Operation 73 [3/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 73 'fsqrt' 'modulus' <Predicate = (!icmp_ln13)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.23>
ST_26 : Operation 74 [2/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 74 'fsqrt' 'modulus' <Predicate = (!icmp_ln13)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.23>
ST_27 : Operation 75 [1/16] (6.23ns)   --->   "%modulus = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13]   --->   Operation 75 'fsqrt' 'modulus' <Predicate = (!icmp_ln13)> <Delay = 6.23> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 15> <II = 1> <Delay = 6.23> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %modulus" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 76 'bitcast' 'bitcast_ln174' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 77 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_modulus_V, i32 %bitcast_ln174" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 77 'write' 'write_ln174' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 78 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 79 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_modulus_V, i32 %bitcast_ln174" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 79 'write' 'write_ln174' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_28 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 80 'br' 'br_ln0' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 29 <SV = 2> <Delay = 0.00>
ST_29 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln21 = ret" [axi_modulus/axi_modulus.cpp:21]   --->   Operation 81 'ret' 'ret_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', axi_modulus/axi_modulus.cpp:13) [10]  (1.59 ns)

 <State 2>: 1.88ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', axi_modulus/axi_modulus.cpp:13) [10]  (0 ns)
	'icmp' operation ('icmp_ln13', axi_modulus/axi_modulus.cpp:13) [13]  (1.88 ns)

 <State 3>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', axi_modulus/axi_modulus.cpp:17) [23]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', axi_modulus/axi_modulus.cpp:17) [23]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', axi_modulus/axi_modulus.cpp:17) [23]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', axi_modulus/axi_modulus.cpp:17) [23]  (5.7 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', axi_modulus/axi_modulus.cpp:17) [25]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', axi_modulus/axi_modulus.cpp:17) [25]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', axi_modulus/axi_modulus.cpp:17) [25]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', axi_modulus/axi_modulus.cpp:17) [25]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', axi_modulus/axi_modulus.cpp:17) [25]  (7.26 ns)

 <State 12>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('modulus', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [26]  (6.24 ns)

 <State 13>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('modulus', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [26]  (6.24 ns)

 <State 14>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('modulus', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [26]  (6.24 ns)

 <State 15>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('modulus', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [26]  (6.24 ns)

 <State 16>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('modulus', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [26]  (6.24 ns)

 <State 17>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('modulus', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [26]  (6.24 ns)

 <State 18>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('modulus', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [26]  (6.24 ns)

 <State 19>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('modulus', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [26]  (6.24 ns)

 <State 20>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('modulus', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [26]  (6.24 ns)

 <State 21>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('modulus', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [26]  (6.24 ns)

 <State 22>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('modulus', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [26]  (6.24 ns)

 <State 23>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('modulus', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [26]  (6.24 ns)

 <State 24>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('modulus', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [26]  (6.24 ns)

 <State 25>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('modulus', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [26]  (6.24 ns)

 <State 26>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('modulus', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [26]  (6.24 ns)

 <State 27>: 6.24ns
The critical path consists of the following:
	'fsqrt' operation ('modulus', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13) [26]  (6.24 ns)

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
