{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1571833462975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1571833462977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 17:24:22 2019 " "Processing started: Wed Oct 23 17:24:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1571833462977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1571833462977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1571833462977 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "imem.qip " "Tcl Script File imem.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE imem.qip " "set_global_assignment -name QIP_FILE imem.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1571833463043 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1571833463043 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1571833463182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv.v 4 4 " "Found 4 design units, including 4 entities, in source file riscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv " "Found entity 1: riscv" {  } { { "riscv.v" "" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/riscv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571833463269 ""} { "Info" "ISGN_ENTITY_NAME" "2 IRAM " "Found entity 2: IRAM" {  } { { "riscv.v" "" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/riscv.v" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571833463269 ""} { "Info" "ISGN_ENTITY_NAME" "3 DataRAM " "Found entity 3: DataRAM" {  } { { "riscv.v" "" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/riscv.v" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571833463269 ""} { "Info" "ISGN_ENTITY_NAME" "4 tb " "Found entity 4: tb" {  } { { "riscv.v" "" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/riscv.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571833463269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571833463269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571833463270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571833463270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regFile.v 2 2 " "Found 2 design units, including 2 entities, in source file regFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "regFile.v" "" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/regFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571833463271 ""} { "Info" "ISGN_ENTITY_NAME" "2 register " "Found entity 2: register" {  } { { "regFile.v" "" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/regFile.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571833463271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571833463271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571833463272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571833463272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i immGen.v(2) " "Verilog HDL Declaration information at immGen.v(2): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "immGen.v" "" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/immGen.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1571833463274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immGen.v 1 1 " "Found 1 design units, including 1 entities, in source file immGen.v" { { "Info" "ISGN_ENTITY_NAME" "1 immGen " "Found entity 1: immGen" {  } { { "immGen.v" "" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/immGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571833463274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571833463274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571833463275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571833463275 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv " "Elaborating entity \"riscv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1571833463337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc1 " "Elaborating entity \"pc\" for hierarchy \"pc:pc1\"" {  } { { "riscv.v" "pc1" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/riscv.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571833463343 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out pc.v(8) " "Verilog HDL Always Construct warning at pc.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "pc.v" "" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/pc.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1571833463345 "|riscv|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] pc.v(8) " "Inferred latch for \"out\[0\]\" at pc.v(8)" {  } { { "pc.v" "" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/pc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571833463345 "|riscv|pc:pc1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] pc.v(8) " "Inferred latch for \"out\[1\]\" at pc.v(8)" {  } { { "pc.v" "" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/pc.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1571833463345 "|riscv|pc:pc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRAM IRAM:imem " "Elaborating entity \"IRAM\" for hierarchy \"IRAM:imem\"" {  } { { "riscv.v" "imem" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/riscv.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571833463348 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "MEM riscv.v(135) " "Verilog HDL warning at riscv.v(135): initial value for variable MEM should be constant" {  } { { "riscv.v" "" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/riscv.v" 135 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1571833463382 "|riscv|IRAM:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile regFile:rf " "Elaborating entity \"regFile\" for hierarchy \"regFile:rf\"" {  } { { "riscv.v" "rf" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/riscv.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571833463385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register regFile:rf\|register:r0 " "Elaborating entity \"register\" for hierarchy \"regFile:rf\|register:r0\"" {  } { { "regFile.v" "r0" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/regFile.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571833463390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immGen immGen:immGen " "Elaborating entity \"immGen\" for hierarchy \"immGen:immGen\"" {  } { { "riscv.v" "immGen" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/riscv.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571833463409 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i immGen.v(7) " "Verilog HDL Always Construct warning at immGen.v(7): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "immGen.v" "" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/immGen.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1571833463409 "|riscv|immGen:immGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:CU " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:CU\"" {  } { { "riscv.v" "CU" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/riscv.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571833463410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "riscv.v" "alu" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/riscv.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571833463412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRAM DataRAM:dmem " "Elaborating entity \"DataRAM\" for hierarchy \"DataRAM:dmem\"" {  } { { "riscv.v" "dmem" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/riscv.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571833463414 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "MEM riscv.v(179) " "Verilog HDL warning at riscv.v(179): initial value for variable MEM should be constant" {  } { { "riscv.v" "" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/riscv.v" 179 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1571833463437 "|riscv|DataRAM:dmem"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1571833467774 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "riscv.v" "" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/riscv.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571833467789 "|riscv|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "riscv.v" "" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/riscv.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571833467789 "|riscv|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "riscv.v" "" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/riscv.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571833467789 "|riscv|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "riscv.v" "" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/riscv.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571833467789 "|riscv|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "riscv.v" "" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/riscv.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571833467789 "|riscv|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "riscv.v" "" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/riscv.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571833467789 "|riscv|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "riscv.v" "" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/riscv.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571833467789 "|riscv|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "riscv.v" "" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/riscv.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571833467789 "|riscv|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "riscv.v" "" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/riscv.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571833467789 "|riscv|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "riscv.v" "" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/riscv.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571833467789 "|riscv|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1571833467789 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1571833467904 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/niku/Desktop/RISC-V/verilog/riscV/output_files/riscv.map.smsg " "Generated suppressed messages file /home/niku/Desktop/RISC-V/verilog/riscV/output_files/riscv.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1571833467996 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1571833468117 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571833468117 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "riscv.v" "" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/riscv.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571833468234 "|riscv|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "riscv.v" "" { Text "/home/niku/Desktop/RISC-V/verilog/riscV/riscv.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571833468234 "|riscv|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1571833468234 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1571833468234 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1571833468234 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1571833468234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "636 " "Peak virtual memory: 636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571833468264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 17:24:28 2019 " "Processing ended: Wed Oct 23 17:24:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571833468264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571833468264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571833468264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1571833468264 ""}
