#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fb1bd506200 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fb1bd506370 .scope module, "tailights_tb" "tailights_tb" 3 1;
 .timescale 0 0;
v0x7fb1bd41df10_0 .var "brake", 0 0;
v0x7fb1bd41dfd0_0 .var "clk", 0 0;
v0x7fb1bd41e080_0 .var "dimclk", 0 0;
v0x7fb1bd41e170_0 .var "hazard", 0 0;
v0x7fb1bd41e200_0 .var "left", 0 0;
v0x7fb1bd41e2d0_0 .net "lights", 5 0, v0x7fb1bd41d240_0;  1 drivers
v0x7fb1bd41e3a0_0 .var "right", 0 0;
v0x7fb1bd41e430_0 .var "rst", 0 0;
v0x7fb1bd41e4c0_0 .var "runlight", 0 0;
S_0x7fb1bd51f210 .scope module, "ctl" "controller" 3 19, 4 21 0, S_0x7fb1bd506370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "dimclk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "left";
    .port_info 4 /INPUT 1 "right";
    .port_info 5 /INPUT 1 "brake";
    .port_info 6 /INPUT 1 "hazard";
    .port_info 7 /INPUT 1 "runlight";
    .port_info 8 /OUTPUT 6 "lights";
v0x7fb1bd41d4b0_0 .net "brake", 0 0, v0x7fb1bd41df10_0;  1 drivers
v0x7fb1bd41d560_0 .net "clk", 0 0, v0x7fb1bd41dfd0_0;  1 drivers
v0x7fb1bd41d600_0 .net "dimclk", 0 0, v0x7fb1bd41e080_0;  1 drivers
v0x7fb1bd41d6b0_0 .net "hazard", 0 0, v0x7fb1bd41e170_0;  1 drivers
v0x7fb1bd41d740_0 .net "left", 0 0, v0x7fb1bd41e200_0;  1 drivers
v0x7fb1bd41d810_0 .net "lights", 5 0, v0x7fb1bd41d240_0;  alias, 1 drivers
v0x7fb1bd41d8b0_0 .var "ls", 1 0;
v0x7fb1bd41d950_0 .var "lsNext", 1 0;
v0x7fb1bd41da00_0 .var "pattern", 5 0;
v0x7fb1bd41db40_0 .net "right", 0 0, v0x7fb1bd41e3a0_0;  1 drivers
v0x7fb1bd41dbd0_0 .var "rs", 1 0;
v0x7fb1bd41dc60_0 .var "rsNext", 1 0;
v0x7fb1bd41dcf0_0 .net "rst", 0 0, v0x7fb1bd41e430_0;  1 drivers
v0x7fb1bd41dd90_0 .net "runlight", 0 0, v0x7fb1bd41e4c0_0;  1 drivers
E_0x7fb1bd406bc0/0 .event edge, v0x7fb1bd41d6b0_0, v0x7fb1bd41d4b0_0, v0x7fb1bd41db40_0, v0x7fb1bd41d740_0;
E_0x7fb1bd406bc0/1 .event edge, v0x7fb1bd41dbd0_0, v0x7fb1bd41d8b0_0;
E_0x7fb1bd406bc0 .event/or E_0x7fb1bd406bc0/0, E_0x7fb1bd406bc0/1;
E_0x7fb1bd40b090 .event edge, v0x7fb1bd41dbd0_0, v0x7fb1bd41d8b0_0;
E_0x7fb1bd40d210 .event posedge, v0x7fb1bd41d560_0;
S_0x7fb1bd406810 .scope module, "dim" "dimmer" 4 37, 4 1 0, S_0x7fb1bd51f210;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "pattern";
    .port_info 1 /INPUT 1 "dim_clk";
    .port_info 2 /INPUT 1 "run_light";
    .port_info 3 /OUTPUT 6 "out";
v0x7fb1bd406980_0 .net "dim_clk", 0 0, v0x7fb1bd41e080_0;  alias, 1 drivers
v0x7fb1bd41d240_0 .var "out", 5 0;
v0x7fb1bd41d2f0_0 .net "pattern", 5 0, v0x7fb1bd41da00_0;  1 drivers
v0x7fb1bd41d3b0_0 .net "run_light", 0 0, v0x7fb1bd41e4c0_0;  alias, 1 drivers
E_0x7fb1bd406df0 .event posedge, v0x7fb1bd406980_0;
    .scope S_0x7fb1bd406810;
T_0 ;
    %wait E_0x7fb1bd406df0;
    %load/vec4 v0x7fb1bd41d3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fb1bd41d240_0;
    %load/vec4 v0x7fb1bd41d2f0_0;
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x7fb1bd41d240_0, 0, 6;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fb1bd41d2f0_0;
    %store/vec4 v0x7fb1bd41d240_0, 0, 6;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fb1bd41d2f0_0;
    %store/vec4 v0x7fb1bd41d240_0, 0, 6;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fb1bd51f210;
T_1 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fb1bd41da00_0, 0, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb1bd41d8b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb1bd41dbd0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb1bd41d950_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb1bd41dc60_0, 0, 2;
    %end;
    .thread T_1, $init;
    .scope S_0x7fb1bd51f210;
T_2 ;
    %wait E_0x7fb1bd40d210;
    %load/vec4 v0x7fb1bd41dcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb1bd41d8b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb1bd41dbd0_0, 0, 2;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fb1bd41d950_0;
    %assign/vec4 v0x7fb1bd41d8b0_0, 0;
    %load/vec4 v0x7fb1bd41dc60_0;
    %assign/vec4 v0x7fb1bd41dbd0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fb1bd51f210;
T_3 ;
    %wait E_0x7fb1bd40b090;
    %load/vec4 v0x7fb1bd41dbd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1bd41da00_0, 4, 3;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1bd41da00_0, 4, 3;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1bd41da00_0, 4, 3;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1bd41da00_0, 4, 3;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb1bd41d8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1bd41da00_0, 4, 3;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 4, 0, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1bd41da00_0, 4, 3;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 6, 0, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1bd41da00_0, 4, 3;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 7, 0, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb1bd41da00_0, 4, 3;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fb1bd51f210;
T_4 ;
    %wait E_0x7fb1bd406bc0;
    %load/vec4 v0x7fb1bd41d740_0;
    %load/vec4 v0x7fb1bd41db40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb1bd41d4b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb1bd41d6b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4, 4, 4;
    %cmp/x;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 13, 12, 4;
    %cmp/x;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 13, 1, 4;
    %cmp/x;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 11, 1, 4;
    %cmp/x;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 10, 2, 4;
    %cmp/x;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 7, 5, 4;
    %cmp/x;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 15, 9, 4;
    %cmp/x;
    %jmp/1 T_4.6, 4;
    %jmp T_4.7;
T_4.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb1bd41d950_0, 0, 2;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x7fb1bd41d8b0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb1bd41d950_0, 0, 2;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb1bd41d950_0, 0, 2;
T_4.9 ;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x7fb1bd41d8b0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb1bd41d950_0, 0, 2;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb1bd41d950_0, 0, 2;
T_4.11 ;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x7fb1bd41d8b0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb1bd41d950_0, 0, 2;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x7fb1bd41d8b0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.14, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb1bd41d950_0, 0, 2;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0x7fb1bd41d8b0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb1bd41d950_0, 0, 2;
    %jmp T_4.17;
T_4.16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb1bd41d950_0, 0, 2;
T_4.17 ;
T_4.15 ;
T_4.13 ;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x7fb1bd41d8b0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.18, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb1bd41d950_0, 0, 2;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v0x7fb1bd41d8b0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.20, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb1bd41d950_0, 0, 2;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x7fb1bd41d8b0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.22, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb1bd41d950_0, 0, 2;
    %jmp T_4.23;
T_4.22 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb1bd41d950_0, 0, 2;
T_4.23 ;
T_4.21 ;
T_4.19 ;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb1bd41d950_0, 0, 2;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb1bd41d950_0, 0, 2;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb1bd41d740_0;
    %load/vec4 v0x7fb1bd41db40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb1bd41d4b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb1bd41d6b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 8, 8, 4;
    %cmp/x;
    %jmp/1 T_4.24, 4;
    %dup/vec4;
    %pushi/vec4 13, 12, 4;
    %cmp/x;
    %jmp/1 T_4.25, 4;
    %dup/vec4;
    %pushi/vec4 13, 1, 4;
    %cmp/x;
    %jmp/1 T_4.26, 4;
    %dup/vec4;
    %pushi/vec4 6, 2, 4;
    %cmp/x;
    %jmp/1 T_4.27, 4;
    %dup/vec4;
    %pushi/vec4 7, 1, 4;
    %cmp/x;
    %jmp/1 T_4.28, 4;
    %dup/vec4;
    %pushi/vec4 11, 9, 4;
    %cmp/x;
    %jmp/1 T_4.29, 4;
    %dup/vec4;
    %pushi/vec4 15, 5, 4;
    %cmp/x;
    %jmp/1 T_4.30, 4;
    %jmp T_4.31;
T_4.24 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb1bd41dc60_0, 0, 2;
    %jmp T_4.31;
T_4.25 ;
    %load/vec4 v0x7fb1bd41dbd0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.32, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb1bd41dc60_0, 0, 2;
    %jmp T_4.33;
T_4.32 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb1bd41dc60_0, 0, 2;
T_4.33 ;
    %jmp T_4.31;
T_4.26 ;
    %load/vec4 v0x7fb1bd41dbd0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.34, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb1bd41dc60_0, 0, 2;
    %jmp T_4.35;
T_4.34 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb1bd41dc60_0, 0, 2;
T_4.35 ;
    %jmp T_4.31;
T_4.27 ;
    %load/vec4 v0x7fb1bd41dbd0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.36, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb1bd41dc60_0, 0, 2;
    %jmp T_4.37;
T_4.36 ;
    %load/vec4 v0x7fb1bd41dbd0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.38, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb1bd41dc60_0, 0, 2;
    %jmp T_4.39;
T_4.38 ;
    %load/vec4 v0x7fb1bd41dbd0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.40, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb1bd41dc60_0, 0, 2;
    %jmp T_4.41;
T_4.40 ;
    %load/vec4 v0x7fb1bd41dbd0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.42, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb1bd41dc60_0, 0, 2;
T_4.42 ;
T_4.41 ;
T_4.39 ;
T_4.37 ;
    %jmp T_4.31;
T_4.28 ;
    %load/vec4 v0x7fb1bd41dbd0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.44, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fb1bd41dc60_0, 0, 2;
    %jmp T_4.45;
T_4.44 ;
    %load/vec4 v0x7fb1bd41dbd0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_4.46, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fb1bd41dc60_0, 0, 2;
    %jmp T_4.47;
T_4.46 ;
    %load/vec4 v0x7fb1bd41dbd0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.48, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb1bd41dc60_0, 0, 2;
    %jmp T_4.49;
T_4.48 ;
    %load/vec4 v0x7fb1bd41dbd0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.50, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb1bd41dc60_0, 0, 2;
T_4.50 ;
T_4.49 ;
T_4.47 ;
T_4.45 ;
    %jmp T_4.31;
T_4.29 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb1bd41dc60_0, 0, 2;
    %jmp T_4.31;
T_4.30 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fb1bd41dc60_0, 0, 2;
    %jmp T_4.31;
T_4.31 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fb1bd506370;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb1bd41dfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb1bd41e080_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x7fb1bd506370;
T_6 ;
T_6.0 ;
    %load/vec4 v0x7fb1bd41dfd0_0;
    %inv;
    %assign/vec4 v0x7fb1bd41dfd0_0, 0;
    %delay 5, 0;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x7fb1bd506370;
T_7 ;
T_7.0 ;
    %load/vec4 v0x7fb1bd41e080_0;
    %inv;
    %assign/vec4 v0x7fb1bd41e080_0, 0;
    %delay 1, 0;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0x7fb1bd506370;
T_8 ;
    %vpi_call/w 3 30 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 31 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1bd41e430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1bd41e200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1bd41e3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1bd41df10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1bd41e170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1bd41e4c0_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1bd41e430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1bd41e200_0, 0;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1bd41e200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1bd41e3a0_0, 0;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1bd41df10_0, 0;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1bd41e3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1bd41e200_0, 0;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1bd41e3a0_0, 0;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1bd41df10_0, 0;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1bd41e3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1bd41e200_0, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1bd41e170_0, 0;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1bd41e200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1bd41e3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1bd41df10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1bd41e170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1bd41e4c0_0, 0;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1bd41e430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1bd41e200_0, 0;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1bd41e200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1bd41e3a0_0, 0;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1bd41df10_0, 0;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1bd41e3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1bd41e200_0, 0;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1bd41e3a0_0, 0;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1bd41df10_0, 0;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1bd41e3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1bd41e200_0, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb1bd41e170_0, 0;
    %delay 40, 0;
    %vpi_call/w 3 104 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench.v";
    "Lab5.v";
