#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26deb40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26d1a20 .scope module, "tb" "tb" 3 66;
 .timescale -12 -12;
L_0x26e14f0 .functor NOT 1, L_0x2720720, C4<0>, C4<0>, C4<0>;
L_0x27204d0 .functor XOR 2, L_0x2720250, L_0x2720430, C4<00>, C4<00>;
L_0x2720610 .functor XOR 2, L_0x27204d0, L_0x2720540, C4<00>, C4<00>;
v0x271e430_0 .net *"_ivl_10", 1 0, L_0x2720540;  1 drivers
v0x271e530_0 .net *"_ivl_12", 1 0, L_0x2720610;  1 drivers
v0x271e610_0 .net *"_ivl_2", 1 0, L_0x27201b0;  1 drivers
v0x271e6d0_0 .net *"_ivl_4", 1 0, L_0x2720250;  1 drivers
v0x271e7b0_0 .net *"_ivl_6", 1 0, L_0x2720430;  1 drivers
v0x271e8e0_0 .net *"_ivl_8", 1 0, L_0x27204d0;  1 drivers
v0x271e9c0_0 .var "clk", 0 0;
v0x271ea60_0 .net "p1a", 0 0, v0x271c640_0;  1 drivers
v0x271eb00_0 .net "p1b", 0 0, v0x271c700_0;  1 drivers
v0x271ec30_0 .net "p1c", 0 0, v0x271c7a0_0;  1 drivers
v0x271ecd0_0 .net "p1d", 0 0, v0x271c840_0;  1 drivers
v0x271ed70_0 .net "p1y_dut", 0 0, L_0x271ff90;  1 drivers
v0x271ee10_0 .net "p1y_ref", 0 0, L_0x271f8e0;  1 drivers
v0x271eeb0_0 .net "p2a", 0 0, v0x271c930_0;  1 drivers
v0x271ef50_0 .net "p2b", 0 0, v0x271ca00_0;  1 drivers
v0x271eff0_0 .net "p2c", 0 0, v0x271cad0_0;  1 drivers
v0x271f090_0 .net "p2d", 0 0, v0x271cba0_0;  1 drivers
v0x271f130_0 .net "p2y_dut", 0 0, L_0x2720050;  1 drivers
v0x271f1d0_0 .net "p2y_ref", 0 0, L_0x271fc60;  1 drivers
v0x271f270_0 .var/2u "stats1", 223 0;
v0x271f310_0 .var/2u "strobe", 0 0;
v0x271f3b0_0 .net "tb_match", 0 0, L_0x2720720;  1 drivers
v0x271f450_0 .net "tb_mismatch", 0 0, L_0x26e14f0;  1 drivers
v0x271f4f0_0 .net "wavedrom_enable", 0 0, v0x271cd00_0;  1 drivers
v0x271f590_0 .net "wavedrom_title", 511 0, v0x271cda0_0;  1 drivers
L_0x27201b0 .concat [ 1 1 0 0], L_0x271fc60, L_0x271f8e0;
L_0x2720250 .concat [ 1 1 0 0], L_0x271fc60, L_0x271f8e0;
L_0x2720430 .concat [ 1 1 0 0], L_0x2720050, L_0x271ff90;
L_0x2720540 .concat [ 1 1 0 0], L_0x271fc60, L_0x271f8e0;
L_0x2720720 .cmp/eeq 2, L_0x27201b0, L_0x2720610;
S_0x26eb460 .scope module, "good1" "reference_module" 3 123, 3 4 0, S_0x26d1a20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
v0x26e0200_0 .net *"_ivl_0", 3 0, L_0x271f630;  1 drivers
v0x26e02a0_0 .net *"_ivl_4", 3 0, L_0x271f980;  1 drivers
v0x271b170_0 .net "p1a", 0 0, v0x271c640_0;  alias, 1 drivers
v0x271b210_0 .net "p1b", 0 0, v0x271c700_0;  alias, 1 drivers
v0x271b2d0_0 .net "p1c", 0 0, v0x271c7a0_0;  alias, 1 drivers
v0x271b3e0_0 .net "p1d", 0 0, v0x271c840_0;  alias, 1 drivers
v0x271b4a0_0 .net "p1y", 0 0, L_0x271f8e0;  alias, 1 drivers
v0x271b560_0 .net "p2a", 0 0, v0x271c930_0;  alias, 1 drivers
v0x271b620_0 .net "p2b", 0 0, v0x271ca00_0;  alias, 1 drivers
v0x271b6e0_0 .net "p2c", 0 0, v0x271cad0_0;  alias, 1 drivers
v0x271b7a0_0 .net "p2d", 0 0, v0x271cba0_0;  alias, 1 drivers
v0x271b860_0 .net "p2y", 0 0, L_0x271fc60;  alias, 1 drivers
L_0x271f630 .concat [ 1 1 1 1], v0x271c840_0, v0x271c7a0_0, v0x271c700_0, v0x271c640_0;
L_0x271f8e0 .reduce/nand L_0x271f630;
L_0x271f980 .concat [ 1 1 1 1], v0x271cba0_0, v0x271cad0_0, v0x271ca00_0, v0x271c930_0;
L_0x271fc60 .reduce/nand L_0x271f980;
S_0x271ba60 .scope module, "stim1" "stimulus_gen" 3 112, 3 23 0, S_0x26d1a20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "p1a";
    .port_info 2 /OUTPUT 1 "p1b";
    .port_info 3 /OUTPUT 1 "p1c";
    .port_info 4 /OUTPUT 1 "p1d";
    .port_info 5 /OUTPUT 1 "p2a";
    .port_info 6 /OUTPUT 1 "p2b";
    .port_info 7 /OUTPUT 1 "p2c";
    .port_info 8 /OUTPUT 1 "p2d";
    .port_info 9 /OUTPUT 512 "wavedrom_title";
    .port_info 10 /OUTPUT 1 "wavedrom_enable";
v0x271c580_0 .net "clk", 0 0, v0x271e9c0_0;  1 drivers
v0x271c640_0 .var "p1a", 0 0;
v0x271c700_0 .var "p1b", 0 0;
v0x271c7a0_0 .var "p1c", 0 0;
v0x271c840_0 .var "p1d", 0 0;
v0x271c930_0 .var "p2a", 0 0;
v0x271ca00_0 .var "p2b", 0 0;
v0x271cad0_0 .var "p2c", 0 0;
v0x271cba0_0 .var "p2d", 0 0;
v0x271cd00_0 .var "wavedrom_enable", 0 0;
v0x271cda0_0 .var "wavedrom_title", 511 0;
S_0x271bd80 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 45, 3 45 0, S_0x271ba60;
 .timescale -12 -12;
v0x271bfc0_0 .var/2s "count", 31 0;
E_0x26e4400/0 .event negedge, v0x271c580_0;
E_0x26e4400/1 .event posedge, v0x271c580_0;
E_0x26e4400 .event/or E_0x26e4400/0, E_0x26e4400/1;
E_0x26e4650 .event posedge, v0x271c580_0;
S_0x271c0c0 .scope task, "wavedrom_start" "wavedrom_start" 3 36, 3 36 0, S_0x271ba60;
 .timescale -12 -12;
v0x271c2c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x271c3a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 39, 3 39 0, S_0x271ba60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x271cec0 .scope module, "top_module1" "top_module" 3 135, 4 1 0, S_0x26d1a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
L_0x26ec100 .functor AND 1, v0x271c640_0, v0x271c700_0, C4<1>, C4<1>;
L_0x26e0010 .functor AND 1, L_0x26ec100, v0x271c7a0_0, C4<1>, C4<1>;
L_0x271fd30 .functor AND 1, L_0x26e0010, v0x271c840_0, C4<1>, C4<1>;
L_0x271fda0 .functor AND 1, v0x271c930_0, v0x271ca00_0, C4<1>, C4<1>;
L_0x271fe40 .functor AND 1, L_0x271fda0, v0x271cad0_0, C4<1>, C4<1>;
L_0x271fee0 .functor AND 1, L_0x271fe40, v0x271cba0_0, C4<1>, C4<1>;
L_0x271ff90 .functor NOT 1, L_0x271fd30, C4<0>, C4<0>, C4<0>;
L_0x2720050 .functor NOT 1, L_0x271fee0, C4<0>, C4<0>, C4<0>;
v0x271d1d0_0 .net *"_ivl_0", 0 0, L_0x26ec100;  1 drivers
v0x271d2b0_0 .net *"_ivl_2", 0 0, L_0x26e0010;  1 drivers
v0x271d390_0 .net *"_ivl_6", 0 0, L_0x271fda0;  1 drivers
v0x271d480_0 .net *"_ivl_8", 0 0, L_0x271fe40;  1 drivers
v0x271d560_0 .net "p1a", 0 0, v0x271c640_0;  alias, 1 drivers
v0x271d6a0_0 .net "p1and_result", 0 0, L_0x271fd30;  1 drivers
v0x271d760_0 .net "p1b", 0 0, v0x271c700_0;  alias, 1 drivers
v0x271d850_0 .net "p1c", 0 0, v0x271c7a0_0;  alias, 1 drivers
v0x271d940_0 .net "p1d", 0 0, v0x271c840_0;  alias, 1 drivers
v0x271da70_0 .net "p1y", 0 0, L_0x271ff90;  alias, 1 drivers
v0x271db30_0 .net "p2a", 0 0, v0x271c930_0;  alias, 1 drivers
v0x271dc20_0 .net "p2and_result", 0 0, L_0x271fee0;  1 drivers
v0x271dce0_0 .net "p2b", 0 0, v0x271ca00_0;  alias, 1 drivers
v0x271ddd0_0 .net "p2c", 0 0, v0x271cad0_0;  alias, 1 drivers
v0x271dec0_0 .net "p2d", 0 0, v0x271cba0_0;  alias, 1 drivers
v0x271dfb0_0 .net "p2y", 0 0, L_0x2720050;  alias, 1 drivers
S_0x271e210 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 149, 3 149 0, S_0x26d1a20;
 .timescale -12 -12;
E_0x26e48a0 .event anyedge, v0x271f310_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x271f310_0;
    %nor/r;
    %assign/vec4 v0x271f310_0, 0;
    %wait E_0x26e48a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x271ba60;
T_3 ;
    %fork t_1, S_0x271bd80;
    %jmp t_0;
    .scope S_0x271bd80;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x271bfc0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x271c840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x271c7a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x271c700_0, 0;
    %assign/vec4 v0x271c640_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x271cba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x271cad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x271ca00_0, 0;
    %assign/vec4 v0x271c930_0, 0;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26e4650;
    %load/vec4 v0x271bfc0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x271c840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x271c7a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x271c700_0, 0;
    %assign/vec4 v0x271c640_0, 0;
    %load/vec4 v0x271bfc0_0;
    %addi 1, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x271cba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x271cad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x271ca00_0, 0;
    %assign/vec4 v0x271c930_0, 0;
    %load/vec4 v0x271bfc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x271bfc0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x271c3a0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26e4400;
    %vpi_func 3 58 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 1;
    %assign/vec4 v0x271cba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x271cad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x271ca00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x271c930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x271c840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x271c7a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x271c700_0, 0;
    %assign/vec4 v0x271c640_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .scope S_0x271ba60;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x26d1a20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271e9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271f310_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x26d1a20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x271e9c0_0;
    %inv;
    %store/vec4 v0x271e9c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x26d1a20;
T_6 ;
    %vpi_call/w 3 104 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 105 "$dumpvars", 32'sb00000000000000000000000000000001, v0x271c580_0, v0x271f450_0, v0x271ea60_0, v0x271eb00_0, v0x271ec30_0, v0x271ecd0_0, v0x271eeb0_0, v0x271ef50_0, v0x271eff0_0, v0x271f090_0, v0x271ee10_0, v0x271ed70_0, v0x271f1d0_0, v0x271f130_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x26d1a20;
T_7 ;
    %load/vec4 v0x271f270_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x271f270_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x271f270_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 158 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p1y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 159 "$display", "Hint: Output '%s' has no mismatches.", "p1y" {0 0 0};
T_7.1 ;
    %load/vec4 v0x271f270_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x271f270_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x271f270_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p2y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "p2y" {0 0 0};
T_7.3 ;
    %load/vec4 v0x271f270_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x271f270_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 163 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 164 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x271f270_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x271f270_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x26d1a20;
T_8 ;
    %wait E_0x26e4400;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x271f270_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x271f270_0, 4, 32;
    %load/vec4 v0x271f3b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x271f270_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 176 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x271f270_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x271f270_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x271f270_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x271ee10_0;
    %load/vec4 v0x271ee10_0;
    %load/vec4 v0x271ed70_0;
    %xor;
    %load/vec4 v0x271ee10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x271f270_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 180 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x271f270_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x271f270_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x271f270_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x271f1d0_0;
    %load/vec4 v0x271f1d0_0;
    %load/vec4 v0x271f130_0;
    %xor;
    %load/vec4 v0x271f1d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x271f270_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 183 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x271f270_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x271f270_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x271f270_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/7420/7420_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/machine/7420/iter0/response9/top_module.sv";
