--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Lab08_kjb5568_rjl5336.twx Lab08_kjb5568_rjl5336.ncd -o
Lab08_kjb5568_rjl5336.twr Lab08_kjb5568_rjl5336.pcf -ucf Nexys4_Master.ucf

Design file:              Lab08_kjb5568_rjl5336.ncd
Physical constraint file: Lab08_kjb5568_rjl5336.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5554 paths analyzed, 381 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.515ns.
--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/verticalCounter/count_0 (SLICE_X44Y104.A1), 37 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB1/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/verticalCounter/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.344ns (Levels of Logic = 4)
  Clock Path Skew:      -0.136ns (1.498 - 1.634)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB1/Flip2/Q to Inst_Image_Generator/verticalCounter/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y81.BQ      Tcko                  0.518   Inst_Image_Generator/DB1/Flip2/Q
                                                       Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X31Y90.A5      net (fanout=2)        0.930   Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X31Y90.A       Tilo                  0.124   Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o1
    SLICE_X49Y104.B4     net (fanout=3)        1.345   Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
    SLICE_X49Y104.B      Tilo                  0.124   Inst_Image_Generator/verticalCounter/_n0031_inv1
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o4
    SLICE_X48Y104.A2     net (fanout=11)       0.703   Inst_Image_Generator/button_d[1]_top_border_AND_11_o
    SLICE_X48Y104.AMUX   Topaa                 0.546   Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_Image_Generator/verticalCounter/Mcount_count_lut<0>
                                                       Inst_Image_Generator/verticalCounter/Mcount_count_cy<3>
    SLICE_X44Y104.A1     net (fanout=1)        0.959   Inst_Image_Generator/Result<0>
    SLICE_X44Y104.CLK    Tas                   0.095   Inst_Image_Generator/verticalCounter/count<0>
                                                       Inst_Image_Generator/verticalCounter/count_0_dpot
                                                       Inst_Image_Generator/verticalCounter/count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.344ns (1.407ns logic, 3.937ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB1/Flip3/Q (FF)
  Destination:          Inst_Image_Generator/verticalCounter/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.220ns (Levels of Logic = 4)
  Clock Path Skew:      -0.140ns (1.498 - 1.638)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB1/Flip3/Q to Inst_Image_Generator/verticalCounter/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y90.AQ      Tcko                  0.518   Inst_Image_Generator/DB1/Flip3/Q
                                                       Inst_Image_Generator/DB1/Flip3/Q
    SLICE_X31Y90.A1      net (fanout=1)        0.806   Inst_Image_Generator/DB1/Flip3/Q
    SLICE_X31Y90.A       Tilo                  0.124   Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o1
    SLICE_X49Y104.B4     net (fanout=3)        1.345   Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
    SLICE_X49Y104.B      Tilo                  0.124   Inst_Image_Generator/verticalCounter/_n0031_inv1
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o4
    SLICE_X48Y104.A2     net (fanout=11)       0.703   Inst_Image_Generator/button_d[1]_top_border_AND_11_o
    SLICE_X48Y104.AMUX   Topaa                 0.546   Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_Image_Generator/verticalCounter/Mcount_count_lut<0>
                                                       Inst_Image_Generator/verticalCounter/Mcount_count_cy<3>
    SLICE_X44Y104.A1     net (fanout=1)        0.959   Inst_Image_Generator/Result<0>
    SLICE_X44Y104.CLK    Tas                   0.095   Inst_Image_Generator/verticalCounter/count<0>
                                                       Inst_Image_Generator/verticalCounter/count_0_dpot
                                                       Inst_Image_Generator/verticalCounter/count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.220ns (1.407ns logic, 3.813ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB1/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/verticalCounter/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.172ns (Levels of Logic = 4)
  Clock Path Skew:      -0.136ns (1.498 - 1.634)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB1/Flip2/Q to Inst_Image_Generator/verticalCounter/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y81.BQ      Tcko                  0.518   Inst_Image_Generator/DB1/Flip2/Q
                                                       Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X31Y90.A5      net (fanout=2)        0.930   Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X31Y90.A       Tilo                  0.124   Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o1
    SLICE_X49Y104.A2     net (fanout=3)        1.570   Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
    SLICE_X49Y104.A      Tilo                  0.124   Inst_Image_Generator/verticalCounter/_n0031_inv1
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o_inv2
    SLICE_X48Y104.AX     net (fanout=1)        0.195   Inst_Image_Generator/button_d[1]_top_border_AND_11_o_inv
    SLICE_X48Y104.AMUX   Taxa                  0.657   Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_Image_Generator/verticalCounter/Mcount_count_cy<3>
    SLICE_X44Y104.A1     net (fanout=1)        0.959   Inst_Image_Generator/Result<0>
    SLICE_X44Y104.CLK    Tas                   0.095   Inst_Image_Generator/verticalCounter/count<0>
                                                       Inst_Image_Generator/verticalCounter/count_0_dpot
                                                       Inst_Image_Generator/verticalCounter/count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.172ns (1.518ns logic, 3.654ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/verticalCounter/count_8 (SLICE_X48Y106.CE), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB1/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/verticalCounter/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.061ns (Levels of Logic = 3)
  Clock Path Skew:      -0.138ns (1.496 - 1.634)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB1/Flip2/Q to Inst_Image_Generator/verticalCounter/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y81.BQ      Tcko                  0.518   Inst_Image_Generator/DB1/Flip2/Q
                                                       Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X31Y90.A5      net (fanout=2)        0.930   Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X31Y90.A       Tilo                  0.124   Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o1
    SLICE_X49Y104.B4     net (fanout=3)        1.345   Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
    SLICE_X49Y104.B      Tilo                  0.124   Inst_Image_Generator/verticalCounter/_n0031_inv1
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o4
    SLICE_X43Y104.B1     net (fanout=11)       1.008   Inst_Image_Generator/button_d[1]_top_border_AND_11_o
    SLICE_X43Y104.B      Tilo                  0.124   Inst_Image_Generator/Pulse_d/clear<19>2
                                                       Inst_Image_Generator/verticalCounter/_n0031_inv3
    SLICE_X48Y106.CE     net (fanout=3)        0.683   Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X48Y106.CLK    Tceck                 0.205   Inst_Image_Generator/verticalCounter/count<9>
                                                       Inst_Image_Generator/verticalCounter/count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.061ns (1.095ns logic, 3.966ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB1/Flip3/Q (FF)
  Destination:          Inst_Image_Generator/verticalCounter/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.937ns (Levels of Logic = 3)
  Clock Path Skew:      -0.142ns (1.496 - 1.638)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB1/Flip3/Q to Inst_Image_Generator/verticalCounter/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y90.AQ      Tcko                  0.518   Inst_Image_Generator/DB1/Flip3/Q
                                                       Inst_Image_Generator/DB1/Flip3/Q
    SLICE_X31Y90.A1      net (fanout=1)        0.806   Inst_Image_Generator/DB1/Flip3/Q
    SLICE_X31Y90.A       Tilo                  0.124   Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o1
    SLICE_X49Y104.B4     net (fanout=3)        1.345   Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
    SLICE_X49Y104.B      Tilo                  0.124   Inst_Image_Generator/verticalCounter/_n0031_inv1
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o4
    SLICE_X43Y104.B1     net (fanout=11)       1.008   Inst_Image_Generator/button_d[1]_top_border_AND_11_o
    SLICE_X43Y104.B      Tilo                  0.124   Inst_Image_Generator/Pulse_d/clear<19>2
                                                       Inst_Image_Generator/verticalCounter/_n0031_inv3
    SLICE_X48Y106.CE     net (fanout=3)        0.683   Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X48Y106.CLK    Tceck                 0.205   Inst_Image_Generator/verticalCounter/count<9>
                                                       Inst_Image_Generator/verticalCounter/count_8
    -------------------------------------------------  ---------------------------
    Total                                      4.937ns (1.095ns logic, 3.842ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/verticalCounter/count_6 (FF)
  Destination:          Inst_Image_Generator/verticalCounter/count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.329ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.170 - 0.195)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/verticalCounter/count_6 to Inst_Image_Generator/verticalCounter/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y105.CQ     Tcko                  0.456   Inst_Image_Generator/verticalCounter/count<7>
                                                       Inst_Image_Generator/verticalCounter/count_6
    SLICE_X46Y104.A5     net (fanout=10)       0.642   Inst_Image_Generator/verticalCounter/count<6>
    SLICE_X46Y104.A      Tilo                  0.124   Inst_Image_Generator/button_d[1]_top_border_AND_11_o4
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o3
    SLICE_X49Y104.B1     net (fanout=3)        0.963   Inst_Image_Generator/button_d[1]_top_border_AND_11_o4
    SLICE_X49Y104.B      Tilo                  0.124   Inst_Image_Generator/verticalCounter/_n0031_inv1
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o4
    SLICE_X43Y104.B1     net (fanout=11)       1.008   Inst_Image_Generator/button_d[1]_top_border_AND_11_o
    SLICE_X43Y104.B      Tilo                  0.124   Inst_Image_Generator/Pulse_d/clear<19>2
                                                       Inst_Image_Generator/verticalCounter/_n0031_inv3
    SLICE_X48Y106.CE     net (fanout=3)        0.683   Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X48Y106.CLK    Tceck                 0.205   Inst_Image_Generator/verticalCounter/count<9>
                                                       Inst_Image_Generator/verticalCounter/count_8
    -------------------------------------------------  ---------------------------
    Total                                      4.329ns (1.033ns logic, 3.296ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/verticalCounter/count_9 (SLICE_X48Y106.CE), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB1/Flip2/Q (FF)
  Destination:          Inst_Image_Generator/verticalCounter/count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.061ns (Levels of Logic = 3)
  Clock Path Skew:      -0.138ns (1.496 - 1.634)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB1/Flip2/Q to Inst_Image_Generator/verticalCounter/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y81.BQ      Tcko                  0.518   Inst_Image_Generator/DB1/Flip2/Q
                                                       Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X31Y90.A5      net (fanout=2)        0.930   Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X31Y90.A       Tilo                  0.124   Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o1
    SLICE_X49Y104.B4     net (fanout=3)        1.345   Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
    SLICE_X49Y104.B      Tilo                  0.124   Inst_Image_Generator/verticalCounter/_n0031_inv1
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o4
    SLICE_X43Y104.B1     net (fanout=11)       1.008   Inst_Image_Generator/button_d[1]_top_border_AND_11_o
    SLICE_X43Y104.B      Tilo                  0.124   Inst_Image_Generator/Pulse_d/clear<19>2
                                                       Inst_Image_Generator/verticalCounter/_n0031_inv3
    SLICE_X48Y106.CE     net (fanout=3)        0.683   Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X48Y106.CLK    Tceck                 0.205   Inst_Image_Generator/verticalCounter/count<9>
                                                       Inst_Image_Generator/verticalCounter/count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.061ns (1.095ns logic, 3.966ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/DB1/Flip3/Q (FF)
  Destination:          Inst_Image_Generator/verticalCounter/count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.937ns (Levels of Logic = 3)
  Clock Path Skew:      -0.142ns (1.496 - 1.638)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/DB1/Flip3/Q to Inst_Image_Generator/verticalCounter/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y90.AQ      Tcko                  0.518   Inst_Image_Generator/DB1/Flip3/Q
                                                       Inst_Image_Generator/DB1/Flip3/Q
    SLICE_X31Y90.A1      net (fanout=1)        0.806   Inst_Image_Generator/DB1/Flip3/Q
    SLICE_X31Y90.A       Tilo                  0.124   Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o1
    SLICE_X49Y104.B4     net (fanout=3)        1.345   Inst_Image_Generator/button_d[1]_top_border_AND_11_o2
    SLICE_X49Y104.B      Tilo                  0.124   Inst_Image_Generator/verticalCounter/_n0031_inv1
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o4
    SLICE_X43Y104.B1     net (fanout=11)       1.008   Inst_Image_Generator/button_d[1]_top_border_AND_11_o
    SLICE_X43Y104.B      Tilo                  0.124   Inst_Image_Generator/Pulse_d/clear<19>2
                                                       Inst_Image_Generator/verticalCounter/_n0031_inv3
    SLICE_X48Y106.CE     net (fanout=3)        0.683   Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X48Y106.CLK    Tceck                 0.205   Inst_Image_Generator/verticalCounter/count<9>
                                                       Inst_Image_Generator/verticalCounter/count_9
    -------------------------------------------------  ---------------------------
    Total                                      4.937ns (1.095ns logic, 3.842ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/verticalCounter/count_6 (FF)
  Destination:          Inst_Image_Generator/verticalCounter/count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.329ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.170 - 0.195)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/verticalCounter/count_6 to Inst_Image_Generator/verticalCounter/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y105.CQ     Tcko                  0.456   Inst_Image_Generator/verticalCounter/count<7>
                                                       Inst_Image_Generator/verticalCounter/count_6
    SLICE_X46Y104.A5     net (fanout=10)       0.642   Inst_Image_Generator/verticalCounter/count<6>
    SLICE_X46Y104.A      Tilo                  0.124   Inst_Image_Generator/button_d[1]_top_border_AND_11_o4
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o3
    SLICE_X49Y104.B1     net (fanout=3)        0.963   Inst_Image_Generator/button_d[1]_top_border_AND_11_o4
    SLICE_X49Y104.B      Tilo                  0.124   Inst_Image_Generator/verticalCounter/_n0031_inv1
                                                       Inst_Image_Generator/button_d[1]_top_border_AND_11_o4
    SLICE_X43Y104.B1     net (fanout=11)       1.008   Inst_Image_Generator/button_d[1]_top_border_AND_11_o
    SLICE_X43Y104.B      Tilo                  0.124   Inst_Image_Generator/Pulse_d/clear<19>2
                                                       Inst_Image_Generator/verticalCounter/_n0031_inv3
    SLICE_X48Y106.CE     net (fanout=3)        0.683   Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X48Y106.CLK    Tceck                 0.205   Inst_Image_Generator/verticalCounter/count<9>
                                                       Inst_Image_Generator/verticalCounter/count_9
    -------------------------------------------------  ---------------------------
    Total                                      4.329ns (1.033ns logic, 3.296ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_VGA_Control/hold_rgb_enable/Q (SLICE_X52Y106.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA_Control/Vcount/count_8 (FF)
  Destination:          Inst_VGA_Control/hold_rgb_enable/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.323ns (Levels of Logic = 1)
  Clock Path Skew:      0.264ns (0.773 - 0.509)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VGA_Control/Vcount/count_8 to Inst_VGA_Control/hold_rgb_enable/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y106.AQ     Tcko                  0.141   Inst_VGA_Control/Vcount/count<9>
                                                       Inst_VGA_Control/Vcount/count_8
    SLICE_X52Y106.A5     net (fanout=8)        0.228   Inst_VGA_Control/Vcount/count<8>
    SLICE_X52Y106.CLK    Tah         (-Th)     0.046   Inst_VGA_Control/hold_rgb_enable/Q
                                                       Inst_VGA_Control/holdActive
                                                       Inst_VGA_Control/hold_rgb_enable/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.323ns (0.095ns logic, 0.228ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA_Control/hold_rgb_enable/Q (SLICE_X52Y106.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA_Control/Vcount/count_6 (FF)
  Destination:          Inst_VGA_Control/hold_rgb_enable/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 1)
  Clock Path Skew:      0.265ns (0.773 - 0.508)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VGA_Control/Vcount/count_6 to Inst_VGA_Control/hold_rgb_enable/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y107.CQ     Tcko                  0.141   Inst_VGA_Control/Vcount/count<7>
                                                       Inst_VGA_Control/Vcount/count_6
    SLICE_X52Y106.A6     net (fanout=8)        0.244   Inst_VGA_Control/Vcount/count<6>
    SLICE_X52Y106.CLK    Tah         (-Th)     0.046   Inst_VGA_Control/hold_rgb_enable/Q
                                                       Inst_VGA_Control/holdActive
                                                       Inst_VGA_Control/hold_rgb_enable/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (0.095ns logic, 0.244ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA_Control/hold_rgb_enable/Q (SLICE_X52Y106.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.159ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA_Control/Vcount/count_9 (FF)
  Destination:          Inst_VGA_Control/hold_rgb_enable/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.264ns (0.773 - 0.509)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VGA_Control/Vcount/count_9 to Inst_VGA_Control/hold_rgb_enable/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y106.BQ     Tcko                  0.141   Inst_VGA_Control/Vcount/count<9>
                                                       Inst_VGA_Control/Vcount/count_9
    SLICE_X52Y106.A2     net (fanout=7)        0.328   Inst_VGA_Control/Vcount/count<9>
    SLICE_X52Y106.CLK    Tah         (-Th)     0.046   Inst_VGA_Control/hold_rgb_enable/Q
                                                       Inst_VGA_Control/holdActive
                                                       Inst_VGA_Control/hold_rgb_enable/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.095ns logic, 0.328ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: Clk_BUFGP/BUFG/I0
  Logical resource: Clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: Clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: Inst_Image_Generator/DB1/Flip2/Q/CLK
  Logical resource: Inst_Image_Generator/DB1/Flip2/Mshreg_Q/CLK
  Location pin: SLICE_X14Y81.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: Inst_Image_Generator/DB1/Flip2/Q/CLK
  Logical resource: Inst_Image_Generator/DB1/Flip2/Mshreg_Q/CLK
  Location pin: SLICE_X14Y81.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    5.515|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5554 paths, 0 nets, and 407 connections

Design statistics:
   Minimum period:   5.515ns{1}   (Maximum frequency: 181.324MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 27 20:10:23 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 668 MB



