Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Sep  1 13:01:38 2023
| Host         : LAPTOP-BEASOA6F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LoongArch32_Lite_FullSyS_control_sets_placed.rpt
| Design       : LoongArch32_Lite_FullSyS
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           12 |
| No           | No                    | Yes                    |              12 |            5 |
| No           | Yes                   | No                     |              81 |           27 |
| Yes          | No                    | No                     |              55 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+---------------------------------------------------+---------------------------------------------+------------------+----------------+
|      Clock Signal      |                   Enable Signal                   |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+------------------------+---------------------------------------------------+---------------------------------------------+------------------+----------------+
|  sys_clk_25M_IBUF_BUFG | ext_uart_r/tickgen/OversamplingTick               |                                             |                1 |              1 |
|  sys_clk_25M_IBUF_BUFG | ext_uart_r/tickgen/FSM_onehot_RxD_state_reg[2][0] |                                             |                1 |              8 |
|  sys_clk_25M_IBUF_BUFG | ext_uart_r/E[0]                                   |                                             |                1 |              8 |
|  sys_clk_25M_IBUF_BUFG | ext_uart_t/tickgen/Acc_reg[20]_0[0]               |                                             |                2 |              8 |
|  sys_clk_25M_IBUF_BUFG | ext_uart_t/FSM_onehot_TxD_state_reg[0]_0[0]       |                                             |                2 |              8 |
|  sys_clk_25M_IBUF_BUFG | ext_uart_r/tickgen/RxD_bit_reg_0[0]               |                                             |                2 |             11 |
|  sys_clk_25M_IBUF_BUFG | ext_uart_t/tickgen/E[0]                           |                                             |                3 |             11 |
|  sys_clk_25M_IBUF_BUFG |                                                   | ext_uart_t/FSM_onehot_TxD_state_reg_n_0_[0] |                6 |             21 |
|  sys_clk_25M_IBUF_BUFG |                                                   |                                             |               12 |             33 |
|  sys_clk_25M_IBUF_BUFG |                                                   | segL/U0/SS[0]                               |               26 |             72 |
+------------------------+---------------------------------------------------+---------------------------------------------+------------------+----------------+


