// Seed: 1597368125
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  input id_5;
  inout id_4;
  inout id_3;
  output id_2;
  output id_1;
  type_12 id_6 (
      .id_0(1),
      .id_1(id_2 - id_4 == 1'b0),
      .id_2(1),
      .id_3(id_2),
      .id_4(1),
      .id_5(id_7),
      .id_6(id_7),
      .id_7(1),
      .id_8(id_3[1]),
      .id_9(id_1)
  );
  assign id_1 = 1;
  type_13(
      1, 1
  );
  logic id_8;
  logic id_9;
  logic id_10;
  assign id_2 = id_8;
  logic id_11;
endmodule
