// Seed: 176383670
module module_0 (
    id_1,
    id_2
);
  output wand id_2;
  input wire id_1;
  assign id_2 = id_1;
  logic [7:0] id_3;
  assign id_3[1] = -1;
  assign id_2 = id_1;
  assign id_2 = id_1 - 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  module_0 modCall_1 (
      id_4,
      id_1
  );
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_6 = 1;
endmodule
