{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1393787114890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create VHDL File Quartus II 32-bit " "Running Quartus II 32-bit Create VHDL File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393787114890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 02 11:05:14 2014 " "Processing started: Sun Mar 02 11:05:14 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1393787114890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1393787114890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA-Oscilloscope -c FPGA-Oscilloscope --convert_bdf_to_vhdl=C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/FPGA-Oscilloscope.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA-Oscilloscope -c FPGA-Oscilloscope --convert_bdf_to_vhdl=C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/FPGA-Oscilloscope.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1393787114890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga-oscilloscope.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpga-oscilloscope.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA-Oscilloscope " "Found entity 1: FPGA-Oscilloscope" {  } { { "fpga-oscilloscope.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/fpga-oscilloscope.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1393787115260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1393787115260 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1393787115291 ""}
{ "Error" "EGDFX_ILLEGAL_VHDL_ENTITY_NAME" "FPGA-Oscilloscope " "Design name \"FPGA-Oscilloscope\" is illegal for VHDL" {  } { { "fpga-oscilloscope.bdf" "" { Schematic "C:/Users/Albert/Documents/GitHub/FPGA-Oscilloscope/FPGA/fpga-oscilloscope.bdf" { } } }  } 0 275068 "Design name \"%1!s!\" is illegal for VHDL" 0 0 "Quartus II" 0 -1 1393787115300 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1393787115302 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create VHDL File 2 s 0 s Quartus II 32-bit " "Quartus II 32-bit Create VHDL File was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "358 " "Peak virtual memory: 358 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1393787115308 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 02 11:05:15 2014 " "Processing ended: Sun Mar 02 11:05:15 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1393787115308 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1393787115308 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1393787115308 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1393787115308 ""}
