{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 13 22:36:40 2018 " "Info: Processing started: Sun May 13 22:36:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU_WITH_MEMORY --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU_WITH_MEMORY --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "flag\[2\] " "Info: Assuming node \"flag\[2\]\" is an undefined clock" {  } { { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 368 -400 -232 384 "flag\[2..0\]" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "flag\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "27 " "Warning: Found 27 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst69~0 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst69~0\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1872 1488 1552 1920 "inst69" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst69~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_DECODER:inst1\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode34w\[3\]~0 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_DECODER:inst1\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode34w\[3\]~0\" as buffer" {  } { { "db/decode_d9f.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/decode_d9f.tdf" 56 12 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_DECODER:inst1\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode34w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_DECODER:inst\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode94w\[3\]~0 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_DECODER:inst\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode94w\[3\]~0\" as buffer" {  } { { "db/decode_d9f.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/decode_d9f.tdf" 66 12 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_DECODER:inst\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode94w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|SINGLE_BUSTRI:inst50\|lpm_bustri:lpm_bustri_component\|dout\[0\]~1 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|SINGLE_BUSTRI:inst50\|lpm_bustri:lpm_bustri_component\|dout\[0\]~1\" as buffer" {  } { { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|SINGLE_BUSTRI:inst50\|lpm_bustri:lpm_bustri_component\|dout\[0\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst20~0 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst20~0\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1536 280 344 1648 "inst20" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst20~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst37~0 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst37~0\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1648 280 344 1696 "inst37" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst37~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst31~0 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst31~0\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1208 240 304 1256 "inst31" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst31~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst37~1 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst37~1\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1648 280 344 1696 "inst37" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst37~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst63~0 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst63~0\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1608 1416 1480 1656 "inst63" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst63~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|SINGLE_BUSTRI:inst50\|lpm_bustri:lpm_bustri_component\|dout\[0\]~4 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|SINGLE_BUSTRI:inst50\|lpm_bustri:lpm_bustri_component\|dout\[0\]~4\" as buffer" {  } { { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|SINGLE_BUSTRI:inst50\|lpm_bustri:lpm_bustri_component\|dout\[0\]~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|SINGLE_BUSTRI:inst48\|lpm_bustri:lpm_bustri_component\|dout\[0\]~1 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|SINGLE_BUSTRI:inst48\|lpm_bustri:lpm_bustri_component\|dout\[0\]~1\" as buffer" {  } { { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|SINGLE_BUSTRI:inst48\|lpm_bustri:lpm_bustri_component\|dout\[0\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1152 1520 1584 1200 "inst23" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst3 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst3\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 560 -272 -208 608 "inst3" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst6 " "Info: Detected gated clock \"inst6\" as buffer" {  } { { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 552 -144 -80 600 "inst6" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|inst9 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|inst9\" as buffer" {  } { { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 376 232 296 424 "inst9" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_t6j.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_t6j.tdf" 74 8 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_t6j.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_t6j.tdf" 74 8 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[14\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[15\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[15\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[12\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_DECODER:inst\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode74w\[3\]~0 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_DECODER:inst\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode74w\[3\]~0\" as buffer" {  } { { "db/decode_d9f.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/decode_d9f.tdf" 64 12 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_DECODER:inst\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode74w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_t6j.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_t6j.tdf" 74 8 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_t6j.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_t6j.tdf" 74 8 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_DECODER:inst1\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode44w\[3\]~0 " "Info: Detected gated clock \"CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_DECODER:inst1\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode44w\[3\]~0\" as buffer" {  } { { "db/decode_d9f.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/decode_d9f.tdf" 61 12 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_DECODER:inst1\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode44w\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_t6j.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_t6j.tdf" 74 8 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|q_a\[11\] register CPU:inst2\|GENERAL_REGISTERS:inst1\|GENERAL_REGISTER:hl\|lpm_ff:lpm_ff_component\|dffs\[11\] 101.98 MHz 9.806 ns Internal " "Info: Clock \"clk\" has Internal fmax of 101.98 MHz between source memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|q_a\[11\]\" and destination register \"CPU:inst2\|GENERAL_REGISTERS:inst1\|GENERAL_REGISTER:hl\|lpm_ff:lpm_ff_component\|dffs\[11\]\" (period= 9.806 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.294 ns + Longest memory register " "Info: + Longest memory to register delay is 2.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.051 ns) 0.051 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|q_a\[11\] 1 MEM M4K_X20_Y13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X20_Y13; Fanout = 2; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|q_a\[11\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[11] } "NODE_NAME" } } { "db/altsyncram_dv91.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_dv91.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.272 ns) 1.222 ns RW_RAM_BUSTRI:inst3\|lpm_bustri:lpm_bustri_component\|din\[11\]~4 2 COMB LCCOMB_X22_Y16_N4 17 " "Info: 2: + IC(0.899 ns) + CELL(0.272 ns) = 1.222 ns; Loc. = LCCOMB_X22_Y16_N4; Fanout = 17; COMB Node = 'RW_RAM_BUSTRI:inst3\|lpm_bustri:lpm_bustri_component\|din\[11\]~4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[11] RW_RAM_BUSTRI:inst3|lpm_bustri:lpm_bustri_component|din[11]~4 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.309 ns) 2.294 ns CPU:inst2\|GENERAL_REGISTERS:inst1\|GENERAL_REGISTER:hl\|lpm_ff:lpm_ff_component\|dffs\[11\] 3 REG LCFF_X22_Y17_N23 1 " "Info: 3: + IC(0.763 ns) + CELL(0.309 ns) = 2.294 ns; Loc. = LCFF_X22_Y17_N23; Fanout = 1; REG Node = 'CPU:inst2\|GENERAL_REGISTERS:inst1\|GENERAL_REGISTER:hl\|lpm_ff:lpm_ff_component\|dffs\[11\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { RW_RAM_BUSTRI:inst3|lpm_bustri:lpm_bustri_component|din[11]~4 CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:hl|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.632 ns ( 27.55 % ) " "Info: Total cell delay = 0.632 ns ( 27.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.662 ns ( 72.45 % ) " "Info: Total interconnect delay = 1.662 ns ( 72.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[11] RW_RAM_BUSTRI:inst3|lpm_bustri:lpm_bustri_component|din[11]~4 CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:hl|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.294 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[11] {} RW_RAM_BUSTRI:inst3|lpm_bustri:lpm_bustri_component|din[11]~4 {} CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:hl|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.899ns 0.763ns } { 0.051ns 0.272ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.286 ns - Smallest " "Info: - Smallest clock skew is -7.286 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.471 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 272 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 272; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.618 ns) 2.471 ns CPU:inst2\|GENERAL_REGISTERS:inst1\|GENERAL_REGISTER:hl\|lpm_ff:lpm_ff_component\|dffs\[11\] 3 REG LCFF_X22_Y17_N23 1 " "Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X22_Y17_N23; Fanout = 1; REG Node = 'CPU:inst2\|GENERAL_REGISTERS:inst1\|GENERAL_REGISTER:hl\|lpm_ff:lpm_ff_component\|dffs\[11\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clk~clkctrl CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:hl|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.57 % ) " "Info: Total cell delay = 1.472 ns ( 59.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 40.43 % ) " "Info: Total interconnect delay = 0.999 ns ( 40.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clk clk~clkctrl CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:hl|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:hl|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.757 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 9.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.712 ns) 3.098 ns CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|safe_q\[0\] 2 REG LCFF_X15_Y16_N17 12 " "Info: 2: + IC(1.532 ns) + CELL(0.712 ns) = 3.098 ns; Loc. = LCFF_X15_Y16_N17; Fanout = 12; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_t6j.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_t6j.tdf" 74 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.272 ns) 4.104 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst9 3 COMB LCCOMB_X15_Y16_N0 6 " "Info: 3: + IC(0.734 ns) + CELL(0.272 ns) = 4.104 ns; Loc. = LCCOMB_X15_Y16_N0; Fanout = 6; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|inst9 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 376 232 296 424 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.712 ns) 5.315 ns CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\] 4 REG LCFF_X17_Y16_N3 9 " "Info: 4: + IC(0.499 ns) + CELL(0.712 ns) = 5.315 ns; Loc. = LCFF_X17_Y16_N3; Fanout = 9; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.366 ns) 5.975 ns CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_DECODER:inst1\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode34w\[3\]~0 5 COMB LCCOMB_X17_Y16_N14 5 " "Info: 5: + IC(0.294 ns) + CELL(0.366 ns) = 5.975 ns; Loc. = LCCOMB_X17_Y16_N14; Fanout = 5; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_DECODER:inst1\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode34w\[3\]~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 } "NODE_NAME" } } { "db/decode_d9f.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/decode_d9f.tdf" 56 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.346 ns) 6.672 ns CPU:inst2\|CONTROL_DEVICE:inst\|SINGLE_BUSTRI:inst50\|lpm_bustri:lpm_bustri_component\|dout\[0\]~1 6 COMB LCCOMB_X18_Y16_N10 3 " "Info: 6: + IC(0.351 ns) + CELL(0.346 ns) = 6.672 ns; Loc. = LCCOMB_X18_Y16_N10; Fanout = 3; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|SINGLE_BUSTRI:inst50\|lpm_bustri:lpm_bustri_component\|dout\[0\]~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.697 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50|lpm_bustri:lpm_bustri_component|dout[0]~1 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.346 ns) 7.280 ns CPU:inst2\|CONTROL_DEVICE:inst\|SINGLE_BUSTRI:inst50\|lpm_bustri:lpm_bustri_component\|dout\[0\]~4 7 COMB LCCOMB_X18_Y16_N22 1 " "Info: 7: + IC(0.262 ns) + CELL(0.346 ns) = 7.280 ns; Loc. = LCCOMB_X18_Y16_N22; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|SINGLE_BUSTRI:inst50\|lpm_bustri:lpm_bustri_component\|dout\[0\]~4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50|lpm_bustri:lpm_bustri_component|dout[0]~1 CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50|lpm_bustri:lpm_bustri_component|dout[0]~4 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.000 ns) 8.625 ns CPU:inst2\|CONTROL_DEVICE:inst\|SINGLE_BUSTRI:inst50\|lpm_bustri:lpm_bustri_component\|dout\[0\]~4clkctrl 8 COMB CLKCTRL_G12 16 " "Info: 8: + IC(1.345 ns) + CELL(0.000 ns) = 8.625 ns; Loc. = CLKCTRL_G12; Fanout = 16; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|SINGLE_BUSTRI:inst50\|lpm_bustri:lpm_bustri_component\|dout\[0\]~4clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50|lpm_bustri:lpm_bustri_component|dout[0]~4 CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50|lpm_bustri:lpm_bustri_component|dout[0]~4clkctrl } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.472 ns) 9.757 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|q_a\[11\] 9 MEM M4K_X20_Y13 2 " "Info: 9: + IC(0.660 ns) + CELL(0.472 ns) = 9.757 ns; Loc. = M4K_X20_Y13; Fanout = 2; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|q_a\[11\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50|lpm_bustri:lpm_bustri_component|dout[0]~4clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[11] } "NODE_NAME" } } { "db/altsyncram_dv91.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_dv91.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.080 ns ( 41.82 % ) " "Info: Total cell delay = 4.080 ns ( 41.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.677 ns ( 58.18 % ) " "Info: Total interconnect delay = 5.677 ns ( 58.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.757 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50|lpm_bustri:lpm_bustri_component|dout[0]~1 CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50|lpm_bustri:lpm_bustri_component|dout[0]~4 CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50|lpm_bustri:lpm_bustri_component|dout[0]~4clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.757 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[0] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 {} CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50|lpm_bustri:lpm_bustri_component|dout[0]~1 {} CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50|lpm_bustri:lpm_bustri_component|dout[0]~4 {} CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50|lpm_bustri:lpm_bustri_component|dout[0]~4clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[11] {} } { 0.000ns 0.000ns 1.532ns 0.734ns 0.499ns 0.294ns 0.351ns 0.262ns 1.345ns 0.660ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.712ns 0.366ns 0.346ns 0.346ns 0.000ns 0.472ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clk clk~clkctrl CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:hl|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:hl|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.757 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50|lpm_bustri:lpm_bustri_component|dout[0]~1 CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50|lpm_bustri:lpm_bustri_component|dout[0]~4 CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50|lpm_bustri:lpm_bustri_component|dout[0]~4clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.757 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[0] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 {} CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50|lpm_bustri:lpm_bustri_component|dout[0]~1 {} CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50|lpm_bustri:lpm_bustri_component|dout[0]~4 {} CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50|lpm_bustri:lpm_bustri_component|dout[0]~4clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[11] {} } { 0.000ns 0.000ns 1.532ns 0.734ns 0.499ns 0.294ns 0.351ns 0.262ns 1.345ns 0.660ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.712ns 0.366ns 0.346ns 0.346ns 0.000ns 0.472ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_dv91.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_dv91.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[11] RW_RAM_BUSTRI:inst3|lpm_bustri:lpm_bustri_component|din[11]~4 CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:hl|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.294 ns" { lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[11] {} RW_RAM_BUSTRI:inst3|lpm_bustri:lpm_bustri_component|din[11]~4 {} CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:hl|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.899ns 0.763ns } { 0.051ns 0.272ns 0.309ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clk clk~clkctrl CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:hl|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|GENERAL_REGISTERS:inst1|GENERAL_REGISTER:hl|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.757 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50|lpm_bustri:lpm_bustri_component|dout[0]~1 CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50|lpm_bustri:lpm_bustri_component|dout[0]~4 CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50|lpm_bustri:lpm_bustri_component|dout[0]~4clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.757 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[0] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode34w[3]~0 {} CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50|lpm_bustri:lpm_bustri_component|dout[0]~1 {} CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50|lpm_bustri:lpm_bustri_component|dout[0]~4 {} CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50|lpm_bustri:lpm_bustri_component|dout[0]~4clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|q_a[11] {} } { 0.000ns 0.000ns 1.532ns 0.734ns 0.499ns 0.294ns 0.351ns 0.262ns 1.345ns 0.660ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.712ns 0.366ns 0.346ns 0.346ns 0.000ns 0.472ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "flag\[2\] register register CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[11\] 500.0 MHz Internal " "Info: Clock \"flag\[2\]\" Internal fmax is restricted to 500.0 MHz between source register \"CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]\" and destination register \"CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[11\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.091 ns + Longest register register " "Info: + Longest register to register delay is 1.091 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 1 REG LCFF_X17_Y15_N1 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y15_N1; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X17_Y15_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X17_Y15_N0; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X17_Y15_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X17_Y15_N2; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.528 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X17_Y15_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X17_Y15_N4; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita2~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.563 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X17_Y15_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X17_Y15_N6; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita3~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.598 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X17_Y15_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X17_Y15_N8; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita4~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.633 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X17_Y15_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X17_Y15_N10; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita5~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 67 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.668 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X17_Y15_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.668 ns; Loc. = LCCOMB_X17_Y15_N12; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita6~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.764 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X17_Y15_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 0.764 ns; Loc. = LCCOMB_X17_Y15_N14; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita7~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 79 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.799 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X17_Y15_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 0.799 ns; Loc. = LCCOMB_X17_Y15_N16; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita8~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.834 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X17_Y15_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 0.834 ns; Loc. = LCCOMB_X17_Y15_N18; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita9~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 91 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.869 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X17_Y15_N20 1 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 0.869 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita10~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.994 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita11 13 COMB LCCOMB_X17_Y15_N22 1 " "Info: 13: + IC(0.000 ns) + CELL(0.125 ns) = 0.994 ns; Loc. = LCCOMB_X17_Y15_N22; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita11'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 1.091 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[11\] 14 REG LCFF_X17_Y15_N23 2 " "Info: 14: + IC(0.000 ns) + CELL(0.097 ns) = 1.091 ns; Loc. = LCFF_X17_Y15_N23; Fanout = 2; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[11\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.091 ns ( 100.00 % ) " "Info: Total cell delay = 1.091 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.091 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "flag\[2\] destination 5.682 ns + Shortest register " "Info: + Shortest clock path from clock \"flag\[2\]\" to destination register is 5.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns flag\[2\] 1 CLK PIN_M20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 1; CLK Node = 'flag\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag[2] } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 368 -400 -232 384 "flag\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.378 ns) 2.356 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0 2 COMB LCCOMB_X17_Y16_N20 3 " "Info: 2: + IC(1.114 ns) + CELL(0.378 ns) = 2.356 ns; Loc. = LCCOMB_X17_Y16_N20; Fanout = 3; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1152 1520 1584 1200 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.053 ns) 2.894 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3 3 COMB LCCOMB_X15_Y16_N14 1 " "Info: 3: + IC(0.485 ns) + CELL(0.053 ns) = 2.894 ns; Loc. = LCCOMB_X15_Y16_N14; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 560 -272 -208 608 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.000 ns) 4.423 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl 4 COMB CLKCTRL_G0 12 " "Info: 4: + IC(1.529 ns) + CELL(0.000 ns) = 4.423 ns; Loc. = CLKCTRL_G0; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 560 -272 -208 608 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.618 ns) 5.682 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[11\] 5 REG LCFF_X17_Y15_N23 2 " "Info: 5: + IC(0.641 ns) + CELL(0.618 ns) = 5.682 ns; Loc. = LCFF_X17_Y15_N23; Fanout = 2; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[11\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.913 ns ( 33.67 % ) " "Info: Total cell delay = 1.913 ns ( 33.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.769 ns ( 66.33 % ) " "Info: Total interconnect delay = 3.769 ns ( 66.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.682 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.682 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 1.114ns 0.485ns 1.529ns 0.641ns } { 0.000ns 0.864ns 0.378ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "flag\[2\] source 5.682 ns - Longest register " "Info: - Longest clock path from clock \"flag\[2\]\" to source register is 5.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns flag\[2\] 1 CLK PIN_M20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 1; CLK Node = 'flag\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag[2] } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 368 -400 -232 384 "flag\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.378 ns) 2.356 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0 2 COMB LCCOMB_X17_Y16_N20 3 " "Info: 2: + IC(1.114 ns) + CELL(0.378 ns) = 2.356 ns; Loc. = LCCOMB_X17_Y16_N20; Fanout = 3; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1152 1520 1584 1200 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.053 ns) 2.894 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3 3 COMB LCCOMB_X15_Y16_N14 1 " "Info: 3: + IC(0.485 ns) + CELL(0.053 ns) = 2.894 ns; Loc. = LCCOMB_X15_Y16_N14; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 560 -272 -208 608 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.000 ns) 4.423 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl 4 COMB CLKCTRL_G0 12 " "Info: 4: + IC(1.529 ns) + CELL(0.000 ns) = 4.423 ns; Loc. = CLKCTRL_G0; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 560 -272 -208 608 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.618 ns) 5.682 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 5 REG LCFF_X17_Y15_N1 11 " "Info: 5: + IC(0.641 ns) + CELL(0.618 ns) = 5.682 ns; Loc. = LCFF_X17_Y15_N1; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.913 ns ( 33.67 % ) " "Info: Total cell delay = 1.913 ns ( 33.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.769 ns ( 66.33 % ) " "Info: Total interconnect delay = 3.769 ns ( 66.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.682 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.682 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.114ns 0.485ns 1.529ns 0.641ns } { 0.000ns 0.864ns 0.378ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.682 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.682 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 1.114ns 0.485ns 1.529ns 0.641ns } { 0.000ns 0.864ns 0.378ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.682 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.682 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.114ns 0.485ns 1.529ns 0.641ns } { 0.000ns 0.864ns 0.378ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.091 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.682 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.682 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] {} } { 0.000ns 0.000ns 1.114ns 0.485ns 1.529ns 0.641ns } { 0.000ns 0.864ns 0.378ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.682 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.682 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.114ns 0.485ns 1.529ns 0.641ns } { 0.000ns 0.864ns 0.378ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[11] {} } {  } {  } "" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[10\] lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|ram_block1a5~porta_address_reg10 clk 6.881 ns " "Info: Found hold time violation between source  pin or register \"CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[10\]\" and destination pin or register \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|ram_block1a5~porta_address_reg10\" for clock \"clk\" (Hold time is 6.881 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.452 ns + Largest " "Info: + Largest clock skew is 7.452 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.928 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 9.928 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.712 ns) 3.098 ns CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|safe_q\[0\] 2 REG LCFF_X15_Y16_N17 12 " "Info: 2: + IC(1.532 ns) + CELL(0.712 ns) = 3.098 ns; Loc. = LCFF_X15_Y16_N17; Fanout = 12; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_t6j.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_t6j.tdf" 74 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.272 ns) 4.104 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst9 3 COMB LCCOMB_X15_Y16_N0 6 " "Info: 3: + IC(0.734 ns) + CELL(0.272 ns) = 4.104 ns; Loc. = LCCOMB_X15_Y16_N0; Fanout = 6; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|inst9 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 376 232 296 424 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.712 ns) 5.315 ns CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\] 4 REG LCFF_X17_Y16_N3 9 " "Info: 4: + IC(0.499 ns) + CELL(0.712 ns) = 5.315 ns; Loc. = LCFF_X17_Y16_N3; Fanout = 9; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[11\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.366 ns) 5.975 ns CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_DECODER:inst1\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode44w\[3\]~0 5 COMB LCCOMB_X17_Y16_N12 7 " "Info: 5: + IC(0.294 ns) + CELL(0.366 ns) = 5.975 ns; Loc. = LCCOMB_X17_Y16_N12; Fanout = 7; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_DECODER:inst1\|lpm_decode:lpm_decode_component\|decode_d9f:auto_generated\|w_anode44w\[3\]~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode44w[3]~0 } "NODE_NAME" } } { "db/decode_d9f.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/decode_d9f.tdf" 61 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.225 ns) 6.519 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst63~0 6 COMB LCCOMB_X18_Y16_N14 2 " "Info: 6: + IC(0.319 ns) + CELL(0.225 ns) = 6.519 ns; Loc. = LCCOMB_X18_Y16_N14; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst63~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode44w[3]~0 CPU:inst2|CONTROL_DEVICE:inst|inst63~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1608 1416 1480 1656 "inst63" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.272 ns) 7.037 ns CPU:inst2\|CONTROL_DEVICE:inst\|SINGLE_BUSTRI:inst48\|lpm_bustri:lpm_bustri_component\|dout\[0\]~1 7 COMB LCCOMB_X18_Y16_N6 2 " "Info: 7: + IC(0.246 ns) + CELL(0.272 ns) = 7.037 ns; Loc. = LCCOMB_X18_Y16_N6; Fanout = 2; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|SINGLE_BUSTRI:inst48\|lpm_bustri:lpm_bustri_component\|dout\[0\]~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst63~0 CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst48|lpm_bustri:lpm_bustri_component|dout[0]~1 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.765 ns) + CELL(0.000 ns) 8.802 ns CPU:inst2\|CONTROL_DEVICE:inst\|SINGLE_BUSTRI:inst48\|lpm_bustri:lpm_bustri_component\|dout\[0\]~1clkctrl 8 COMB CLKCTRL_G15 240 " "Info: 8: + IC(1.765 ns) + CELL(0.000 ns) = 8.802 ns; Loc. = CLKCTRL_G15; Fanout = 240; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|SINGLE_BUSTRI:inst48\|lpm_bustri:lpm_bustri_component\|dout\[0\]~1clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.765 ns" { CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst48|lpm_bustri:lpm_bustri_component|dout[0]~1 CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst48|lpm_bustri:lpm_bustri_component|dout[0]~1clkctrl } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.481 ns) 9.928 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|ram_block1a5~porta_address_reg10 9 MEM M4K_X20_Y15 1 " "Info: 9: + IC(0.645 ns) + CELL(0.481 ns) = 9.928 ns; Loc. = M4K_X20_Y15; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|ram_block1a5~porta_address_reg10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst48|lpm_bustri:lpm_bustri_component|dout[0]~1clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a5~porta_address_reg10 } "NODE_NAME" } } { "db/altsyncram_dv91.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_dv91.tdf" 137 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.894 ns ( 39.22 % ) " "Info: Total cell delay = 3.894 ns ( 39.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.034 ns ( 60.78 % ) " "Info: Total interconnect delay = 6.034 ns ( 60.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.928 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode44w[3]~0 CPU:inst2|CONTROL_DEVICE:inst|inst63~0 CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst48|lpm_bustri:lpm_bustri_component|dout[0]~1 CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst48|lpm_bustri:lpm_bustri_component|dout[0]~1clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a5~porta_address_reg10 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.928 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[0] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode44w[3]~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst63~0 {} CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst48|lpm_bustri:lpm_bustri_component|dout[0]~1 {} CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst48|lpm_bustri:lpm_bustri_component|dout[0]~1clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a5~porta_address_reg10 {} } { 0.000ns 0.000ns 1.532ns 0.734ns 0.499ns 0.294ns 0.319ns 0.246ns 1.765ns 0.645ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.712ns 0.366ns 0.225ns 0.272ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.476 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 272 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 272; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[10\] 3 REG LCFF_X21_Y15_N1 1 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X21_Y15_N1; Fanout = 1; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.928 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode44w[3]~0 CPU:inst2|CONTROL_DEVICE:inst|inst63~0 CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst48|lpm_bustri:lpm_bustri_component|dout[0]~1 CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst48|lpm_bustri:lpm_bustri_component|dout[0]~1clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a5~porta_address_reg10 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.928 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[0] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode44w[3]~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst63~0 {} CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst48|lpm_bustri:lpm_bustri_component|dout[0]~1 {} CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst48|lpm_bustri:lpm_bustri_component|dout[0]~1clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a5~porta_address_reg10 {} } { 0.000ns 0.000ns 1.532ns 0.734ns 0.499ns 0.294ns 0.319ns 0.246ns 1.765ns 0.645ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.712ns 0.366ns 0.225ns 0.272ns 0.000ns 0.481ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.680 ns - Shortest register memory " "Info: - Shortest register to memory delay is 0.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[10\] 1 REG LCFF_X21_Y15_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y15_N1; Fanout = 1; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|RAM_DIRECT_ADDRESS:inst5\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns CPU:inst2\|CONTROL_DEVICE:inst\|RAM_ADDRESS_BUSTRI:inst10\|lpm_bustri:lpm_bustri_component\|dout\[10\]~22 2 COMB LCCOMB_X21_Y15_N0 17 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X21_Y15_N0; Fanout = 17; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|RAM_ADDRESS_BUSTRI:inst10\|lpm_bustri:lpm_bustri_component\|dout\[10\]~22'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[10] CPU:inst2|CONTROL_DEVICE:inst|RAM_ADDRESS_BUSTRI:inst10|lpm_bustri:lpm_bustri_component|dout[10]~22 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.103 ns) 0.680 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|ram_block1a5~porta_address_reg10 3 MEM M4K_X20_Y15 1 " "Info: 3: + IC(0.336 ns) + CELL(0.103 ns) = 0.680 ns; Loc. = M4K_X20_Y15; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_dv91:auto_generated\|ram_block1a5~porta_address_reg10'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.439 ns" { CPU:inst2|CONTROL_DEVICE:inst|RAM_ADDRESS_BUSTRI:inst10|lpm_bustri:lpm_bustri_component|dout[10]~22 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a5~porta_address_reg10 } "NODE_NAME" } } { "db/altsyncram_dv91.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_dv91.tdf" 137 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.344 ns ( 50.59 % ) " "Info: Total cell delay = 0.344 ns ( 50.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.336 ns ( 49.41 % ) " "Info: Total interconnect delay = 0.336 ns ( 49.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[10] CPU:inst2|CONTROL_DEVICE:inst|RAM_ADDRESS_BUSTRI:inst10|lpm_bustri:lpm_bustri_component|dout[10]~22 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a5~porta_address_reg10 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[10] {} CPU:inst2|CONTROL_DEVICE:inst|RAM_ADDRESS_BUSTRI:inst10|lpm_bustri:lpm_bustri_component|dout[10]~22 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a5~porta_address_reg10 {} } { 0.000ns 0.000ns 0.336ns } { 0.000ns 0.241ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_dv91.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/altsyncram_dv91.tdf" 137 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.928 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode44w[3]~0 CPU:inst2|CONTROL_DEVICE:inst|inst63~0 CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst48|lpm_bustri:lpm_bustri_component|dout[0]~1 CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst48|lpm_bustri:lpm_bustri_component|dout[0]~1clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a5~porta_address_reg10 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.928 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[0] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[11] {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_DECODER:inst1|lpm_decode:lpm_decode_component|decode_d9f:auto_generated|w_anode44w[3]~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst63~0 {} CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst48|lpm_bustri:lpm_bustri_component|dout[0]~1 {} CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst48|lpm_bustri:lpm_bustri_component|dout[0]~1clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a5~porta_address_reg10 {} } { 0.000ns 0.000ns 1.532ns 0.734ns 0.499ns 0.294ns 0.319ns 0.246ns 1.765ns 0.645ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.712ns 0.366ns 0.225ns 0.272ns 0.000ns 0.481ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[10] CPU:inst2|CONTROL_DEVICE:inst|RAM_ADDRESS_BUSTRI:inst10|lpm_bustri:lpm_bustri_component|dout[10]~22 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a5~porta_address_reg10 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "0.680 ns" { CPU:inst2|CONTROL_DEVICE:inst|RAM_DIRECT_ADDRESS:inst5|lpm_ff:lpm_ff_component|dffs[10] {} CPU:inst2|CONTROL_DEVICE:inst|RAM_ADDRESS_BUSTRI:inst10|lpm_bustri:lpm_bustri_component|dout[10]~22 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_dv91:auto_generated|ram_block1a5~porta_address_reg10 {} } { 0.000ns 0.000ns 0.336ns } { 0.000ns 0.241ns 0.103ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] flag\[2\] clk -0.682 ns register " "Info: tsu for register \"CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]\" (data pin = \"flag\[2\]\", clock pin = \"clk\") is -0.682 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.679 ns + Longest pin register " "Info: + Longest pin to register delay is 4.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns flag\[2\] 1 CLK PIN_M20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 1; CLK Node = 'flag\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag[2] } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 368 -400 -232 384 "flag\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.378 ns) 2.356 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0 2 COMB LCCOMB_X17_Y16_N20 3 " "Info: 2: + IC(1.114 ns) + CELL(0.378 ns) = 2.356 ns; Loc. = LCCOMB_X17_Y16_N20; Fanout = 3; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1152 1520 1584 1200 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.357 ns) 3.245 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst4~0 3 COMB LCCOMB_X15_Y16_N4 12 " "Info: 3: + IC(0.532 ns) + CELL(0.357 ns) = 3.245 ns; Loc. = LCCOMB_X15_Y16_N4; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst4~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst4~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 608 -272 -208 656 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.746 ns) 4.679 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 4 REG LCFF_X17_Y15_N1 11 " "Info: 4: + IC(0.688 ns) + CELL(0.746 ns) = 4.679 ns; Loc. = LCFF_X17_Y15_N1; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.434 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst4~0 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.345 ns ( 50.12 % ) " "Info: Total cell delay = 2.345 ns ( 50.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.334 ns ( 49.88 % ) " "Info: Total interconnect delay = 2.334 ns ( 49.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.679 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst4~0 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.679 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst4~0 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.114ns 0.532ns 0.688ns } { 0.000ns 0.864ns 0.378ns 0.357ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.451 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 5.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.581 ns) + CELL(0.228 ns) 2.663 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3 2 COMB LCCOMB_X15_Y16_N14 1 " "Info: 2: + IC(1.581 ns) + CELL(0.228 ns) = 2.663 ns; Loc. = LCCOMB_X15_Y16_N14; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|inst3 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 560 -272 -208 608 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.000 ns) 4.192 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl 3 COMB CLKCTRL_G0 12 " "Info: 3: + IC(1.529 ns) + CELL(0.000 ns) = 4.192 ns; Loc. = CLKCTRL_G0; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 560 -272 -208 608 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.618 ns) 5.451 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 4 REG LCFF_X17_Y15_N1 11 " "Info: 4: + IC(0.641 ns) + CELL(0.618 ns) = 5.451 ns; Loc. = LCFF_X17_Y15_N1; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 31.19 % ) " "Info: Total cell delay = 1.700 ns ( 31.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.751 ns ( 68.81 % ) " "Info: Total interconnect delay = 3.751 ns ( 68.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.451 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.451 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.581ns 1.529ns 0.641ns } { 0.000ns 0.854ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.679 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst4~0 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.679 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst4~0 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.114ns 0.532ns 0.688ns } { 0.000ns 0.864ns 0.378ns 0.357ns 0.746ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.451 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.451 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.581ns 1.529ns 0.641ns } { 0.000ns 0.854ns 0.228ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ip\[10\] CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[10\] 13.695 ns register " "Info: tco from clock \"clk\" to destination pin \"ip\[10\]\" through register \"CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[10\]\" is 13.695 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.285 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.712 ns) 3.098 ns CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|safe_q\[0\] 2 REG LCFF_X15_Y16_N17 12 " "Info: 2: + IC(1.532 ns) + CELL(0.712 ns) = 3.098 ns; Loc. = LCFF_X15_Y16_N17; Fanout = 12; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_t6j.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_t6j.tdf" 74 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.272 ns) 4.104 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst9 3 COMB LCCOMB_X15_Y16_N0 6 " "Info: 3: + IC(0.734 ns) + CELL(0.272 ns) = 4.104 ns; Loc. = LCCOMB_X15_Y16_N0; Fanout = 6; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|inst9 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 376 232 296 424 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.712 ns) 5.315 ns CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[14\] 4 REG LCFF_X17_Y16_N11 9 " "Info: 4: + IC(0.499 ns) + CELL(0.712 ns) = 5.315 ns; Loc. = LCFF_X17_Y16_N11; Fanout = 9; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[14\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.357 ns) 5.959 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0 5 COMB LCCOMB_X17_Y16_N20 3 " "Info: 5: + IC(0.287 ns) + CELL(0.357 ns) = 5.959 ns; Loc. = LCCOMB_X17_Y16_N20; Fanout = 3; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[14] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1152 1520 1584 1200 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.053 ns) 6.497 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3 6 COMB LCCOMB_X15_Y16_N14 1 " "Info: 6: + IC(0.485 ns) + CELL(0.053 ns) = 6.497 ns; Loc. = LCCOMB_X15_Y16_N14; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 560 -272 -208 608 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.000 ns) 8.026 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl 7 COMB CLKCTRL_G0 12 " "Info: 7: + IC(1.529 ns) + CELL(0.000 ns) = 8.026 ns; Loc. = CLKCTRL_G0; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 560 -272 -208 608 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.618 ns) 9.285 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[10\] 8 REG LCFF_X17_Y15_N21 11 " "Info: 8: + IC(0.641 ns) + CELL(0.618 ns) = 9.285 ns; Loc. = LCFF_X17_Y15_N21; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[10\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[10] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.578 ns ( 38.54 % ) " "Info: Total cell delay = 3.578 ns ( 38.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.707 ns ( 61.46 % ) " "Info: Total interconnect delay = 5.707 ns ( 61.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.285 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[14] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[10] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.285 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[0] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[14] {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[10] {} } { 0.000ns 0.000ns 1.532ns 0.734ns 0.499ns 0.287ns 0.485ns 1.529ns 0.641ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.712ns 0.357ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.316 ns + Longest register pin " "Info: + Longest register to pin delay is 4.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[10\] 1 REG LCFF_X17_Y15_N21 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y15_N21; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[10\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[10] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.202 ns) + CELL(2.114 ns) 4.316 ns ip\[10\] 2 PIN PIN_P16 0 " "Info: 2: + IC(2.202 ns) + CELL(2.114 ns) = 4.316 ns; Loc. = PIN_P16; Fanout = 0; PIN Node = 'ip\[10\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.316 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[10] ip[10] } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { -192 -152 24 -176 "ip\[11..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.114 ns ( 48.98 % ) " "Info: Total cell delay = 2.114 ns ( 48.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.202 ns ( 51.02 % ) " "Info: Total interconnect delay = 2.202 ns ( 51.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.316 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[10] ip[10] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.316 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[10] {} ip[10] {} } { 0.000ns 2.202ns } { 0.000ns 2.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.285 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[14] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[10] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.285 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[0] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[14] {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[10] {} } { 0.000ns 0.000ns 1.532ns 0.734ns 0.499ns 0.287ns 0.485ns 1.529ns 0.641ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.712ns 0.357ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.316 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[10] ip[10] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.316 ns" { CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[10] {} ip[10] {} } { 0.000ns 2.202ns } { 0.000ns 2.114ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk ram_outclock_out_test 9.113 ns Longest " "Info: Longest tpd from source pin \"clk\" to destination pin \"ram_outclock_out_test\" is 9.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.034 ns) + CELL(0.053 ns) 5.941 ns CPU:inst2\|CONTROL_DEVICE:inst\|SINGLE_BUSTRI:inst50\|lpm_bustri:lpm_bustri_component\|dout\[0\]~2 2 COMB LCCOMB_X18_Y16_N20 1 " "Info: 2: + IC(5.034 ns) + CELL(0.053 ns) = 5.941 ns; Loc. = LCCOMB_X18_Y16_N20; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|SINGLE_BUSTRI:inst50\|lpm_bustri:lpm_bustri_component\|dout\[0\]~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.087 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50|lpm_bustri:lpm_bustri_component|dout[0]~2 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(2.008 ns) 9.113 ns ram_outclock_out_test 3 PIN PIN_B13 0 " "Info: 3: + IC(1.164 ns) + CELL(2.008 ns) = 9.113 ns; Loc. = PIN_B13; Fanout = 0; PIN Node = 'ram_outclock_out_test'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.172 ns" { CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50|lpm_bustri:lpm_bustri_component|dout[0]~2 ram_outclock_out_test } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { -280 -152 55 -264 "ram_outclock_out_test" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.915 ns ( 31.99 % ) " "Info: Total cell delay = 2.915 ns ( 31.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.198 ns ( 68.01 % ) " "Info: Total interconnect delay = 6.198 ns ( 68.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.113 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50|lpm_bustri:lpm_bustri_component|dout[0]~2 ram_outclock_out_test } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.113 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|SINGLE_BUSTRI:inst50|lpm_bustri:lpm_bustri_component|dout[0]~2 {} ram_outclock_out_test {} } { 0.000ns 0.000ns 5.034ns 1.164ns } { 0.000ns 0.854ns 0.053ns 2.008ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] flag\[2\] clk 5.226 ns register " "Info: th for register \"CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]\" (data pin = \"flag\[2\]\", clock pin = \"clk\") is 5.226 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.285 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 12 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 12; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 128 -320 -152 144 "clk" "" } { 296 -232 -48 312 "clk" "" } { 120 -152 -120 136 "clk" "" } { 552 -240 -144 568 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.712 ns) 3.098 ns CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|safe_q\[0\] 2 REG LCFF_X15_Y16_N17 12 " "Info: 2: + IC(1.532 ns) + CELL(0.712 ns) = 3.098 ns; Loc. = LCFF_X15_Y16_N17; Fanout = 12; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|CPU_CYCLE_COUNTER:inst2\|lpm_counter:lpm_counter_component\|cntr_t6j:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_t6j.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_t6j.tdf" 74 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.272 ns) 4.104 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst9 3 COMB LCCOMB_X15_Y16_N0 6 " "Info: 3: + IC(0.734 ns) + CELL(0.272 ns) = 4.104 ns; Loc. = LCCOMB_X15_Y16_N0; Fanout = 6; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|inst9 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 376 232 296 424 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.712 ns) 5.315 ns CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[14\] 4 REG LCFF_X17_Y16_N11 9 " "Info: 4: + IC(0.499 ns) + CELL(0.712 ns) = 5.315 ns; Loc. = LCFF_X17_Y16_N11; Fanout = 9; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|COMMAND_WORD_BUFFER:inst8\|lpm_ff:lpm_ff_component\|dffs\[14\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.211 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[14] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.357 ns) 5.959 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0 5 COMB LCCOMB_X17_Y16_N20 3 " "Info: 5: + IC(0.287 ns) + CELL(0.357 ns) = 5.959 ns; Loc. = LCCOMB_X17_Y16_N20; Fanout = 3; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[14] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1152 1520 1584 1200 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.485 ns) + CELL(0.053 ns) 6.497 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3 6 COMB LCCOMB_X15_Y16_N14 1 " "Info: 6: + IC(0.485 ns) + CELL(0.053 ns) = 6.497 ns; Loc. = LCCOMB_X15_Y16_N14; Fanout = 1; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 560 -272 -208 608 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.000 ns) 8.026 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl 7 COMB CLKCTRL_G0 12 " "Info: 7: + IC(1.529 ns) + CELL(0.000 ns) = 8.026 ns; Loc. = CLKCTRL_G0; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst3~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 560 -272 -208 608 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.618 ns) 9.285 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 8 REG LCFF_X17_Y15_N1 11 " "Info: 8: + IC(0.641 ns) + CELL(0.618 ns) = 9.285 ns; Loc. = LCFF_X17_Y15_N1; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.578 ns ( 38.54 % ) " "Info: Total cell delay = 3.578 ns ( 38.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.707 ns ( 61.46 % ) " "Info: Total interconnect delay = 5.707 ns ( 61.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.285 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[14] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.285 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[0] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[14] {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.532ns 0.734ns 0.499ns 0.287ns 0.485ns 1.529ns 0.641ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.712ns 0.357ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.208 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns flag\[2\] 1 CLK PIN_M20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 1; CLK Node = 'flag\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag[2] } "NODE_NAME" } } { "CPU_WITH_MEMORY.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CPU_WITH_MEMORY.bdf" { { 368 -400 -232 384 "flag\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.378 ns) 2.356 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0 2 COMB LCCOMB_X17_Y16_N20 3 " "Info: 2: + IC(1.114 ns) + CELL(0.378 ns) = 2.356 ns; Loc. = LCCOMB_X17_Y16_N20; Fanout = 3; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.492 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1152 1520 1584 1200 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.154 ns) 2.987 ns CPU:inst2\|CONTROL_DEVICE:inst\|inst23~1 3 COMB LCCOMB_X14_Y16_N8 12 " "Info: 3: + IC(0.477 ns) + CELL(0.154 ns) = 2.987 ns; Loc. = LCCOMB_X14_Y16_N8; Fanout = 12; COMB Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|inst23~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst23~1 } "NODE_NAME" } } { "CONTROL_DEVICE.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/CONTROL_DEVICE.bdf" { { 1152 1520 1584 1200 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.503 ns) 4.208 ns CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 4 REG LCFF_X17_Y15_N1 11 " "Info: 4: + IC(0.718 ns) + CELL(0.503 ns) = 4.208 ns; Loc. = LCFF_X17_Y15_N1; Fanout = 11; REG Node = 'CPU:inst2\|CONTROL_DEVICE:inst\|NEW_IP_TEST:inst39\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { CPU:inst2|CONTROL_DEVICE:inst|inst23~1 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.899 ns ( 45.13 % ) " "Info: Total cell delay = 1.899 ns ( 45.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.309 ns ( 54.87 % ) " "Info: Total interconnect delay = 2.309 ns ( 54.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst23~1 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.208 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst23~1 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.114ns 0.477ns 0.718ns } { 0.000ns 0.864ns 0.378ns 0.154ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.285 ns" { clk CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[0] CPU:inst2|CONTROL_DEVICE:inst|inst9 CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[14] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst3 CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.285 ns" { clk {} clk~combout {} CPU:inst2|CONTROL_DEVICE:inst|CPU_CYCLE_COUNTER:inst2|lpm_counter:lpm_counter_component|cntr_t6j:auto_generated|safe_q[0] {} CPU:inst2|CONTROL_DEVICE:inst|inst9 {} CPU:inst2|CONTROL_DEVICE:inst|COMMAND_WORD_BUFFER:inst8|lpm_ff:lpm_ff_component|dffs[14] {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst3 {} CPU:inst2|CONTROL_DEVICE:inst|inst3~clkctrl {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.532ns 0.734ns 0.499ns 0.287ns 0.485ns 1.529ns 0.641ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.712ns 0.357ns 0.053ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { flag[2] CPU:inst2|CONTROL_DEVICE:inst|inst23~0 CPU:inst2|CONTROL_DEVICE:inst|inst23~1 CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.208 ns" { flag[2] {} flag[2]~combout {} CPU:inst2|CONTROL_DEVICE:inst|inst23~0 {} CPU:inst2|CONTROL_DEVICE:inst|inst23~1 {} CPU:inst2|CONTROL_DEVICE:inst|NEW_IP_TEST:inst39|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.114ns 0.477ns 0.718ns } { 0.000ns 0.864ns 0.378ns 0.154ns 0.503ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 13 22:36:41 2018 " "Info: Processing ended: Sun May 13 22:36:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
