Line number: 
[2315, 2315]
Comment: 
This block of code implements a DQS receiver for DDR memory interface. On every positive edge of the 'dqs_odd[12]' signal, the 'dqs_odd_receiver(12)' procedure is triggered ensuring the data is sampled and received at the correct time.